
Minotauro_Micro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008dfc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c4  08008f8c  08008f8c  00009f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009150  08009150  0000b064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009150  08009150  0000a150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009158  08009158  0000b064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009158  08009158  0000a158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800915c  0800915c  0000a15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08009160  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b064  2**0
                  CONTENTS
 10 .bss          00004d0c  20000064  20000064  0000b064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004d70  20004d70  0000b064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b064  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d8cf  00000000  00000000  0000b094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000042f7  00000000  00000000  00028963  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001868  00000000  00000000  0002cc60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012e8  00000000  00000000  0002e4c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002475f  00000000  00000000  0002f7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bf2d  00000000  00000000  00053f0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d87cf  00000000  00000000  0006fe3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014860b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006be4  00000000  00000000  00148650  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000092  00000000  00000000  0014f234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008f74 	.word	0x08008f74

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08008f74 	.word	0x08008f74

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__aeabi_d2uiz>:
 800083c:	004a      	lsls	r2, r1, #1
 800083e:	d211      	bcs.n	8000864 <__aeabi_d2uiz+0x28>
 8000840:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000844:	d211      	bcs.n	800086a <__aeabi_d2uiz+0x2e>
 8000846:	d50d      	bpl.n	8000864 <__aeabi_d2uiz+0x28>
 8000848:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800084c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000850:	d40e      	bmi.n	8000870 <__aeabi_d2uiz+0x34>
 8000852:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000856:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800085a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800085e:	fa23 f002 	lsr.w	r0, r3, r2
 8000862:	4770      	bx	lr
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	4770      	bx	lr
 800086a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800086e:	d102      	bne.n	8000876 <__aeabi_d2uiz+0x3a>
 8000870:	f04f 30ff 	mov.w	r0, #4294967295
 8000874:	4770      	bx	lr
 8000876:	f04f 0000 	mov.w	r0, #0
 800087a:	4770      	bx	lr

0800087c <__aeabi_uldivmod>:
 800087c:	b953      	cbnz	r3, 8000894 <__aeabi_uldivmod+0x18>
 800087e:	b94a      	cbnz	r2, 8000894 <__aeabi_uldivmod+0x18>
 8000880:	2900      	cmp	r1, #0
 8000882:	bf08      	it	eq
 8000884:	2800      	cmpeq	r0, #0
 8000886:	bf1c      	itt	ne
 8000888:	f04f 31ff 	movne.w	r1, #4294967295
 800088c:	f04f 30ff 	movne.w	r0, #4294967295
 8000890:	f000 b988 	b.w	8000ba4 <__aeabi_idiv0>
 8000894:	f1ad 0c08 	sub.w	ip, sp, #8
 8000898:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800089c:	f000 f806 	bl	80008ac <__udivmoddi4>
 80008a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008a8:	b004      	add	sp, #16
 80008aa:	4770      	bx	lr

080008ac <__udivmoddi4>:
 80008ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008b0:	9d08      	ldr	r5, [sp, #32]
 80008b2:	468e      	mov	lr, r1
 80008b4:	4604      	mov	r4, r0
 80008b6:	4688      	mov	r8, r1
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d14a      	bne.n	8000952 <__udivmoddi4+0xa6>
 80008bc:	428a      	cmp	r2, r1
 80008be:	4617      	mov	r7, r2
 80008c0:	d962      	bls.n	8000988 <__udivmoddi4+0xdc>
 80008c2:	fab2 f682 	clz	r6, r2
 80008c6:	b14e      	cbz	r6, 80008dc <__udivmoddi4+0x30>
 80008c8:	f1c6 0320 	rsb	r3, r6, #32
 80008cc:	fa01 f806 	lsl.w	r8, r1, r6
 80008d0:	fa20 f303 	lsr.w	r3, r0, r3
 80008d4:	40b7      	lsls	r7, r6
 80008d6:	ea43 0808 	orr.w	r8, r3, r8
 80008da:	40b4      	lsls	r4, r6
 80008dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008e0:	fa1f fc87 	uxth.w	ip, r7
 80008e4:	fbb8 f1fe 	udiv	r1, r8, lr
 80008e8:	0c23      	lsrs	r3, r4, #16
 80008ea:	fb0e 8811 	mls	r8, lr, r1, r8
 80008ee:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008f2:	fb01 f20c 	mul.w	r2, r1, ip
 80008f6:	429a      	cmp	r2, r3
 80008f8:	d909      	bls.n	800090e <__udivmoddi4+0x62>
 80008fa:	18fb      	adds	r3, r7, r3
 80008fc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000900:	f080 80ea 	bcs.w	8000ad8 <__udivmoddi4+0x22c>
 8000904:	429a      	cmp	r2, r3
 8000906:	f240 80e7 	bls.w	8000ad8 <__udivmoddi4+0x22c>
 800090a:	3902      	subs	r1, #2
 800090c:	443b      	add	r3, r7
 800090e:	1a9a      	subs	r2, r3, r2
 8000910:	b2a3      	uxth	r3, r4
 8000912:	fbb2 f0fe 	udiv	r0, r2, lr
 8000916:	fb0e 2210 	mls	r2, lr, r0, r2
 800091a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800091e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000922:	459c      	cmp	ip, r3
 8000924:	d909      	bls.n	800093a <__udivmoddi4+0x8e>
 8000926:	18fb      	adds	r3, r7, r3
 8000928:	f100 32ff 	add.w	r2, r0, #4294967295
 800092c:	f080 80d6 	bcs.w	8000adc <__udivmoddi4+0x230>
 8000930:	459c      	cmp	ip, r3
 8000932:	f240 80d3 	bls.w	8000adc <__udivmoddi4+0x230>
 8000936:	443b      	add	r3, r7
 8000938:	3802      	subs	r0, #2
 800093a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800093e:	eba3 030c 	sub.w	r3, r3, ip
 8000942:	2100      	movs	r1, #0
 8000944:	b11d      	cbz	r5, 800094e <__udivmoddi4+0xa2>
 8000946:	40f3      	lsrs	r3, r6
 8000948:	2200      	movs	r2, #0
 800094a:	e9c5 3200 	strd	r3, r2, [r5]
 800094e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000952:	428b      	cmp	r3, r1
 8000954:	d905      	bls.n	8000962 <__udivmoddi4+0xb6>
 8000956:	b10d      	cbz	r5, 800095c <__udivmoddi4+0xb0>
 8000958:	e9c5 0100 	strd	r0, r1, [r5]
 800095c:	2100      	movs	r1, #0
 800095e:	4608      	mov	r0, r1
 8000960:	e7f5      	b.n	800094e <__udivmoddi4+0xa2>
 8000962:	fab3 f183 	clz	r1, r3
 8000966:	2900      	cmp	r1, #0
 8000968:	d146      	bne.n	80009f8 <__udivmoddi4+0x14c>
 800096a:	4573      	cmp	r3, lr
 800096c:	d302      	bcc.n	8000974 <__udivmoddi4+0xc8>
 800096e:	4282      	cmp	r2, r0
 8000970:	f200 8105 	bhi.w	8000b7e <__udivmoddi4+0x2d2>
 8000974:	1a84      	subs	r4, r0, r2
 8000976:	eb6e 0203 	sbc.w	r2, lr, r3
 800097a:	2001      	movs	r0, #1
 800097c:	4690      	mov	r8, r2
 800097e:	2d00      	cmp	r5, #0
 8000980:	d0e5      	beq.n	800094e <__udivmoddi4+0xa2>
 8000982:	e9c5 4800 	strd	r4, r8, [r5]
 8000986:	e7e2      	b.n	800094e <__udivmoddi4+0xa2>
 8000988:	2a00      	cmp	r2, #0
 800098a:	f000 8090 	beq.w	8000aae <__udivmoddi4+0x202>
 800098e:	fab2 f682 	clz	r6, r2
 8000992:	2e00      	cmp	r6, #0
 8000994:	f040 80a4 	bne.w	8000ae0 <__udivmoddi4+0x234>
 8000998:	1a8a      	subs	r2, r1, r2
 800099a:	0c03      	lsrs	r3, r0, #16
 800099c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009a0:	b280      	uxth	r0, r0
 80009a2:	b2bc      	uxth	r4, r7
 80009a4:	2101      	movs	r1, #1
 80009a6:	fbb2 fcfe 	udiv	ip, r2, lr
 80009aa:	fb0e 221c 	mls	r2, lr, ip, r2
 80009ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009b2:	fb04 f20c 	mul.w	r2, r4, ip
 80009b6:	429a      	cmp	r2, r3
 80009b8:	d907      	bls.n	80009ca <__udivmoddi4+0x11e>
 80009ba:	18fb      	adds	r3, r7, r3
 80009bc:	f10c 38ff 	add.w	r8, ip, #4294967295
 80009c0:	d202      	bcs.n	80009c8 <__udivmoddi4+0x11c>
 80009c2:	429a      	cmp	r2, r3
 80009c4:	f200 80e0 	bhi.w	8000b88 <__udivmoddi4+0x2dc>
 80009c8:	46c4      	mov	ip, r8
 80009ca:	1a9b      	subs	r3, r3, r2
 80009cc:	fbb3 f2fe 	udiv	r2, r3, lr
 80009d0:	fb0e 3312 	mls	r3, lr, r2, r3
 80009d4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80009d8:	fb02 f404 	mul.w	r4, r2, r4
 80009dc:	429c      	cmp	r4, r3
 80009de:	d907      	bls.n	80009f0 <__udivmoddi4+0x144>
 80009e0:	18fb      	adds	r3, r7, r3
 80009e2:	f102 30ff 	add.w	r0, r2, #4294967295
 80009e6:	d202      	bcs.n	80009ee <__udivmoddi4+0x142>
 80009e8:	429c      	cmp	r4, r3
 80009ea:	f200 80ca 	bhi.w	8000b82 <__udivmoddi4+0x2d6>
 80009ee:	4602      	mov	r2, r0
 80009f0:	1b1b      	subs	r3, r3, r4
 80009f2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80009f6:	e7a5      	b.n	8000944 <__udivmoddi4+0x98>
 80009f8:	f1c1 0620 	rsb	r6, r1, #32
 80009fc:	408b      	lsls	r3, r1
 80009fe:	fa22 f706 	lsr.w	r7, r2, r6
 8000a02:	431f      	orrs	r7, r3
 8000a04:	fa0e f401 	lsl.w	r4, lr, r1
 8000a08:	fa20 f306 	lsr.w	r3, r0, r6
 8000a0c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a10:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a14:	4323      	orrs	r3, r4
 8000a16:	fa00 f801 	lsl.w	r8, r0, r1
 8000a1a:	fa1f fc87 	uxth.w	ip, r7
 8000a1e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a22:	0c1c      	lsrs	r4, r3, #16
 8000a24:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a28:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a2c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a30:	45a6      	cmp	lr, r4
 8000a32:	fa02 f201 	lsl.w	r2, r2, r1
 8000a36:	d909      	bls.n	8000a4c <__udivmoddi4+0x1a0>
 8000a38:	193c      	adds	r4, r7, r4
 8000a3a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000a3e:	f080 809c 	bcs.w	8000b7a <__udivmoddi4+0x2ce>
 8000a42:	45a6      	cmp	lr, r4
 8000a44:	f240 8099 	bls.w	8000b7a <__udivmoddi4+0x2ce>
 8000a48:	3802      	subs	r0, #2
 8000a4a:	443c      	add	r4, r7
 8000a4c:	eba4 040e 	sub.w	r4, r4, lr
 8000a50:	fa1f fe83 	uxth.w	lr, r3
 8000a54:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a58:	fb09 4413 	mls	r4, r9, r3, r4
 8000a5c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a60:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a64:	45a4      	cmp	ip, r4
 8000a66:	d908      	bls.n	8000a7a <__udivmoddi4+0x1ce>
 8000a68:	193c      	adds	r4, r7, r4
 8000a6a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000a6e:	f080 8082 	bcs.w	8000b76 <__udivmoddi4+0x2ca>
 8000a72:	45a4      	cmp	ip, r4
 8000a74:	d97f      	bls.n	8000b76 <__udivmoddi4+0x2ca>
 8000a76:	3b02      	subs	r3, #2
 8000a78:	443c      	add	r4, r7
 8000a7a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a7e:	eba4 040c 	sub.w	r4, r4, ip
 8000a82:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a86:	4564      	cmp	r4, ip
 8000a88:	4673      	mov	r3, lr
 8000a8a:	46e1      	mov	r9, ip
 8000a8c:	d362      	bcc.n	8000b54 <__udivmoddi4+0x2a8>
 8000a8e:	d05f      	beq.n	8000b50 <__udivmoddi4+0x2a4>
 8000a90:	b15d      	cbz	r5, 8000aaa <__udivmoddi4+0x1fe>
 8000a92:	ebb8 0203 	subs.w	r2, r8, r3
 8000a96:	eb64 0409 	sbc.w	r4, r4, r9
 8000a9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000a9e:	fa22 f301 	lsr.w	r3, r2, r1
 8000aa2:	431e      	orrs	r6, r3
 8000aa4:	40cc      	lsrs	r4, r1
 8000aa6:	e9c5 6400 	strd	r6, r4, [r5]
 8000aaa:	2100      	movs	r1, #0
 8000aac:	e74f      	b.n	800094e <__udivmoddi4+0xa2>
 8000aae:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ab2:	0c01      	lsrs	r1, r0, #16
 8000ab4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ab8:	b280      	uxth	r0, r0
 8000aba:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000abe:	463b      	mov	r3, r7
 8000ac0:	4638      	mov	r0, r7
 8000ac2:	463c      	mov	r4, r7
 8000ac4:	46b8      	mov	r8, r7
 8000ac6:	46be      	mov	lr, r7
 8000ac8:	2620      	movs	r6, #32
 8000aca:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ace:	eba2 0208 	sub.w	r2, r2, r8
 8000ad2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ad6:	e766      	b.n	80009a6 <__udivmoddi4+0xfa>
 8000ad8:	4601      	mov	r1, r0
 8000ada:	e718      	b.n	800090e <__udivmoddi4+0x62>
 8000adc:	4610      	mov	r0, r2
 8000ade:	e72c      	b.n	800093a <__udivmoddi4+0x8e>
 8000ae0:	f1c6 0220 	rsb	r2, r6, #32
 8000ae4:	fa2e f302 	lsr.w	r3, lr, r2
 8000ae8:	40b7      	lsls	r7, r6
 8000aea:	40b1      	lsls	r1, r6
 8000aec:	fa20 f202 	lsr.w	r2, r0, r2
 8000af0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000af4:	430a      	orrs	r2, r1
 8000af6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000afa:	b2bc      	uxth	r4, r7
 8000afc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b00:	0c11      	lsrs	r1, r2, #16
 8000b02:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b06:	fb08 f904 	mul.w	r9, r8, r4
 8000b0a:	40b0      	lsls	r0, r6
 8000b0c:	4589      	cmp	r9, r1
 8000b0e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b12:	b280      	uxth	r0, r0
 8000b14:	d93e      	bls.n	8000b94 <__udivmoddi4+0x2e8>
 8000b16:	1879      	adds	r1, r7, r1
 8000b18:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b1c:	d201      	bcs.n	8000b22 <__udivmoddi4+0x276>
 8000b1e:	4589      	cmp	r9, r1
 8000b20:	d81f      	bhi.n	8000b62 <__udivmoddi4+0x2b6>
 8000b22:	eba1 0109 	sub.w	r1, r1, r9
 8000b26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b2a:	fb09 f804 	mul.w	r8, r9, r4
 8000b2e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b32:	b292      	uxth	r2, r2
 8000b34:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b38:	4542      	cmp	r2, r8
 8000b3a:	d229      	bcs.n	8000b90 <__udivmoddi4+0x2e4>
 8000b3c:	18ba      	adds	r2, r7, r2
 8000b3e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b42:	d2c4      	bcs.n	8000ace <__udivmoddi4+0x222>
 8000b44:	4542      	cmp	r2, r8
 8000b46:	d2c2      	bcs.n	8000ace <__udivmoddi4+0x222>
 8000b48:	f1a9 0102 	sub.w	r1, r9, #2
 8000b4c:	443a      	add	r2, r7
 8000b4e:	e7be      	b.n	8000ace <__udivmoddi4+0x222>
 8000b50:	45f0      	cmp	r8, lr
 8000b52:	d29d      	bcs.n	8000a90 <__udivmoddi4+0x1e4>
 8000b54:	ebbe 0302 	subs.w	r3, lr, r2
 8000b58:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b5c:	3801      	subs	r0, #1
 8000b5e:	46e1      	mov	r9, ip
 8000b60:	e796      	b.n	8000a90 <__udivmoddi4+0x1e4>
 8000b62:	eba7 0909 	sub.w	r9, r7, r9
 8000b66:	4449      	add	r1, r9
 8000b68:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b6c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b70:	fb09 f804 	mul.w	r8, r9, r4
 8000b74:	e7db      	b.n	8000b2e <__udivmoddi4+0x282>
 8000b76:	4673      	mov	r3, lr
 8000b78:	e77f      	b.n	8000a7a <__udivmoddi4+0x1ce>
 8000b7a:	4650      	mov	r0, sl
 8000b7c:	e766      	b.n	8000a4c <__udivmoddi4+0x1a0>
 8000b7e:	4608      	mov	r0, r1
 8000b80:	e6fd      	b.n	800097e <__udivmoddi4+0xd2>
 8000b82:	443b      	add	r3, r7
 8000b84:	3a02      	subs	r2, #2
 8000b86:	e733      	b.n	80009f0 <__udivmoddi4+0x144>
 8000b88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b8c:	443b      	add	r3, r7
 8000b8e:	e71c      	b.n	80009ca <__udivmoddi4+0x11e>
 8000b90:	4649      	mov	r1, r9
 8000b92:	e79c      	b.n	8000ace <__udivmoddi4+0x222>
 8000b94:	eba1 0109 	sub.w	r1, r1, r9
 8000b98:	46c4      	mov	ip, r8
 8000b9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b9e:	fb09 f804 	mul.w	r8, r9, r4
 8000ba2:	e7c4      	b.n	8000b2e <__udivmoddi4+0x282>

08000ba4 <__aeabi_idiv0>:
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <StartGameTask>:
uint8_t jugador_actual;
static Jugador jugadores[NUM_JUGADORES];


void StartGameTask(void *argument)
{
 8000ba8:	b5b0      	push	{r4, r5, r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af02      	add	r7, sp, #8
 8000bae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	HAL_TIM_Base_Start_IT(&htim2);//arrancamos el temporizador una vez empieza el juego
 8000bb0:	48af      	ldr	r0, [pc, #700]	@ (8000e70 <StartGameTask+0x2c8>)
 8000bb2:	f002 fdb5 	bl	8003720 <HAL_TIM_Base_Start_IT>

	estado_actual = ESTADO_INICIO;
 8000bb6:	4baf      	ldr	r3, [pc, #700]	@ (8000e74 <StartGameTask+0x2cc>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	701a      	strb	r2, [r3, #0]
	EventoJuego evento_recibido;

	//variable para pintar el led solo una vez por estado
	uint8_t primera_vez = 1;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	73fb      	strb	r3, [r7, #15]

  /* Infinite loop */
  for(;;)
  {
	  //implementacion con maquina de estados
	  switch (estado_actual)
 8000bc0:	4bac      	ldr	r3, [pc, #688]	@ (8000e74 <StartGameTask+0x2cc>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	2b02      	cmp	r3, #2
 8000bc8:	f000 8118 	beq.w	8000dfc <StartGameTask+0x254>
 8000bcc:	2b02      	cmp	r3, #2
 8000bce:	f300 8149 	bgt.w	8000e64 <StartGameTask+0x2bc>
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d002      	beq.n	8000bdc <StartGameTask+0x34>
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d06b      	beq.n	8000cb2 <StartGameTask+0x10a>
	    	   		  }
	    	 }
	    	 break;

	     default:
	    	 break;
 8000bda:	e143      	b.n	8000e64 <StartGameTask+0x2bc>
	    	 if(primera_vez)
 8000bdc:	7bfb      	ldrb	r3, [r7, #15]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d051      	beq.n	8000c86 <StartGameTask+0xde>
	    		 LCD1602_clear();
 8000be2:	f000 fcd9 	bl	8001598 <LCD1602_clear>
	    		 LCD1602_print("  El MINOTAURO");
 8000be6:	48a4      	ldr	r0, [pc, #656]	@ (8000e78 <StartGameTask+0x2d0>)
 8000be8:	f000 fc82 	bl	80014f0 <LCD1602_print>
	    		 LCD1602_2ndLine();
 8000bec:	f000 fccc 	bl	8001588 <LCD1602_2ndLine>
	    		 LCD1602_print("Pulsa btn inicio");//en este contexto de estado de inicio usamos la interrupcion de golpe para comenzar
 8000bf0:	48a2      	ldr	r0, [pc, #648]	@ (8000e7c <StartGameTask+0x2d4>)
 8000bf2:	f000 fc7d 	bl	80014f0 <LCD1602_print>
	    		 jugador_actual=0;
 8000bf6:	4ba2      	ldr	r3, [pc, #648]	@ (8000e80 <StartGameTask+0x2d8>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	701a      	strb	r2, [r3, #0]
	    		 temp_turno = 45;
 8000bfc:	4ba1      	ldr	r3, [pc, #644]	@ (8000e84 <StartGameTask+0x2dc>)
 8000bfe:	222d      	movs	r2, #45	@ 0x2d
 8000c00:	701a      	strb	r2, [r3, #0]
	    		 for(uint8_t i=0;i<NUM_JUGADORES;i++){
 8000c02:	2300      	movs	r3, #0
 8000c04:	73bb      	strb	r3, [r7, #14]
 8000c06:	e023      	b.n	8000c50 <StartGameTask+0xa8>
	    			   jugadores[i].id=i+1;
 8000c08:	7bba      	ldrb	r2, [r7, #14]
 8000c0a:	7bbb      	ldrb	r3, [r7, #14]
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	b2d8      	uxtb	r0, r3
 8000c10:	499d      	ldr	r1, [pc, #628]	@ (8000e88 <StartGameTask+0x2e0>)
 8000c12:	4613      	mov	r3, r2
 8000c14:	011b      	lsls	r3, r3, #4
 8000c16:	4413      	add	r3, r2
 8000c18:	440b      	add	r3, r1
 8000c1a:	330f      	adds	r3, #15
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	701a      	strb	r2, [r3, #0]
	    			   sprintf(jugadores[i].nombre, "J%d", i + 1);
 8000c20:	7bba      	ldrb	r2, [r7, #14]
 8000c22:	4613      	mov	r3, r2
 8000c24:	011b      	lsls	r3, r3, #4
 8000c26:	4413      	add	r3, r2
 8000c28:	4a97      	ldr	r2, [pc, #604]	@ (8000e88 <StartGameTask+0x2e0>)
 8000c2a:	1898      	adds	r0, r3, r2
 8000c2c:	7bbb      	ldrb	r3, [r7, #14]
 8000c2e:	3301      	adds	r3, #1
 8000c30:	461a      	mov	r2, r3
 8000c32:	4996      	ldr	r1, [pc, #600]	@ (8000e8c <StartGameTask+0x2e4>)
 8000c34:	f007 fca0 	bl	8008578 <siprintf>
	    			   jugadores[i].golpes= 0;
 8000c38:	7bba      	ldrb	r2, [r7, #14]
 8000c3a:	4993      	ldr	r1, [pc, #588]	@ (8000e88 <StartGameTask+0x2e0>)
 8000c3c:	4613      	mov	r3, r2
 8000c3e:	011b      	lsls	r3, r3, #4
 8000c40:	4413      	add	r3, r2
 8000c42:	440b      	add	r3, r1
 8000c44:	3310      	adds	r3, #16
 8000c46:	2200      	movs	r2, #0
 8000c48:	701a      	strb	r2, [r3, #0]
	    		 for(uint8_t i=0;i<NUM_JUGADORES;i++){
 8000c4a:	7bbb      	ldrb	r3, [r7, #14]
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	73bb      	strb	r3, [r7, #14]
 8000c50:	7bbb      	ldrb	r3, [r7, #14]
 8000c52:	2b03      	cmp	r3, #3
 8000c54:	d9d8      	bls.n	8000c08 <StartGameTask+0x60>
	    		 TurnoLEDS(jugadores[jugador_actual]);
 8000c56:	4b8a      	ldr	r3, [pc, #552]	@ (8000e80 <StartGameTask+0x2d8>)
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4a8a      	ldr	r2, [pc, #552]	@ (8000e88 <StartGameTask+0x2e0>)
 8000c5e:	460b      	mov	r3, r1
 8000c60:	011b      	lsls	r3, r3, #4
 8000c62:	440b      	add	r3, r1
 8000c64:	4413      	add	r3, r2
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	4610      	mov	r0, r2
 8000c6a:	685a      	ldr	r2, [r3, #4]
 8000c6c:	4611      	mov	r1, r2
 8000c6e:	689c      	ldr	r4, [r3, #8]
 8000c70:	4622      	mov	r2, r4
 8000c72:	68dd      	ldr	r5, [r3, #12]
 8000c74:	462c      	mov	r4, r5
 8000c76:	7c1b      	ldrb	r3, [r3, #16]
 8000c78:	f88d 3000 	strb.w	r3, [sp]
 8000c7c:	4623      	mov	r3, r4
 8000c7e:	f000 f917 	bl	8000eb0 <TurnoLEDS>
	    	     primera_vez =0;
 8000c82:	2300      	movs	r3, #0
 8000c84:	73fb      	strb	r3, [r7, #15]
	   	  if(osMessageQueueGet(ColaEventoHandle, &evento_recibido, NULL, 0) == osOK)
 8000c86:	4b82      	ldr	r3, [pc, #520]	@ (8000e90 <StartGameTask+0x2e8>)
 8000c88:	6818      	ldr	r0, [r3, #0]
 8000c8a:	f107 010d 	add.w	r1, r7, #13
 8000c8e:	2300      	movs	r3, #0
 8000c90:	2200      	movs	r2, #0
 8000c92:	f004 fb8f 	bl	80053b4 <osMessageQueueGet>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	f040 80e5 	bne.w	8000e68 <StartGameTask+0x2c0>
	   		  if(evento_recibido == Event_GOLPE)
 8000c9e:	7b7b      	ldrb	r3, [r7, #13]
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	f040 80e1 	bne.w	8000e68 <StartGameTask+0x2c0>
	   			  estado_actual = ESTADO_JUGANDO;
 8000ca6:	4b73      	ldr	r3, [pc, #460]	@ (8000e74 <StartGameTask+0x2cc>)
 8000ca8:	2201      	movs	r2, #1
 8000caa:	701a      	strb	r2, [r3, #0]
	   			  primera_vez = 1;//para que pinte la pantalla de juego
 8000cac:	2301      	movs	r3, #1
 8000cae:	73fb      	strb	r3, [r7, #15]
	   	  break;
 8000cb0:	e0da      	b.n	8000e68 <StartGameTask+0x2c0>
	    	 if(primera_vez)
 8000cb2:	7bfb      	ldrb	r3, [r7, #15]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d013      	beq.n	8000ce0 <StartGameTask+0x138>
	    	 	LCD1602_clear();
 8000cb8:	f000 fc6e 	bl	8001598 <LCD1602_clear>
	    	 	LCD1602_print("A JUGAR! ");
 8000cbc:	4875      	ldr	r0, [pc, #468]	@ (8000e94 <StartGameTask+0x2ec>)
 8000cbe:	f000 fc17 	bl	80014f0 <LCD1602_print>
	    	 	LCD1602_2ndLine();
 8000cc2:	f000 fc61 	bl	8001588 <LCD1602_2ndLine>
	    	 	LCD1602_print(jugadores[jugador_actual].nombre);//mostramos el nombre del jugador
 8000cc6:	4b6e      	ldr	r3, [pc, #440]	@ (8000e80 <StartGameTask+0x2d8>)
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	461a      	mov	r2, r3
 8000ccc:	4613      	mov	r3, r2
 8000cce:	011b      	lsls	r3, r3, #4
 8000cd0:	4413      	add	r3, r2
 8000cd2:	4a6d      	ldr	r2, [pc, #436]	@ (8000e88 <StartGameTask+0x2e0>)
 8000cd4:	4413      	add	r3, r2
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f000 fc0a 	bl	80014f0 <LCD1602_print>
	    	 	primera_vez=0;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	73fb      	strb	r3, [r7, #15]
	    		  if(osMessageQueueGet(ColaEventoHandle, &evento_recibido, NULL, 0) == osOK)
 8000ce0:	4b6b      	ldr	r3, [pc, #428]	@ (8000e90 <StartGameTask+0x2e8>)
 8000ce2:	6818      	ldr	r0, [r3, #0]
 8000ce4:	f107 010d 	add.w	r1, r7, #13
 8000ce8:	2300      	movs	r3, #0
 8000cea:	2200      	movs	r2, #0
 8000cec:	f004 fb62 	bl	80053b4 <osMessageQueueGet>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d13e      	bne.n	8000d74 <StartGameTask+0x1cc>
	    			  switch (evento_recibido)
 8000cf6:	7b7b      	ldrb	r3, [r7, #13]
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d002      	beq.n	8000d02 <StartGameTask+0x15a>
 8000cfc:	2b02      	cmp	r3, #2
 8000cfe:	d02b      	beq.n	8000d58 <StartGameTask+0x1b0>
 8000d00:	e038      	b.n	8000d74 <StartGameTask+0x1cc>
	    			    	jugadores[jugador_actual].golpes++;
 8000d02:	4b5f      	ldr	r3, [pc, #380]	@ (8000e80 <StartGameTask+0x2d8>)
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	461a      	mov	r2, r3
 8000d08:	495f      	ldr	r1, [pc, #380]	@ (8000e88 <StartGameTask+0x2e0>)
 8000d0a:	4613      	mov	r3, r2
 8000d0c:	011b      	lsls	r3, r3, #4
 8000d0e:	4413      	add	r3, r2
 8000d10:	440b      	add	r3, r1
 8000d12:	3310      	adds	r3, #16
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	3301      	adds	r3, #1
 8000d18:	b2d8      	uxtb	r0, r3
 8000d1a:	495b      	ldr	r1, [pc, #364]	@ (8000e88 <StartGameTask+0x2e0>)
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	011b      	lsls	r3, r3, #4
 8000d20:	4413      	add	r3, r2
 8000d22:	440b      	add	r3, r1
 8000d24:	3310      	adds	r3, #16
 8000d26:	4602      	mov	r2, r0
 8000d28:	701a      	strb	r2, [r3, #0]
	    			    	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8000d2a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d2e:	485a      	ldr	r0, [pc, #360]	@ (8000e98 <StartGameTask+0x2f0>)
 8000d30:	f001 fcff 	bl	8002732 <HAL_GPIO_TogglePin>
	    			    	if(jugadores[jugador_actual].golpes == 10)
 8000d34:	4b52      	ldr	r3, [pc, #328]	@ (8000e80 <StartGameTask+0x2d8>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4a53      	ldr	r2, [pc, #332]	@ (8000e88 <StartGameTask+0x2e0>)
 8000d3c:	460b      	mov	r3, r1
 8000d3e:	011b      	lsls	r3, r3, #4
 8000d40:	440b      	add	r3, r1
 8000d42:	4413      	add	r3, r2
 8000d44:	3310      	adds	r3, #16
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	2b0a      	cmp	r3, #10
 8000d4a:	d112      	bne.n	8000d72 <StartGameTask+0x1ca>
	    			    		estado_actual = ESTADO_FIN;
 8000d4c:	4b49      	ldr	r3, [pc, #292]	@ (8000e74 <StartGameTask+0x2cc>)
 8000d4e:	2202      	movs	r2, #2
 8000d50:	701a      	strb	r2, [r3, #0]
	    			    		primera_vez = 1;
 8000d52:	2301      	movs	r3, #1
 8000d54:	73fb      	strb	r3, [r7, #15]
	    			    	break;
 8000d56:	e00c      	b.n	8000d72 <StartGameTask+0x1ca>
	    			    	                LCD1602_clear();
 8000d58:	f000 fc1e 	bl	8001598 <LCD1602_clear>
	    			    	                LCD1602_1stLine();
 8000d5c:	f000 fc0c 	bl	8001578 <LCD1602_1stLine>
	    			    	                LCD1602_print("JUGADOR CAIDO!!");
 8000d60:	484e      	ldr	r0, [pc, #312]	@ (8000e9c <StartGameTask+0x2f4>)
 8000d62:	f000 fbc5 	bl	80014f0 <LCD1602_print>
	    			    	                LCD1602_2ndLine();
 8000d66:	f000 fc0f 	bl	8001588 <LCD1602_2ndLine>
	    			    	                LCD1602_print("Vuelva al inicio");
 8000d6a:	484d      	ldr	r0, [pc, #308]	@ (8000ea0 <StartGameTask+0x2f8>)
 8000d6c:	f000 fbc0 	bl	80014f0 <LCD1602_print>
	    			    	                break;
 8000d70:	e000      	b.n	8000d74 <StartGameTask+0x1cc>
	    			    	break;
 8000d72:	bf00      	nop
	    		  if(estado_actual == ESTADO_JUGANDO && temp_turno==0)
 8000d74:	4b3f      	ldr	r3, [pc, #252]	@ (8000e74 <StartGameTask+0x2cc>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d13a      	bne.n	8000df4 <StartGameTask+0x24c>
 8000d7e:	4b41      	ldr	r3, [pc, #260]	@ (8000e84 <StartGameTask+0x2dc>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d135      	bne.n	8000df4 <StartGameTask+0x24c>
	    		 		  jugador_actual++;
 8000d88:	4b3d      	ldr	r3, [pc, #244]	@ (8000e80 <StartGameTask+0x2d8>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	b2da      	uxtb	r2, r3
 8000d90:	4b3b      	ldr	r3, [pc, #236]	@ (8000e80 <StartGameTask+0x2d8>)
 8000d92:	701a      	strb	r2, [r3, #0]
	    		 		  if(jugador_actual>(NUM_JUGADORES-1)){jugador_actual=0;}
 8000d94:	4b3a      	ldr	r3, [pc, #232]	@ (8000e80 <StartGameTask+0x2d8>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	2b03      	cmp	r3, #3
 8000d9a:	d902      	bls.n	8000da2 <StartGameTask+0x1fa>
 8000d9c:	4b38      	ldr	r3, [pc, #224]	@ (8000e80 <StartGameTask+0x2d8>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	701a      	strb	r2, [r3, #0]
	    		 		  TurnoLEDS(jugadores[jugador_actual]);
 8000da2:	4b37      	ldr	r3, [pc, #220]	@ (8000e80 <StartGameTask+0x2d8>)
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	4619      	mov	r1, r3
 8000da8:	4a37      	ldr	r2, [pc, #220]	@ (8000e88 <StartGameTask+0x2e0>)
 8000daa:	460b      	mov	r3, r1
 8000dac:	011b      	lsls	r3, r3, #4
 8000dae:	440b      	add	r3, r1
 8000db0:	4413      	add	r3, r2
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	4610      	mov	r0, r2
 8000db6:	685a      	ldr	r2, [r3, #4]
 8000db8:	4611      	mov	r1, r2
 8000dba:	689c      	ldr	r4, [r3, #8]
 8000dbc:	4622      	mov	r2, r4
 8000dbe:	68dd      	ldr	r5, [r3, #12]
 8000dc0:	462c      	mov	r4, r5
 8000dc2:	7c1b      	ldrb	r3, [r3, #16]
 8000dc4:	f88d 3000 	strb.w	r3, [sp]
 8000dc8:	4623      	mov	r3, r4
 8000dca:	f000 f871 	bl	8000eb0 <TurnoLEDS>
	    		 		  temp_turno=45;
 8000dce:	4b2d      	ldr	r3, [pc, #180]	@ (8000e84 <StartGameTask+0x2dc>)
 8000dd0:	222d      	movs	r2, #45	@ 0x2d
 8000dd2:	701a      	strb	r2, [r3, #0]
	    		 		 LCD1602_clear();
 8000dd4:	f000 fbe0 	bl	8001598 <LCD1602_clear>
	    		         LCD1602_print("Turno: ");
 8000dd8:	4832      	ldr	r0, [pc, #200]	@ (8000ea4 <StartGameTask+0x2fc>)
 8000dda:	f000 fb89 	bl	80014f0 <LCD1602_print>
 			    		 LCD1602_print(jugadores[jugador_actual].nombre);
 8000dde:	4b28      	ldr	r3, [pc, #160]	@ (8000e80 <StartGameTask+0x2d8>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	461a      	mov	r2, r3
 8000de4:	4613      	mov	r3, r2
 8000de6:	011b      	lsls	r3, r3, #4
 8000de8:	4413      	add	r3, r2
 8000dea:	4a27      	ldr	r2, [pc, #156]	@ (8000e88 <StartGameTask+0x2e0>)
 8000dec:	4413      	add	r3, r2
 8000dee:	4618      	mov	r0, r3
 8000df0:	f000 fb7e 	bl	80014f0 <LCD1602_print>
	    		     osDelay(100);
 8000df4:	2064      	movs	r0, #100	@ 0x64
 8000df6:	f004 f91a 	bl	800502e <osDelay>
	    		     break;
 8000dfa:	e038      	b.n	8000e6e <StartGameTask+0x2c6>
	    	 if(primera_vez)
 8000dfc:	7bfb      	ldrb	r3, [r7, #15]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d01c      	beq.n	8000e3c <StartGameTask+0x294>
	    		 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 8000e02:	2201      	movs	r2, #1
 8000e04:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000e08:	4823      	ldr	r0, [pc, #140]	@ (8000e98 <StartGameTask+0x2f0>)
 8000e0a:	f001 fc79 	bl	8002700 <HAL_GPIO_WritePin>
	    		 LCD1602_clear();
 8000e0e:	f000 fbc3 	bl	8001598 <LCD1602_clear>
	    		 LCD1602_print("!!! GAME OVER !!!");
 8000e12:	4825      	ldr	r0, [pc, #148]	@ (8000ea8 <StartGameTask+0x300>)
 8000e14:	f000 fb6c 	bl	80014f0 <LCD1602_print>
	    	     LCD1602_2ndLine();
 8000e18:	f000 fbb6 	bl	8001588 <LCD1602_2ndLine>
	    		 LCD1602_print("Ganador: ");
 8000e1c:	4823      	ldr	r0, [pc, #140]	@ (8000eac <StartGameTask+0x304>)
 8000e1e:	f000 fb67 	bl	80014f0 <LCD1602_print>
	    		 LCD1602_print(jugadores[jugador_actual].nombre);
 8000e22:	4b17      	ldr	r3, [pc, #92]	@ (8000e80 <StartGameTask+0x2d8>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	461a      	mov	r2, r3
 8000e28:	4613      	mov	r3, r2
 8000e2a:	011b      	lsls	r3, r3, #4
 8000e2c:	4413      	add	r3, r2
 8000e2e:	4a16      	ldr	r2, [pc, #88]	@ (8000e88 <StartGameTask+0x2e0>)
 8000e30:	4413      	add	r3, r2
 8000e32:	4618      	mov	r0, r3
 8000e34:	f000 fb5c 	bl	80014f0 <LCD1602_print>
	    		 primera_vez = 0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	73fb      	strb	r3, [r7, #15]
	    	 if(osMessageQueueGet(ColaEventoHandle, &evento_recibido, NULL, 0) == osOK)
 8000e3c:	4b14      	ldr	r3, [pc, #80]	@ (8000e90 <StartGameTask+0x2e8>)
 8000e3e:	6818      	ldr	r0, [r3, #0]
 8000e40:	f107 010d 	add.w	r1, r7, #13
 8000e44:	2300      	movs	r3, #0
 8000e46:	2200      	movs	r2, #0
 8000e48:	f004 fab4 	bl	80053b4 <osMessageQueueGet>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d10c      	bne.n	8000e6c <StartGameTask+0x2c4>
	    	   		  if(evento_recibido == Event_GOLPE)
 8000e52:	7b7b      	ldrb	r3, [r7, #13]
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d109      	bne.n	8000e6c <StartGameTask+0x2c4>
	    	   			  estado_actual = ESTADO_INICIO;//vuelta a empezar
 8000e58:	4b06      	ldr	r3, [pc, #24]	@ (8000e74 <StartGameTask+0x2cc>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	701a      	strb	r2, [r3, #0]
	    	   			  primera_vez = 1;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	73fb      	strb	r3, [r7, #15]
	    	 break;
 8000e62:	e003      	b.n	8000e6c <StartGameTask+0x2c4>
	    	 break;
 8000e64:	bf00      	nop
 8000e66:	e6ab      	b.n	8000bc0 <StartGameTask+0x18>
	   	  break;
 8000e68:	bf00      	nop
 8000e6a:	e6a9      	b.n	8000bc0 <StartGameTask+0x18>
	    	 break;
 8000e6c:	bf00      	nop
	  switch (estado_actual)
 8000e6e:	e6a7      	b.n	8000bc0 <StartGameTask+0x18>
 8000e70:	20000148 	.word	0x20000148
 8000e74:	200001d8 	.word	0x200001d8
 8000e78:	08008f8c 	.word	0x08008f8c
 8000e7c:	08008f9c 	.word	0x08008f9c
 8000e80:	20000081 	.word	0x20000081
 8000e84:	20000080 	.word	0x20000080
 8000e88:	20000084 	.word	0x20000084
 8000e8c:	08008fb0 	.word	0x08008fb0
 8000e90:	200001e8 	.word	0x200001e8
 8000e94:	08008fb4 	.word	0x08008fb4
 8000e98:	40020c00 	.word	0x40020c00
 8000e9c:	08008fc0 	.word	0x08008fc0
 8000ea0:	08008fd0 	.word	0x08008fd0
 8000ea4:	08008fe4 	.word	0x08008fe4
 8000ea8:	08008fec 	.word	0x08008fec
 8000eac:	08009000 	.word	0x08009000

08000eb0 <TurnoLEDS>:

  }
}
}

  void TurnoLEDS(Jugador jugador){
 8000eb0:	b084      	sub	sp, #16
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	f107 0c08 	add.w	ip, r7, #8
 8000eba:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);//limpiamos los leds
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000ec4:	4819      	ldr	r0, [pc, #100]	@ (8000f2c <TurnoLEDS+0x7c>)
 8000ec6:	f001 fc1b 	bl	8002700 <HAL_GPIO_WritePin>

  	switch (jugador.id){
 8000eca:	7dfb      	ldrb	r3, [r7, #23]
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	2b03      	cmp	r3, #3
 8000ed0:	d826      	bhi.n	8000f20 <TurnoLEDS+0x70>
 8000ed2:	a201      	add	r2, pc, #4	@ (adr r2, 8000ed8 <TurnoLEDS+0x28>)
 8000ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ed8:	08000ee9 	.word	0x08000ee9
 8000edc:	08000ef7 	.word	0x08000ef7
 8000ee0:	08000f05 	.word	0x08000f05
 8000ee4:	08000f13 	.word	0x08000f13
  	case 1:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000eee:	480f      	ldr	r0, [pc, #60]	@ (8000f2c <TurnoLEDS+0x7c>)
 8000ef0:	f001 fc06 	bl	8002700 <HAL_GPIO_WritePin>
  		break;
 8000ef4:	e014      	b.n	8000f20 <TurnoLEDS+0x70>
  	case 2:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000efc:	480b      	ldr	r0, [pc, #44]	@ (8000f2c <TurnoLEDS+0x7c>)
 8000efe:	f001 fbff 	bl	8002700 <HAL_GPIO_WritePin>
  		break;
 8000f02:	e00d      	b.n	8000f20 <TurnoLEDS+0x70>
  	case 3:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000f04:	2201      	movs	r2, #1
 8000f06:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f0a:	4808      	ldr	r0, [pc, #32]	@ (8000f2c <TurnoLEDS+0x7c>)
 8000f0c:	f001 fbf8 	bl	8002700 <HAL_GPIO_WritePin>
  		break;
 8000f10:	e006      	b.n	8000f20 <TurnoLEDS+0x70>
  	case 4:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8000f12:	2201      	movs	r2, #1
 8000f14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f18:	4804      	ldr	r0, [pc, #16]	@ (8000f2c <TurnoLEDS+0x7c>)
 8000f1a:	f001 fbf1 	bl	8002700 <HAL_GPIO_WritePin>
  		break;
 8000f1e:	bf00      	nop



  	}
  }
 8000f20:	bf00      	nop
 8000f22:	46bd      	mov	sp, r7
 8000f24:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f28:	b004      	add	sp, #16
 8000f2a:	4770      	bx	lr
 8000f2c:	40020c00 	.word	0x40020c00

08000f30 <Temp_Tick_Turno>:

  void Temp_Tick_Turno(void){
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  	  if (temp_turno>0)
 8000f34:	4b08      	ldr	r3, [pc, #32]	@ (8000f58 <Temp_Tick_Turno+0x28>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d006      	beq.n	8000f4c <Temp_Tick_Turno+0x1c>
  	  {
  		  temp_turno--;
 8000f3e:	4b06      	ldr	r3, [pc, #24]	@ (8000f58 <Temp_Tick_Turno+0x28>)
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	3b01      	subs	r3, #1
 8000f46:	b2da      	uxtb	r2, r3
 8000f48:	4b03      	ldr	r3, [pc, #12]	@ (8000f58 <Temp_Tick_Turno+0x28>)
 8000f4a:	701a      	strb	r2, [r3, #0]
  	  }
    }
 8000f4c:	bf00      	nop
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	20000080 	.word	0x20000080

08000f5c <StartFPGA_COM_Task>:

//8 bits altos para eje x, 8 bits bajos para eje y
uint16_t datos_joystick;

void StartFPGA_COM_Task(void *argument)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b086      	sub	sp, #24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartFPGA_COM_Task */
	const uint32_t servo_update_period = 20;//20ms para actualizar el estado del servo
 8000f64:	2314      	movs	r3, #20
 8000f66:	617b      	str	r3, [r7, #20]
	uint32_t tickstart;//para iniciar la cuenta
	const uint16_t POS_INICIO = 0x8080;//asumimos que esta es la pos centrada del tablero
 8000f68:	f248 0380 	movw	r3, #32896	@ 0x8080
 8000f6c:	81fb      	strh	r3, [r7, #14]
  /* Infinite loop */
  for(;;)
  {
	  if (estado_actual == ESTADO_JUGANDO)
 8000f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe0 <StartFPGA_COM_Task+0x84>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d11e      	bne.n	8000fb6 <StartFPGA_COM_Task+0x5a>
	  {
		  //aqui es donde meteriamos la logica de leer el joystick
		  tickstart = osKernelGetTickCount();
 8000f78:	f003 ffb2 	bl	8004ee0 <osKernelGetTickCount>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	613b      	str	r3, [r7, #16]

		  	  //simulamos dato para probar
		  	  datos_joystick = 0xAAAA;
 8000f80:	4b18      	ldr	r3, [pc, #96]	@ (8000fe4 <StartFPGA_COM_Task+0x88>)
 8000f82:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8000f86:	801a      	strh	r2, [r3, #0]

		  	  //Transmision por el SPI con CS manual (activo a nivel bajp)
		  	  //ACTIVAMOS LA COMUNICACION
		  	  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2110      	movs	r1, #16
 8000f8c:	4816      	ldr	r0, [pc, #88]	@ (8000fe8 <StartFPGA_COM_Task+0x8c>)
 8000f8e:	f001 fbb7 	bl	8002700 <HAL_GPIO_WritePin>
		  	  //TRANSMITIMOS EL DATO
		  	  //size 1 (un paquete de 16 bits), timeout de 10ms
		  	  HAL_SPI_Transmit(&hspi1, (uint8_t*)&datos_joystick, 1, 10);
 8000f92:	230a      	movs	r3, #10
 8000f94:	2201      	movs	r2, #1
 8000f96:	4913      	ldr	r1, [pc, #76]	@ (8000fe4 <StartFPGA_COM_Task+0x88>)
 8000f98:	4814      	ldr	r0, [pc, #80]	@ (8000fec <StartFPGA_COM_Task+0x90>)
 8000f9a:	f002 f950 	bl	800323e <HAL_SPI_Transmit>

		  	  //DESACTIVAMOS LA COMUNICACION
		  	  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	2110      	movs	r1, #16
 8000fa2:	4811      	ldr	r0, [pc, #68]	@ (8000fe8 <StartFPGA_COM_Task+0x8c>)
 8000fa4:	f001 fbac 	bl	8002700 <HAL_GPIO_WritePin>
		  	  //hago que se repita cuando pasen los 20ms de actualizacion
		        osDelayUntil(tickstart + servo_update_period);
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	4413      	add	r3, r2
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f004 f858 	bl	8005064 <osDelayUntil>
 8000fb4:	e7db      	b.n	8000f6e <StartFPGA_COM_Task+0x12>
	  }
	  else
	  {
		  //tanto en el estado de fin de juego como en el de inicio el tablero tiene que estar en su pos inicial
	  	  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2110      	movs	r1, #16
 8000fba:	480b      	ldr	r0, [pc, #44]	@ (8000fe8 <StartFPGA_COM_Task+0x8c>)
 8000fbc:	f001 fba0 	bl	8002700 <HAL_GPIO_WritePin>
	  	  HAL_SPI_Transmit(&hspi1, (uint8_t*)&POS_INICIO, 1, 10);
 8000fc0:	f107 010e 	add.w	r1, r7, #14
 8000fc4:	230a      	movs	r3, #10
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	4808      	ldr	r0, [pc, #32]	@ (8000fec <StartFPGA_COM_Task+0x90>)
 8000fca:	f002 f938 	bl	800323e <HAL_SPI_Transmit>
	  	  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000fce:	2201      	movs	r2, #1
 8000fd0:	2110      	movs	r1, #16
 8000fd2:	4805      	ldr	r0, [pc, #20]	@ (8000fe8 <StartFPGA_COM_Task+0x8c>)
 8000fd4:	f001 fb94 	bl	8002700 <HAL_GPIO_WritePin>

	  	  //esperamos 20ms
	  	  osDelay(20);
 8000fd8:	2014      	movs	r0, #20
 8000fda:	f004 f828 	bl	800502e <osDelay>
	  if (estado_actual == ESTADO_JUGANDO)
 8000fde:	e7c6      	b.n	8000f6e <StartFPGA_COM_Task+0x12>
 8000fe0:	200001d8 	.word	0x200001d8
 8000fe4:	200000c8 	.word	0x200000c8
 8000fe8:	40020000 	.word	0x40020000
 8000fec:	200000f0 	.word	0x200000f0

08000ff0 <LCD1602_EnablePulse>:

//***** Functions definitions *****//
//Private functions
//1) Enable EN pulse
static void LCD1602_EnablePulse(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8001028 <LCD1602_EnablePulse+0x38>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a0c      	ldr	r2, [pc, #48]	@ (800102c <LCD1602_EnablePulse+0x3c>)
 8000ffa:	8811      	ldrh	r1, [r2, #0]
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	4618      	mov	r0, r3
 8001000:	f001 fb7e 	bl	8002700 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(writeTimeConstant);
 8001004:	230a      	movs	r3, #10
 8001006:	4618      	mov	r0, r3
 8001008:	f000 f97a 	bl	8001300 <LCD1602_TIM_MicorSecDelay>
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 800100c:	4b06      	ldr	r3, [pc, #24]	@ (8001028 <LCD1602_EnablePulse+0x38>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a06      	ldr	r2, [pc, #24]	@ (800102c <LCD1602_EnablePulse+0x3c>)
 8001012:	8811      	ldrh	r1, [r2, #0]
 8001014:	2200      	movs	r2, #0
 8001016:	4618      	mov	r0, r3
 8001018:	f001 fb72 	bl	8002700 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(60);
 800101c:	203c      	movs	r0, #60	@ 0x3c
 800101e:	f000 f96f 	bl	8001300 <LCD1602_TIM_MicorSecDelay>
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	200000cc 	.word	0x200000cc
 800102c:	200000d2 	.word	0x200000d2

08001030 <LCD1602_RS>:
//2) RS control
static void LCD1602_RS(bool state)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
	if(state) HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_SET);
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d008      	beq.n	8001052 <LCD1602_RS+0x22>
 8001040:	4b0a      	ldr	r3, [pc, #40]	@ (800106c <LCD1602_RS+0x3c>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a0a      	ldr	r2, [pc, #40]	@ (8001070 <LCD1602_RS+0x40>)
 8001046:	8811      	ldrh	r1, [r2, #0]
 8001048:	2201      	movs	r2, #1
 800104a:	4618      	mov	r0, r3
 800104c:	f001 fb58 	bl	8002700 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
}
 8001050:	e007      	b.n	8001062 <LCD1602_RS+0x32>
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8001052:	4b06      	ldr	r3, [pc, #24]	@ (800106c <LCD1602_RS+0x3c>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a06      	ldr	r2, [pc, #24]	@ (8001070 <LCD1602_RS+0x40>)
 8001058:	8811      	ldrh	r1, [r2, #0]
 800105a:	2200      	movs	r2, #0
 800105c:	4618      	mov	r0, r3
 800105e:	f001 fb4f 	bl	8002700 <HAL_GPIO_WritePin>
}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	200000cc 	.word	0x200000cc
 8001070:	200000d0 	.word	0x200000d0

08001074 <LCD1602_write>:

//3) Write Parallel interface
static void LCD1602_write(uint8_t byte)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
	uint8_t LSB_nibble = byte&0xF, MSB_nibble = (byte>>4)&0xF;
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	f003 030f 	and.w	r3, r3, #15
 8001084:	73fb      	strb	r3, [r7, #15]
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	091b      	lsrs	r3, r3, #4
 800108a:	73bb      	strb	r3, [r7, #14]
	 
	if(mode_8_4_I2C == 1)		//8bits mode
 800108c:	4b61      	ldr	r3, [pc, #388]	@ (8001214 <LCD1602_write+0x1a0>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d15a      	bne.n	800114a <LCD1602_write+0xd6>
	{
		//write data to output pins
		//LSB data
		HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001094:	4b60      	ldr	r3, [pc, #384]	@ (8001218 <LCD1602_write+0x1a4>)
 8001096:	6818      	ldr	r0, [r3, #0]
 8001098:	4b60      	ldr	r3, [pc, #384]	@ (800121c <LCD1602_write+0x1a8>)
 800109a:	8819      	ldrh	r1, [r3, #0]
 800109c:	7bfb      	ldrb	r3, [r7, #15]
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	461a      	mov	r2, r3
 80010a6:	f001 fb2b 	bl	8002700 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 80010aa:	4b5b      	ldr	r3, [pc, #364]	@ (8001218 <LCD1602_write+0x1a4>)
 80010ac:	6818      	ldr	r0, [r3, #0]
 80010ae:	4b5c      	ldr	r3, [pc, #368]	@ (8001220 <LCD1602_write+0x1ac>)
 80010b0:	8819      	ldrh	r1, [r3, #0]
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
 80010b4:	f003 0302 	and.w	r3, r3, #2
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	461a      	mov	r2, r3
 80010bc:	f001 fb20 	bl	8002700 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 80010c0:	4b55      	ldr	r3, [pc, #340]	@ (8001218 <LCD1602_write+0x1a4>)
 80010c2:	6818      	ldr	r0, [r3, #0]
 80010c4:	4b57      	ldr	r3, [pc, #348]	@ (8001224 <LCD1602_write+0x1b0>)
 80010c6:	8819      	ldrh	r1, [r3, #0]
 80010c8:	7bfb      	ldrb	r3, [r7, #15]
 80010ca:	f003 0304 	and.w	r3, r3, #4
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	461a      	mov	r2, r3
 80010d2:	f001 fb15 	bl	8002700 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 80010d6:	4b50      	ldr	r3, [pc, #320]	@ (8001218 <LCD1602_write+0x1a4>)
 80010d8:	6818      	ldr	r0, [r3, #0]
 80010da:	4b53      	ldr	r3, [pc, #332]	@ (8001228 <LCD1602_write+0x1b4>)
 80010dc:	8819      	ldrh	r1, [r3, #0]
 80010de:	7bfb      	ldrb	r3, [r7, #15]
 80010e0:	f003 0308 	and.w	r3, r3, #8
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	461a      	mov	r2, r3
 80010e8:	f001 fb0a 	bl	8002700 <HAL_GPIO_WritePin>
		//MSB data
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 80010ec:	4b4f      	ldr	r3, [pc, #316]	@ (800122c <LCD1602_write+0x1b8>)
 80010ee:	6818      	ldr	r0, [r3, #0]
 80010f0:	4b4f      	ldr	r3, [pc, #316]	@ (8001230 <LCD1602_write+0x1bc>)
 80010f2:	8819      	ldrh	r1, [r3, #0]
 80010f4:	7bbb      	ldrb	r3, [r7, #14]
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	461a      	mov	r2, r3
 80010fe:	f001 faff 	bl	8002700 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001102:	4b4a      	ldr	r3, [pc, #296]	@ (800122c <LCD1602_write+0x1b8>)
 8001104:	6818      	ldr	r0, [r3, #0]
 8001106:	4b4b      	ldr	r3, [pc, #300]	@ (8001234 <LCD1602_write+0x1c0>)
 8001108:	8819      	ldrh	r1, [r3, #0]
 800110a:	7bbb      	ldrb	r3, [r7, #14]
 800110c:	f003 0302 	and.w	r3, r3, #2
 8001110:	b2db      	uxtb	r3, r3
 8001112:	461a      	mov	r2, r3
 8001114:	f001 faf4 	bl	8002700 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8001118:	4b44      	ldr	r3, [pc, #272]	@ (800122c <LCD1602_write+0x1b8>)
 800111a:	6818      	ldr	r0, [r3, #0]
 800111c:	4b46      	ldr	r3, [pc, #280]	@ (8001238 <LCD1602_write+0x1c4>)
 800111e:	8819      	ldrh	r1, [r3, #0]
 8001120:	7bbb      	ldrb	r3, [r7, #14]
 8001122:	f003 0304 	and.w	r3, r3, #4
 8001126:	b2db      	uxtb	r3, r3
 8001128:	461a      	mov	r2, r3
 800112a:	f001 fae9 	bl	8002700 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 800112e:	4b3f      	ldr	r3, [pc, #252]	@ (800122c <LCD1602_write+0x1b8>)
 8001130:	6818      	ldr	r0, [r3, #0]
 8001132:	4b42      	ldr	r3, [pc, #264]	@ (800123c <LCD1602_write+0x1c8>)
 8001134:	8819      	ldrh	r1, [r3, #0]
 8001136:	7bbb      	ldrb	r3, [r7, #14]
 8001138:	f003 0308 	and.w	r3, r3, #8
 800113c:	b2db      	uxtb	r3, r3
 800113e:	461a      	mov	r2, r3
 8001140:	f001 fade 	bl	8002700 <HAL_GPIO_WritePin>
		//Write the Enable pulse
		LCD1602_EnablePulse();
 8001144:	f7ff ff54 	bl	8000ff0 <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
		//Write the Enable pulse
		LCD1602_EnablePulse();
	}
}
 8001148:	e05f      	b.n	800120a <LCD1602_write+0x196>
	else if(mode_8_4_I2C == 2)	//4 bits mode
 800114a:	4b32      	ldr	r3, [pc, #200]	@ (8001214 <LCD1602_write+0x1a0>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	2b02      	cmp	r3, #2
 8001150:	d15b      	bne.n	800120a <LCD1602_write+0x196>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001152:	4b36      	ldr	r3, [pc, #216]	@ (800122c <LCD1602_write+0x1b8>)
 8001154:	6818      	ldr	r0, [r3, #0]
 8001156:	4b36      	ldr	r3, [pc, #216]	@ (8001230 <LCD1602_write+0x1bc>)
 8001158:	8819      	ldrh	r1, [r3, #0]
 800115a:	7bbb      	ldrb	r3, [r7, #14]
 800115c:	f003 0301 	and.w	r3, r3, #1
 8001160:	b2db      	uxtb	r3, r3
 8001162:	461a      	mov	r2, r3
 8001164:	f001 facc 	bl	8002700 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001168:	4b30      	ldr	r3, [pc, #192]	@ (800122c <LCD1602_write+0x1b8>)
 800116a:	6818      	ldr	r0, [r3, #0]
 800116c:	4b31      	ldr	r3, [pc, #196]	@ (8001234 <LCD1602_write+0x1c0>)
 800116e:	8819      	ldrh	r1, [r3, #0]
 8001170:	7bbb      	ldrb	r3, [r7, #14]
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	b2db      	uxtb	r3, r3
 8001178:	461a      	mov	r2, r3
 800117a:	f001 fac1 	bl	8002700 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 800117e:	4b2b      	ldr	r3, [pc, #172]	@ (800122c <LCD1602_write+0x1b8>)
 8001180:	6818      	ldr	r0, [r3, #0]
 8001182:	4b2d      	ldr	r3, [pc, #180]	@ (8001238 <LCD1602_write+0x1c4>)
 8001184:	8819      	ldrh	r1, [r3, #0]
 8001186:	7bbb      	ldrb	r3, [r7, #14]
 8001188:	f003 0304 	and.w	r3, r3, #4
 800118c:	b2db      	uxtb	r3, r3
 800118e:	461a      	mov	r2, r3
 8001190:	f001 fab6 	bl	8002700 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001194:	4b25      	ldr	r3, [pc, #148]	@ (800122c <LCD1602_write+0x1b8>)
 8001196:	6818      	ldr	r0, [r3, #0]
 8001198:	4b28      	ldr	r3, [pc, #160]	@ (800123c <LCD1602_write+0x1c8>)
 800119a:	8819      	ldrh	r1, [r3, #0]
 800119c:	7bbb      	ldrb	r3, [r7, #14]
 800119e:	f003 0308 	and.w	r3, r3, #8
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	461a      	mov	r2, r3
 80011a6:	f001 faab 	bl	8002700 <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 80011aa:	f7ff ff21 	bl	8000ff0 <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 80011ae:	4b1f      	ldr	r3, [pc, #124]	@ (800122c <LCD1602_write+0x1b8>)
 80011b0:	6818      	ldr	r0, [r3, #0]
 80011b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001230 <LCD1602_write+0x1bc>)
 80011b4:	8819      	ldrh	r1, [r3, #0]
 80011b6:	7bfb      	ldrb	r3, [r7, #15]
 80011b8:	f003 0301 	and.w	r3, r3, #1
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	461a      	mov	r2, r3
 80011c0:	f001 fa9e 	bl	8002700 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 80011c4:	4b19      	ldr	r3, [pc, #100]	@ (800122c <LCD1602_write+0x1b8>)
 80011c6:	6818      	ldr	r0, [r3, #0]
 80011c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001234 <LCD1602_write+0x1c0>)
 80011ca:	8819      	ldrh	r1, [r3, #0]
 80011cc:	7bfb      	ldrb	r3, [r7, #15]
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	461a      	mov	r2, r3
 80011d6:	f001 fa93 	bl	8002700 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 80011da:	4b14      	ldr	r3, [pc, #80]	@ (800122c <LCD1602_write+0x1b8>)
 80011dc:	6818      	ldr	r0, [r3, #0]
 80011de:	4b16      	ldr	r3, [pc, #88]	@ (8001238 <LCD1602_write+0x1c4>)
 80011e0:	8819      	ldrh	r1, [r3, #0]
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	f003 0304 	and.w	r3, r3, #4
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	461a      	mov	r2, r3
 80011ec:	f001 fa88 	bl	8002700 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 80011f0:	4b0e      	ldr	r3, [pc, #56]	@ (800122c <LCD1602_write+0x1b8>)
 80011f2:	6818      	ldr	r0, [r3, #0]
 80011f4:	4b11      	ldr	r3, [pc, #68]	@ (800123c <LCD1602_write+0x1c8>)
 80011f6:	8819      	ldrh	r1, [r3, #0]
 80011f8:	7bfb      	ldrb	r3, [r7, #15]
 80011fa:	f003 0308 	and.w	r3, r3, #8
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	461a      	mov	r2, r3
 8001202:	f001 fa7d 	bl	8002700 <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 8001206:	f7ff fef3 	bl	8000ff0 <LCD1602_EnablePulse>
}
 800120a:	bf00      	nop
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20000000 	.word	0x20000000
 8001218:	200000d4 	.word	0x200000d4
 800121c:	200000d8 	.word	0x200000d8
 8001220:	200000da 	.word	0x200000da
 8001224:	200000dc 	.word	0x200000dc
 8001228:	200000de 	.word	0x200000de
 800122c:	200000e0 	.word	0x200000e0
 8001230:	200000e4 	.word	0x200000e4
 8001234:	200000e6 	.word	0x200000e6
 8001238:	200000e8 	.word	0x200000e8
 800123c:	200000ea 	.word	0x200000ea

08001240 <LCD1602_TIM_Config>:
//4) Microsecond delay functions
static void LCD1602_TIM_Config(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b088      	sub	sp, #32
 8001244:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef myCLKtypeDef;
	uint32_t clockSpeed;
	uint32_t flashLatencyVar;
	HAL_RCC_GetClockConfig(&myCLKtypeDef, &flashLatencyVar);
 8001246:	1d3a      	adds	r2, r7, #4
 8001248:	f107 0308 	add.w	r3, r7, #8
 800124c:	4611      	mov	r1, r2
 800124e:	4618      	mov	r0, r3
 8001250:	f001 ff3a 	bl	80030c8 <HAL_RCC_GetClockConfig>
	if(myCLKtypeDef.APB1CLKDivider == RCC_HCLK_DIV1)
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d103      	bne.n	8001262 <LCD1602_TIM_Config+0x22>
	{
		clockSpeed = HAL_RCC_GetPCLK1Freq();
 800125a:	f001 ff0d 	bl	8003078 <HAL_RCC_GetPCLK1Freq>
 800125e:	61f8      	str	r0, [r7, #28]
 8001260:	e004      	b.n	800126c <LCD1602_TIM_Config+0x2c>
	}
	else
	{
		clockSpeed = HAL_RCC_GetPCLK1Freq()*2;
 8001262:	f001 ff09 	bl	8003078 <HAL_RCC_GetPCLK1Freq>
 8001266:	4603      	mov	r3, r0
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	61fb      	str	r3, [r7, #28]
	}
	clockSpeed *= 0.000001;
 800126c:	69f8      	ldr	r0, [r7, #28]
 800126e:	f7ff fa6b 	bl	8000748 <__aeabi_ui2d>
 8001272:	a321      	add	r3, pc, #132	@ (adr r3, 80012f8 <LCD1602_TIM_Config+0xb8>)
 8001274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001278:	f7fe fffa 	bl	8000270 <__aeabi_dmul>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4610      	mov	r0, r2
 8001282:	4619      	mov	r1, r3
 8001284:	f7ff fada 	bl	800083c <__aeabi_d2uiz>
 8001288:	4603      	mov	r3, r0
 800128a:	61fb      	str	r3, [r7, #28]
	
	//Enable clock for TIM2 timer
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;  // 0x1
 800128c:	4b18      	ldr	r3, [pc, #96]	@ (80012f0 <LCD1602_TIM_Config+0xb0>)
 800128e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001290:	4a17      	ldr	r2, [pc, #92]	@ (80012f0 <LCD1602_TIM_Config+0xb0>)
 8001292:	f043 0302 	orr.w	r3, r3, #2
 8001296:	6413      	str	r3, [r2, #64]	@ 0x40
	//Set the mode to Count up
	TIM3->CR1 &= ~(0x0010);
 8001298:	4b16      	ldr	r3, [pc, #88]	@ (80012f4 <LCD1602_TIM_Config+0xb4>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a15      	ldr	r2, [pc, #84]	@ (80012f4 <LCD1602_TIM_Config+0xb4>)
 800129e:	f023 0310 	bic.w	r3, r3, #16
 80012a2:	6013      	str	r3, [r2, #0]
	//Enable Update Event
	TIM3->CR1 &= ~(0x0001);
 80012a4:	4b13      	ldr	r3, [pc, #76]	@ (80012f4 <LCD1602_TIM_Config+0xb4>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a12      	ldr	r2, [pc, #72]	@ (80012f4 <LCD1602_TIM_Config+0xb4>)
 80012aa:	f023 0301 	bic.w	r3, r3, #1
 80012ae:	6013      	str	r3, [r2, #0]
	//Update request source 
	TIM3->CR1 &= ~(1UL << 2);
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <LCD1602_TIM_Config+0xb4>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a0f      	ldr	r2, [pc, #60]	@ (80012f4 <LCD1602_TIM_Config+0xb4>)
 80012b6:	f023 0304 	bic.w	r3, r3, #4
 80012ba:	6013      	str	r3, [r2, #0]
	// Set bit 3 High to enable One-Pulse mode
	TIM3->CR1 |= (1UL << 3);				  
 80012bc:	4b0d      	ldr	r3, [pc, #52]	@ (80012f4 <LCD1602_TIM_Config+0xb4>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a0c      	ldr	r2, [pc, #48]	@ (80012f4 <LCD1602_TIM_Config+0xb4>)
 80012c2:	f043 0308 	orr.w	r3, r3, #8
 80012c6:	6013      	str	r3, [r2, #0]
	//Set the Prescalar
	TIM3->PSC = clockSpeed-1;
 80012c8:	4a0a      	ldr	r2, [pc, #40]	@ (80012f4 <LCD1602_TIM_Config+0xb4>)
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	3b01      	subs	r3, #1
 80012ce:	6293      	str	r3, [r2, #40]	@ 0x28
	//Set and Auto-Reload Value to delay the timer 1 sec
	TIM3->ARR = 10-1; 								// The Flag sets when overflows
 80012d0:	4b08      	ldr	r3, [pc, #32]	@ (80012f4 <LCD1602_TIM_Config+0xb4>)
 80012d2:	2209      	movs	r2, #9
 80012d4:	62da      	str	r2, [r3, #44]	@ 0x2c
	//Event generation handling to reset the counter
	TIM3->EGR = 1; 					//Update generate auto
 80012d6:	4b07      	ldr	r3, [pc, #28]	@ (80012f4 <LCD1602_TIM_Config+0xb4>)
 80012d8:	2201      	movs	r2, #1
 80012da:	615a      	str	r2, [r3, #20]
	TIM3->SR &= ~(0x0001);	//Clear Update interrupt flag
 80012dc:	4b05      	ldr	r3, [pc, #20]	@ (80012f4 <LCD1602_TIM_Config+0xb4>)
 80012de:	691b      	ldr	r3, [r3, #16]
 80012e0:	4a04      	ldr	r2, [pc, #16]	@ (80012f4 <LCD1602_TIM_Config+0xb4>)
 80012e2:	f023 0301 	bic.w	r3, r3, #1
 80012e6:	6113      	str	r3, [r2, #16]
}
 80012e8:	bf00      	nop
 80012ea:	3720      	adds	r7, #32
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	40023800 	.word	0x40023800
 80012f4:	40000400 	.word	0x40000400
 80012f8:	a0b5ed8d 	.word	0xa0b5ed8d
 80012fc:	3eb0c6f7 	.word	0x3eb0c6f7

08001300 <LCD1602_TIM_MicorSecDelay>:
static void LCD1602_TIM_MicorSecDelay(uint32_t uSecDelay)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	TIM3->ARR = uSecDelay-1;
 8001308:	4a0e      	ldr	r2, [pc, #56]	@ (8001344 <LCD1602_TIM_MicorSecDelay+0x44>)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	3b01      	subs	r3, #1
 800130e:	62d3      	str	r3, [r2, #44]	@ 0x2c
	TIM3->SR &= ~(0x0001);  // Clear UEV flag
 8001310:	4b0c      	ldr	r3, [pc, #48]	@ (8001344 <LCD1602_TIM_MicorSecDelay+0x44>)
 8001312:	691b      	ldr	r3, [r3, #16]
 8001314:	4a0b      	ldr	r2, [pc, #44]	@ (8001344 <LCD1602_TIM_MicorSecDelay+0x44>)
 8001316:	f023 0301 	bic.w	r3, r3, #1
 800131a:	6113      	str	r3, [r2, #16]
	TIM3->CR1 |= 1UL;
 800131c:	4b09      	ldr	r3, [pc, #36]	@ (8001344 <LCD1602_TIM_MicorSecDelay+0x44>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a08      	ldr	r2, [pc, #32]	@ (8001344 <LCD1602_TIM_MicorSecDelay+0x44>)
 8001322:	f043 0301 	orr.w	r3, r3, #1
 8001326:	6013      	str	r3, [r2, #0]
	while((TIM3->SR&0x0001) != 1);
 8001328:	bf00      	nop
 800132a:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <LCD1602_TIM_MicorSecDelay+0x44>)
 800132c:	691b      	ldr	r3, [r3, #16]
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	2b01      	cmp	r3, #1
 8001334:	d1f9      	bne.n	800132a <LCD1602_TIM_MicorSecDelay+0x2a>
}
 8001336:	bf00      	nop
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr
 8001344:	40000400 	.word	0x40000400

08001348 <LCD1602_writeCommand>:
//5) Write command
static void LCD1602_writeCommand(uint8_t command)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	4603      	mov	r3, r0
 8001350:	71fb      	strb	r3, [r7, #7]
	//Set RS to 0
	LCD1602_RS(false);
 8001352:	2000      	movs	r0, #0
 8001354:	f7ff fe6c 	bl	8001030 <LCD1602_RS>
	//Call low level write parallel function
	LCD1602_write(command);
 8001358:	79fb      	ldrb	r3, [r7, #7]
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff fe8a 	bl	8001074 <LCD1602_write>
}
 8001360:	bf00      	nop
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}

08001368 <LCD1602_writeData>:
//6) Write 8 bits data
static void LCD1602_writeData(uint8_t data)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	4603      	mov	r3, r0
 8001370:	71fb      	strb	r3, [r7, #7]
	//Set RS to 1
	LCD1602_RS(true);
 8001372:	2001      	movs	r0, #1
 8001374:	f7ff fe5c 	bl	8001030 <LCD1602_RS>
	//Call low level write parallel function
	LCD1602_write(data);
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff fe7a 	bl	8001074 <LCD1602_write>
}
 8001380:	bf00      	nop
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <LCD1602_write4bitCommand>:
//7) Write 4 bits command, *FOR 4 BITS MODE ONLY*
static void LCD1602_write4bitCommand(uint8_t nibble)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	71fb      	strb	r3, [r7, #7]
	uint8_t LSB_nibble = nibble&0xF;
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	f003 030f 	and.w	r3, r3, #15
 8001398:	73fb      	strb	r3, [r7, #15]
	//Set RS to 0
	LCD1602_RS(false);
 800139a:	2000      	movs	r0, #0
 800139c:	f7ff fe48 	bl	8001030 <LCD1602_RS>
	//LSB data
	HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 80013a0:	4b18      	ldr	r3, [pc, #96]	@ (8001404 <LCD1602_write4bitCommand+0x7c>)
 80013a2:	6818      	ldr	r0, [r3, #0]
 80013a4:	4b18      	ldr	r3, [pc, #96]	@ (8001408 <LCD1602_write4bitCommand+0x80>)
 80013a6:	8819      	ldrh	r1, [r3, #0]
 80013a8:	7bfb      	ldrb	r3, [r7, #15]
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	461a      	mov	r2, r3
 80013b2:	f001 f9a5 	bl	8002700 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 80013b6:	4b13      	ldr	r3, [pc, #76]	@ (8001404 <LCD1602_write4bitCommand+0x7c>)
 80013b8:	6818      	ldr	r0, [r3, #0]
 80013ba:	4b14      	ldr	r3, [pc, #80]	@ (800140c <LCD1602_write4bitCommand+0x84>)
 80013bc:	8819      	ldrh	r1, [r3, #0]
 80013be:	7bfb      	ldrb	r3, [r7, #15]
 80013c0:	f003 0302 	and.w	r3, r3, #2
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	461a      	mov	r2, r3
 80013c8:	f001 f99a 	bl	8002700 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 80013cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001404 <LCD1602_write4bitCommand+0x7c>)
 80013ce:	6818      	ldr	r0, [r3, #0]
 80013d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001410 <LCD1602_write4bitCommand+0x88>)
 80013d2:	8819      	ldrh	r1, [r3, #0]
 80013d4:	7bfb      	ldrb	r3, [r7, #15]
 80013d6:	f003 0304 	and.w	r3, r3, #4
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	461a      	mov	r2, r3
 80013de:	f001 f98f 	bl	8002700 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 80013e2:	4b08      	ldr	r3, [pc, #32]	@ (8001404 <LCD1602_write4bitCommand+0x7c>)
 80013e4:	6818      	ldr	r0, [r3, #0]
 80013e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001414 <LCD1602_write4bitCommand+0x8c>)
 80013e8:	8819      	ldrh	r1, [r3, #0]
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
 80013ec:	f003 0308 	and.w	r3, r3, #8
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	461a      	mov	r2, r3
 80013f4:	f001 f984 	bl	8002700 <HAL_GPIO_WritePin>
	//Write the Enable pulse
	LCD1602_EnablePulse();
 80013f8:	f7ff fdfa 	bl	8000ff0 <LCD1602_EnablePulse>
}
 80013fc:	bf00      	nop
 80013fe:	3710      	adds	r7, #16
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	200000e0 	.word	0x200000e0
 8001408:	200000e4 	.word	0x200000e4
 800140c:	200000e6 	.word	0x200000e6
 8001410:	200000e8 	.word	0x200000e8
 8001414:	200000ea 	.word	0x200000ea

08001418 <LCD1602_Begin4BIT>:
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
	HAL_Delay(2);
}
//2) LCD begin 4 bits function
void LCD1602_Begin4BIT(GPIO_TypeDef* PORT_RS_E, uint16_t RS, uint16_t E, GPIO_TypeDef* PORT_MSBs4to7, uint16_t D4, uint16_t D5, uint16_t D6, uint16_t D7)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	607b      	str	r3, [r7, #4]
 8001422:	460b      	mov	r3, r1
 8001424:	817b      	strh	r3, [r7, #10]
 8001426:	4613      	mov	r3, r2
 8001428:	813b      	strh	r3, [r7, #8]
	//Set GPIO Ports and Pins data
	PORT_RS_and_E = PORT_RS_E;
 800142a:	4a27      	ldr	r2, [pc, #156]	@ (80014c8 <LCD1602_Begin4BIT+0xb0>)
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	6013      	str	r3, [r2, #0]
	PIN_RS = RS;
 8001430:	4a26      	ldr	r2, [pc, #152]	@ (80014cc <LCD1602_Begin4BIT+0xb4>)
 8001432:	897b      	ldrh	r3, [r7, #10]
 8001434:	8013      	strh	r3, [r2, #0]
	PIN_E = E;
 8001436:	4a26      	ldr	r2, [pc, #152]	@ (80014d0 <LCD1602_Begin4BIT+0xb8>)
 8001438:	893b      	ldrh	r3, [r7, #8]
 800143a:	8013      	strh	r3, [r2, #0]
	PORT_MSB = PORT_MSBs4to7;
 800143c:	4a25      	ldr	r2, [pc, #148]	@ (80014d4 <LCD1602_Begin4BIT+0xbc>)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6013      	str	r3, [r2, #0]
	D4_PIN = D4;
 8001442:	4a25      	ldr	r2, [pc, #148]	@ (80014d8 <LCD1602_Begin4BIT+0xc0>)
 8001444:	8b3b      	ldrh	r3, [r7, #24]
 8001446:	8013      	strh	r3, [r2, #0]
	D5_PIN = D5;
 8001448:	4a24      	ldr	r2, [pc, #144]	@ (80014dc <LCD1602_Begin4BIT+0xc4>)
 800144a:	8bbb      	ldrh	r3, [r7, #28]
 800144c:	8013      	strh	r3, [r2, #0]
	D6_PIN = D6;
 800144e:	4a24      	ldr	r2, [pc, #144]	@ (80014e0 <LCD1602_Begin4BIT+0xc8>)
 8001450:	8c3b      	ldrh	r3, [r7, #32]
 8001452:	8013      	strh	r3, [r2, #0]
	D7_PIN = D7;
 8001454:	4a23      	ldr	r2, [pc, #140]	@ (80014e4 <LCD1602_Begin4BIT+0xcc>)
 8001456:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001458:	8013      	strh	r3, [r2, #0]
	//Initialise microsecond timer
	LCD1602_TIM_Config();
 800145a:	f7ff fef1 	bl	8001240 <LCD1602_TIM_Config>
	//Set the mode to 4 bits
	mode_8_4_I2C = 2;
 800145e:	4b22      	ldr	r3, [pc, #136]	@ (80014e8 <LCD1602_Begin4BIT+0xd0>)
 8001460:	2202      	movs	r2, #2
 8001462:	701a      	strb	r2, [r3, #0]
	//Function set variable to 4 bits mode
	FunctionSet = 0x28;
 8001464:	4b21      	ldr	r3, [pc, #132]	@ (80014ec <LCD1602_Begin4BIT+0xd4>)
 8001466:	2228      	movs	r2, #40	@ 0x28
 8001468:	701a      	strb	r2, [r3, #0]
	
	//Initialise LCD
	//1. Wait at least 15ms
	HAL_Delay(20);
 800146a:	2014      	movs	r0, #20
 800146c:	f000 fdfc 	bl	8002068 <HAL_Delay>
	//2. Attentions sequence
	LCD1602_write4bitCommand(0x3);
 8001470:	2003      	movs	r0, #3
 8001472:	f7ff ff89 	bl	8001388 <LCD1602_write4bitCommand>
	HAL_Delay(5);
 8001476:	2005      	movs	r0, #5
 8001478:	f000 fdf6 	bl	8002068 <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 800147c:	2003      	movs	r0, #3
 800147e:	f7ff ff83 	bl	8001388 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 8001482:	2001      	movs	r0, #1
 8001484:	f000 fdf0 	bl	8002068 <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 8001488:	2003      	movs	r0, #3
 800148a:	f7ff ff7d 	bl	8001388 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 800148e:	2001      	movs	r0, #1
 8001490:	f000 fdea 	bl	8002068 <HAL_Delay>
	LCD1602_write4bitCommand(0x2);  //4 bit mode
 8001494:	2002      	movs	r0, #2
 8001496:	f7ff ff77 	bl	8001388 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 800149a:	2001      	movs	r0, #1
 800149c:	f000 fde4 	bl	8002068 <HAL_Delay>
	//3. Display control (Display ON, Cursor ON, blink cursor)
	LCD1602_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 80014a0:	200f      	movs	r0, #15
 80014a2:	f7ff ff51 	bl	8001348 <LCD1602_writeCommand>
	//4. Clear LCD and return home
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 80014a6:	2001      	movs	r0, #1
 80014a8:	f7ff ff4e 	bl	8001348 <LCD1602_writeCommand>
	HAL_Delay(3);
 80014ac:	2003      	movs	r0, #3
 80014ae:	f000 fddb 	bl	8002068 <HAL_Delay>
	//4. Function set; Enable 2 lines, Data length to 8 bits
	LCD1602_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 80014b2:	2028      	movs	r0, #40	@ 0x28
 80014b4:	f7ff ff48 	bl	8001348 <LCD1602_writeCommand>
	HAL_Delay(3);
 80014b8:	2003      	movs	r0, #3
 80014ba:	f000 fdd5 	bl	8002068 <HAL_Delay>
}
 80014be:	bf00      	nop
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	200000cc 	.word	0x200000cc
 80014cc:	200000d0 	.word	0x200000d0
 80014d0:	200000d2 	.word	0x200000d2
 80014d4:	200000e0 	.word	0x200000e0
 80014d8:	200000e4 	.word	0x200000e4
 80014dc:	200000e6 	.word	0x200000e6
 80014e0:	200000e8 	.word	0x200000e8
 80014e4:	200000ea 	.word	0x200000ea
 80014e8:	20000000 	.word	0x20000000
 80014ec:	20000002 	.word	0x20000002

080014f0 <LCD1602_print>:
//3) LCD print string
void LCD1602_print(char string[])
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 80014f8:	2300      	movs	r3, #0
 80014fa:	73fb      	strb	r3, [r7, #15]
 80014fc:	e009      	b.n	8001512 <LCD1602_print+0x22>
	{
		LCD1602_writeData((uint8_t)string[i]);
 80014fe:	7bfb      	ldrb	r3, [r7, #15]
 8001500:	687a      	ldr	r2, [r7, #4]
 8001502:	4413      	add	r3, r2
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff ff2e 	bl	8001368 <LCD1602_writeData>
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 800150c:	7bfb      	ldrb	r3, [r7, #15]
 800150e:	3301      	adds	r3, #1
 8001510:	73fb      	strb	r3, [r7, #15]
 8001512:	7bfb      	ldrb	r3, [r7, #15]
 8001514:	2b0f      	cmp	r3, #15
 8001516:	d805      	bhi.n	8001524 <LCD1602_print+0x34>
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	4413      	add	r3, r2
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d1ec      	bne.n	80014fe <LCD1602_print+0xe>
	}
}
 8001524:	bf00      	nop
 8001526:	3710      	adds	r7, #16
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <LCD1602_setCursor>:
//4) set cursor position
void LCD1602_setCursor(uint8_t row, uint8_t col)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	460a      	mov	r2, r1
 8001536:	71fb      	strb	r3, [r7, #7]
 8001538:	4613      	mov	r3, r2
 800153a:	71bb      	strb	r3, [r7, #6]
	uint8_t maskData;
	maskData = (col-1)&0x0F;
 800153c:	79bb      	ldrb	r3, [r7, #6]
 800153e:	3b01      	subs	r3, #1
 8001540:	b2db      	uxtb	r3, r3
 8001542:	f003 030f 	and.w	r3, r3, #15
 8001546:	73fb      	strb	r3, [r7, #15]
	if(row==1)
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d108      	bne.n	8001560 <LCD1602_setCursor+0x34>
	{
		maskData |= (0x80);
 800154e:	7bfb      	ldrb	r3, [r7, #15]
 8001550:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001554:	73fb      	strb	r3, [r7, #15]
		LCD1602_writeCommand(maskData);
 8001556:	7bfb      	ldrb	r3, [r7, #15]
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff fef5 	bl	8001348 <LCD1602_writeCommand>
	else
	{
		maskData |= (0xc0);
		LCD1602_writeCommand(maskData);
	}
}	
 800155e:	e007      	b.n	8001570 <LCD1602_setCursor+0x44>
		maskData |= (0xc0);
 8001560:	7bfb      	ldrb	r3, [r7, #15]
 8001562:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8001566:	73fb      	strb	r3, [r7, #15]
		LCD1602_writeCommand(maskData);
 8001568:	7bfb      	ldrb	r3, [r7, #15]
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff feec 	bl	8001348 <LCD1602_writeCommand>
}	
 8001570:	bf00      	nop
 8001572:	3710      	adds	r7, #16
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <LCD1602_1stLine>:
void LCD1602_1stLine(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
	LCD1602_setCursor(1,1);
 800157c:	2101      	movs	r1, #1
 800157e:	2001      	movs	r0, #1
 8001580:	f7ff ffd4 	bl	800152c <LCD1602_setCursor>
}
 8001584:	bf00      	nop
 8001586:	bd80      	pop	{r7, pc}

08001588 <LCD1602_2ndLine>:
void LCD1602_2ndLine(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
	LCD1602_setCursor(2,1);
 800158c:	2101      	movs	r1, #1
 800158e:	2002      	movs	r0, #2
 8001590:	f7ff ffcc 	bl	800152c <LCD1602_setCursor>
}
 8001594:	bf00      	nop
 8001596:	bd80      	pop	{r7, pc}

08001598 <LCD1602_clear>:
	DisplayControl |= (0x02);
	LCD1602_writeCommand(DisplayControl);
}
//7) Clear display
void LCD1602_clear(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 800159c:	2001      	movs	r0, #1
 800159e:	f7ff fed3 	bl	8001348 <LCD1602_writeCommand>
	HAL_Delay(3);
 80015a2:	2003      	movs	r0, #3
 80015a4:	f000 fd60 	bl	8002068 <HAL_Delay>
}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}

080015ac <LCD1602_noBlink>:
//8) Blinking cursor
void LCD1602_noBlink(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
	DisplayControl &= ~(0x01);
 80015b0:	4b06      	ldr	r3, [pc, #24]	@ (80015cc <LCD1602_noBlink+0x20>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	f023 0301 	bic.w	r3, r3, #1
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	4b04      	ldr	r3, [pc, #16]	@ (80015cc <LCD1602_noBlink+0x20>)
 80015bc:	701a      	strb	r2, [r3, #0]
	LCD1602_writeCommand(DisplayControl);
 80015be:	4b03      	ldr	r3, [pc, #12]	@ (80015cc <LCD1602_noBlink+0x20>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff fec0 	bl	8001348 <LCD1602_writeCommand>
}
 80015c8:	bf00      	nop
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20000001 	.word	0x20000001

080015d0 <HAL_GPIO_EXTI_Callback>:
//extern osSemaphoreId_t SemBinGolpeHandle;
extern osMessageQueueId_t ColaEventoHandle;
//extern osSemaphoreId_t SemBinIRHandle;//Semforo para el sensor IR
extern osEventFlagsId_t InputEventsHandle; // Importamos el handle

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	80fb      	strh	r3, [r7, #6]

	static uint32_t last_ir_time = 0; // Variable esttica para recordar el tiempo desde la ultima interrupcion
	    uint32_t current_time = HAL_GetTick();
 80015da:	f000 fd39 	bl	8002050 <HAL_GetTick>
 80015de:	60f8      	str	r0, [r7, #12]

	if(GPIO_Pin == GPIO_PIN_0)
 80015e0:	88fb      	ldrh	r3, [r7, #6]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d105      	bne.n	80015f2 <HAL_GPIO_EXTI_Callback+0x22>
		//osSemaphoreRelease(SemBinGolpeHandle);


		/*PRUEBA CON FLAGS*/
		// Enviamos la seal (Flag) directamente
		        osEventFlagsSet(InputEventsHandle, FLAG_GOLPE);
 80015e6:	4b11      	ldr	r3, [pc, #68]	@ (800162c <HAL_GPIO_EXTI_Callback+0x5c>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	2101      	movs	r1, #1
 80015ec:	4618      	mov	r0, r3
 80015ee:	f003 fd67 	bl	80050c0 <osEventFlagsSet>
	}
	if (GPIO_Pin == IR1_SENSOR_Pin)
 80015f2:	88fb      	ldrh	r3, [r7, #6]
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d114      	bne.n	8001622 <HAL_GPIO_EXTI_Callback+0x52>
		/*PRUEBA CON FLAGS*/
		/* ANTIRREBOTE POR HARDWARE/SOFTWARE EN LA ISR:
		           Si han pasado menos de 500ms desde el ltimo disparo, IGNORAMOS la interrupcin.
		           Esto evita inundar la cola y cumple con no hacer polling en la tarea.
		        */
		        if ((current_time - last_ir_time) > 500)
 80015f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001630 <HAL_GPIO_EXTI_Callback+0x60>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	68fa      	ldr	r2, [r7, #12]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001604:	d90d      	bls.n	8001622 <HAL_GPIO_EXTI_Callback+0x52>
		        {
		            // Solo si ha pasado el tiempo de seguridad, avisamos a la tarea
		            osEventFlagsSet(InputEventsHandle, FLAG_IR);
 8001606:	4b09      	ldr	r3, [pc, #36]	@ (800162c <HAL_GPIO_EXTI_Callback+0x5c>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2102      	movs	r1, #2
 800160c:	4618      	mov	r0, r3
 800160e:	f003 fd57 	bl	80050c0 <osEventFlagsSet>
		            last_ir_time = current_time;
 8001612:	4a07      	ldr	r2, [pc, #28]	@ (8001630 <HAL_GPIO_EXTI_Callback+0x60>)
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	6013      	str	r3, [r2, #0]

		            // Debug LED (Opcional)
		            HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8001618:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800161c:	4805      	ldr	r0, [pc, #20]	@ (8001634 <HAL_GPIO_EXTI_Callback+0x64>)
 800161e:	f001 f888 	bl	8002732 <HAL_GPIO_TogglePin>
		        }
	    }
}
 8001622:	bf00      	nop
 8001624:	3710      	adds	r7, #16
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	200001ec 	.word	0x200001ec
 8001630:	200000ec 	.word	0x200000ec
 8001634:	40020c00 	.word	0x40020c00

08001638 <Start_Input_Task>:
// ASUMIMOS:
// 1. Existe 'SemBinIRHandle' (creado en main.c)
// 2. La ISR de GPIOC_PIN_1 libera 'SemBinIRHandle'.

void Start_Input_Task(void *argument)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]

	uint32_t flags_recibidos;

	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001640:	2006      	movs	r0, #6
 8001642:	f000 fe09 	bl	8002258 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001646:	2007      	movs	r0, #7
 8001648:	f000 fe06 	bl	8002258 <HAL_NVIC_EnableIRQ>

    EventoJuego mensaje_evento;
    // Timeout pequeo para evitar bloqueo infinito y ceder CPU a otras tareas
    const uint32_t check_timeout = 10;
 800164c:	230a      	movs	r3, #10
 800164e:	617b      	str	r3, [r7, #20]
    for(;;)
    {
    	/*PRUEBA CON FLAGS*/
    	// La tarea se BLOQUEA (Dorme) aqu indefinidamente hasta que
    	// ocurra ALGUNO (osFlagsWaitAny) de los eventos.
    	        flags_recibidos = osEventFlagsWait(InputEventsHandle,
 8001650:	4b1f      	ldr	r3, [pc, #124]	@ (80016d0 <Start_Input_Task+0x98>)
 8001652:	6818      	ldr	r0, [r3, #0]
 8001654:	f04f 33ff 	mov.w	r3, #4294967295
 8001658:	2200      	movs	r2, #0
 800165a:	2103      	movs	r1, #3
 800165c:	f003 fd72 	bl	8005144 <osEventFlagsWait>
 8001660:	6138      	str	r0, [r7, #16]
    	                                           osFlagsWaitAny,
    	                                           osWaitForever);
        // ----------------------------------------------------
        // 1. MANEJO DE EVENTO GOLPE (GPIOA, PIN_0)
        // ----------------------------------------------------
        if (flags_recibidos & FLAG_GOLPE)
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	f003 0301 	and.w	r3, r3, #1
 8001668:	2b00      	cmp	r3, #0
 800166a:	d01e      	beq.n	80016aa <Start_Input_Task+0x72>
        {
            // Retardo para el anti-rebote (despus de despertar)
            osDelay(50);
 800166c:	2032      	movs	r0, #50	@ 0x32
 800166e:	f003 fcde 	bl	800502e <osDelay>

            // Confirmamos que la seal sigue activa (Golpe)
            if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 8001672:	2101      	movs	r1, #1
 8001674:	4817      	ldr	r0, [pc, #92]	@ (80016d4 <Start_Input_Task+0x9c>)
 8001676:	f001 f82b 	bl	80026d0 <HAL_GPIO_ReadPin>
 800167a:	4603      	mov	r3, r0
 800167c:	2b01      	cmp	r3, #1
 800167e:	d114      	bne.n	80016aa <Start_Input_Task+0x72>
            {
                mensaje_evento = Event_GOLPE;
 8001680:	2301      	movs	r3, #1
 8001682:	73fb      	strb	r3, [r7, #15]
                osMessageQueuePut(ColaEventoHandle, &mensaje_evento, 0, 0);
 8001684:	4b14      	ldr	r3, [pc, #80]	@ (80016d8 <Start_Input_Task+0xa0>)
 8001686:	6818      	ldr	r0, [r3, #0]
 8001688:	f107 010f 	add.w	r1, r7, #15
 800168c:	2300      	movs	r3, #0
 800168e:	2200      	movs	r2, #0
 8001690:	f003 fe30 	bl	80052f4 <osMessageQueuePut>

                // Lgica LCD si fuera necesaria para el golpe

                // Esperamos a que se libere el pulsador
                while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET){
 8001694:	e002      	b.n	800169c <Start_Input_Task+0x64>
                    osDelay(10);
 8001696:	200a      	movs	r0, #10
 8001698:	f003 fcc9 	bl	800502e <osDelay>
                while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET){
 800169c:	2101      	movs	r1, #1
 800169e:	480d      	ldr	r0, [pc, #52]	@ (80016d4 <Start_Input_Task+0x9c>)
 80016a0:	f001 f816 	bl	80026d0 <HAL_GPIO_ReadPin>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d0f5      	beq.n	8001696 <Start_Input_Task+0x5e>
        }

        // ----------------------------------------------------
        // 2. MANEJO DE EVENTO IR (GPIOC, PIN_1)
        // ----------------------------------------------------
        if (flags_recibidos & FLAG_IR)
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	f003 0302 	and.w	r3, r3, #2
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d0cd      	beq.n	8001650 <Start_Input_Task+0x18>
        {
            //el antirebote ya lo habiamos metido en la gestion de la interrupcion


                mensaje_evento = Event_IR_DETECTED;
 80016b4:	2302      	movs	r3, #2
 80016b6:	73fb      	strb	r3, [r7, #15]
                osMessageQueuePut(ColaEventoHandle, &mensaje_evento, 0, 0);
 80016b8:	4b07      	ldr	r3, [pc, #28]	@ (80016d8 <Start_Input_Task+0xa0>)
 80016ba:	6818      	ldr	r0, [r3, #0]
 80016bc:	f107 010f 	add.w	r1, r7, #15
 80016c0:	2300      	movs	r3, #0
 80016c2:	2200      	movs	r2, #0
 80016c4:	f003 fe16 	bl	80052f4 <osMessageQueuePut>
                osDelay(100);
 80016c8:	2064      	movs	r0, #100	@ 0x64
 80016ca:	f003 fcb0 	bl	800502e <osDelay>
    	        flags_recibidos = osEventFlagsWait(InputEventsHandle,
 80016ce:	e7bf      	b.n	8001650 <Start_Input_Task+0x18>
 80016d0:	200001ec 	.word	0x200001ec
 80016d4:	40020000 	.word	0x40020000
 80016d8:	200001e8 	.word	0x200001e8

080016dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016e2:	f000 fc7f 	bl	8001fe4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016e6:	f000 f869 	bl	80017bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016ea:	f000 f981 	bl	80019f0 <MX_GPIO_Init>
  MX_TIM2_Init();
 80016ee:	f000 f907 	bl	8001900 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80016f2:	f000 f953 	bl	800199c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80016f6:	f000 f8cb 	bl	8001890 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  // INICIALIZACIN DEL LCD
    LCD1602_Begin4BIT(GPIOE, RS_Pin, E_Pin, GPIOD, D4_Pin, D5_Pin, D6_Pin, D7_Pin);
 80016fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80016fe:	9303      	str	r3, [sp, #12]
 8001700:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001704:	9302      	str	r3, [sp, #8]
 8001706:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800170a:	9301      	str	r3, [sp, #4]
 800170c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001710:	9300      	str	r3, [sp, #0]
 8001712:	4b1b      	ldr	r3, [pc, #108]	@ (8001780 <main+0xa4>)
 8001714:	2202      	movs	r2, #2
 8001716:	2101      	movs	r1, #1
 8001718:	481a      	ldr	r0, [pc, #104]	@ (8001784 <main+0xa8>)
 800171a:	f7ff fe7d 	bl	8001418 <LCD1602_Begin4BIT>

    // Imprimimos el mensaje en pantalla
    LCD1602_print("  El MINOTAURO");
 800171e:	481a      	ldr	r0, [pc, #104]	@ (8001788 <main+0xac>)
 8001720:	f7ff fee6 	bl	80014f0 <LCD1602_print>
    LCD1602_2ndLine();
 8001724:	f7ff ff30 	bl	8001588 <LCD1602_2ndLine>
    LCD1602_print("    A jugar");
 8001728:	4818      	ldr	r0, [pc, #96]	@ (800178c <main+0xb0>)
 800172a:	f7ff fee1 	bl	80014f0 <LCD1602_print>
    LCD1602_noBlink();
 800172e:	f7ff ff3d 	bl	80015ac <LCD1602_noBlink>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001732:	f003 fb8b 	bl	8004e4c <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of ColaEvento */
  ColaEventoHandle = osMessageQueueNew (16, sizeof(uint8_t), &ColaEvento_attributes);
 8001736:	4a16      	ldr	r2, [pc, #88]	@ (8001790 <main+0xb4>)
 8001738:	2101      	movs	r1, #1
 800173a:	2010      	movs	r0, #16
 800173c:	f003 fd67 	bl	800520e <osMessageQueueNew>
 8001740:	4603      	mov	r3, r0
 8001742:	4a14      	ldr	r2, [pc, #80]	@ (8001794 <main+0xb8>)
 8001744:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of GameTask */
  GameTaskHandle = osThreadNew(StartGameTask, NULL, &GameTask_attributes);
 8001746:	4a14      	ldr	r2, [pc, #80]	@ (8001798 <main+0xbc>)
 8001748:	2100      	movs	r1, #0
 800174a:	4814      	ldr	r0, [pc, #80]	@ (800179c <main+0xc0>)
 800174c:	f003 fbdd 	bl	8004f0a <osThreadNew>
 8001750:	4603      	mov	r3, r0
 8001752:	4a13      	ldr	r2, [pc, #76]	@ (80017a0 <main+0xc4>)
 8001754:	6013      	str	r3, [r2, #0]

  /* creation of Input_Task */
  Input_TaskHandle = osThreadNew(Start_Input_Task, NULL, &Input_Task_attributes);
 8001756:	4a13      	ldr	r2, [pc, #76]	@ (80017a4 <main+0xc8>)
 8001758:	2100      	movs	r1, #0
 800175a:	4813      	ldr	r0, [pc, #76]	@ (80017a8 <main+0xcc>)
 800175c:	f003 fbd5 	bl	8004f0a <osThreadNew>
 8001760:	4603      	mov	r3, r0
 8001762:	4a12      	ldr	r2, [pc, #72]	@ (80017ac <main+0xd0>)
 8001764:	6013      	str	r3, [r2, #0]

  /* creation of FPGA_COM_Task */
  FPGA_COM_TaskHandle = osThreadNew(StartFPGA_COM_Task, NULL, &FPGA_COM_Task_attributes);
 8001766:	4a12      	ldr	r2, [pc, #72]	@ (80017b0 <main+0xd4>)
 8001768:	2100      	movs	r1, #0
 800176a:	4812      	ldr	r0, [pc, #72]	@ (80017b4 <main+0xd8>)
 800176c:	f003 fbcd 	bl	8004f0a <osThreadNew>
 8001770:	4603      	mov	r3, r0
 8001772:	4a11      	ldr	r2, [pc, #68]	@ (80017b8 <main+0xdc>)
 8001774:	6013      	str	r3, [r2, #0]
  /* add events, ... */

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001776:	f003 fb8d 	bl	8004e94 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800177a:	bf00      	nop
 800177c:	e7fd      	b.n	800177a <main+0x9e>
 800177e:	bf00      	nop
 8001780:	40020c00 	.word	0x40020c00
 8001784:	40021000 	.word	0x40021000
 8001788:	0800904c 	.word	0x0800904c
 800178c:	0800905c 	.word	0x0800905c
 8001790:	080090ec 	.word	0x080090ec
 8001794:	200001e8 	.word	0x200001e8
 8001798:	08009080 	.word	0x08009080
 800179c:	08000ba9 	.word	0x08000ba9
 80017a0:	200001dc 	.word	0x200001dc
 80017a4:	080090a4 	.word	0x080090a4
 80017a8:	08001639 	.word	0x08001639
 80017ac:	200001e0 	.word	0x200001e0
 80017b0:	080090c8 	.word	0x080090c8
 80017b4:	08000f5d 	.word	0x08000f5d
 80017b8:	200001e4 	.word	0x200001e4

080017bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b094      	sub	sp, #80	@ 0x50
 80017c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017c2:	f107 0320 	add.w	r3, r7, #32
 80017c6:	2230      	movs	r2, #48	@ 0x30
 80017c8:	2100      	movs	r1, #0
 80017ca:	4618      	mov	r0, r3
 80017cc:	f006 fef6 	bl	80085bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017d0:	f107 030c 	add.w	r3, r7, #12
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e0:	2300      	movs	r3, #0
 80017e2:	60bb      	str	r3, [r7, #8]
 80017e4:	4b28      	ldr	r3, [pc, #160]	@ (8001888 <SystemClock_Config+0xcc>)
 80017e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e8:	4a27      	ldr	r2, [pc, #156]	@ (8001888 <SystemClock_Config+0xcc>)
 80017ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80017f0:	4b25      	ldr	r3, [pc, #148]	@ (8001888 <SystemClock_Config+0xcc>)
 80017f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017f8:	60bb      	str	r3, [r7, #8]
 80017fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017fc:	2300      	movs	r3, #0
 80017fe:	607b      	str	r3, [r7, #4]
 8001800:	4b22      	ldr	r3, [pc, #136]	@ (800188c <SystemClock_Config+0xd0>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a21      	ldr	r2, [pc, #132]	@ (800188c <SystemClock_Config+0xd0>)
 8001806:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800180a:	6013      	str	r3, [r2, #0]
 800180c:	4b1f      	ldr	r3, [pc, #124]	@ (800188c <SystemClock_Config+0xd0>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001814:	607b      	str	r3, [r7, #4]
 8001816:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001818:	2301      	movs	r3, #1
 800181a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800181c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001820:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001822:	2302      	movs	r3, #2
 8001824:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001826:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800182a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800182c:	2308      	movs	r3, #8
 800182e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001830:	23a8      	movs	r3, #168	@ 0xa8
 8001832:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001834:	2302      	movs	r3, #2
 8001836:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001838:	2307      	movs	r3, #7
 800183a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800183c:	f107 0320 	add.w	r3, r7, #32
 8001840:	4618      	mov	r0, r3
 8001842:	f000 ffa9 	bl	8002798 <HAL_RCC_OscConfig>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800184c:	f000 f9a4 	bl	8001b98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001850:	230f      	movs	r3, #15
 8001852:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001854:	2302      	movs	r3, #2
 8001856:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800185c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001860:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001862:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001866:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001868:	f107 030c 	add.w	r3, r7, #12
 800186c:	2102      	movs	r1, #2
 800186e:	4618      	mov	r0, r3
 8001870:	f001 fa0a 	bl	8002c88 <HAL_RCC_ClockConfig>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800187a:	f000 f98d 	bl	8001b98 <Error_Handler>
  }
}
 800187e:	bf00      	nop
 8001880:	3750      	adds	r7, #80	@ 0x50
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40023800 	.word	0x40023800
 800188c:	40007000 	.word	0x40007000

08001890 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001894:	4b18      	ldr	r3, [pc, #96]	@ (80018f8 <MX_SPI1_Init+0x68>)
 8001896:	4a19      	ldr	r2, [pc, #100]	@ (80018fc <MX_SPI1_Init+0x6c>)
 8001898:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800189a:	4b17      	ldr	r3, [pc, #92]	@ (80018f8 <MX_SPI1_Init+0x68>)
 800189c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018a2:	4b15      	ldr	r3, [pc, #84]	@ (80018f8 <MX_SPI1_Init+0x68>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80018a8:	4b13      	ldr	r3, [pc, #76]	@ (80018f8 <MX_SPI1_Init+0x68>)
 80018aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80018ae:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018b0:	4b11      	ldr	r3, [pc, #68]	@ (80018f8 <MX_SPI1_Init+0x68>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018b6:	4b10      	ldr	r3, [pc, #64]	@ (80018f8 <MX_SPI1_Init+0x68>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018bc:	4b0e      	ldr	r3, [pc, #56]	@ (80018f8 <MX_SPI1_Init+0x68>)
 80018be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018c2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80018c4:	4b0c      	ldr	r3, [pc, #48]	@ (80018f8 <MX_SPI1_Init+0x68>)
 80018c6:	2228      	movs	r2, #40	@ 0x28
 80018c8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018ca:	4b0b      	ldr	r3, [pc, #44]	@ (80018f8 <MX_SPI1_Init+0x68>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018d0:	4b09      	ldr	r3, [pc, #36]	@ (80018f8 <MX_SPI1_Init+0x68>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018d6:	4b08      	ldr	r3, [pc, #32]	@ (80018f8 <MX_SPI1_Init+0x68>)
 80018d8:	2200      	movs	r2, #0
 80018da:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018dc:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <MX_SPI1_Init+0x68>)
 80018de:	220a      	movs	r2, #10
 80018e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018e2:	4805      	ldr	r0, [pc, #20]	@ (80018f8 <MX_SPI1_Init+0x68>)
 80018e4:	f001 fc22 	bl	800312c <HAL_SPI_Init>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80018ee:	f000 f953 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	200000f0 	.word	0x200000f0
 80018fc:	40013000 	.word	0x40013000

08001900 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001906:	f107 0308 	add.w	r3, r7, #8
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	605a      	str	r2, [r3, #4]
 8001910:	609a      	str	r2, [r3, #8]
 8001912:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001914:	463b      	mov	r3, r7
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800191c:	4b1e      	ldr	r3, [pc, #120]	@ (8001998 <MX_TIM2_Init+0x98>)
 800191e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001922:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4199;
 8001924:	4b1c      	ldr	r3, [pc, #112]	@ (8001998 <MX_TIM2_Init+0x98>)
 8001926:	f241 0267 	movw	r2, #4199	@ 0x1067
 800192a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800192c:	4b1a      	ldr	r3, [pc, #104]	@ (8001998 <MX_TIM2_Init+0x98>)
 800192e:	2200      	movs	r2, #0
 8001930:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001932:	4b19      	ldr	r3, [pc, #100]	@ (8001998 <MX_TIM2_Init+0x98>)
 8001934:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001938:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800193a:	4b17      	ldr	r3, [pc, #92]	@ (8001998 <MX_TIM2_Init+0x98>)
 800193c:	2200      	movs	r2, #0
 800193e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001940:	4b15      	ldr	r3, [pc, #84]	@ (8001998 <MX_TIM2_Init+0x98>)
 8001942:	2280      	movs	r2, #128	@ 0x80
 8001944:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001946:	4814      	ldr	r0, [pc, #80]	@ (8001998 <MX_TIM2_Init+0x98>)
 8001948:	f001 fe9a 	bl	8003680 <HAL_TIM_Base_Init>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001952:	f000 f921 	bl	8001b98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001956:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800195a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800195c:	f107 0308 	add.w	r3, r7, #8
 8001960:	4619      	mov	r1, r3
 8001962:	480d      	ldr	r0, [pc, #52]	@ (8001998 <MX_TIM2_Init+0x98>)
 8001964:	f002 f83c 	bl	80039e0 <HAL_TIM_ConfigClockSource>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800196e:	f000 f913 	bl	8001b98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001972:	2300      	movs	r3, #0
 8001974:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001976:	2300      	movs	r3, #0
 8001978:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800197a:	463b      	mov	r3, r7
 800197c:	4619      	mov	r1, r3
 800197e:	4806      	ldr	r0, [pc, #24]	@ (8001998 <MX_TIM2_Init+0x98>)
 8001980:	f002 fa5e 	bl	8003e40 <HAL_TIMEx_MasterConfigSynchronization>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800198a:	f000 f905 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800198e:	bf00      	nop
 8001990:	3718      	adds	r7, #24
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	20000148 	.word	0x20000148

0800199c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019a0:	4b11      	ldr	r3, [pc, #68]	@ (80019e8 <MX_USART2_UART_Init+0x4c>)
 80019a2:	4a12      	ldr	r2, [pc, #72]	@ (80019ec <MX_USART2_UART_Init+0x50>)
 80019a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019a6:	4b10      	ldr	r3, [pc, #64]	@ (80019e8 <MX_USART2_UART_Init+0x4c>)
 80019a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019ae:	4b0e      	ldr	r3, [pc, #56]	@ (80019e8 <MX_USART2_UART_Init+0x4c>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019b4:	4b0c      	ldr	r3, [pc, #48]	@ (80019e8 <MX_USART2_UART_Init+0x4c>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019ba:	4b0b      	ldr	r3, [pc, #44]	@ (80019e8 <MX_USART2_UART_Init+0x4c>)
 80019bc:	2200      	movs	r2, #0
 80019be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019c0:	4b09      	ldr	r3, [pc, #36]	@ (80019e8 <MX_USART2_UART_Init+0x4c>)
 80019c2:	220c      	movs	r2, #12
 80019c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019c6:	4b08      	ldr	r3, [pc, #32]	@ (80019e8 <MX_USART2_UART_Init+0x4c>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019cc:	4b06      	ldr	r3, [pc, #24]	@ (80019e8 <MX_USART2_UART_Init+0x4c>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019d2:	4805      	ldr	r0, [pc, #20]	@ (80019e8 <MX_USART2_UART_Init+0x4c>)
 80019d4:	f002 fac4 	bl	8003f60 <HAL_UART_Init>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019de:	f000 f8db 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	20000190 	.word	0x20000190
 80019ec:	40004400 	.word	0x40004400

080019f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08a      	sub	sp, #40	@ 0x28
 80019f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f6:	f107 0314 	add.w	r3, r7, #20
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]
 8001a00:	609a      	str	r2, [r3, #8]
 8001a02:	60da      	str	r2, [r3, #12]
 8001a04:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	613b      	str	r3, [r7, #16]
 8001a0a:	4b52      	ldr	r3, [pc, #328]	@ (8001b54 <MX_GPIO_Init+0x164>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	4a51      	ldr	r2, [pc, #324]	@ (8001b54 <MX_GPIO_Init+0x164>)
 8001a10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a16:	4b4f      	ldr	r3, [pc, #316]	@ (8001b54 <MX_GPIO_Init+0x164>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a1e:	613b      	str	r3, [r7, #16]
 8001a20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
 8001a26:	4b4b      	ldr	r3, [pc, #300]	@ (8001b54 <MX_GPIO_Init+0x164>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2a:	4a4a      	ldr	r2, [pc, #296]	@ (8001b54 <MX_GPIO_Init+0x164>)
 8001a2c:	f043 0304 	orr.w	r3, r3, #4
 8001a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a32:	4b48      	ldr	r3, [pc, #288]	@ (8001b54 <MX_GPIO_Init+0x164>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	f003 0304 	and.w	r3, r3, #4
 8001a3a:	60fb      	str	r3, [r7, #12]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60bb      	str	r3, [r7, #8]
 8001a42:	4b44      	ldr	r3, [pc, #272]	@ (8001b54 <MX_GPIO_Init+0x164>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	4a43      	ldr	r2, [pc, #268]	@ (8001b54 <MX_GPIO_Init+0x164>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a4e:	4b41      	ldr	r3, [pc, #260]	@ (8001b54 <MX_GPIO_Init+0x164>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	60bb      	str	r3, [r7, #8]
 8001a58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	607b      	str	r3, [r7, #4]
 8001a5e:	4b3d      	ldr	r3, [pc, #244]	@ (8001b54 <MX_GPIO_Init+0x164>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a62:	4a3c      	ldr	r2, [pc, #240]	@ (8001b54 <MX_GPIO_Init+0x164>)
 8001a64:	f043 0308 	orr.w	r3, r3, #8
 8001a68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a6a:	4b3a      	ldr	r3, [pc, #232]	@ (8001b54 <MX_GPIO_Init+0x164>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6e:	f003 0308 	and.w	r3, r3, #8
 8001a72:	607b      	str	r3, [r7, #4]
 8001a74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	603b      	str	r3, [r7, #0]
 8001a7a:	4b36      	ldr	r3, [pc, #216]	@ (8001b54 <MX_GPIO_Init+0x164>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7e:	4a35      	ldr	r2, [pc, #212]	@ (8001b54 <MX_GPIO_Init+0x164>)
 8001a80:	f043 0310 	orr.w	r3, r3, #16
 8001a84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a86:	4b33      	ldr	r3, [pc, #204]	@ (8001b54 <MX_GPIO_Init+0x164>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8a:	f003 0310 	and.w	r3, r3, #16
 8001a8e:	603b      	str	r3, [r7, #0]
 8001a90:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8001a92:	2200      	movs	r2, #0
 8001a94:	2110      	movs	r1, #16
 8001a96:	4830      	ldr	r0, [pc, #192]	@ (8001b58 <MX_GPIO_Init+0x168>)
 8001a98:	f000 fe32 	bl	8002700 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 8001aa2:	482e      	ldr	r0, [pc, #184]	@ (8001b5c <MX_GPIO_Init+0x16c>)
 8001aa4:	f000 fe2c 	bl	8002700 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RS_Pin|E_Pin, GPIO_PIN_RESET);
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	2103      	movs	r1, #3
 8001aac:	482c      	ldr	r0, [pc, #176]	@ (8001b60 <MX_GPIO_Init+0x170>)
 8001aae:	f000 fe27 	bl	8002700 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IR1_SENSOR_Pin */
  GPIO_InitStruct.Pin = IR1_SENSOR_Pin;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ab6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001aba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IR1_SENSOR_GPIO_Port, &GPIO_InitStruct);
 8001ac0:	f107 0314 	add.w	r3, r7, #20
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4827      	ldr	r0, [pc, #156]	@ (8001b64 <MX_GPIO_Init+0x174>)
 8001ac8:	f000 fc66 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001acc:	2301      	movs	r3, #1
 8001ace:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ad0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ad4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ada:	f107 0314 	add.w	r3, r7, #20
 8001ade:	4619      	mov	r1, r3
 8001ae0:	481d      	ldr	r0, [pc, #116]	@ (8001b58 <MX_GPIO_Init+0x168>)
 8001ae2:	f000 fc59 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8001ae6:	2310      	movs	r3, #16
 8001ae8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aea:	2301      	movs	r3, #1
 8001aec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af2:	2300      	movs	r3, #0
 8001af4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8001af6:	f107 0314 	add.w	r3, r7, #20
 8001afa:	4619      	mov	r1, r3
 8001afc:	4816      	ldr	r0, [pc, #88]	@ (8001b58 <MX_GPIO_Init+0x168>)
 8001afe:	f000 fc4b 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001b02:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8001b06:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b10:	2300      	movs	r3, #0
 8001b12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4810      	ldr	r0, [pc, #64]	@ (8001b5c <MX_GPIO_Init+0x16c>)
 8001b1c:	f000 fc3c 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin E_Pin */
  GPIO_InitStruct.Pin = RS_Pin|E_Pin;
 8001b20:	2303      	movs	r3, #3
 8001b22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b24:	2301      	movs	r3, #1
 8001b26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b30:	f107 0314 	add.w	r3, r7, #20
 8001b34:	4619      	mov	r1, r3
 8001b36:	480a      	ldr	r0, [pc, #40]	@ (8001b60 <MX_GPIO_Init+0x170>)
 8001b38:	f000 fc2e 	bl	8002398 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	2105      	movs	r1, #5
 8001b40:	2006      	movs	r0, #6
 8001b42:	f000 fb6d 	bl	8002220 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001b46:	2006      	movs	r0, #6
 8001b48:	f000 fb86 	bl	8002258 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b4c:	bf00      	nop
 8001b4e:	3728      	adds	r7, #40	@ 0x28
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40020000 	.word	0x40020000
 8001b5c:	40020c00 	.word	0x40020c00
 8001b60:	40021000 	.word	0x40021000
 8001b64:	40020800 	.word	0x40020800

08001b68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a07      	ldr	r2, [pc, #28]	@ (8001b94 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d101      	bne.n	8001b7e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001b7a:	f000 fa55 	bl	8002028 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2)//esta interrupcion se ejecuta cada segundo
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b86:	d101      	bne.n	8001b8c <HAL_TIM_PeriodElapsedCallback+0x24>
  {
	  Temp_Tick_Turno();
 8001b88:	f7ff f9d2 	bl	8000f30 <Temp_Tick_Turno>
  }

  /* USER CODE END Callback 1 */
}
 8001b8c:	bf00      	nop
 8001b8e:	3708      	adds	r7, #8
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40001000 	.word	0x40001000

08001b98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b9c:	b672      	cpsid	i
}
 8001b9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <Error_Handler+0x8>

08001ba4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001baa:	2300      	movs	r3, #0
 8001bac:	607b      	str	r3, [r7, #4]
 8001bae:	4b12      	ldr	r3, [pc, #72]	@ (8001bf8 <HAL_MspInit+0x54>)
 8001bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bb2:	4a11      	ldr	r2, [pc, #68]	@ (8001bf8 <HAL_MspInit+0x54>)
 8001bb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bba:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf8 <HAL_MspInit+0x54>)
 8001bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bc2:	607b      	str	r3, [r7, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	603b      	str	r3, [r7, #0]
 8001bca:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf8 <HAL_MspInit+0x54>)
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bce:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf8 <HAL_MspInit+0x54>)
 8001bd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bd6:	4b08      	ldr	r3, [pc, #32]	@ (8001bf8 <HAL_MspInit+0x54>)
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bde:	603b      	str	r3, [r7, #0]
 8001be0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001be2:	2200      	movs	r2, #0
 8001be4:	210f      	movs	r1, #15
 8001be6:	f06f 0001 	mvn.w	r0, #1
 8001bea:	f000 fb19 	bl	8002220 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40023800 	.word	0x40023800

08001bfc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b08a      	sub	sp, #40	@ 0x28
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	f107 0314 	add.w	r3, r7, #20
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a19      	ldr	r2, [pc, #100]	@ (8001c80 <HAL_SPI_MspInit+0x84>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d12b      	bne.n	8001c76 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	613b      	str	r3, [r7, #16]
 8001c22:	4b18      	ldr	r3, [pc, #96]	@ (8001c84 <HAL_SPI_MspInit+0x88>)
 8001c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c26:	4a17      	ldr	r2, [pc, #92]	@ (8001c84 <HAL_SPI_MspInit+0x88>)
 8001c28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c2e:	4b15      	ldr	r3, [pc, #84]	@ (8001c84 <HAL_SPI_MspInit+0x88>)
 8001c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c36:	613b      	str	r3, [r7, #16]
 8001c38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60fb      	str	r3, [r7, #12]
 8001c3e:	4b11      	ldr	r3, [pc, #68]	@ (8001c84 <HAL_SPI_MspInit+0x88>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c42:	4a10      	ldr	r2, [pc, #64]	@ (8001c84 <HAL_SPI_MspInit+0x88>)
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c84 <HAL_SPI_MspInit+0x88>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001c56:	23a0      	movs	r3, #160	@ 0xa0
 8001c58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c62:	2303      	movs	r3, #3
 8001c64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c66:	2305      	movs	r3, #5
 8001c68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c6a:	f107 0314 	add.w	r3, r7, #20
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4805      	ldr	r0, [pc, #20]	@ (8001c88 <HAL_SPI_MspInit+0x8c>)
 8001c72:	f000 fb91 	bl	8002398 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001c76:	bf00      	nop
 8001c78:	3728      	adds	r7, #40	@ 0x28
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40013000 	.word	0x40013000
 8001c84:	40023800 	.word	0x40023800
 8001c88:	40020000 	.word	0x40020000

08001c8c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c9c:	d115      	bne.n	8001cca <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60fb      	str	r3, [r7, #12]
 8001ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd4 <HAL_TIM_Base_MspInit+0x48>)
 8001ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca6:	4a0b      	ldr	r2, [pc, #44]	@ (8001cd4 <HAL_TIM_Base_MspInit+0x48>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cae:	4b09      	ldr	r3, [pc, #36]	@ (8001cd4 <HAL_TIM_Base_MspInit+0x48>)
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001cba:	2200      	movs	r2, #0
 8001cbc:	2105      	movs	r1, #5
 8001cbe:	201c      	movs	r0, #28
 8001cc0:	f000 faae 	bl	8002220 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cc4:	201c      	movs	r0, #28
 8001cc6:	f000 fac7 	bl	8002258 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001cca:	bf00      	nop
 8001ccc:	3710      	adds	r7, #16
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40023800 	.word	0x40023800

08001cd8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08a      	sub	sp, #40	@ 0x28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce0:	f107 0314 	add.w	r3, r7, #20
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
 8001cee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a1d      	ldr	r2, [pc, #116]	@ (8001d6c <HAL_UART_MspInit+0x94>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d133      	bne.n	8001d62 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	613b      	str	r3, [r7, #16]
 8001cfe:	4b1c      	ldr	r3, [pc, #112]	@ (8001d70 <HAL_UART_MspInit+0x98>)
 8001d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d02:	4a1b      	ldr	r2, [pc, #108]	@ (8001d70 <HAL_UART_MspInit+0x98>)
 8001d04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d08:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d0a:	4b19      	ldr	r3, [pc, #100]	@ (8001d70 <HAL_UART_MspInit+0x98>)
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d12:	613b      	str	r3, [r7, #16]
 8001d14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	60fb      	str	r3, [r7, #12]
 8001d1a:	4b15      	ldr	r3, [pc, #84]	@ (8001d70 <HAL_UART_MspInit+0x98>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1e:	4a14      	ldr	r2, [pc, #80]	@ (8001d70 <HAL_UART_MspInit+0x98>)
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d26:	4b12      	ldr	r3, [pc, #72]	@ (8001d70 <HAL_UART_MspInit+0x98>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d32:	230c      	movs	r3, #12
 8001d34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d36:	2302      	movs	r3, #2
 8001d38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d42:	2307      	movs	r3, #7
 8001d44:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d46:	f107 0314 	add.w	r3, r7, #20
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4809      	ldr	r0, [pc, #36]	@ (8001d74 <HAL_UART_MspInit+0x9c>)
 8001d4e:	f000 fb23 	bl	8002398 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001d52:	2200      	movs	r2, #0
 8001d54:	2105      	movs	r1, #5
 8001d56:	2026      	movs	r0, #38	@ 0x26
 8001d58:	f000 fa62 	bl	8002220 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d5c:	2026      	movs	r0, #38	@ 0x26
 8001d5e:	f000 fa7b 	bl	8002258 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001d62:	bf00      	nop
 8001d64:	3728      	adds	r7, #40	@ 0x28
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40004400 	.word	0x40004400
 8001d70:	40023800 	.word	0x40023800
 8001d74:	40020000 	.word	0x40020000

08001d78 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b08e      	sub	sp, #56	@ 0x38
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001d80:	2300      	movs	r3, #0
 8001d82:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001d84:	2300      	movs	r3, #0
 8001d86:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001d88:	2300      	movs	r3, #0
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	4b33      	ldr	r3, [pc, #204]	@ (8001e5c <HAL_InitTick+0xe4>)
 8001d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d90:	4a32      	ldr	r2, [pc, #200]	@ (8001e5c <HAL_InitTick+0xe4>)
 8001d92:	f043 0310 	orr.w	r3, r3, #16
 8001d96:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d98:	4b30      	ldr	r3, [pc, #192]	@ (8001e5c <HAL_InitTick+0xe4>)
 8001d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9c:	f003 0310 	and.w	r3, r3, #16
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001da4:	f107 0210 	add.w	r2, r7, #16
 8001da8:	f107 0314 	add.w	r3, r7, #20
 8001dac:	4611      	mov	r1, r2
 8001dae:	4618      	mov	r0, r3
 8001db0:	f001 f98a 	bl	80030c8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001db4:	6a3b      	ldr	r3, [r7, #32]
 8001db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d103      	bne.n	8001dc6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001dbe:	f001 f95b 	bl	8003078 <HAL_RCC_GetPCLK1Freq>
 8001dc2:	6378      	str	r0, [r7, #52]	@ 0x34
 8001dc4:	e004      	b.n	8001dd0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001dc6:	f001 f957 	bl	8003078 <HAL_RCC_GetPCLK1Freq>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	005b      	lsls	r3, r3, #1
 8001dce:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001dd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dd2:	4a23      	ldr	r2, [pc, #140]	@ (8001e60 <HAL_InitTick+0xe8>)
 8001dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd8:	0c9b      	lsrs	r3, r3, #18
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001dde:	4b21      	ldr	r3, [pc, #132]	@ (8001e64 <HAL_InitTick+0xec>)
 8001de0:	4a21      	ldr	r2, [pc, #132]	@ (8001e68 <HAL_InitTick+0xf0>)
 8001de2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001de4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e64 <HAL_InitTick+0xec>)
 8001de6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001dea:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001dec:	4a1d      	ldr	r2, [pc, #116]	@ (8001e64 <HAL_InitTick+0xec>)
 8001dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001df0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001df2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e64 <HAL_InitTick+0xec>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001df8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e64 <HAL_InitTick+0xec>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dfe:	4b19      	ldr	r3, [pc, #100]	@ (8001e64 <HAL_InitTick+0xec>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001e04:	4817      	ldr	r0, [pc, #92]	@ (8001e64 <HAL_InitTick+0xec>)
 8001e06:	f001 fc3b 	bl	8003680 <HAL_TIM_Base_Init>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001e10:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d11b      	bne.n	8001e50 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001e18:	4812      	ldr	r0, [pc, #72]	@ (8001e64 <HAL_InitTick+0xec>)
 8001e1a:	f001 fc81 	bl	8003720 <HAL_TIM_Base_Start_IT>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001e24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d111      	bne.n	8001e50 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e2c:	2036      	movs	r0, #54	@ 0x36
 8001e2e:	f000 fa13 	bl	8002258 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b0f      	cmp	r3, #15
 8001e36:	d808      	bhi.n	8001e4a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001e38:	2200      	movs	r2, #0
 8001e3a:	6879      	ldr	r1, [r7, #4]
 8001e3c:	2036      	movs	r0, #54	@ 0x36
 8001e3e:	f000 f9ef 	bl	8002220 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e42:	4a0a      	ldr	r2, [pc, #40]	@ (8001e6c <HAL_InitTick+0xf4>)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6013      	str	r3, [r2, #0]
 8001e48:	e002      	b.n	8001e50 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001e50:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3738      	adds	r7, #56	@ 0x38
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40023800 	.word	0x40023800
 8001e60:	431bde83 	.word	0x431bde83
 8001e64:	200001f0 	.word	0x200001f0
 8001e68:	40001000 	.word	0x40001000
 8001e6c:	20000008 	.word	0x20000008

08001e70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e74:	bf00      	nop
 8001e76:	e7fd      	b.n	8001e74 <NMI_Handler+0x4>

08001e78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e7c:	bf00      	nop
 8001e7e:	e7fd      	b.n	8001e7c <HardFault_Handler+0x4>

08001e80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e84:	bf00      	nop
 8001e86:	e7fd      	b.n	8001e84 <MemManage_Handler+0x4>

08001e88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e8c:	bf00      	nop
 8001e8e:	e7fd      	b.n	8001e8c <BusFault_Handler+0x4>

08001e90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e94:	bf00      	nop
 8001e96:	e7fd      	b.n	8001e94 <UsageFault_Handler+0x4>

08001e98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001eaa:	2001      	movs	r0, #1
 8001eac:	f000 fc5c 	bl	8002768 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001eb0:	bf00      	nop
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(IR1_SENSOR_Pin);
 8001eb8:	2002      	movs	r0, #2
 8001eba:	f000 fc55 	bl	8002768 <HAL_GPIO_EXTI_IRQHandler>
}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
	...

08001ec4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ec8:	4802      	ldr	r0, [pc, #8]	@ (8001ed4 <TIM2_IRQHandler+0x10>)
 8001eca:	f001 fc99 	bl	8003800 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000148 	.word	0x20000148

08001ed8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001edc:	4802      	ldr	r0, [pc, #8]	@ (8001ee8 <USART2_IRQHandler+0x10>)
 8001ede:	f002 f88f 	bl	8004000 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000190 	.word	0x20000190

08001eec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ef0:	4802      	ldr	r0, [pc, #8]	@ (8001efc <TIM6_DAC_IRQHandler+0x10>)
 8001ef2:	f001 fc85 	bl	8003800 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	200001f0 	.word	0x200001f0

08001f00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f08:	4a14      	ldr	r2, [pc, #80]	@ (8001f5c <_sbrk+0x5c>)
 8001f0a:	4b15      	ldr	r3, [pc, #84]	@ (8001f60 <_sbrk+0x60>)
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f14:	4b13      	ldr	r3, [pc, #76]	@ (8001f64 <_sbrk+0x64>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d102      	bne.n	8001f22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f1c:	4b11      	ldr	r3, [pc, #68]	@ (8001f64 <_sbrk+0x64>)
 8001f1e:	4a12      	ldr	r2, [pc, #72]	@ (8001f68 <_sbrk+0x68>)
 8001f20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f22:	4b10      	ldr	r3, [pc, #64]	@ (8001f64 <_sbrk+0x64>)
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4413      	add	r3, r2
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d207      	bcs.n	8001f40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f30:	f006 fbaa 	bl	8008688 <__errno>
 8001f34:	4603      	mov	r3, r0
 8001f36:	220c      	movs	r2, #12
 8001f38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f3e:	e009      	b.n	8001f54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f40:	4b08      	ldr	r3, [pc, #32]	@ (8001f64 <_sbrk+0x64>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f46:	4b07      	ldr	r3, [pc, #28]	@ (8001f64 <_sbrk+0x64>)
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	4a05      	ldr	r2, [pc, #20]	@ (8001f64 <_sbrk+0x64>)
 8001f50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f52:	68fb      	ldr	r3, [r7, #12]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3718      	adds	r7, #24
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	20020000 	.word	0x20020000
 8001f60:	00000400 	.word	0x00000400
 8001f64:	20000238 	.word	0x20000238
 8001f68:	20004d70 	.word	0x20004d70

08001f6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f70:	4b06      	ldr	r3, [pc, #24]	@ (8001f8c <SystemInit+0x20>)
 8001f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f76:	4a05      	ldr	r2, [pc, #20]	@ (8001f8c <SystemInit+0x20>)
 8001f78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f80:	bf00      	nop
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	e000ed00 	.word	0xe000ed00

08001f90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fc8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f94:	f7ff ffea 	bl	8001f6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f98:	480c      	ldr	r0, [pc, #48]	@ (8001fcc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f9a:	490d      	ldr	r1, [pc, #52]	@ (8001fd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001fd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fa0:	e002      	b.n	8001fa8 <LoopCopyDataInit>

08001fa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fa6:	3304      	adds	r3, #4

08001fa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001faa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fac:	d3f9      	bcc.n	8001fa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fae:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001fb0:	4c0a      	ldr	r4, [pc, #40]	@ (8001fdc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001fb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fb4:	e001      	b.n	8001fba <LoopFillZerobss>

08001fb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fb8:	3204      	adds	r2, #4

08001fba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fbc:	d3fb      	bcc.n	8001fb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fbe:	f006 fb69 	bl	8008694 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fc2:	f7ff fb8b 	bl	80016dc <main>
  bx  lr    
 8001fc6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001fc8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fd0:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001fd4:	08009160 	.word	0x08009160
  ldr r2, =_sbss
 8001fd8:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001fdc:	20004d70 	.word	0x20004d70

08001fe0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fe0:	e7fe      	b.n	8001fe0 <ADC_IRQHandler>
	...

08001fe4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fe8:	4b0e      	ldr	r3, [pc, #56]	@ (8002024 <HAL_Init+0x40>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a0d      	ldr	r2, [pc, #52]	@ (8002024 <HAL_Init+0x40>)
 8001fee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ff2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8002024 <HAL_Init+0x40>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a0a      	ldr	r2, [pc, #40]	@ (8002024 <HAL_Init+0x40>)
 8001ffa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ffe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002000:	4b08      	ldr	r3, [pc, #32]	@ (8002024 <HAL_Init+0x40>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a07      	ldr	r2, [pc, #28]	@ (8002024 <HAL_Init+0x40>)
 8002006:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800200a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800200c:	2003      	movs	r0, #3
 800200e:	f000 f8fc 	bl	800220a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002012:	200f      	movs	r0, #15
 8002014:	f7ff feb0 	bl	8001d78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002018:	f7ff fdc4 	bl	8001ba4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800201c:	2300      	movs	r3, #0
}
 800201e:	4618      	mov	r0, r3
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40023c00 	.word	0x40023c00

08002028 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800202c:	4b06      	ldr	r3, [pc, #24]	@ (8002048 <HAL_IncTick+0x20>)
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	461a      	mov	r2, r3
 8002032:	4b06      	ldr	r3, [pc, #24]	@ (800204c <HAL_IncTick+0x24>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4413      	add	r3, r2
 8002038:	4a04      	ldr	r2, [pc, #16]	@ (800204c <HAL_IncTick+0x24>)
 800203a:	6013      	str	r3, [r2, #0]
}
 800203c:	bf00      	nop
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	2000000c 	.word	0x2000000c
 800204c:	2000023c 	.word	0x2000023c

08002050 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  return uwTick;
 8002054:	4b03      	ldr	r3, [pc, #12]	@ (8002064 <HAL_GetTick+0x14>)
 8002056:	681b      	ldr	r3, [r3, #0]
}
 8002058:	4618      	mov	r0, r3
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	2000023c 	.word	0x2000023c

08002068 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002070:	f7ff ffee 	bl	8002050 <HAL_GetTick>
 8002074:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002080:	d005      	beq.n	800208e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002082:	4b0a      	ldr	r3, [pc, #40]	@ (80020ac <HAL_Delay+0x44>)
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	461a      	mov	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4413      	add	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800208e:	bf00      	nop
 8002090:	f7ff ffde 	bl	8002050 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	429a      	cmp	r2, r3
 800209e:	d8f7      	bhi.n	8002090 <HAL_Delay+0x28>
  {
  }
}
 80020a0:	bf00      	nop
 80020a2:	bf00      	nop
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	2000000c 	.word	0x2000000c

080020b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f003 0307 	and.w	r3, r3, #7
 80020be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020c0:	4b0c      	ldr	r3, [pc, #48]	@ (80020f4 <__NVIC_SetPriorityGrouping+0x44>)
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020c6:	68ba      	ldr	r2, [r7, #8]
 80020c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020cc:	4013      	ands	r3, r2
 80020ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020e2:	4a04      	ldr	r2, [pc, #16]	@ (80020f4 <__NVIC_SetPriorityGrouping+0x44>)
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	60d3      	str	r3, [r2, #12]
}
 80020e8:	bf00      	nop
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr
 80020f4:	e000ed00 	.word	0xe000ed00

080020f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020fc:	4b04      	ldr	r3, [pc, #16]	@ (8002110 <__NVIC_GetPriorityGrouping+0x18>)
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	0a1b      	lsrs	r3, r3, #8
 8002102:	f003 0307 	and.w	r3, r3, #7
}
 8002106:	4618      	mov	r0, r3
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	e000ed00 	.word	0xe000ed00

08002114 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	2b00      	cmp	r3, #0
 8002124:	db0b      	blt.n	800213e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	f003 021f 	and.w	r2, r3, #31
 800212c:	4907      	ldr	r1, [pc, #28]	@ (800214c <__NVIC_EnableIRQ+0x38>)
 800212e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002132:	095b      	lsrs	r3, r3, #5
 8002134:	2001      	movs	r0, #1
 8002136:	fa00 f202 	lsl.w	r2, r0, r2
 800213a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800213e:	bf00      	nop
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	e000e100 	.word	0xe000e100

08002150 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	6039      	str	r1, [r7, #0]
 800215a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800215c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002160:	2b00      	cmp	r3, #0
 8002162:	db0a      	blt.n	800217a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	b2da      	uxtb	r2, r3
 8002168:	490c      	ldr	r1, [pc, #48]	@ (800219c <__NVIC_SetPriority+0x4c>)
 800216a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216e:	0112      	lsls	r2, r2, #4
 8002170:	b2d2      	uxtb	r2, r2
 8002172:	440b      	add	r3, r1
 8002174:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002178:	e00a      	b.n	8002190 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	b2da      	uxtb	r2, r3
 800217e:	4908      	ldr	r1, [pc, #32]	@ (80021a0 <__NVIC_SetPriority+0x50>)
 8002180:	79fb      	ldrb	r3, [r7, #7]
 8002182:	f003 030f 	and.w	r3, r3, #15
 8002186:	3b04      	subs	r3, #4
 8002188:	0112      	lsls	r2, r2, #4
 800218a:	b2d2      	uxtb	r2, r2
 800218c:	440b      	add	r3, r1
 800218e:	761a      	strb	r2, [r3, #24]
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr
 800219c:	e000e100 	.word	0xe000e100
 80021a0:	e000ed00 	.word	0xe000ed00

080021a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b089      	sub	sp, #36	@ 0x24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	f1c3 0307 	rsb	r3, r3, #7
 80021be:	2b04      	cmp	r3, #4
 80021c0:	bf28      	it	cs
 80021c2:	2304      	movcs	r3, #4
 80021c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	3304      	adds	r3, #4
 80021ca:	2b06      	cmp	r3, #6
 80021cc:	d902      	bls.n	80021d4 <NVIC_EncodePriority+0x30>
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	3b03      	subs	r3, #3
 80021d2:	e000      	b.n	80021d6 <NVIC_EncodePriority+0x32>
 80021d4:	2300      	movs	r3, #0
 80021d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d8:	f04f 32ff 	mov.w	r2, #4294967295
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	43da      	mvns	r2, r3
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	401a      	ands	r2, r3
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021ec:	f04f 31ff 	mov.w	r1, #4294967295
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	fa01 f303 	lsl.w	r3, r1, r3
 80021f6:	43d9      	mvns	r1, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021fc:	4313      	orrs	r3, r2
         );
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3724      	adds	r7, #36	@ 0x24
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b082      	sub	sp, #8
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f7ff ff4c 	bl	80020b0 <__NVIC_SetPriorityGrouping>
}
 8002218:	bf00      	nop
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	4603      	mov	r3, r0
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
 800222c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800222e:	2300      	movs	r3, #0
 8002230:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002232:	f7ff ff61 	bl	80020f8 <__NVIC_GetPriorityGrouping>
 8002236:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	68b9      	ldr	r1, [r7, #8]
 800223c:	6978      	ldr	r0, [r7, #20]
 800223e:	f7ff ffb1 	bl	80021a4 <NVIC_EncodePriority>
 8002242:	4602      	mov	r2, r0
 8002244:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002248:	4611      	mov	r1, r2
 800224a:	4618      	mov	r0, r3
 800224c:	f7ff ff80 	bl	8002150 <__NVIC_SetPriority>
}
 8002250:	bf00      	nop
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff ff54 	bl	8002114 <__NVIC_EnableIRQ>
}
 800226c:	bf00      	nop
 800226e:	3708      	adds	r7, #8
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}

08002274 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002280:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002282:	f7ff fee5 	bl	8002050 <HAL_GetTick>
 8002286:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800228e:	b2db      	uxtb	r3, r3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d008      	beq.n	80022a6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2280      	movs	r2, #128	@ 0x80
 8002298:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e052      	b.n	800234c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f022 0216 	bic.w	r2, r2, #22
 80022b4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	695a      	ldr	r2, [r3, #20]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022c4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d103      	bne.n	80022d6 <HAL_DMA_Abort+0x62>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d007      	beq.n	80022e6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f022 0208 	bic.w	r2, r2, #8
 80022e4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f022 0201 	bic.w	r2, r2, #1
 80022f4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022f6:	e013      	b.n	8002320 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022f8:	f7ff feaa 	bl	8002050 <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b05      	cmp	r3, #5
 8002304:	d90c      	bls.n	8002320 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2220      	movs	r2, #32
 800230a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2203      	movs	r2, #3
 8002310:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800231c:	2303      	movs	r3, #3
 800231e:	e015      	b.n	800234c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d1e4      	bne.n	80022f8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002332:	223f      	movs	r2, #63	@ 0x3f
 8002334:	409a      	lsls	r2, r3
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2201      	movs	r2, #1
 800233e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	3710      	adds	r7, #16
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002362:	b2db      	uxtb	r3, r3
 8002364:	2b02      	cmp	r3, #2
 8002366:	d004      	beq.n	8002372 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2280      	movs	r2, #128	@ 0x80
 800236c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e00c      	b.n	800238c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2205      	movs	r2, #5
 8002376:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f022 0201 	bic.w	r2, r2, #1
 8002388:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002398:	b480      	push	{r7}
 800239a:	b089      	sub	sp, #36	@ 0x24
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023a2:	2300      	movs	r3, #0
 80023a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023a6:	2300      	movs	r3, #0
 80023a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023aa:	2300      	movs	r3, #0
 80023ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023ae:	2300      	movs	r3, #0
 80023b0:	61fb      	str	r3, [r7, #28]
 80023b2:	e16b      	b.n	800268c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023b4:	2201      	movs	r2, #1
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	697a      	ldr	r2, [r7, #20]
 80023c4:	4013      	ands	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023c8:	693a      	ldr	r2, [r7, #16]
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	f040 815a 	bne.w	8002686 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f003 0303 	and.w	r3, r3, #3
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d005      	beq.n	80023ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d130      	bne.n	800244c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	2203      	movs	r2, #3
 80023f6:	fa02 f303 	lsl.w	r3, r2, r3
 80023fa:	43db      	mvns	r3, r3
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	4013      	ands	r3, r2
 8002400:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	68da      	ldr	r2, [r3, #12]
 8002406:	69fb      	ldr	r3, [r7, #28]
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	fa02 f303 	lsl.w	r3, r2, r3
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	4313      	orrs	r3, r2
 8002412:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	69ba      	ldr	r2, [r7, #24]
 8002418:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002420:	2201      	movs	r2, #1
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	43db      	mvns	r3, r3
 800242a:	69ba      	ldr	r2, [r7, #24]
 800242c:	4013      	ands	r3, r2
 800242e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	091b      	lsrs	r3, r3, #4
 8002436:	f003 0201 	and.w	r2, r3, #1
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	4313      	orrs	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	69ba      	ldr	r2, [r7, #24]
 800244a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f003 0303 	and.w	r3, r3, #3
 8002454:	2b03      	cmp	r3, #3
 8002456:	d017      	beq.n	8002488 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	2203      	movs	r2, #3
 8002464:	fa02 f303 	lsl.w	r3, r2, r3
 8002468:	43db      	mvns	r3, r3
 800246a:	69ba      	ldr	r2, [r7, #24]
 800246c:	4013      	ands	r3, r2
 800246e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	689a      	ldr	r2, [r3, #8]
 8002474:	69fb      	ldr	r3, [r7, #28]
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	fa02 f303 	lsl.w	r3, r2, r3
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	4313      	orrs	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f003 0303 	and.w	r3, r3, #3
 8002490:	2b02      	cmp	r3, #2
 8002492:	d123      	bne.n	80024dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	08da      	lsrs	r2, r3, #3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3208      	adds	r2, #8
 800249c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	f003 0307 	and.w	r3, r3, #7
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	220f      	movs	r2, #15
 80024ac:	fa02 f303 	lsl.w	r3, r2, r3
 80024b0:	43db      	mvns	r3, r3
 80024b2:	69ba      	ldr	r2, [r7, #24]
 80024b4:	4013      	ands	r3, r2
 80024b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	691a      	ldr	r2, [r3, #16]
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	f003 0307 	and.w	r3, r3, #7
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	fa02 f303 	lsl.w	r3, r2, r3
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	08da      	lsrs	r2, r3, #3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	3208      	adds	r2, #8
 80024d6:	69b9      	ldr	r1, [r7, #24]
 80024d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	2203      	movs	r2, #3
 80024e8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ec:	43db      	mvns	r3, r3
 80024ee:	69ba      	ldr	r2, [r7, #24]
 80024f0:	4013      	ands	r3, r2
 80024f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f003 0203 	and.w	r2, r3, #3
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	fa02 f303 	lsl.w	r3, r2, r3
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	4313      	orrs	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002518:	2b00      	cmp	r3, #0
 800251a:	f000 80b4 	beq.w	8002686 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800251e:	2300      	movs	r3, #0
 8002520:	60fb      	str	r3, [r7, #12]
 8002522:	4b60      	ldr	r3, [pc, #384]	@ (80026a4 <HAL_GPIO_Init+0x30c>)
 8002524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002526:	4a5f      	ldr	r2, [pc, #380]	@ (80026a4 <HAL_GPIO_Init+0x30c>)
 8002528:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800252c:	6453      	str	r3, [r2, #68]	@ 0x44
 800252e:	4b5d      	ldr	r3, [pc, #372]	@ (80026a4 <HAL_GPIO_Init+0x30c>)
 8002530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002532:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002536:	60fb      	str	r3, [r7, #12]
 8002538:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800253a:	4a5b      	ldr	r2, [pc, #364]	@ (80026a8 <HAL_GPIO_Init+0x310>)
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	089b      	lsrs	r3, r3, #2
 8002540:	3302      	adds	r3, #2
 8002542:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002546:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	f003 0303 	and.w	r3, r3, #3
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	220f      	movs	r2, #15
 8002552:	fa02 f303 	lsl.w	r3, r2, r3
 8002556:	43db      	mvns	r3, r3
 8002558:	69ba      	ldr	r2, [r7, #24]
 800255a:	4013      	ands	r3, r2
 800255c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4a52      	ldr	r2, [pc, #328]	@ (80026ac <HAL_GPIO_Init+0x314>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d02b      	beq.n	80025be <HAL_GPIO_Init+0x226>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4a51      	ldr	r2, [pc, #324]	@ (80026b0 <HAL_GPIO_Init+0x318>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d025      	beq.n	80025ba <HAL_GPIO_Init+0x222>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4a50      	ldr	r2, [pc, #320]	@ (80026b4 <HAL_GPIO_Init+0x31c>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d01f      	beq.n	80025b6 <HAL_GPIO_Init+0x21e>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4a4f      	ldr	r2, [pc, #316]	@ (80026b8 <HAL_GPIO_Init+0x320>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d019      	beq.n	80025b2 <HAL_GPIO_Init+0x21a>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4a4e      	ldr	r2, [pc, #312]	@ (80026bc <HAL_GPIO_Init+0x324>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d013      	beq.n	80025ae <HAL_GPIO_Init+0x216>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4a4d      	ldr	r2, [pc, #308]	@ (80026c0 <HAL_GPIO_Init+0x328>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d00d      	beq.n	80025aa <HAL_GPIO_Init+0x212>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	4a4c      	ldr	r2, [pc, #304]	@ (80026c4 <HAL_GPIO_Init+0x32c>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d007      	beq.n	80025a6 <HAL_GPIO_Init+0x20e>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4a4b      	ldr	r2, [pc, #300]	@ (80026c8 <HAL_GPIO_Init+0x330>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d101      	bne.n	80025a2 <HAL_GPIO_Init+0x20a>
 800259e:	2307      	movs	r3, #7
 80025a0:	e00e      	b.n	80025c0 <HAL_GPIO_Init+0x228>
 80025a2:	2308      	movs	r3, #8
 80025a4:	e00c      	b.n	80025c0 <HAL_GPIO_Init+0x228>
 80025a6:	2306      	movs	r3, #6
 80025a8:	e00a      	b.n	80025c0 <HAL_GPIO_Init+0x228>
 80025aa:	2305      	movs	r3, #5
 80025ac:	e008      	b.n	80025c0 <HAL_GPIO_Init+0x228>
 80025ae:	2304      	movs	r3, #4
 80025b0:	e006      	b.n	80025c0 <HAL_GPIO_Init+0x228>
 80025b2:	2303      	movs	r3, #3
 80025b4:	e004      	b.n	80025c0 <HAL_GPIO_Init+0x228>
 80025b6:	2302      	movs	r3, #2
 80025b8:	e002      	b.n	80025c0 <HAL_GPIO_Init+0x228>
 80025ba:	2301      	movs	r3, #1
 80025bc:	e000      	b.n	80025c0 <HAL_GPIO_Init+0x228>
 80025be:	2300      	movs	r3, #0
 80025c0:	69fa      	ldr	r2, [r7, #28]
 80025c2:	f002 0203 	and.w	r2, r2, #3
 80025c6:	0092      	lsls	r2, r2, #2
 80025c8:	4093      	lsls	r3, r2
 80025ca:	69ba      	ldr	r2, [r7, #24]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025d0:	4935      	ldr	r1, [pc, #212]	@ (80026a8 <HAL_GPIO_Init+0x310>)
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	089b      	lsrs	r3, r3, #2
 80025d6:	3302      	adds	r3, #2
 80025d8:	69ba      	ldr	r2, [r7, #24]
 80025da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025de:	4b3b      	ldr	r3, [pc, #236]	@ (80026cc <HAL_GPIO_Init+0x334>)
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	43db      	mvns	r3, r3
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	4013      	ands	r3, r2
 80025ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d003      	beq.n	8002602 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80025fa:	69ba      	ldr	r2, [r7, #24]
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	4313      	orrs	r3, r2
 8002600:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002602:	4a32      	ldr	r2, [pc, #200]	@ (80026cc <HAL_GPIO_Init+0x334>)
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002608:	4b30      	ldr	r3, [pc, #192]	@ (80026cc <HAL_GPIO_Init+0x334>)
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	43db      	mvns	r3, r3
 8002612:	69ba      	ldr	r2, [r7, #24]
 8002614:	4013      	ands	r3, r2
 8002616:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d003      	beq.n	800262c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002624:	69ba      	ldr	r2, [r7, #24]
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	4313      	orrs	r3, r2
 800262a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800262c:	4a27      	ldr	r2, [pc, #156]	@ (80026cc <HAL_GPIO_Init+0x334>)
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002632:	4b26      	ldr	r3, [pc, #152]	@ (80026cc <HAL_GPIO_Init+0x334>)
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	43db      	mvns	r3, r3
 800263c:	69ba      	ldr	r2, [r7, #24]
 800263e:	4013      	ands	r3, r2
 8002640:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	4313      	orrs	r3, r2
 8002654:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002656:	4a1d      	ldr	r2, [pc, #116]	@ (80026cc <HAL_GPIO_Init+0x334>)
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800265c:	4b1b      	ldr	r3, [pc, #108]	@ (80026cc <HAL_GPIO_Init+0x334>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	43db      	mvns	r3, r3
 8002666:	69ba      	ldr	r2, [r7, #24]
 8002668:	4013      	ands	r3, r2
 800266a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d003      	beq.n	8002680 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	4313      	orrs	r3, r2
 800267e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002680:	4a12      	ldr	r2, [pc, #72]	@ (80026cc <HAL_GPIO_Init+0x334>)
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	3301      	adds	r3, #1
 800268a:	61fb      	str	r3, [r7, #28]
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	2b0f      	cmp	r3, #15
 8002690:	f67f ae90 	bls.w	80023b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002694:	bf00      	nop
 8002696:	bf00      	nop
 8002698:	3724      	adds	r7, #36	@ 0x24
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	40023800 	.word	0x40023800
 80026a8:	40013800 	.word	0x40013800
 80026ac:	40020000 	.word	0x40020000
 80026b0:	40020400 	.word	0x40020400
 80026b4:	40020800 	.word	0x40020800
 80026b8:	40020c00 	.word	0x40020c00
 80026bc:	40021000 	.word	0x40021000
 80026c0:	40021400 	.word	0x40021400
 80026c4:	40021800 	.word	0x40021800
 80026c8:	40021c00 	.word	0x40021c00
 80026cc:	40013c00 	.word	0x40013c00

080026d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	460b      	mov	r3, r1
 80026da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	691a      	ldr	r2, [r3, #16]
 80026e0:	887b      	ldrh	r3, [r7, #2]
 80026e2:	4013      	ands	r3, r2
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d002      	beq.n	80026ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026e8:	2301      	movs	r3, #1
 80026ea:	73fb      	strb	r3, [r7, #15]
 80026ec:	e001      	b.n	80026f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026ee:	2300      	movs	r3, #0
 80026f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3714      	adds	r7, #20
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	460b      	mov	r3, r1
 800270a:	807b      	strh	r3, [r7, #2]
 800270c:	4613      	mov	r3, r2
 800270e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002710:	787b      	ldrb	r3, [r7, #1]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d003      	beq.n	800271e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002716:	887a      	ldrh	r2, [r7, #2]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800271c:	e003      	b.n	8002726 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800271e:	887b      	ldrh	r3, [r7, #2]
 8002720:	041a      	lsls	r2, r3, #16
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	619a      	str	r2, [r3, #24]
}
 8002726:	bf00      	nop
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr

08002732 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002732:	b480      	push	{r7}
 8002734:	b085      	sub	sp, #20
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
 800273a:	460b      	mov	r3, r1
 800273c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	695b      	ldr	r3, [r3, #20]
 8002742:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002744:	887a      	ldrh	r2, [r7, #2]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	4013      	ands	r3, r2
 800274a:	041a      	lsls	r2, r3, #16
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	43d9      	mvns	r1, r3
 8002750:	887b      	ldrh	r3, [r7, #2]
 8002752:	400b      	ands	r3, r1
 8002754:	431a      	orrs	r2, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	619a      	str	r2, [r3, #24]
}
 800275a:	bf00      	nop
 800275c:	3714      	adds	r7, #20
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
	...

08002768 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002772:	4b08      	ldr	r3, [pc, #32]	@ (8002794 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002774:	695a      	ldr	r2, [r3, #20]
 8002776:	88fb      	ldrh	r3, [r7, #6]
 8002778:	4013      	ands	r3, r2
 800277a:	2b00      	cmp	r3, #0
 800277c:	d006      	beq.n	800278c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800277e:	4a05      	ldr	r2, [pc, #20]	@ (8002794 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002780:	88fb      	ldrh	r3, [r7, #6]
 8002782:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002784:	88fb      	ldrh	r3, [r7, #6]
 8002786:	4618      	mov	r0, r3
 8002788:	f7fe ff22 	bl	80015d0 <HAL_GPIO_EXTI_Callback>
  }
}
 800278c:	bf00      	nop
 800278e:	3708      	adds	r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	40013c00 	.word	0x40013c00

08002798 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b086      	sub	sp, #24
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e267      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0301 	and.w	r3, r3, #1
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d075      	beq.n	80028a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80027b6:	4b88      	ldr	r3, [pc, #544]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	f003 030c 	and.w	r3, r3, #12
 80027be:	2b04      	cmp	r3, #4
 80027c0:	d00c      	beq.n	80027dc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027c2:	4b85      	ldr	r3, [pc, #532]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80027ca:	2b08      	cmp	r3, #8
 80027cc:	d112      	bne.n	80027f4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027ce:	4b82      	ldr	r3, [pc, #520]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027da:	d10b      	bne.n	80027f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027dc:	4b7e      	ldr	r3, [pc, #504]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d05b      	beq.n	80028a0 <HAL_RCC_OscConfig+0x108>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d157      	bne.n	80028a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e242      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027fc:	d106      	bne.n	800280c <HAL_RCC_OscConfig+0x74>
 80027fe:	4b76      	ldr	r3, [pc, #472]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a75      	ldr	r2, [pc, #468]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 8002804:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002808:	6013      	str	r3, [r2, #0]
 800280a:	e01d      	b.n	8002848 <HAL_RCC_OscConfig+0xb0>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002814:	d10c      	bne.n	8002830 <HAL_RCC_OscConfig+0x98>
 8002816:	4b70      	ldr	r3, [pc, #448]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a6f      	ldr	r2, [pc, #444]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 800281c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002820:	6013      	str	r3, [r2, #0]
 8002822:	4b6d      	ldr	r3, [pc, #436]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a6c      	ldr	r2, [pc, #432]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 8002828:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800282c:	6013      	str	r3, [r2, #0]
 800282e:	e00b      	b.n	8002848 <HAL_RCC_OscConfig+0xb0>
 8002830:	4b69      	ldr	r3, [pc, #420]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a68      	ldr	r2, [pc, #416]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 8002836:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800283a:	6013      	str	r3, [r2, #0]
 800283c:	4b66      	ldr	r3, [pc, #408]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a65      	ldr	r2, [pc, #404]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 8002842:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002846:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d013      	beq.n	8002878 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002850:	f7ff fbfe 	bl	8002050 <HAL_GetTick>
 8002854:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002856:	e008      	b.n	800286a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002858:	f7ff fbfa 	bl	8002050 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b64      	cmp	r3, #100	@ 0x64
 8002864:	d901      	bls.n	800286a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e207      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800286a:	4b5b      	ldr	r3, [pc, #364]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d0f0      	beq.n	8002858 <HAL_RCC_OscConfig+0xc0>
 8002876:	e014      	b.n	80028a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002878:	f7ff fbea 	bl	8002050 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002880:	f7ff fbe6 	bl	8002050 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b64      	cmp	r3, #100	@ 0x64
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e1f3      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002892:	4b51      	ldr	r3, [pc, #324]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f0      	bne.n	8002880 <HAL_RCC_OscConfig+0xe8>
 800289e:	e000      	b.n	80028a2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d063      	beq.n	8002976 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028ae:	4b4a      	ldr	r3, [pc, #296]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f003 030c 	and.w	r3, r3, #12
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d00b      	beq.n	80028d2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028ba:	4b47      	ldr	r3, [pc, #284]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028c2:	2b08      	cmp	r3, #8
 80028c4:	d11c      	bne.n	8002900 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028c6:	4b44      	ldr	r3, [pc, #272]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d116      	bne.n	8002900 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028d2:	4b41      	ldr	r3, [pc, #260]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d005      	beq.n	80028ea <HAL_RCC_OscConfig+0x152>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d001      	beq.n	80028ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e1c7      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ea:	4b3b      	ldr	r3, [pc, #236]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	00db      	lsls	r3, r3, #3
 80028f8:	4937      	ldr	r1, [pc, #220]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 80028fa:	4313      	orrs	r3, r2
 80028fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028fe:	e03a      	b.n	8002976 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d020      	beq.n	800294a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002908:	4b34      	ldr	r3, [pc, #208]	@ (80029dc <HAL_RCC_OscConfig+0x244>)
 800290a:	2201      	movs	r2, #1
 800290c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800290e:	f7ff fb9f 	bl	8002050 <HAL_GetTick>
 8002912:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002914:	e008      	b.n	8002928 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002916:	f7ff fb9b 	bl	8002050 <HAL_GetTick>
 800291a:	4602      	mov	r2, r0
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	2b02      	cmp	r3, #2
 8002922:	d901      	bls.n	8002928 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e1a8      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002928:	4b2b      	ldr	r3, [pc, #172]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0302 	and.w	r3, r3, #2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d0f0      	beq.n	8002916 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002934:	4b28      	ldr	r3, [pc, #160]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	691b      	ldr	r3, [r3, #16]
 8002940:	00db      	lsls	r3, r3, #3
 8002942:	4925      	ldr	r1, [pc, #148]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 8002944:	4313      	orrs	r3, r2
 8002946:	600b      	str	r3, [r1, #0]
 8002948:	e015      	b.n	8002976 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800294a:	4b24      	ldr	r3, [pc, #144]	@ (80029dc <HAL_RCC_OscConfig+0x244>)
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002950:	f7ff fb7e 	bl	8002050 <HAL_GetTick>
 8002954:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002958:	f7ff fb7a 	bl	8002050 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b02      	cmp	r3, #2
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e187      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800296a:	4b1b      	ldr	r3, [pc, #108]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1f0      	bne.n	8002958 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0308 	and.w	r3, r3, #8
 800297e:	2b00      	cmp	r3, #0
 8002980:	d036      	beq.n	80029f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	695b      	ldr	r3, [r3, #20]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d016      	beq.n	80029b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800298a:	4b15      	ldr	r3, [pc, #84]	@ (80029e0 <HAL_RCC_OscConfig+0x248>)
 800298c:	2201      	movs	r2, #1
 800298e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002990:	f7ff fb5e 	bl	8002050 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002998:	f7ff fb5a 	bl	8002050 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e167      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029aa:	4b0b      	ldr	r3, [pc, #44]	@ (80029d8 <HAL_RCC_OscConfig+0x240>)
 80029ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029ae:	f003 0302 	and.w	r3, r3, #2
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d0f0      	beq.n	8002998 <HAL_RCC_OscConfig+0x200>
 80029b6:	e01b      	b.n	80029f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029b8:	4b09      	ldr	r3, [pc, #36]	@ (80029e0 <HAL_RCC_OscConfig+0x248>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029be:	f7ff fb47 	bl	8002050 <HAL_GetTick>
 80029c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029c4:	e00e      	b.n	80029e4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029c6:	f7ff fb43 	bl	8002050 <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d907      	bls.n	80029e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e150      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
 80029d8:	40023800 	.word	0x40023800
 80029dc:	42470000 	.word	0x42470000
 80029e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029e4:	4b88      	ldr	r3, [pc, #544]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 80029e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d1ea      	bne.n	80029c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0304 	and.w	r3, r3, #4
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	f000 8097 	beq.w	8002b2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029fe:	2300      	movs	r3, #0
 8002a00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a02:	4b81      	ldr	r3, [pc, #516]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d10f      	bne.n	8002a2e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a0e:	2300      	movs	r3, #0
 8002a10:	60bb      	str	r3, [r7, #8]
 8002a12:	4b7d      	ldr	r3, [pc, #500]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a16:	4a7c      	ldr	r2, [pc, #496]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002a18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a1e:	4b7a      	ldr	r3, [pc, #488]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a26:	60bb      	str	r3, [r7, #8]
 8002a28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a2e:	4b77      	ldr	r3, [pc, #476]	@ (8002c0c <HAL_RCC_OscConfig+0x474>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d118      	bne.n	8002a6c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a3a:	4b74      	ldr	r3, [pc, #464]	@ (8002c0c <HAL_RCC_OscConfig+0x474>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a73      	ldr	r2, [pc, #460]	@ (8002c0c <HAL_RCC_OscConfig+0x474>)
 8002a40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a46:	f7ff fb03 	bl	8002050 <HAL_GetTick>
 8002a4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a4c:	e008      	b.n	8002a60 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a4e:	f7ff faff 	bl	8002050 <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d901      	bls.n	8002a60 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e10c      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a60:	4b6a      	ldr	r3, [pc, #424]	@ (8002c0c <HAL_RCC_OscConfig+0x474>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d0f0      	beq.n	8002a4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d106      	bne.n	8002a82 <HAL_RCC_OscConfig+0x2ea>
 8002a74:	4b64      	ldr	r3, [pc, #400]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002a76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a78:	4a63      	ldr	r2, [pc, #396]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002a7a:	f043 0301 	orr.w	r3, r3, #1
 8002a7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a80:	e01c      	b.n	8002abc <HAL_RCC_OscConfig+0x324>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	2b05      	cmp	r3, #5
 8002a88:	d10c      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x30c>
 8002a8a:	4b5f      	ldr	r3, [pc, #380]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a8e:	4a5e      	ldr	r2, [pc, #376]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002a90:	f043 0304 	orr.w	r3, r3, #4
 8002a94:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a96:	4b5c      	ldr	r3, [pc, #368]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a9a:	4a5b      	ldr	r2, [pc, #364]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002a9c:	f043 0301 	orr.w	r3, r3, #1
 8002aa0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aa2:	e00b      	b.n	8002abc <HAL_RCC_OscConfig+0x324>
 8002aa4:	4b58      	ldr	r3, [pc, #352]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002aa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aa8:	4a57      	ldr	r2, [pc, #348]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002aaa:	f023 0301 	bic.w	r3, r3, #1
 8002aae:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ab0:	4b55      	ldr	r3, [pc, #340]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002ab2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab4:	4a54      	ldr	r2, [pc, #336]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002ab6:	f023 0304 	bic.w	r3, r3, #4
 8002aba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d015      	beq.n	8002af0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac4:	f7ff fac4 	bl	8002050 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aca:	e00a      	b.n	8002ae2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002acc:	f7ff fac0 	bl	8002050 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e0cb      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ae2:	4b49      	ldr	r3, [pc, #292]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002ae4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d0ee      	beq.n	8002acc <HAL_RCC_OscConfig+0x334>
 8002aee:	e014      	b.n	8002b1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002af0:	f7ff faae 	bl	8002050 <HAL_GetTick>
 8002af4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002af6:	e00a      	b.n	8002b0e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002af8:	f7ff faaa 	bl	8002050 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e0b5      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b0e:	4b3e      	ldr	r3, [pc, #248]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002b10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b12:	f003 0302 	and.w	r3, r3, #2
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d1ee      	bne.n	8002af8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b1a:	7dfb      	ldrb	r3, [r7, #23]
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d105      	bne.n	8002b2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b20:	4b39      	ldr	r3, [pc, #228]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b24:	4a38      	ldr	r2, [pc, #224]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002b26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b2a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	f000 80a1 	beq.w	8002c78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b36:	4b34      	ldr	r3, [pc, #208]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	f003 030c 	and.w	r3, r3, #12
 8002b3e:	2b08      	cmp	r3, #8
 8002b40:	d05c      	beq.n	8002bfc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	699b      	ldr	r3, [r3, #24]
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d141      	bne.n	8002bce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b4a:	4b31      	ldr	r3, [pc, #196]	@ (8002c10 <HAL_RCC_OscConfig+0x478>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b50:	f7ff fa7e 	bl	8002050 <HAL_GetTick>
 8002b54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b56:	e008      	b.n	8002b6a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b58:	f7ff fa7a 	bl	8002050 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e087      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b6a:	4b27      	ldr	r3, [pc, #156]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d1f0      	bne.n	8002b58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	69da      	ldr	r2, [r3, #28]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b84:	019b      	lsls	r3, r3, #6
 8002b86:	431a      	orrs	r2, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b8c:	085b      	lsrs	r3, r3, #1
 8002b8e:	3b01      	subs	r3, #1
 8002b90:	041b      	lsls	r3, r3, #16
 8002b92:	431a      	orrs	r2, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b98:	061b      	lsls	r3, r3, #24
 8002b9a:	491b      	ldr	r1, [pc, #108]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c10 <HAL_RCC_OscConfig+0x478>)
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba6:	f7ff fa53 	bl	8002050 <HAL_GetTick>
 8002baa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bac:	e008      	b.n	8002bc0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bae:	f7ff fa4f 	bl	8002050 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d901      	bls.n	8002bc0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e05c      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bc0:	4b11      	ldr	r3, [pc, #68]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d0f0      	beq.n	8002bae <HAL_RCC_OscConfig+0x416>
 8002bcc:	e054      	b.n	8002c78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bce:	4b10      	ldr	r3, [pc, #64]	@ (8002c10 <HAL_RCC_OscConfig+0x478>)
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bd4:	f7ff fa3c 	bl	8002050 <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bda:	e008      	b.n	8002bee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bdc:	f7ff fa38 	bl	8002050 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e045      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bee:	4b06      	ldr	r3, [pc, #24]	@ (8002c08 <HAL_RCC_OscConfig+0x470>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1f0      	bne.n	8002bdc <HAL_RCC_OscConfig+0x444>
 8002bfa:	e03d      	b.n	8002c78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	699b      	ldr	r3, [r3, #24]
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d107      	bne.n	8002c14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e038      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
 8002c08:	40023800 	.word	0x40023800
 8002c0c:	40007000 	.word	0x40007000
 8002c10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c14:	4b1b      	ldr	r3, [pc, #108]	@ (8002c84 <HAL_RCC_OscConfig+0x4ec>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	699b      	ldr	r3, [r3, #24]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d028      	beq.n	8002c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d121      	bne.n	8002c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d11a      	bne.n	8002c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c3e:	68fa      	ldr	r2, [r7, #12]
 8002c40:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c44:	4013      	ands	r3, r2
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d111      	bne.n	8002c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c5a:	085b      	lsrs	r3, r3, #1
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d107      	bne.n	8002c74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d001      	beq.n	8002c78 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e000      	b.n	8002c7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c78:	2300      	movs	r3, #0
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3718      	adds	r7, #24
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	40023800 	.word	0x40023800

08002c88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d101      	bne.n	8002c9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e0cc      	b.n	8002e36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c9c:	4b68      	ldr	r3, [pc, #416]	@ (8002e40 <HAL_RCC_ClockConfig+0x1b8>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0307 	and.w	r3, r3, #7
 8002ca4:	683a      	ldr	r2, [r7, #0]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d90c      	bls.n	8002cc4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002caa:	4b65      	ldr	r3, [pc, #404]	@ (8002e40 <HAL_RCC_ClockConfig+0x1b8>)
 8002cac:	683a      	ldr	r2, [r7, #0]
 8002cae:	b2d2      	uxtb	r2, r2
 8002cb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cb2:	4b63      	ldr	r3, [pc, #396]	@ (8002e40 <HAL_RCC_ClockConfig+0x1b8>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0307 	and.w	r3, r3, #7
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d001      	beq.n	8002cc4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e0b8      	b.n	8002e36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d020      	beq.n	8002d12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0304 	and.w	r3, r3, #4
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d005      	beq.n	8002ce8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cdc:	4b59      	ldr	r3, [pc, #356]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	4a58      	ldr	r2, [pc, #352]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002ce2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002ce6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0308 	and.w	r3, r3, #8
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d005      	beq.n	8002d00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cf4:	4b53      	ldr	r3, [pc, #332]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	4a52      	ldr	r2, [pc, #328]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002cfa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002cfe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d00:	4b50      	ldr	r3, [pc, #320]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	494d      	ldr	r1, [pc, #308]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d044      	beq.n	8002da8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d107      	bne.n	8002d36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d26:	4b47      	ldr	r3, [pc, #284]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d119      	bne.n	8002d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e07f      	b.n	8002e36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d003      	beq.n	8002d46 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d42:	2b03      	cmp	r3, #3
 8002d44:	d107      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d46:	4b3f      	ldr	r3, [pc, #252]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d109      	bne.n	8002d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e06f      	b.n	8002e36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d56:	4b3b      	ldr	r3, [pc, #236]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d101      	bne.n	8002d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e067      	b.n	8002e36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d66:	4b37      	ldr	r3, [pc, #220]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f023 0203 	bic.w	r2, r3, #3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	4934      	ldr	r1, [pc, #208]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d78:	f7ff f96a 	bl	8002050 <HAL_GetTick>
 8002d7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d7e:	e00a      	b.n	8002d96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d80:	f7ff f966 	bl	8002050 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e04f      	b.n	8002e36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d96:	4b2b      	ldr	r3, [pc, #172]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 020c 	and.w	r2, r3, #12
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d1eb      	bne.n	8002d80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002da8:	4b25      	ldr	r3, [pc, #148]	@ (8002e40 <HAL_RCC_ClockConfig+0x1b8>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0307 	and.w	r3, r3, #7
 8002db0:	683a      	ldr	r2, [r7, #0]
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d20c      	bcs.n	8002dd0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002db6:	4b22      	ldr	r3, [pc, #136]	@ (8002e40 <HAL_RCC_ClockConfig+0x1b8>)
 8002db8:	683a      	ldr	r2, [r7, #0]
 8002dba:	b2d2      	uxtb	r2, r2
 8002dbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dbe:	4b20      	ldr	r3, [pc, #128]	@ (8002e40 <HAL_RCC_ClockConfig+0x1b8>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0307 	and.w	r3, r3, #7
 8002dc6:	683a      	ldr	r2, [r7, #0]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d001      	beq.n	8002dd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e032      	b.n	8002e36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0304 	and.w	r3, r3, #4
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d008      	beq.n	8002dee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ddc:	4b19      	ldr	r3, [pc, #100]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	4916      	ldr	r1, [pc, #88]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0308 	and.w	r3, r3, #8
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d009      	beq.n	8002e0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dfa:	4b12      	ldr	r3, [pc, #72]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	00db      	lsls	r3, r3, #3
 8002e08:	490e      	ldr	r1, [pc, #56]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e0e:	f000 f821 	bl	8002e54 <HAL_RCC_GetSysClockFreq>
 8002e12:	4602      	mov	r2, r0
 8002e14:	4b0b      	ldr	r3, [pc, #44]	@ (8002e44 <HAL_RCC_ClockConfig+0x1bc>)
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	091b      	lsrs	r3, r3, #4
 8002e1a:	f003 030f 	and.w	r3, r3, #15
 8002e1e:	490a      	ldr	r1, [pc, #40]	@ (8002e48 <HAL_RCC_ClockConfig+0x1c0>)
 8002e20:	5ccb      	ldrb	r3, [r1, r3]
 8002e22:	fa22 f303 	lsr.w	r3, r2, r3
 8002e26:	4a09      	ldr	r2, [pc, #36]	@ (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002e28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002e2a:	4b09      	ldr	r3, [pc, #36]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c8>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7fe ffa2 	bl	8001d78 <HAL_InitTick>

  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3710      	adds	r7, #16
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	40023c00 	.word	0x40023c00
 8002e44:	40023800 	.word	0x40023800
 8002e48:	08009104 	.word	0x08009104
 8002e4c:	20000004 	.word	0x20000004
 8002e50:	20000008 	.word	0x20000008

08002e54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e58:	b094      	sub	sp, #80	@ 0x50
 8002e5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002e60:	2300      	movs	r3, #0
 8002e62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002e64:	2300      	movs	r3, #0
 8002e66:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e6c:	4b79      	ldr	r3, [pc, #484]	@ (8003054 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	f003 030c 	and.w	r3, r3, #12
 8002e74:	2b08      	cmp	r3, #8
 8002e76:	d00d      	beq.n	8002e94 <HAL_RCC_GetSysClockFreq+0x40>
 8002e78:	2b08      	cmp	r3, #8
 8002e7a:	f200 80e1 	bhi.w	8003040 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d002      	beq.n	8002e88 <HAL_RCC_GetSysClockFreq+0x34>
 8002e82:	2b04      	cmp	r3, #4
 8002e84:	d003      	beq.n	8002e8e <HAL_RCC_GetSysClockFreq+0x3a>
 8002e86:	e0db      	b.n	8003040 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e88:	4b73      	ldr	r3, [pc, #460]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x204>)
 8002e8a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e8c:	e0db      	b.n	8003046 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e8e:	4b73      	ldr	r3, [pc, #460]	@ (800305c <HAL_RCC_GetSysClockFreq+0x208>)
 8002e90:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e92:	e0d8      	b.n	8003046 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e94:	4b6f      	ldr	r3, [pc, #444]	@ (8003054 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e9c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e9e:	4b6d      	ldr	r3, [pc, #436]	@ (8003054 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d063      	beq.n	8002f72 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eaa:	4b6a      	ldr	r3, [pc, #424]	@ (8003054 <HAL_RCC_GetSysClockFreq+0x200>)
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	099b      	lsrs	r3, r3, #6
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002eb4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ebc:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ec2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002ec6:	4622      	mov	r2, r4
 8002ec8:	462b      	mov	r3, r5
 8002eca:	f04f 0000 	mov.w	r0, #0
 8002ece:	f04f 0100 	mov.w	r1, #0
 8002ed2:	0159      	lsls	r1, r3, #5
 8002ed4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ed8:	0150      	lsls	r0, r2, #5
 8002eda:	4602      	mov	r2, r0
 8002edc:	460b      	mov	r3, r1
 8002ede:	4621      	mov	r1, r4
 8002ee0:	1a51      	subs	r1, r2, r1
 8002ee2:	6139      	str	r1, [r7, #16]
 8002ee4:	4629      	mov	r1, r5
 8002ee6:	eb63 0301 	sbc.w	r3, r3, r1
 8002eea:	617b      	str	r3, [r7, #20]
 8002eec:	f04f 0200 	mov.w	r2, #0
 8002ef0:	f04f 0300 	mov.w	r3, #0
 8002ef4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ef8:	4659      	mov	r1, fp
 8002efa:	018b      	lsls	r3, r1, #6
 8002efc:	4651      	mov	r1, sl
 8002efe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f02:	4651      	mov	r1, sl
 8002f04:	018a      	lsls	r2, r1, #6
 8002f06:	4651      	mov	r1, sl
 8002f08:	ebb2 0801 	subs.w	r8, r2, r1
 8002f0c:	4659      	mov	r1, fp
 8002f0e:	eb63 0901 	sbc.w	r9, r3, r1
 8002f12:	f04f 0200 	mov.w	r2, #0
 8002f16:	f04f 0300 	mov.w	r3, #0
 8002f1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f26:	4690      	mov	r8, r2
 8002f28:	4699      	mov	r9, r3
 8002f2a:	4623      	mov	r3, r4
 8002f2c:	eb18 0303 	adds.w	r3, r8, r3
 8002f30:	60bb      	str	r3, [r7, #8]
 8002f32:	462b      	mov	r3, r5
 8002f34:	eb49 0303 	adc.w	r3, r9, r3
 8002f38:	60fb      	str	r3, [r7, #12]
 8002f3a:	f04f 0200 	mov.w	r2, #0
 8002f3e:	f04f 0300 	mov.w	r3, #0
 8002f42:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f46:	4629      	mov	r1, r5
 8002f48:	024b      	lsls	r3, r1, #9
 8002f4a:	4621      	mov	r1, r4
 8002f4c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f50:	4621      	mov	r1, r4
 8002f52:	024a      	lsls	r2, r1, #9
 8002f54:	4610      	mov	r0, r2
 8002f56:	4619      	mov	r1, r3
 8002f58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f60:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f64:	f7fd fc8a 	bl	800087c <__aeabi_uldivmod>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f70:	e058      	b.n	8003024 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f72:	4b38      	ldr	r3, [pc, #224]	@ (8003054 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	099b      	lsrs	r3, r3, #6
 8002f78:	2200      	movs	r2, #0
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	4611      	mov	r1, r2
 8002f7e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f82:	623b      	str	r3, [r7, #32]
 8002f84:	2300      	movs	r3, #0
 8002f86:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f88:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002f8c:	4642      	mov	r2, r8
 8002f8e:	464b      	mov	r3, r9
 8002f90:	f04f 0000 	mov.w	r0, #0
 8002f94:	f04f 0100 	mov.w	r1, #0
 8002f98:	0159      	lsls	r1, r3, #5
 8002f9a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f9e:	0150      	lsls	r0, r2, #5
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	4641      	mov	r1, r8
 8002fa6:	ebb2 0a01 	subs.w	sl, r2, r1
 8002faa:	4649      	mov	r1, r9
 8002fac:	eb63 0b01 	sbc.w	fp, r3, r1
 8002fb0:	f04f 0200 	mov.w	r2, #0
 8002fb4:	f04f 0300 	mov.w	r3, #0
 8002fb8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002fbc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002fc0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002fc4:	ebb2 040a 	subs.w	r4, r2, sl
 8002fc8:	eb63 050b 	sbc.w	r5, r3, fp
 8002fcc:	f04f 0200 	mov.w	r2, #0
 8002fd0:	f04f 0300 	mov.w	r3, #0
 8002fd4:	00eb      	lsls	r3, r5, #3
 8002fd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002fda:	00e2      	lsls	r2, r4, #3
 8002fdc:	4614      	mov	r4, r2
 8002fde:	461d      	mov	r5, r3
 8002fe0:	4643      	mov	r3, r8
 8002fe2:	18e3      	adds	r3, r4, r3
 8002fe4:	603b      	str	r3, [r7, #0]
 8002fe6:	464b      	mov	r3, r9
 8002fe8:	eb45 0303 	adc.w	r3, r5, r3
 8002fec:	607b      	str	r3, [r7, #4]
 8002fee:	f04f 0200 	mov.w	r2, #0
 8002ff2:	f04f 0300 	mov.w	r3, #0
 8002ff6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ffa:	4629      	mov	r1, r5
 8002ffc:	028b      	lsls	r3, r1, #10
 8002ffe:	4621      	mov	r1, r4
 8003000:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003004:	4621      	mov	r1, r4
 8003006:	028a      	lsls	r2, r1, #10
 8003008:	4610      	mov	r0, r2
 800300a:	4619      	mov	r1, r3
 800300c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800300e:	2200      	movs	r2, #0
 8003010:	61bb      	str	r3, [r7, #24]
 8003012:	61fa      	str	r2, [r7, #28]
 8003014:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003018:	f7fd fc30 	bl	800087c <__aeabi_uldivmod>
 800301c:	4602      	mov	r2, r0
 800301e:	460b      	mov	r3, r1
 8003020:	4613      	mov	r3, r2
 8003022:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003024:	4b0b      	ldr	r3, [pc, #44]	@ (8003054 <HAL_RCC_GetSysClockFreq+0x200>)
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	0c1b      	lsrs	r3, r3, #16
 800302a:	f003 0303 	and.w	r3, r3, #3
 800302e:	3301      	adds	r3, #1
 8003030:	005b      	lsls	r3, r3, #1
 8003032:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003034:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003036:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003038:	fbb2 f3f3 	udiv	r3, r2, r3
 800303c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800303e:	e002      	b.n	8003046 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003040:	4b05      	ldr	r3, [pc, #20]	@ (8003058 <HAL_RCC_GetSysClockFreq+0x204>)
 8003042:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003044:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003046:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003048:	4618      	mov	r0, r3
 800304a:	3750      	adds	r7, #80	@ 0x50
 800304c:	46bd      	mov	sp, r7
 800304e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003052:	bf00      	nop
 8003054:	40023800 	.word	0x40023800
 8003058:	00f42400 	.word	0x00f42400
 800305c:	007a1200 	.word	0x007a1200

08003060 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003064:	4b03      	ldr	r3, [pc, #12]	@ (8003074 <HAL_RCC_GetHCLKFreq+0x14>)
 8003066:	681b      	ldr	r3, [r3, #0]
}
 8003068:	4618      	mov	r0, r3
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	20000004 	.word	0x20000004

08003078 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800307c:	f7ff fff0 	bl	8003060 <HAL_RCC_GetHCLKFreq>
 8003080:	4602      	mov	r2, r0
 8003082:	4b05      	ldr	r3, [pc, #20]	@ (8003098 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	0a9b      	lsrs	r3, r3, #10
 8003088:	f003 0307 	and.w	r3, r3, #7
 800308c:	4903      	ldr	r1, [pc, #12]	@ (800309c <HAL_RCC_GetPCLK1Freq+0x24>)
 800308e:	5ccb      	ldrb	r3, [r1, r3]
 8003090:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003094:	4618      	mov	r0, r3
 8003096:	bd80      	pop	{r7, pc}
 8003098:	40023800 	.word	0x40023800
 800309c:	08009114 	.word	0x08009114

080030a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030a4:	f7ff ffdc 	bl	8003060 <HAL_RCC_GetHCLKFreq>
 80030a8:	4602      	mov	r2, r0
 80030aa:	4b05      	ldr	r3, [pc, #20]	@ (80030c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	0b5b      	lsrs	r3, r3, #13
 80030b0:	f003 0307 	and.w	r3, r3, #7
 80030b4:	4903      	ldr	r1, [pc, #12]	@ (80030c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030b6:	5ccb      	ldrb	r3, [r1, r3]
 80030b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030bc:	4618      	mov	r0, r3
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	40023800 	.word	0x40023800
 80030c4:	08009114 	.word	0x08009114

080030c8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	220f      	movs	r2, #15
 80030d6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80030d8:	4b12      	ldr	r3, [pc, #72]	@ (8003124 <HAL_RCC_GetClockConfig+0x5c>)
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f003 0203 	and.w	r2, r3, #3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80030e4:	4b0f      	ldr	r3, [pc, #60]	@ (8003124 <HAL_RCC_GetClockConfig+0x5c>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80030f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003124 <HAL_RCC_GetClockConfig+0x5c>)
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80030fc:	4b09      	ldr	r3, [pc, #36]	@ (8003124 <HAL_RCC_GetClockConfig+0x5c>)
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	08db      	lsrs	r3, r3, #3
 8003102:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800310a:	4b07      	ldr	r3, [pc, #28]	@ (8003128 <HAL_RCC_GetClockConfig+0x60>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0207 	and.w	r2, r3, #7
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	601a      	str	r2, [r3, #0]
}
 8003116:	bf00      	nop
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	40023800 	.word	0x40023800
 8003128:	40023c00 	.word	0x40023c00

0800312c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e07b      	b.n	8003236 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003142:	2b00      	cmp	r3, #0
 8003144:	d108      	bne.n	8003158 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800314e:	d009      	beq.n	8003164 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2200      	movs	r2, #0
 8003154:	61da      	str	r2, [r3, #28]
 8003156:	e005      	b.n	8003164 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003170:	b2db      	uxtb	r3, r3
 8003172:	2b00      	cmp	r3, #0
 8003174:	d106      	bne.n	8003184 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f7fe fd3c 	bl	8001bfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2202      	movs	r2, #2
 8003188:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800319a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80031ac:	431a      	orrs	r2, r3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	68db      	ldr	r3, [r3, #12]
 80031b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031b6:	431a      	orrs	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	691b      	ldr	r3, [r3, #16]
 80031bc:	f003 0302 	and.w	r3, r3, #2
 80031c0:	431a      	orrs	r2, r3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	695b      	ldr	r3, [r3, #20]
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	431a      	orrs	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	699b      	ldr	r3, [r3, #24]
 80031d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031d4:	431a      	orrs	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	69db      	ldr	r3, [r3, #28]
 80031da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031de:	431a      	orrs	r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6a1b      	ldr	r3, [r3, #32]
 80031e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031e8:	ea42 0103 	orr.w	r1, r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	430a      	orrs	r2, r1
 80031fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	0c1b      	lsrs	r3, r3, #16
 8003202:	f003 0104 	and.w	r1, r3, #4
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320a:	f003 0210 	and.w	r2, r3, #16
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	430a      	orrs	r2, r1
 8003214:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	69da      	ldr	r2, [r3, #28]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003224:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800323e:	b580      	push	{r7, lr}
 8003240:	b088      	sub	sp, #32
 8003242:	af00      	add	r7, sp, #0
 8003244:	60f8      	str	r0, [r7, #12]
 8003246:	60b9      	str	r1, [r7, #8]
 8003248:	603b      	str	r3, [r7, #0]
 800324a:	4613      	mov	r3, r2
 800324c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800324e:	f7fe feff 	bl	8002050 <HAL_GetTick>
 8003252:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003254:	88fb      	ldrh	r3, [r7, #6]
 8003256:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800325e:	b2db      	uxtb	r3, r3
 8003260:	2b01      	cmp	r3, #1
 8003262:	d001      	beq.n	8003268 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003264:	2302      	movs	r3, #2
 8003266:	e12a      	b.n	80034be <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d002      	beq.n	8003274 <HAL_SPI_Transmit+0x36>
 800326e:	88fb      	ldrh	r3, [r7, #6]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d101      	bne.n	8003278 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e122      	b.n	80034be <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800327e:	2b01      	cmp	r3, #1
 8003280:	d101      	bne.n	8003286 <HAL_SPI_Transmit+0x48>
 8003282:	2302      	movs	r3, #2
 8003284:	e11b      	b.n	80034be <HAL_SPI_Transmit+0x280>
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2203      	movs	r2, #3
 8003292:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2200      	movs	r2, #0
 800329a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	68ba      	ldr	r2, [r7, #8]
 80032a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	88fa      	ldrh	r2, [r7, #6]
 80032a6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	88fa      	ldrh	r2, [r7, #6]
 80032ac:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2200      	movs	r2, #0
 80032b2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2200      	movs	r2, #0
 80032b8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2200      	movs	r2, #0
 80032be:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2200      	movs	r2, #0
 80032c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2200      	movs	r2, #0
 80032ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032d4:	d10f      	bne.n	80032f6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80032e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003300:	2b40      	cmp	r3, #64	@ 0x40
 8003302:	d007      	beq.n	8003314 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003312:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800331c:	d152      	bne.n	80033c4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d002      	beq.n	800332c <HAL_SPI_Transmit+0xee>
 8003326:	8b7b      	ldrh	r3, [r7, #26]
 8003328:	2b01      	cmp	r3, #1
 800332a:	d145      	bne.n	80033b8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003330:	881a      	ldrh	r2, [r3, #0]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333c:	1c9a      	adds	r2, r3, #2
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003346:	b29b      	uxth	r3, r3
 8003348:	3b01      	subs	r3, #1
 800334a:	b29a      	uxth	r2, r3
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003350:	e032      	b.n	80033b8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	f003 0302 	and.w	r3, r3, #2
 800335c:	2b02      	cmp	r3, #2
 800335e:	d112      	bne.n	8003386 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003364:	881a      	ldrh	r2, [r3, #0]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003370:	1c9a      	adds	r2, r3, #2
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800337a:	b29b      	uxth	r3, r3
 800337c:	3b01      	subs	r3, #1
 800337e:	b29a      	uxth	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003384:	e018      	b.n	80033b8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003386:	f7fe fe63 	bl	8002050 <HAL_GetTick>
 800338a:	4602      	mov	r2, r0
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	683a      	ldr	r2, [r7, #0]
 8003392:	429a      	cmp	r2, r3
 8003394:	d803      	bhi.n	800339e <HAL_SPI_Transmit+0x160>
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800339c:	d102      	bne.n	80033a4 <HAL_SPI_Transmit+0x166>
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d109      	bne.n	80033b8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e082      	b.n	80034be <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033bc:	b29b      	uxth	r3, r3
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d1c7      	bne.n	8003352 <HAL_SPI_Transmit+0x114>
 80033c2:	e053      	b.n	800346c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d002      	beq.n	80033d2 <HAL_SPI_Transmit+0x194>
 80033cc:	8b7b      	ldrh	r3, [r7, #26]
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d147      	bne.n	8003462 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	330c      	adds	r3, #12
 80033dc:	7812      	ldrb	r2, [r2, #0]
 80033de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e4:	1c5a      	adds	r2, r3, #1
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033ee:	b29b      	uxth	r3, r3
 80033f0:	3b01      	subs	r3, #1
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80033f8:	e033      	b.n	8003462 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	f003 0302 	and.w	r3, r3, #2
 8003404:	2b02      	cmp	r3, #2
 8003406:	d113      	bne.n	8003430 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	330c      	adds	r3, #12
 8003412:	7812      	ldrb	r2, [r2, #0]
 8003414:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341a:	1c5a      	adds	r2, r3, #1
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003424:	b29b      	uxth	r3, r3
 8003426:	3b01      	subs	r3, #1
 8003428:	b29a      	uxth	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800342e:	e018      	b.n	8003462 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003430:	f7fe fe0e 	bl	8002050 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	683a      	ldr	r2, [r7, #0]
 800343c:	429a      	cmp	r2, r3
 800343e:	d803      	bhi.n	8003448 <HAL_SPI_Transmit+0x20a>
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003446:	d102      	bne.n	800344e <HAL_SPI_Transmit+0x210>
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d109      	bne.n	8003462 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2201      	movs	r2, #1
 8003452:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e02d      	b.n	80034be <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003466:	b29b      	uxth	r3, r3
 8003468:	2b00      	cmp	r3, #0
 800346a:	d1c6      	bne.n	80033fa <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800346c:	69fa      	ldr	r2, [r7, #28]
 800346e:	6839      	ldr	r1, [r7, #0]
 8003470:	68f8      	ldr	r0, [r7, #12]
 8003472:	f000 f8b1 	bl	80035d8 <SPI_EndRxTxTransaction>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d002      	beq.n	8003482 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2220      	movs	r2, #32
 8003480:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d10a      	bne.n	80034a0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800348a:	2300      	movs	r3, #0
 800348c:	617b      	str	r3, [r7, #20]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	617b      	str	r3, [r7, #20]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	617b      	str	r3, [r7, #20]
 800349e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e000      	b.n	80034be <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80034bc:	2300      	movs	r3, #0
  }
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3720      	adds	r7, #32
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
	...

080034c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b088      	sub	sp, #32
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	60f8      	str	r0, [r7, #12]
 80034d0:	60b9      	str	r1, [r7, #8]
 80034d2:	603b      	str	r3, [r7, #0]
 80034d4:	4613      	mov	r3, r2
 80034d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80034d8:	f7fe fdba 	bl	8002050 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e0:	1a9b      	subs	r3, r3, r2
 80034e2:	683a      	ldr	r2, [r7, #0]
 80034e4:	4413      	add	r3, r2
 80034e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80034e8:	f7fe fdb2 	bl	8002050 <HAL_GetTick>
 80034ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80034ee:	4b39      	ldr	r3, [pc, #228]	@ (80035d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	015b      	lsls	r3, r3, #5
 80034f4:	0d1b      	lsrs	r3, r3, #20
 80034f6:	69fa      	ldr	r2, [r7, #28]
 80034f8:	fb02 f303 	mul.w	r3, r2, r3
 80034fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80034fe:	e055      	b.n	80035ac <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003506:	d051      	beq.n	80035ac <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003508:	f7fe fda2 	bl	8002050 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	69fa      	ldr	r2, [r7, #28]
 8003514:	429a      	cmp	r2, r3
 8003516:	d902      	bls.n	800351e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d13d      	bne.n	800359a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	685a      	ldr	r2, [r3, #4]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800352c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003536:	d111      	bne.n	800355c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003540:	d004      	beq.n	800354c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800354a:	d107      	bne.n	800355c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800355a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003560:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003564:	d10f      	bne.n	8003586 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003574:	601a      	str	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003584:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2201      	movs	r2, #1
 800358a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2200      	movs	r2, #0
 8003592:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e018      	b.n	80035cc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d102      	bne.n	80035a6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80035a0:	2300      	movs	r3, #0
 80035a2:	61fb      	str	r3, [r7, #28]
 80035a4:	e002      	b.n	80035ac <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	3b01      	subs	r3, #1
 80035aa:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	689a      	ldr	r2, [r3, #8]
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	4013      	ands	r3, r2
 80035b6:	68ba      	ldr	r2, [r7, #8]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	bf0c      	ite	eq
 80035bc:	2301      	moveq	r3, #1
 80035be:	2300      	movne	r3, #0
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	461a      	mov	r2, r3
 80035c4:	79fb      	ldrb	r3, [r7, #7]
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d19a      	bne.n	8003500 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3720      	adds	r7, #32
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	20000004 	.word	0x20000004

080035d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b088      	sub	sp, #32
 80035dc:	af02      	add	r7, sp, #8
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	9300      	str	r3, [sp, #0]
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	2201      	movs	r2, #1
 80035ec:	2102      	movs	r1, #2
 80035ee:	68f8      	ldr	r0, [r7, #12]
 80035f0:	f7ff ff6a 	bl	80034c8 <SPI_WaitFlagStateUntilTimeout>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d007      	beq.n	800360a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035fe:	f043 0220 	orr.w	r2, r3, #32
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e032      	b.n	8003670 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800360a:	4b1b      	ldr	r3, [pc, #108]	@ (8003678 <SPI_EndRxTxTransaction+0xa0>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a1b      	ldr	r2, [pc, #108]	@ (800367c <SPI_EndRxTxTransaction+0xa4>)
 8003610:	fba2 2303 	umull	r2, r3, r2, r3
 8003614:	0d5b      	lsrs	r3, r3, #21
 8003616:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800361a:	fb02 f303 	mul.w	r3, r2, r3
 800361e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003628:	d112      	bne.n	8003650 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	9300      	str	r3, [sp, #0]
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	2200      	movs	r2, #0
 8003632:	2180      	movs	r1, #128	@ 0x80
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f7ff ff47 	bl	80034c8 <SPI_WaitFlagStateUntilTimeout>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d016      	beq.n	800366e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003644:	f043 0220 	orr.w	r2, r3, #32
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e00f      	b.n	8003670 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00a      	beq.n	800366c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	3b01      	subs	r3, #1
 800365a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003666:	2b80      	cmp	r3, #128	@ 0x80
 8003668:	d0f2      	beq.n	8003650 <SPI_EndRxTxTransaction+0x78>
 800366a:	e000      	b.n	800366e <SPI_EndRxTxTransaction+0x96>
        break;
 800366c:	bf00      	nop
  }

  return HAL_OK;
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	3718      	adds	r7, #24
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	20000004 	.word	0x20000004
 800367c:	165e9f81 	.word	0x165e9f81

08003680 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d101      	bne.n	8003692 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e041      	b.n	8003716 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b00      	cmp	r3, #0
 800369c:	d106      	bne.n	80036ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f7fe faf0 	bl	8001c8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2202      	movs	r2, #2
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	3304      	adds	r3, #4
 80036bc:	4619      	mov	r1, r3
 80036be:	4610      	mov	r0, r2
 80036c0:	f000 fa7e 	bl	8003bc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
	...

08003720 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003720:	b480      	push	{r7}
 8003722:	b085      	sub	sp, #20
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800372e:	b2db      	uxtb	r3, r3
 8003730:	2b01      	cmp	r3, #1
 8003732:	d001      	beq.n	8003738 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e04e      	b.n	80037d6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2202      	movs	r2, #2
 800373c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68da      	ldr	r2, [r3, #12]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f042 0201 	orr.w	r2, r2, #1
 800374e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a23      	ldr	r2, [pc, #140]	@ (80037e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d022      	beq.n	80037a0 <HAL_TIM_Base_Start_IT+0x80>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003762:	d01d      	beq.n	80037a0 <HAL_TIM_Base_Start_IT+0x80>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a1f      	ldr	r2, [pc, #124]	@ (80037e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d018      	beq.n	80037a0 <HAL_TIM_Base_Start_IT+0x80>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a1e      	ldr	r2, [pc, #120]	@ (80037ec <HAL_TIM_Base_Start_IT+0xcc>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d013      	beq.n	80037a0 <HAL_TIM_Base_Start_IT+0x80>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a1c      	ldr	r2, [pc, #112]	@ (80037f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d00e      	beq.n	80037a0 <HAL_TIM_Base_Start_IT+0x80>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a1b      	ldr	r2, [pc, #108]	@ (80037f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d009      	beq.n	80037a0 <HAL_TIM_Base_Start_IT+0x80>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a19      	ldr	r2, [pc, #100]	@ (80037f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d004      	beq.n	80037a0 <HAL_TIM_Base_Start_IT+0x80>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a18      	ldr	r2, [pc, #96]	@ (80037fc <HAL_TIM_Base_Start_IT+0xdc>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d111      	bne.n	80037c4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f003 0307 	and.w	r3, r3, #7
 80037aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2b06      	cmp	r3, #6
 80037b0:	d010      	beq.n	80037d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f042 0201 	orr.w	r2, r2, #1
 80037c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037c2:	e007      	b.n	80037d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f042 0201 	orr.w	r2, r2, #1
 80037d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3714      	adds	r7, #20
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	40010000 	.word	0x40010000
 80037e8:	40000400 	.word	0x40000400
 80037ec:	40000800 	.word	0x40000800
 80037f0:	40000c00 	.word	0x40000c00
 80037f4:	40010400 	.word	0x40010400
 80037f8:	40014000 	.word	0x40014000
 80037fc:	40001800 	.word	0x40001800

08003800 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	f003 0302 	and.w	r3, r3, #2
 800381e:	2b00      	cmp	r3, #0
 8003820:	d020      	beq.n	8003864 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	f003 0302 	and.w	r3, r3, #2
 8003828:	2b00      	cmp	r3, #0
 800382a:	d01b      	beq.n	8003864 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f06f 0202 	mvn.w	r2, #2
 8003834:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2201      	movs	r2, #1
 800383a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	699b      	ldr	r3, [r3, #24]
 8003842:	f003 0303 	and.w	r3, r3, #3
 8003846:	2b00      	cmp	r3, #0
 8003848:	d003      	beq.n	8003852 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 f999 	bl	8003b82 <HAL_TIM_IC_CaptureCallback>
 8003850:	e005      	b.n	800385e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f000 f98b 	bl	8003b6e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f000 f99c 	bl	8003b96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	f003 0304 	and.w	r3, r3, #4
 800386a:	2b00      	cmp	r3, #0
 800386c:	d020      	beq.n	80038b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f003 0304 	and.w	r3, r3, #4
 8003874:	2b00      	cmp	r3, #0
 8003876:	d01b      	beq.n	80038b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f06f 0204 	mvn.w	r2, #4
 8003880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2202      	movs	r2, #2
 8003886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	699b      	ldr	r3, [r3, #24]
 800388e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003892:	2b00      	cmp	r3, #0
 8003894:	d003      	beq.n	800389e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f000 f973 	bl	8003b82 <HAL_TIM_IC_CaptureCallback>
 800389c:	e005      	b.n	80038aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f000 f965 	bl	8003b6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 f976 	bl	8003b96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	f003 0308 	and.w	r3, r3, #8
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d020      	beq.n	80038fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f003 0308 	and.w	r3, r3, #8
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d01b      	beq.n	80038fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f06f 0208 	mvn.w	r2, #8
 80038cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2204      	movs	r2, #4
 80038d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	69db      	ldr	r3, [r3, #28]
 80038da:	f003 0303 	and.w	r3, r3, #3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d003      	beq.n	80038ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f000 f94d 	bl	8003b82 <HAL_TIM_IC_CaptureCallback>
 80038e8:	e005      	b.n	80038f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 f93f 	bl	8003b6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f000 f950 	bl	8003b96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	f003 0310 	and.w	r3, r3, #16
 8003902:	2b00      	cmp	r3, #0
 8003904:	d020      	beq.n	8003948 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f003 0310 	and.w	r3, r3, #16
 800390c:	2b00      	cmp	r3, #0
 800390e:	d01b      	beq.n	8003948 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f06f 0210 	mvn.w	r2, #16
 8003918:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2208      	movs	r2, #8
 800391e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	69db      	ldr	r3, [r3, #28]
 8003926:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800392a:	2b00      	cmp	r3, #0
 800392c:	d003      	beq.n	8003936 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f000 f927 	bl	8003b82 <HAL_TIM_IC_CaptureCallback>
 8003934:	e005      	b.n	8003942 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f919 	bl	8003b6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	f000 f92a 	bl	8003b96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00c      	beq.n	800396c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f003 0301 	and.w	r3, r3, #1
 8003958:	2b00      	cmp	r3, #0
 800395a:	d007      	beq.n	800396c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f06f 0201 	mvn.w	r2, #1
 8003964:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f7fe f8fe 	bl	8001b68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003972:	2b00      	cmp	r3, #0
 8003974:	d00c      	beq.n	8003990 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800397c:	2b00      	cmp	r3, #0
 800397e:	d007      	beq.n	8003990 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f000 fade 	bl	8003f4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003996:	2b00      	cmp	r3, #0
 8003998:	d00c      	beq.n	80039b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d007      	beq.n	80039b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80039ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 f8fb 	bl	8003baa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	f003 0320 	and.w	r3, r3, #32
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00c      	beq.n	80039d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f003 0320 	and.w	r3, r3, #32
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d007      	beq.n	80039d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f06f 0220 	mvn.w	r2, #32
 80039d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f000 fab0 	bl	8003f38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80039d8:	bf00      	nop
 80039da:	3710      	adds	r7, #16
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039ea:	2300      	movs	r3, #0
 80039ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d101      	bne.n	80039fc <HAL_TIM_ConfigClockSource+0x1c>
 80039f8:	2302      	movs	r3, #2
 80039fa:	e0b4      	b.n	8003b66 <HAL_TIM_ConfigClockSource+0x186>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2202      	movs	r2, #2
 8003a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003a1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003a22:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	68ba      	ldr	r2, [r7, #8]
 8003a2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a34:	d03e      	beq.n	8003ab4 <HAL_TIM_ConfigClockSource+0xd4>
 8003a36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a3a:	f200 8087 	bhi.w	8003b4c <HAL_TIM_ConfigClockSource+0x16c>
 8003a3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a42:	f000 8086 	beq.w	8003b52 <HAL_TIM_ConfigClockSource+0x172>
 8003a46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a4a:	d87f      	bhi.n	8003b4c <HAL_TIM_ConfigClockSource+0x16c>
 8003a4c:	2b70      	cmp	r3, #112	@ 0x70
 8003a4e:	d01a      	beq.n	8003a86 <HAL_TIM_ConfigClockSource+0xa6>
 8003a50:	2b70      	cmp	r3, #112	@ 0x70
 8003a52:	d87b      	bhi.n	8003b4c <HAL_TIM_ConfigClockSource+0x16c>
 8003a54:	2b60      	cmp	r3, #96	@ 0x60
 8003a56:	d050      	beq.n	8003afa <HAL_TIM_ConfigClockSource+0x11a>
 8003a58:	2b60      	cmp	r3, #96	@ 0x60
 8003a5a:	d877      	bhi.n	8003b4c <HAL_TIM_ConfigClockSource+0x16c>
 8003a5c:	2b50      	cmp	r3, #80	@ 0x50
 8003a5e:	d03c      	beq.n	8003ada <HAL_TIM_ConfigClockSource+0xfa>
 8003a60:	2b50      	cmp	r3, #80	@ 0x50
 8003a62:	d873      	bhi.n	8003b4c <HAL_TIM_ConfigClockSource+0x16c>
 8003a64:	2b40      	cmp	r3, #64	@ 0x40
 8003a66:	d058      	beq.n	8003b1a <HAL_TIM_ConfigClockSource+0x13a>
 8003a68:	2b40      	cmp	r3, #64	@ 0x40
 8003a6a:	d86f      	bhi.n	8003b4c <HAL_TIM_ConfigClockSource+0x16c>
 8003a6c:	2b30      	cmp	r3, #48	@ 0x30
 8003a6e:	d064      	beq.n	8003b3a <HAL_TIM_ConfigClockSource+0x15a>
 8003a70:	2b30      	cmp	r3, #48	@ 0x30
 8003a72:	d86b      	bhi.n	8003b4c <HAL_TIM_ConfigClockSource+0x16c>
 8003a74:	2b20      	cmp	r3, #32
 8003a76:	d060      	beq.n	8003b3a <HAL_TIM_ConfigClockSource+0x15a>
 8003a78:	2b20      	cmp	r3, #32
 8003a7a:	d867      	bhi.n	8003b4c <HAL_TIM_ConfigClockSource+0x16c>
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d05c      	beq.n	8003b3a <HAL_TIM_ConfigClockSource+0x15a>
 8003a80:	2b10      	cmp	r3, #16
 8003a82:	d05a      	beq.n	8003b3a <HAL_TIM_ConfigClockSource+0x15a>
 8003a84:	e062      	b.n	8003b4c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003a96:	f000 f9b3 	bl	8003e00 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003aa8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	609a      	str	r2, [r3, #8]
      break;
 8003ab2:	e04f      	b.n	8003b54 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ac4:	f000 f99c 	bl	8003e00 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	689a      	ldr	r2, [r3, #8]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ad6:	609a      	str	r2, [r3, #8]
      break;
 8003ad8:	e03c      	b.n	8003b54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	f000 f910 	bl	8003d0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	2150      	movs	r1, #80	@ 0x50
 8003af2:	4618      	mov	r0, r3
 8003af4:	f000 f969 	bl	8003dca <TIM_ITRx_SetConfig>
      break;
 8003af8:	e02c      	b.n	8003b54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b06:	461a      	mov	r2, r3
 8003b08:	f000 f92f 	bl	8003d6a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2160      	movs	r1, #96	@ 0x60
 8003b12:	4618      	mov	r0, r3
 8003b14:	f000 f959 	bl	8003dca <TIM_ITRx_SetConfig>
      break;
 8003b18:	e01c      	b.n	8003b54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b26:	461a      	mov	r2, r3
 8003b28:	f000 f8f0 	bl	8003d0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2140      	movs	r1, #64	@ 0x40
 8003b32:	4618      	mov	r0, r3
 8003b34:	f000 f949 	bl	8003dca <TIM_ITRx_SetConfig>
      break;
 8003b38:	e00c      	b.n	8003b54 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4619      	mov	r1, r3
 8003b44:	4610      	mov	r0, r2
 8003b46:	f000 f940 	bl	8003dca <TIM_ITRx_SetConfig>
      break;
 8003b4a:	e003      	b.n	8003b54 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	73fb      	strb	r3, [r7, #15]
      break;
 8003b50:	e000      	b.n	8003b54 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003b52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3710      	adds	r7, #16
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b6e:	b480      	push	{r7}
 8003b70:	b083      	sub	sp, #12
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr

08003b82 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b82:	b480      	push	{r7}
 8003b84:	b083      	sub	sp, #12
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b8a:	bf00      	nop
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr

08003b96 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b96:	b480      	push	{r7}
 8003b98:	b083      	sub	sp, #12
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b9e:	bf00      	nop
 8003ba0:	370c      	adds	r7, #12
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr

08003baa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003baa:	b480      	push	{r7}
 8003bac:	b083      	sub	sp, #12
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003bb2:	bf00      	nop
 8003bb4:	370c      	adds	r7, #12
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
	...

08003bc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	4a43      	ldr	r2, [pc, #268]	@ (8003ce0 <TIM_Base_SetConfig+0x120>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d013      	beq.n	8003c00 <TIM_Base_SetConfig+0x40>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bde:	d00f      	beq.n	8003c00 <TIM_Base_SetConfig+0x40>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a40      	ldr	r2, [pc, #256]	@ (8003ce4 <TIM_Base_SetConfig+0x124>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d00b      	beq.n	8003c00 <TIM_Base_SetConfig+0x40>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a3f      	ldr	r2, [pc, #252]	@ (8003ce8 <TIM_Base_SetConfig+0x128>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d007      	beq.n	8003c00 <TIM_Base_SetConfig+0x40>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a3e      	ldr	r2, [pc, #248]	@ (8003cec <TIM_Base_SetConfig+0x12c>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d003      	beq.n	8003c00 <TIM_Base_SetConfig+0x40>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	4a3d      	ldr	r2, [pc, #244]	@ (8003cf0 <TIM_Base_SetConfig+0x130>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d108      	bne.n	8003c12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	68fa      	ldr	r2, [r7, #12]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4a32      	ldr	r2, [pc, #200]	@ (8003ce0 <TIM_Base_SetConfig+0x120>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d02b      	beq.n	8003c72 <TIM_Base_SetConfig+0xb2>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c20:	d027      	beq.n	8003c72 <TIM_Base_SetConfig+0xb2>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a2f      	ldr	r2, [pc, #188]	@ (8003ce4 <TIM_Base_SetConfig+0x124>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d023      	beq.n	8003c72 <TIM_Base_SetConfig+0xb2>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a2e      	ldr	r2, [pc, #184]	@ (8003ce8 <TIM_Base_SetConfig+0x128>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d01f      	beq.n	8003c72 <TIM_Base_SetConfig+0xb2>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a2d      	ldr	r2, [pc, #180]	@ (8003cec <TIM_Base_SetConfig+0x12c>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d01b      	beq.n	8003c72 <TIM_Base_SetConfig+0xb2>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a2c      	ldr	r2, [pc, #176]	@ (8003cf0 <TIM_Base_SetConfig+0x130>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d017      	beq.n	8003c72 <TIM_Base_SetConfig+0xb2>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a2b      	ldr	r2, [pc, #172]	@ (8003cf4 <TIM_Base_SetConfig+0x134>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d013      	beq.n	8003c72 <TIM_Base_SetConfig+0xb2>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a2a      	ldr	r2, [pc, #168]	@ (8003cf8 <TIM_Base_SetConfig+0x138>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d00f      	beq.n	8003c72 <TIM_Base_SetConfig+0xb2>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a29      	ldr	r2, [pc, #164]	@ (8003cfc <TIM_Base_SetConfig+0x13c>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d00b      	beq.n	8003c72 <TIM_Base_SetConfig+0xb2>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a28      	ldr	r2, [pc, #160]	@ (8003d00 <TIM_Base_SetConfig+0x140>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d007      	beq.n	8003c72 <TIM_Base_SetConfig+0xb2>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a27      	ldr	r2, [pc, #156]	@ (8003d04 <TIM_Base_SetConfig+0x144>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d003      	beq.n	8003c72 <TIM_Base_SetConfig+0xb2>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a26      	ldr	r2, [pc, #152]	@ (8003d08 <TIM_Base_SetConfig+0x148>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d108      	bne.n	8003c84 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	4313      	orrs	r3, r2
 8003c82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	689a      	ldr	r2, [r3, #8]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a0e      	ldr	r2, [pc, #56]	@ (8003ce0 <TIM_Base_SetConfig+0x120>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d003      	beq.n	8003cb2 <TIM_Base_SetConfig+0xf2>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a10      	ldr	r2, [pc, #64]	@ (8003cf0 <TIM_Base_SetConfig+0x130>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d103      	bne.n	8003cba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	691a      	ldr	r2, [r3, #16]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f043 0204 	orr.w	r2, r3, #4
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	68fa      	ldr	r2, [r7, #12]
 8003cd0:	601a      	str	r2, [r3, #0]
}
 8003cd2:	bf00      	nop
 8003cd4:	3714      	adds	r7, #20
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop
 8003ce0:	40010000 	.word	0x40010000
 8003ce4:	40000400 	.word	0x40000400
 8003ce8:	40000800 	.word	0x40000800
 8003cec:	40000c00 	.word	0x40000c00
 8003cf0:	40010400 	.word	0x40010400
 8003cf4:	40014000 	.word	0x40014000
 8003cf8:	40014400 	.word	0x40014400
 8003cfc:	40014800 	.word	0x40014800
 8003d00:	40001800 	.word	0x40001800
 8003d04:	40001c00 	.word	0x40001c00
 8003d08:	40002000 	.word	0x40002000

08003d0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b087      	sub	sp, #28
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6a1b      	ldr	r3, [r3, #32]
 8003d1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6a1b      	ldr	r3, [r3, #32]
 8003d22:	f023 0201 	bic.w	r2, r3, #1
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	699b      	ldr	r3, [r3, #24]
 8003d2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	011b      	lsls	r3, r3, #4
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	f023 030a 	bic.w	r3, r3, #10
 8003d48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d4a:	697a      	ldr	r2, [r7, #20]
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	693a      	ldr	r2, [r7, #16]
 8003d56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	697a      	ldr	r2, [r7, #20]
 8003d5c:	621a      	str	r2, [r3, #32]
}
 8003d5e:	bf00      	nop
 8003d60:	371c      	adds	r7, #28
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr

08003d6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d6a:	b480      	push	{r7}
 8003d6c:	b087      	sub	sp, #28
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	60f8      	str	r0, [r7, #12]
 8003d72:	60b9      	str	r1, [r7, #8]
 8003d74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6a1b      	ldr	r3, [r3, #32]
 8003d7a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6a1b      	ldr	r3, [r3, #32]
 8003d80:	f023 0210 	bic.w	r2, r3, #16
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003d94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	031b      	lsls	r3, r3, #12
 8003d9a:	693a      	ldr	r2, [r7, #16]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003da6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	011b      	lsls	r3, r3, #4
 8003dac:	697a      	ldr	r2, [r7, #20]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	693a      	ldr	r2, [r7, #16]
 8003db6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	697a      	ldr	r2, [r7, #20]
 8003dbc:	621a      	str	r2, [r3, #32]
}
 8003dbe:	bf00      	nop
 8003dc0:	371c      	adds	r7, #28
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr

08003dca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003dca:	b480      	push	{r7}
 8003dcc:	b085      	sub	sp, #20
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]
 8003dd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003de0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	f043 0307 	orr.w	r3, r3, #7
 8003dec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	68fa      	ldr	r2, [r7, #12]
 8003df2:	609a      	str	r2, [r3, #8]
}
 8003df4:	bf00      	nop
 8003df6:	3714      	adds	r7, #20
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b087      	sub	sp, #28
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
 8003e0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	021a      	lsls	r2, r3, #8
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	431a      	orrs	r2, r3
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	697a      	ldr	r2, [r7, #20]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	697a      	ldr	r2, [r7, #20]
 8003e32:	609a      	str	r2, [r3, #8]
}
 8003e34:	bf00      	nop
 8003e36:	371c      	adds	r7, #28
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3e:	4770      	bx	lr

08003e40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d101      	bne.n	8003e58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e54:	2302      	movs	r3, #2
 8003e56:	e05a      	b.n	8003f0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2202      	movs	r2, #2
 8003e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68fa      	ldr	r2, [r7, #12]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	68fa      	ldr	r2, [r7, #12]
 8003e90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a21      	ldr	r2, [pc, #132]	@ (8003f1c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d022      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ea4:	d01d      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8003f20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d018      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8003f24 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d013      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a1a      	ldr	r2, [pc, #104]	@ (8003f28 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d00e      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a18      	ldr	r2, [pc, #96]	@ (8003f2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d009      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a17      	ldr	r2, [pc, #92]	@ (8003f30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d004      	beq.n	8003ee2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a15      	ldr	r2, [pc, #84]	@ (8003f34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d10c      	bne.n	8003efc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ee8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	68ba      	ldr	r2, [r7, #8]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68ba      	ldr	r2, [r7, #8]
 8003efa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3714      	adds	r7, #20
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	40010000 	.word	0x40010000
 8003f20:	40000400 	.word	0x40000400
 8003f24:	40000800 	.word	0x40000800
 8003f28:	40000c00 	.word	0x40000c00
 8003f2c:	40010400 	.word	0x40010400
 8003f30:	40014000 	.word	0x40014000
 8003f34:	40001800 	.word	0x40001800

08003f38 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f40:	bf00      	nop
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b083      	sub	sp, #12
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f54:	bf00      	nop
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr

08003f60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e042      	b.n	8003ff8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d106      	bne.n	8003f8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f7fd fea6 	bl	8001cd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2224      	movs	r2, #36	@ 0x24
 8003f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	68da      	ldr	r2, [r3, #12]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003fa2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f000 fc99 	bl	80048dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	691a      	ldr	r2, [r3, #16]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003fb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	695a      	ldr	r2, [r3, #20]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fc8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	68da      	ldr	r2, [r3, #12]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fd8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2220      	movs	r2, #32
 8003fe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2220      	movs	r2, #32
 8003fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3708      	adds	r7, #8
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b0ba      	sub	sp, #232	@ 0xe8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	695b      	ldr	r3, [r3, #20]
 8004022:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004026:	2300      	movs	r3, #0
 8004028:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800402c:	2300      	movs	r3, #0
 800402e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004036:	f003 030f 	and.w	r3, r3, #15
 800403a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800403e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004042:	2b00      	cmp	r3, #0
 8004044:	d10f      	bne.n	8004066 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800404a:	f003 0320 	and.w	r3, r3, #32
 800404e:	2b00      	cmp	r3, #0
 8004050:	d009      	beq.n	8004066 <HAL_UART_IRQHandler+0x66>
 8004052:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004056:	f003 0320 	and.w	r3, r3, #32
 800405a:	2b00      	cmp	r3, #0
 800405c:	d003      	beq.n	8004066 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 fb7e 	bl	8004760 <UART_Receive_IT>
      return;
 8004064:	e273      	b.n	800454e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004066:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800406a:	2b00      	cmp	r3, #0
 800406c:	f000 80de 	beq.w	800422c <HAL_UART_IRQHandler+0x22c>
 8004070:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004074:	f003 0301 	and.w	r3, r3, #1
 8004078:	2b00      	cmp	r3, #0
 800407a:	d106      	bne.n	800408a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800407c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004080:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004084:	2b00      	cmp	r3, #0
 8004086:	f000 80d1 	beq.w	800422c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800408a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800408e:	f003 0301 	and.w	r3, r3, #1
 8004092:	2b00      	cmp	r3, #0
 8004094:	d00b      	beq.n	80040ae <HAL_UART_IRQHandler+0xae>
 8004096:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800409a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d005      	beq.n	80040ae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040a6:	f043 0201 	orr.w	r2, r3, #1
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040b2:	f003 0304 	and.w	r3, r3, #4
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00b      	beq.n	80040d2 <HAL_UART_IRQHandler+0xd2>
 80040ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040be:	f003 0301 	and.w	r3, r3, #1
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d005      	beq.n	80040d2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ca:	f043 0202 	orr.w	r2, r3, #2
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040d6:	f003 0302 	and.w	r3, r3, #2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d00b      	beq.n	80040f6 <HAL_UART_IRQHandler+0xf6>
 80040de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d005      	beq.n	80040f6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ee:	f043 0204 	orr.w	r2, r3, #4
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80040f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040fa:	f003 0308 	and.w	r3, r3, #8
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d011      	beq.n	8004126 <HAL_UART_IRQHandler+0x126>
 8004102:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004106:	f003 0320 	and.w	r3, r3, #32
 800410a:	2b00      	cmp	r3, #0
 800410c:	d105      	bne.n	800411a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800410e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b00      	cmp	r3, #0
 8004118:	d005      	beq.n	8004126 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800411e:	f043 0208 	orr.w	r2, r3, #8
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800412a:	2b00      	cmp	r3, #0
 800412c:	f000 820a 	beq.w	8004544 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004130:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004134:	f003 0320 	and.w	r3, r3, #32
 8004138:	2b00      	cmp	r3, #0
 800413a:	d008      	beq.n	800414e <HAL_UART_IRQHandler+0x14e>
 800413c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004140:	f003 0320 	and.w	r3, r3, #32
 8004144:	2b00      	cmp	r3, #0
 8004146:	d002      	beq.n	800414e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f000 fb09 	bl	8004760 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	695b      	ldr	r3, [r3, #20]
 8004154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004158:	2b40      	cmp	r3, #64	@ 0x40
 800415a:	bf0c      	ite	eq
 800415c:	2301      	moveq	r3, #1
 800415e:	2300      	movne	r3, #0
 8004160:	b2db      	uxtb	r3, r3
 8004162:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800416a:	f003 0308 	and.w	r3, r3, #8
 800416e:	2b00      	cmp	r3, #0
 8004170:	d103      	bne.n	800417a <HAL_UART_IRQHandler+0x17a>
 8004172:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004176:	2b00      	cmp	r3, #0
 8004178:	d04f      	beq.n	800421a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 fa14 	bl	80045a8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	695b      	ldr	r3, [r3, #20]
 8004186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800418a:	2b40      	cmp	r3, #64	@ 0x40
 800418c:	d141      	bne.n	8004212 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	3314      	adds	r3, #20
 8004194:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004198:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800419c:	e853 3f00 	ldrex	r3, [r3]
 80041a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80041a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80041a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	3314      	adds	r3, #20
 80041b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80041ba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80041be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80041c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80041ca:	e841 2300 	strex	r3, r2, [r1]
 80041ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80041d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1d9      	bne.n	800418e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d013      	beq.n	800420a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041e6:	4a8a      	ldr	r2, [pc, #552]	@ (8004410 <HAL_UART_IRQHandler+0x410>)
 80041e8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ee:	4618      	mov	r0, r3
 80041f0:	f7fe f8b0 	bl	8002354 <HAL_DMA_Abort_IT>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d016      	beq.n	8004228 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004204:	4610      	mov	r0, r2
 8004206:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004208:	e00e      	b.n	8004228 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f000 f9b6 	bl	800457c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004210:	e00a      	b.n	8004228 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 f9b2 	bl	800457c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004218:	e006      	b.n	8004228 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 f9ae 	bl	800457c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004226:	e18d      	b.n	8004544 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004228:	bf00      	nop
    return;
 800422a:	e18b      	b.n	8004544 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004230:	2b01      	cmp	r3, #1
 8004232:	f040 8167 	bne.w	8004504 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800423a:	f003 0310 	and.w	r3, r3, #16
 800423e:	2b00      	cmp	r3, #0
 8004240:	f000 8160 	beq.w	8004504 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004248:	f003 0310 	and.w	r3, r3, #16
 800424c:	2b00      	cmp	r3, #0
 800424e:	f000 8159 	beq.w	8004504 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004252:	2300      	movs	r3, #0
 8004254:	60bb      	str	r3, [r7, #8]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	60bb      	str	r3, [r7, #8]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	60bb      	str	r3, [r7, #8]
 8004266:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004272:	2b40      	cmp	r3, #64	@ 0x40
 8004274:	f040 80ce 	bne.w	8004414 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004284:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004288:	2b00      	cmp	r3, #0
 800428a:	f000 80a9 	beq.w	80043e0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004292:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004296:	429a      	cmp	r2, r3
 8004298:	f080 80a2 	bcs.w	80043e0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80042a2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042a8:	69db      	ldr	r3, [r3, #28]
 80042aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042ae:	f000 8088 	beq.w	80043c2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	330c      	adds	r3, #12
 80042b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042c0:	e853 3f00 	ldrex	r3, [r3]
 80042c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80042c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80042cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	330c      	adds	r3, #12
 80042da:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80042de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80042e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80042ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80042ee:	e841 2300 	strex	r3, r2, [r1]
 80042f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80042f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1d9      	bne.n	80042b2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	3314      	adds	r3, #20
 8004304:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004306:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004308:	e853 3f00 	ldrex	r3, [r3]
 800430c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800430e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004310:	f023 0301 	bic.w	r3, r3, #1
 8004314:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	3314      	adds	r3, #20
 800431e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004322:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004326:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004328:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800432a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800432e:	e841 2300 	strex	r3, r2, [r1]
 8004332:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004334:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1e1      	bne.n	80042fe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	3314      	adds	r3, #20
 8004340:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004342:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004344:	e853 3f00 	ldrex	r3, [r3]
 8004348:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800434a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800434c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004350:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	3314      	adds	r3, #20
 800435a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800435e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004360:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004362:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004364:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004366:	e841 2300 	strex	r3, r2, [r1]
 800436a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800436c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1e3      	bne.n	800433a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2220      	movs	r2, #32
 8004376:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	330c      	adds	r3, #12
 8004386:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004388:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800438a:	e853 3f00 	ldrex	r3, [r3]
 800438e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004390:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004392:	f023 0310 	bic.w	r3, r3, #16
 8004396:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	330c      	adds	r3, #12
 80043a0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80043a4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80043a6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80043aa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80043ac:	e841 2300 	strex	r3, r2, [r1]
 80043b0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80043b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d1e3      	bne.n	8004380 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043bc:	4618      	mov	r0, r3
 80043be:	f7fd ff59 	bl	8002274 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2202      	movs	r2, #2
 80043c6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	4619      	mov	r1, r3
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f000 f8d9 	bl	8004590 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80043de:	e0b3      	b.n	8004548 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80043e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043e8:	429a      	cmp	r2, r3
 80043ea:	f040 80ad 	bne.w	8004548 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043f2:	69db      	ldr	r3, [r3, #28]
 80043f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043f8:	f040 80a6 	bne.w	8004548 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2202      	movs	r2, #2
 8004400:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004406:	4619      	mov	r1, r3
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f000 f8c1 	bl	8004590 <HAL_UARTEx_RxEventCallback>
      return;
 800440e:	e09b      	b.n	8004548 <HAL_UART_IRQHandler+0x548>
 8004410:	0800466f 	.word	0x0800466f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800441c:	b29b      	uxth	r3, r3
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004428:	b29b      	uxth	r3, r3
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 808e 	beq.w	800454c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004430:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004434:	2b00      	cmp	r3, #0
 8004436:	f000 8089 	beq.w	800454c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	330c      	adds	r3, #12
 8004440:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004444:	e853 3f00 	ldrex	r3, [r3]
 8004448:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800444a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800444c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004450:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	330c      	adds	r3, #12
 800445a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800445e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004460:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004462:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004464:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004466:	e841 2300 	strex	r3, r2, [r1]
 800446a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800446c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800446e:	2b00      	cmp	r3, #0
 8004470:	d1e3      	bne.n	800443a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	3314      	adds	r3, #20
 8004478:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800447a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447c:	e853 3f00 	ldrex	r3, [r3]
 8004480:	623b      	str	r3, [r7, #32]
   return(result);
 8004482:	6a3b      	ldr	r3, [r7, #32]
 8004484:	f023 0301 	bic.w	r3, r3, #1
 8004488:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	3314      	adds	r3, #20
 8004492:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004496:	633a      	str	r2, [r7, #48]	@ 0x30
 8004498:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800449a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800449c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800449e:	e841 2300 	strex	r3, r2, [r1]
 80044a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80044a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d1e3      	bne.n	8004472 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2220      	movs	r2, #32
 80044ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	330c      	adds	r3, #12
 80044be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	e853 3f00 	ldrex	r3, [r3]
 80044c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f023 0310 	bic.w	r3, r3, #16
 80044ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	330c      	adds	r3, #12
 80044d8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80044dc:	61fa      	str	r2, [r7, #28]
 80044de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e0:	69b9      	ldr	r1, [r7, #24]
 80044e2:	69fa      	ldr	r2, [r7, #28]
 80044e4:	e841 2300 	strex	r3, r2, [r1]
 80044e8:	617b      	str	r3, [r7, #20]
   return(result);
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d1e3      	bne.n	80044b8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2202      	movs	r2, #2
 80044f4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80044f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80044fa:	4619      	mov	r1, r3
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f000 f847 	bl	8004590 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004502:	e023      	b.n	800454c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004504:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004508:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800450c:	2b00      	cmp	r3, #0
 800450e:	d009      	beq.n	8004524 <HAL_UART_IRQHandler+0x524>
 8004510:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004514:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004518:	2b00      	cmp	r3, #0
 800451a:	d003      	beq.n	8004524 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f000 f8b7 	bl	8004690 <UART_Transmit_IT>
    return;
 8004522:	e014      	b.n	800454e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004528:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800452c:	2b00      	cmp	r3, #0
 800452e:	d00e      	beq.n	800454e <HAL_UART_IRQHandler+0x54e>
 8004530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004538:	2b00      	cmp	r3, #0
 800453a:	d008      	beq.n	800454e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f000 f8f7 	bl	8004730 <UART_EndTransmit_IT>
    return;
 8004542:	e004      	b.n	800454e <HAL_UART_IRQHandler+0x54e>
    return;
 8004544:	bf00      	nop
 8004546:	e002      	b.n	800454e <HAL_UART_IRQHandler+0x54e>
      return;
 8004548:	bf00      	nop
 800454a:	e000      	b.n	800454e <HAL_UART_IRQHandler+0x54e>
      return;
 800454c:	bf00      	nop
  }
}
 800454e:	37e8      	adds	r7, #232	@ 0xe8
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800455c:	bf00      	nop
 800455e:	370c      	adds	r7, #12
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr

08004568 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004570:	bf00      	nop
 8004572:	370c      	adds	r7, #12
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004584:	bf00      	nop
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr

08004590 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004590:	b480      	push	{r7}
 8004592:	b083      	sub	sp, #12
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	460b      	mov	r3, r1
 800459a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800459c:	bf00      	nop
 800459e:	370c      	adds	r7, #12
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr

080045a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b095      	sub	sp, #84	@ 0x54
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	330c      	adds	r3, #12
 80045b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045ba:	e853 3f00 	ldrex	r3, [r3]
 80045be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80045c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	330c      	adds	r3, #12
 80045ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80045d0:	643a      	str	r2, [r7, #64]	@ 0x40
 80045d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80045d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80045d8:	e841 2300 	strex	r3, r2, [r1]
 80045dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80045de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d1e5      	bne.n	80045b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	3314      	adds	r3, #20
 80045ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ec:	6a3b      	ldr	r3, [r7, #32]
 80045ee:	e853 3f00 	ldrex	r3, [r3]
 80045f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	f023 0301 	bic.w	r3, r3, #1
 80045fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	3314      	adds	r3, #20
 8004602:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004604:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004606:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004608:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800460a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800460c:	e841 2300 	strex	r3, r2, [r1]
 8004610:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004614:	2b00      	cmp	r3, #0
 8004616:	d1e5      	bne.n	80045e4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461c:	2b01      	cmp	r3, #1
 800461e:	d119      	bne.n	8004654 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	330c      	adds	r3, #12
 8004626:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	e853 3f00 	ldrex	r3, [r3]
 800462e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	f023 0310 	bic.w	r3, r3, #16
 8004636:	647b      	str	r3, [r7, #68]	@ 0x44
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	330c      	adds	r3, #12
 800463e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004640:	61ba      	str	r2, [r7, #24]
 8004642:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004644:	6979      	ldr	r1, [r7, #20]
 8004646:	69ba      	ldr	r2, [r7, #24]
 8004648:	e841 2300 	strex	r3, r2, [r1]
 800464c:	613b      	str	r3, [r7, #16]
   return(result);
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d1e5      	bne.n	8004620 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2220      	movs	r2, #32
 8004658:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004662:	bf00      	nop
 8004664:	3754      	adds	r7, #84	@ 0x54
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr

0800466e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b084      	sub	sp, #16
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800467a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004682:	68f8      	ldr	r0, [r7, #12]
 8004684:	f7ff ff7a 	bl	800457c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004688:	bf00      	nop
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004690:	b480      	push	{r7}
 8004692:	b085      	sub	sp, #20
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	2b21      	cmp	r3, #33	@ 0x21
 80046a2:	d13e      	bne.n	8004722 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046ac:	d114      	bne.n	80046d8 <UART_Transmit_IT+0x48>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	691b      	ldr	r3, [r3, #16]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d110      	bne.n	80046d8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a1b      	ldr	r3, [r3, #32]
 80046ba:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	881b      	ldrh	r3, [r3, #0]
 80046c0:	461a      	mov	r2, r3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046ca:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6a1b      	ldr	r3, [r3, #32]
 80046d0:	1c9a      	adds	r2, r3, #2
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	621a      	str	r2, [r3, #32]
 80046d6:	e008      	b.n	80046ea <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6a1b      	ldr	r3, [r3, #32]
 80046dc:	1c59      	adds	r1, r3, #1
 80046de:	687a      	ldr	r2, [r7, #4]
 80046e0:	6211      	str	r1, [r2, #32]
 80046e2:	781a      	ldrb	r2, [r3, #0]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80046ee:	b29b      	uxth	r3, r3
 80046f0:	3b01      	subs	r3, #1
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	4619      	mov	r1, r3
 80046f8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d10f      	bne.n	800471e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	68da      	ldr	r2, [r3, #12]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800470c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	68da      	ldr	r2, [r3, #12]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800471c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800471e:	2300      	movs	r3, #0
 8004720:	e000      	b.n	8004724 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004722:	2302      	movs	r3, #2
  }
}
 8004724:	4618      	mov	r0, r3
 8004726:	3714      	adds	r7, #20
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b082      	sub	sp, #8
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68da      	ldr	r2, [r3, #12]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004746:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2220      	movs	r2, #32
 800474c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f7ff feff 	bl	8004554 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	3708      	adds	r7, #8
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}

08004760 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b08c      	sub	sp, #48	@ 0x30
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004768:	2300      	movs	r3, #0
 800476a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800476c:	2300      	movs	r3, #0
 800476e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004776:	b2db      	uxtb	r3, r3
 8004778:	2b22      	cmp	r3, #34	@ 0x22
 800477a:	f040 80aa 	bne.w	80048d2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004786:	d115      	bne.n	80047b4 <UART_Receive_IT+0x54>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	691b      	ldr	r3, [r3, #16]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d111      	bne.n	80047b4 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004794:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	b29b      	uxth	r3, r3
 800479e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047a2:	b29a      	uxth	r2, r3
 80047a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ac:	1c9a      	adds	r2, r3, #2
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	629a      	str	r2, [r3, #40]	@ 0x28
 80047b2:	e024      	b.n	80047fe <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047c2:	d007      	beq.n	80047d4 <UART_Receive_IT+0x74>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d10a      	bne.n	80047e2 <UART_Receive_IT+0x82>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	691b      	ldr	r3, [r3, #16]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d106      	bne.n	80047e2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	b2da      	uxtb	r2, r3
 80047dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047de:	701a      	strb	r2, [r3, #0]
 80047e0:	e008      	b.n	80047f4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047ee:	b2da      	uxtb	r2, r3
 80047f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047f2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047f8:	1c5a      	adds	r2, r3, #1
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004802:	b29b      	uxth	r3, r3
 8004804:	3b01      	subs	r3, #1
 8004806:	b29b      	uxth	r3, r3
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	4619      	mov	r1, r3
 800480c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800480e:	2b00      	cmp	r3, #0
 8004810:	d15d      	bne.n	80048ce <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68da      	ldr	r2, [r3, #12]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f022 0220 	bic.w	r2, r2, #32
 8004820:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68da      	ldr	r2, [r3, #12]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004830:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	695a      	ldr	r2, [r3, #20]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f022 0201 	bic.w	r2, r2, #1
 8004840:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2220      	movs	r2, #32
 8004846:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004854:	2b01      	cmp	r3, #1
 8004856:	d135      	bne.n	80048c4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	330c      	adds	r3, #12
 8004864:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	e853 3f00 	ldrex	r3, [r3]
 800486c:	613b      	str	r3, [r7, #16]
   return(result);
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	f023 0310 	bic.w	r3, r3, #16
 8004874:	627b      	str	r3, [r7, #36]	@ 0x24
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	330c      	adds	r3, #12
 800487c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800487e:	623a      	str	r2, [r7, #32]
 8004880:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004882:	69f9      	ldr	r1, [r7, #28]
 8004884:	6a3a      	ldr	r2, [r7, #32]
 8004886:	e841 2300 	strex	r3, r2, [r1]
 800488a:	61bb      	str	r3, [r7, #24]
   return(result);
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d1e5      	bne.n	800485e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 0310 	and.w	r3, r3, #16
 800489c:	2b10      	cmp	r3, #16
 800489e:	d10a      	bne.n	80048b6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80048a0:	2300      	movs	r3, #0
 80048a2:	60fb      	str	r3, [r7, #12]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	60fb      	str	r3, [r7, #12]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	60fb      	str	r3, [r7, #12]
 80048b4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80048ba:	4619      	mov	r1, r3
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f7ff fe67 	bl	8004590 <HAL_UARTEx_RxEventCallback>
 80048c2:	e002      	b.n	80048ca <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f7ff fe4f 	bl	8004568 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80048ca:	2300      	movs	r3, #0
 80048cc:	e002      	b.n	80048d4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80048ce:	2300      	movs	r3, #0
 80048d0:	e000      	b.n	80048d4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80048d2:	2302      	movs	r3, #2
  }
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3730      	adds	r7, #48	@ 0x30
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048e0:	b0c0      	sub	sp, #256	@ 0x100
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	691b      	ldr	r3, [r3, #16]
 80048f0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80048f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048f8:	68d9      	ldr	r1, [r3, #12]
 80048fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	ea40 0301 	orr.w	r3, r0, r1
 8004904:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800490a:	689a      	ldr	r2, [r3, #8]
 800490c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004910:	691b      	ldr	r3, [r3, #16]
 8004912:	431a      	orrs	r2, r3
 8004914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004918:	695b      	ldr	r3, [r3, #20]
 800491a:	431a      	orrs	r2, r3
 800491c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004920:	69db      	ldr	r3, [r3, #28]
 8004922:	4313      	orrs	r3, r2
 8004924:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004934:	f021 010c 	bic.w	r1, r1, #12
 8004938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004942:	430b      	orrs	r3, r1
 8004944:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004956:	6999      	ldr	r1, [r3, #24]
 8004958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	ea40 0301 	orr.w	r3, r0, r1
 8004962:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	4b8f      	ldr	r3, [pc, #572]	@ (8004ba8 <UART_SetConfig+0x2cc>)
 800496c:	429a      	cmp	r2, r3
 800496e:	d005      	beq.n	800497c <UART_SetConfig+0xa0>
 8004970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	4b8d      	ldr	r3, [pc, #564]	@ (8004bac <UART_SetConfig+0x2d0>)
 8004978:	429a      	cmp	r2, r3
 800497a:	d104      	bne.n	8004986 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800497c:	f7fe fb90 	bl	80030a0 <HAL_RCC_GetPCLK2Freq>
 8004980:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004984:	e003      	b.n	800498e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004986:	f7fe fb77 	bl	8003078 <HAL_RCC_GetPCLK1Freq>
 800498a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800498e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004992:	69db      	ldr	r3, [r3, #28]
 8004994:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004998:	f040 810c 	bne.w	8004bb4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800499c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049a0:	2200      	movs	r2, #0
 80049a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80049a6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80049aa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80049ae:	4622      	mov	r2, r4
 80049b0:	462b      	mov	r3, r5
 80049b2:	1891      	adds	r1, r2, r2
 80049b4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80049b6:	415b      	adcs	r3, r3
 80049b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80049ba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80049be:	4621      	mov	r1, r4
 80049c0:	eb12 0801 	adds.w	r8, r2, r1
 80049c4:	4629      	mov	r1, r5
 80049c6:	eb43 0901 	adc.w	r9, r3, r1
 80049ca:	f04f 0200 	mov.w	r2, #0
 80049ce:	f04f 0300 	mov.w	r3, #0
 80049d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80049d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80049da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80049de:	4690      	mov	r8, r2
 80049e0:	4699      	mov	r9, r3
 80049e2:	4623      	mov	r3, r4
 80049e4:	eb18 0303 	adds.w	r3, r8, r3
 80049e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80049ec:	462b      	mov	r3, r5
 80049ee:	eb49 0303 	adc.w	r3, r9, r3
 80049f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80049f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	2200      	movs	r2, #0
 80049fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004a02:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004a06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004a0a:	460b      	mov	r3, r1
 8004a0c:	18db      	adds	r3, r3, r3
 8004a0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a10:	4613      	mov	r3, r2
 8004a12:	eb42 0303 	adc.w	r3, r2, r3
 8004a16:	657b      	str	r3, [r7, #84]	@ 0x54
 8004a18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004a1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004a20:	f7fb ff2c 	bl	800087c <__aeabi_uldivmod>
 8004a24:	4602      	mov	r2, r0
 8004a26:	460b      	mov	r3, r1
 8004a28:	4b61      	ldr	r3, [pc, #388]	@ (8004bb0 <UART_SetConfig+0x2d4>)
 8004a2a:	fba3 2302 	umull	r2, r3, r3, r2
 8004a2e:	095b      	lsrs	r3, r3, #5
 8004a30:	011c      	lsls	r4, r3, #4
 8004a32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a36:	2200      	movs	r2, #0
 8004a38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a3c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004a40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004a44:	4642      	mov	r2, r8
 8004a46:	464b      	mov	r3, r9
 8004a48:	1891      	adds	r1, r2, r2
 8004a4a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004a4c:	415b      	adcs	r3, r3
 8004a4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004a54:	4641      	mov	r1, r8
 8004a56:	eb12 0a01 	adds.w	sl, r2, r1
 8004a5a:	4649      	mov	r1, r9
 8004a5c:	eb43 0b01 	adc.w	fp, r3, r1
 8004a60:	f04f 0200 	mov.w	r2, #0
 8004a64:	f04f 0300 	mov.w	r3, #0
 8004a68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004a6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004a70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a74:	4692      	mov	sl, r2
 8004a76:	469b      	mov	fp, r3
 8004a78:	4643      	mov	r3, r8
 8004a7a:	eb1a 0303 	adds.w	r3, sl, r3
 8004a7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a82:	464b      	mov	r3, r9
 8004a84:	eb4b 0303 	adc.w	r3, fp, r3
 8004a88:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	2200      	movs	r2, #0
 8004a94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004a98:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004a9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	18db      	adds	r3, r3, r3
 8004aa4:	643b      	str	r3, [r7, #64]	@ 0x40
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	eb42 0303 	adc.w	r3, r2, r3
 8004aac:	647b      	str	r3, [r7, #68]	@ 0x44
 8004aae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004ab2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004ab6:	f7fb fee1 	bl	800087c <__aeabi_uldivmod>
 8004aba:	4602      	mov	r2, r0
 8004abc:	460b      	mov	r3, r1
 8004abe:	4611      	mov	r1, r2
 8004ac0:	4b3b      	ldr	r3, [pc, #236]	@ (8004bb0 <UART_SetConfig+0x2d4>)
 8004ac2:	fba3 2301 	umull	r2, r3, r3, r1
 8004ac6:	095b      	lsrs	r3, r3, #5
 8004ac8:	2264      	movs	r2, #100	@ 0x64
 8004aca:	fb02 f303 	mul.w	r3, r2, r3
 8004ace:	1acb      	subs	r3, r1, r3
 8004ad0:	00db      	lsls	r3, r3, #3
 8004ad2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004ad6:	4b36      	ldr	r3, [pc, #216]	@ (8004bb0 <UART_SetConfig+0x2d4>)
 8004ad8:	fba3 2302 	umull	r2, r3, r3, r2
 8004adc:	095b      	lsrs	r3, r3, #5
 8004ade:	005b      	lsls	r3, r3, #1
 8004ae0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004ae4:	441c      	add	r4, r3
 8004ae6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004aea:	2200      	movs	r2, #0
 8004aec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004af0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004af4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004af8:	4642      	mov	r2, r8
 8004afa:	464b      	mov	r3, r9
 8004afc:	1891      	adds	r1, r2, r2
 8004afe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004b00:	415b      	adcs	r3, r3
 8004b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004b08:	4641      	mov	r1, r8
 8004b0a:	1851      	adds	r1, r2, r1
 8004b0c:	6339      	str	r1, [r7, #48]	@ 0x30
 8004b0e:	4649      	mov	r1, r9
 8004b10:	414b      	adcs	r3, r1
 8004b12:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b14:	f04f 0200 	mov.w	r2, #0
 8004b18:	f04f 0300 	mov.w	r3, #0
 8004b1c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004b20:	4659      	mov	r1, fp
 8004b22:	00cb      	lsls	r3, r1, #3
 8004b24:	4651      	mov	r1, sl
 8004b26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b2a:	4651      	mov	r1, sl
 8004b2c:	00ca      	lsls	r2, r1, #3
 8004b2e:	4610      	mov	r0, r2
 8004b30:	4619      	mov	r1, r3
 8004b32:	4603      	mov	r3, r0
 8004b34:	4642      	mov	r2, r8
 8004b36:	189b      	adds	r3, r3, r2
 8004b38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b3c:	464b      	mov	r3, r9
 8004b3e:	460a      	mov	r2, r1
 8004b40:	eb42 0303 	adc.w	r3, r2, r3
 8004b44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004b54:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004b58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004b5c:	460b      	mov	r3, r1
 8004b5e:	18db      	adds	r3, r3, r3
 8004b60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b62:	4613      	mov	r3, r2
 8004b64:	eb42 0303 	adc.w	r3, r2, r3
 8004b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004b6e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004b72:	f7fb fe83 	bl	800087c <__aeabi_uldivmod>
 8004b76:	4602      	mov	r2, r0
 8004b78:	460b      	mov	r3, r1
 8004b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004bb0 <UART_SetConfig+0x2d4>)
 8004b7c:	fba3 1302 	umull	r1, r3, r3, r2
 8004b80:	095b      	lsrs	r3, r3, #5
 8004b82:	2164      	movs	r1, #100	@ 0x64
 8004b84:	fb01 f303 	mul.w	r3, r1, r3
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	00db      	lsls	r3, r3, #3
 8004b8c:	3332      	adds	r3, #50	@ 0x32
 8004b8e:	4a08      	ldr	r2, [pc, #32]	@ (8004bb0 <UART_SetConfig+0x2d4>)
 8004b90:	fba2 2303 	umull	r2, r3, r2, r3
 8004b94:	095b      	lsrs	r3, r3, #5
 8004b96:	f003 0207 	and.w	r2, r3, #7
 8004b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4422      	add	r2, r4
 8004ba2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ba4:	e106      	b.n	8004db4 <UART_SetConfig+0x4d8>
 8004ba6:	bf00      	nop
 8004ba8:	40011000 	.word	0x40011000
 8004bac:	40011400 	.word	0x40011400
 8004bb0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004bb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004bbe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004bc2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004bc6:	4642      	mov	r2, r8
 8004bc8:	464b      	mov	r3, r9
 8004bca:	1891      	adds	r1, r2, r2
 8004bcc:	6239      	str	r1, [r7, #32]
 8004bce:	415b      	adcs	r3, r3
 8004bd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bd2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004bd6:	4641      	mov	r1, r8
 8004bd8:	1854      	adds	r4, r2, r1
 8004bda:	4649      	mov	r1, r9
 8004bdc:	eb43 0501 	adc.w	r5, r3, r1
 8004be0:	f04f 0200 	mov.w	r2, #0
 8004be4:	f04f 0300 	mov.w	r3, #0
 8004be8:	00eb      	lsls	r3, r5, #3
 8004bea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004bee:	00e2      	lsls	r2, r4, #3
 8004bf0:	4614      	mov	r4, r2
 8004bf2:	461d      	mov	r5, r3
 8004bf4:	4643      	mov	r3, r8
 8004bf6:	18e3      	adds	r3, r4, r3
 8004bf8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004bfc:	464b      	mov	r3, r9
 8004bfe:	eb45 0303 	adc.w	r3, r5, r3
 8004c02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004c12:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004c16:	f04f 0200 	mov.w	r2, #0
 8004c1a:	f04f 0300 	mov.w	r3, #0
 8004c1e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004c22:	4629      	mov	r1, r5
 8004c24:	008b      	lsls	r3, r1, #2
 8004c26:	4621      	mov	r1, r4
 8004c28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c2c:	4621      	mov	r1, r4
 8004c2e:	008a      	lsls	r2, r1, #2
 8004c30:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004c34:	f7fb fe22 	bl	800087c <__aeabi_uldivmod>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	460b      	mov	r3, r1
 8004c3c:	4b60      	ldr	r3, [pc, #384]	@ (8004dc0 <UART_SetConfig+0x4e4>)
 8004c3e:	fba3 2302 	umull	r2, r3, r3, r2
 8004c42:	095b      	lsrs	r3, r3, #5
 8004c44:	011c      	lsls	r4, r3, #4
 8004c46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004c50:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004c54:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004c58:	4642      	mov	r2, r8
 8004c5a:	464b      	mov	r3, r9
 8004c5c:	1891      	adds	r1, r2, r2
 8004c5e:	61b9      	str	r1, [r7, #24]
 8004c60:	415b      	adcs	r3, r3
 8004c62:	61fb      	str	r3, [r7, #28]
 8004c64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c68:	4641      	mov	r1, r8
 8004c6a:	1851      	adds	r1, r2, r1
 8004c6c:	6139      	str	r1, [r7, #16]
 8004c6e:	4649      	mov	r1, r9
 8004c70:	414b      	adcs	r3, r1
 8004c72:	617b      	str	r3, [r7, #20]
 8004c74:	f04f 0200 	mov.w	r2, #0
 8004c78:	f04f 0300 	mov.w	r3, #0
 8004c7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c80:	4659      	mov	r1, fp
 8004c82:	00cb      	lsls	r3, r1, #3
 8004c84:	4651      	mov	r1, sl
 8004c86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c8a:	4651      	mov	r1, sl
 8004c8c:	00ca      	lsls	r2, r1, #3
 8004c8e:	4610      	mov	r0, r2
 8004c90:	4619      	mov	r1, r3
 8004c92:	4603      	mov	r3, r0
 8004c94:	4642      	mov	r2, r8
 8004c96:	189b      	adds	r3, r3, r2
 8004c98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004c9c:	464b      	mov	r3, r9
 8004c9e:	460a      	mov	r2, r1
 8004ca0:	eb42 0303 	adc.w	r3, r2, r3
 8004ca4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004cb2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004cb4:	f04f 0200 	mov.w	r2, #0
 8004cb8:	f04f 0300 	mov.w	r3, #0
 8004cbc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004cc0:	4649      	mov	r1, r9
 8004cc2:	008b      	lsls	r3, r1, #2
 8004cc4:	4641      	mov	r1, r8
 8004cc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cca:	4641      	mov	r1, r8
 8004ccc:	008a      	lsls	r2, r1, #2
 8004cce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004cd2:	f7fb fdd3 	bl	800087c <__aeabi_uldivmod>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	460b      	mov	r3, r1
 8004cda:	4611      	mov	r1, r2
 8004cdc:	4b38      	ldr	r3, [pc, #224]	@ (8004dc0 <UART_SetConfig+0x4e4>)
 8004cde:	fba3 2301 	umull	r2, r3, r3, r1
 8004ce2:	095b      	lsrs	r3, r3, #5
 8004ce4:	2264      	movs	r2, #100	@ 0x64
 8004ce6:	fb02 f303 	mul.w	r3, r2, r3
 8004cea:	1acb      	subs	r3, r1, r3
 8004cec:	011b      	lsls	r3, r3, #4
 8004cee:	3332      	adds	r3, #50	@ 0x32
 8004cf0:	4a33      	ldr	r2, [pc, #204]	@ (8004dc0 <UART_SetConfig+0x4e4>)
 8004cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cf6:	095b      	lsrs	r3, r3, #5
 8004cf8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004cfc:	441c      	add	r4, r3
 8004cfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d02:	2200      	movs	r2, #0
 8004d04:	673b      	str	r3, [r7, #112]	@ 0x70
 8004d06:	677a      	str	r2, [r7, #116]	@ 0x74
 8004d08:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004d0c:	4642      	mov	r2, r8
 8004d0e:	464b      	mov	r3, r9
 8004d10:	1891      	adds	r1, r2, r2
 8004d12:	60b9      	str	r1, [r7, #8]
 8004d14:	415b      	adcs	r3, r3
 8004d16:	60fb      	str	r3, [r7, #12]
 8004d18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d1c:	4641      	mov	r1, r8
 8004d1e:	1851      	adds	r1, r2, r1
 8004d20:	6039      	str	r1, [r7, #0]
 8004d22:	4649      	mov	r1, r9
 8004d24:	414b      	adcs	r3, r1
 8004d26:	607b      	str	r3, [r7, #4]
 8004d28:	f04f 0200 	mov.w	r2, #0
 8004d2c:	f04f 0300 	mov.w	r3, #0
 8004d30:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004d34:	4659      	mov	r1, fp
 8004d36:	00cb      	lsls	r3, r1, #3
 8004d38:	4651      	mov	r1, sl
 8004d3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d3e:	4651      	mov	r1, sl
 8004d40:	00ca      	lsls	r2, r1, #3
 8004d42:	4610      	mov	r0, r2
 8004d44:	4619      	mov	r1, r3
 8004d46:	4603      	mov	r3, r0
 8004d48:	4642      	mov	r2, r8
 8004d4a:	189b      	adds	r3, r3, r2
 8004d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d4e:	464b      	mov	r3, r9
 8004d50:	460a      	mov	r2, r1
 8004d52:	eb42 0303 	adc.w	r3, r2, r3
 8004d56:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d62:	667a      	str	r2, [r7, #100]	@ 0x64
 8004d64:	f04f 0200 	mov.w	r2, #0
 8004d68:	f04f 0300 	mov.w	r3, #0
 8004d6c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004d70:	4649      	mov	r1, r9
 8004d72:	008b      	lsls	r3, r1, #2
 8004d74:	4641      	mov	r1, r8
 8004d76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d7a:	4641      	mov	r1, r8
 8004d7c:	008a      	lsls	r2, r1, #2
 8004d7e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004d82:	f7fb fd7b 	bl	800087c <__aeabi_uldivmod>
 8004d86:	4602      	mov	r2, r0
 8004d88:	460b      	mov	r3, r1
 8004d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004dc0 <UART_SetConfig+0x4e4>)
 8004d8c:	fba3 1302 	umull	r1, r3, r3, r2
 8004d90:	095b      	lsrs	r3, r3, #5
 8004d92:	2164      	movs	r1, #100	@ 0x64
 8004d94:	fb01 f303 	mul.w	r3, r1, r3
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	011b      	lsls	r3, r3, #4
 8004d9c:	3332      	adds	r3, #50	@ 0x32
 8004d9e:	4a08      	ldr	r2, [pc, #32]	@ (8004dc0 <UART_SetConfig+0x4e4>)
 8004da0:	fba2 2303 	umull	r2, r3, r2, r3
 8004da4:	095b      	lsrs	r3, r3, #5
 8004da6:	f003 020f 	and.w	r2, r3, #15
 8004daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4422      	add	r2, r4
 8004db2:	609a      	str	r2, [r3, #8]
}
 8004db4:	bf00      	nop
 8004db6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dc0:	51eb851f 	.word	0x51eb851f

08004dc4 <__NVIC_SetPriority>:
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	4603      	mov	r3, r0
 8004dcc:	6039      	str	r1, [r7, #0]
 8004dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	db0a      	blt.n	8004dee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	b2da      	uxtb	r2, r3
 8004ddc:	490c      	ldr	r1, [pc, #48]	@ (8004e10 <__NVIC_SetPriority+0x4c>)
 8004dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004de2:	0112      	lsls	r2, r2, #4
 8004de4:	b2d2      	uxtb	r2, r2
 8004de6:	440b      	add	r3, r1
 8004de8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004dec:	e00a      	b.n	8004e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	b2da      	uxtb	r2, r3
 8004df2:	4908      	ldr	r1, [pc, #32]	@ (8004e14 <__NVIC_SetPriority+0x50>)
 8004df4:	79fb      	ldrb	r3, [r7, #7]
 8004df6:	f003 030f 	and.w	r3, r3, #15
 8004dfa:	3b04      	subs	r3, #4
 8004dfc:	0112      	lsls	r2, r2, #4
 8004dfe:	b2d2      	uxtb	r2, r2
 8004e00:	440b      	add	r3, r1
 8004e02:	761a      	strb	r2, [r3, #24]
}
 8004e04:	bf00      	nop
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr
 8004e10:	e000e100 	.word	0xe000e100
 8004e14:	e000ed00 	.word	0xe000ed00

08004e18 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004e1c:	4b05      	ldr	r3, [pc, #20]	@ (8004e34 <SysTick_Handler+0x1c>)
 8004e1e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004e20:	f002 faf4 	bl	800740c <xTaskGetSchedulerState>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d001      	beq.n	8004e2e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004e2a:	f003 f925 	bl	8008078 <xPortSysTickHandler>
  }
}
 8004e2e:	bf00      	nop
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	e000e010 	.word	0xe000e010

08004e38 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	f06f 0004 	mvn.w	r0, #4
 8004e42:	f7ff ffbf 	bl	8004dc4 <__NVIC_SetPriority>
#endif
}
 8004e46:	bf00      	nop
 8004e48:	bd80      	pop	{r7, pc}
	...

08004e4c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e52:	f3ef 8305 	mrs	r3, IPSR
 8004e56:	603b      	str	r3, [r7, #0]
  return(result);
 8004e58:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d003      	beq.n	8004e66 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004e5e:	f06f 0305 	mvn.w	r3, #5
 8004e62:	607b      	str	r3, [r7, #4]
 8004e64:	e00c      	b.n	8004e80 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004e66:	4b0a      	ldr	r3, [pc, #40]	@ (8004e90 <osKernelInitialize+0x44>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d105      	bne.n	8004e7a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004e6e:	4b08      	ldr	r3, [pc, #32]	@ (8004e90 <osKernelInitialize+0x44>)
 8004e70:	2201      	movs	r2, #1
 8004e72:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004e74:	2300      	movs	r3, #0
 8004e76:	607b      	str	r3, [r7, #4]
 8004e78:	e002      	b.n	8004e80 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8004e7e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004e80:	687b      	ldr	r3, [r7, #4]
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	370c      	adds	r7, #12
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	20000240 	.word	0x20000240

08004e94 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e9a:	f3ef 8305 	mrs	r3, IPSR
 8004e9e:	603b      	str	r3, [r7, #0]
  return(result);
 8004ea0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d003      	beq.n	8004eae <osKernelStart+0x1a>
    stat = osErrorISR;
 8004ea6:	f06f 0305 	mvn.w	r3, #5
 8004eaa:	607b      	str	r3, [r7, #4]
 8004eac:	e010      	b.n	8004ed0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004eae:	4b0b      	ldr	r3, [pc, #44]	@ (8004edc <osKernelStart+0x48>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d109      	bne.n	8004eca <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004eb6:	f7ff ffbf 	bl	8004e38 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004eba:	4b08      	ldr	r3, [pc, #32]	@ (8004edc <osKernelStart+0x48>)
 8004ebc:	2202      	movs	r2, #2
 8004ebe:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004ec0:	f001 fd8c 	bl	80069dc <vTaskStartScheduler>
      stat = osOK;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	607b      	str	r3, [r7, #4]
 8004ec8:	e002      	b.n	8004ed0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004eca:	f04f 33ff 	mov.w	r3, #4294967295
 8004ece:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004ed0:	687b      	ldr	r3, [r7, #4]
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3708      	adds	r7, #8
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	20000240 	.word	0x20000240

08004ee0 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b082      	sub	sp, #8
 8004ee4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ee6:	f3ef 8305 	mrs	r3, IPSR
 8004eea:	603b      	str	r3, [r7, #0]
  return(result);
 8004eec:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d003      	beq.n	8004efa <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8004ef2:	f001 fe9f 	bl	8006c34 <xTaskGetTickCountFromISR>
 8004ef6:	6078      	str	r0, [r7, #4]
 8004ef8:	e002      	b.n	8004f00 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8004efa:	f001 fe8b 	bl	8006c14 <xTaskGetTickCount>
 8004efe:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8004f00:	687b      	ldr	r3, [r7, #4]
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3708      	adds	r7, #8
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004f0a:	b580      	push	{r7, lr}
 8004f0c:	b08e      	sub	sp, #56	@ 0x38
 8004f0e:	af04      	add	r7, sp, #16
 8004f10:	60f8      	str	r0, [r7, #12]
 8004f12:	60b9      	str	r1, [r7, #8]
 8004f14:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004f16:	2300      	movs	r3, #0
 8004f18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f1a:	f3ef 8305 	mrs	r3, IPSR
 8004f1e:	617b      	str	r3, [r7, #20]
  return(result);
 8004f20:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d17e      	bne.n	8005024 <osThreadNew+0x11a>
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d07b      	beq.n	8005024 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004f2c:	2380      	movs	r3, #128	@ 0x80
 8004f2e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004f30:	2318      	movs	r3, #24
 8004f32:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004f34:	2300      	movs	r3, #0
 8004f36:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004f38:	f04f 33ff 	mov.w	r3, #4294967295
 8004f3c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d045      	beq.n	8004fd0 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d002      	beq.n	8004f52 <osThreadNew+0x48>
        name = attr->name;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	699b      	ldr	r3, [r3, #24]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d002      	beq.n	8004f60 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d008      	beq.n	8004f78 <osThreadNew+0x6e>
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	2b38      	cmp	r3, #56	@ 0x38
 8004f6a:	d805      	bhi.n	8004f78 <osThreadNew+0x6e>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	f003 0301 	and.w	r3, r3, #1
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d001      	beq.n	8004f7c <osThreadNew+0x72>
        return (NULL);
 8004f78:	2300      	movs	r3, #0
 8004f7a:	e054      	b.n	8005026 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	695b      	ldr	r3, [r3, #20]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d003      	beq.n	8004f8c <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	695b      	ldr	r3, [r3, #20]
 8004f88:	089b      	lsrs	r3, r3, #2
 8004f8a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d00e      	beq.n	8004fb2 <osThreadNew+0xa8>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	2ba7      	cmp	r3, #167	@ 0xa7
 8004f9a:	d90a      	bls.n	8004fb2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d006      	beq.n	8004fb2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	695b      	ldr	r3, [r3, #20]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d002      	beq.n	8004fb2 <osThreadNew+0xa8>
        mem = 1;
 8004fac:	2301      	movs	r3, #1
 8004fae:	61bb      	str	r3, [r7, #24]
 8004fb0:	e010      	b.n	8004fd4 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d10c      	bne.n	8004fd4 <osThreadNew+0xca>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d108      	bne.n	8004fd4 <osThreadNew+0xca>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d104      	bne.n	8004fd4 <osThreadNew+0xca>
          mem = 0;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	61bb      	str	r3, [r7, #24]
 8004fce:	e001      	b.n	8004fd4 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004fd4:	69bb      	ldr	r3, [r7, #24]
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d110      	bne.n	8004ffc <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004fe2:	9202      	str	r2, [sp, #8]
 8004fe4:	9301      	str	r3, [sp, #4]
 8004fe6:	69fb      	ldr	r3, [r7, #28]
 8004fe8:	9300      	str	r3, [sp, #0]
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	6a3a      	ldr	r2, [r7, #32]
 8004fee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ff0:	68f8      	ldr	r0, [r7, #12]
 8004ff2:	f001 fa7f 	bl	80064f4 <xTaskCreateStatic>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	613b      	str	r3, [r7, #16]
 8004ffa:	e013      	b.n	8005024 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d110      	bne.n	8005024 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005002:	6a3b      	ldr	r3, [r7, #32]
 8005004:	b29a      	uxth	r2, r3
 8005006:	f107 0310 	add.w	r3, r7, #16
 800500a:	9301      	str	r3, [sp, #4]
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	9300      	str	r3, [sp, #0]
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005014:	68f8      	ldr	r0, [r7, #12]
 8005016:	f001 facd 	bl	80065b4 <xTaskCreate>
 800501a:	4603      	mov	r3, r0
 800501c:	2b01      	cmp	r3, #1
 800501e:	d001      	beq.n	8005024 <osThreadNew+0x11a>
            hTask = NULL;
 8005020:	2300      	movs	r3, #0
 8005022:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005024:	693b      	ldr	r3, [r7, #16]
}
 8005026:	4618      	mov	r0, r3
 8005028:	3728      	adds	r7, #40	@ 0x28
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800502e:	b580      	push	{r7, lr}
 8005030:	b084      	sub	sp, #16
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005036:	f3ef 8305 	mrs	r3, IPSR
 800503a:	60bb      	str	r3, [r7, #8]
  return(result);
 800503c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800503e:	2b00      	cmp	r3, #0
 8005040:	d003      	beq.n	800504a <osDelay+0x1c>
    stat = osErrorISR;
 8005042:	f06f 0305 	mvn.w	r3, #5
 8005046:	60fb      	str	r3, [r7, #12]
 8005048:	e007      	b.n	800505a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800504a:	2300      	movs	r3, #0
 800504c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d002      	beq.n	800505a <osDelay+0x2c>
      vTaskDelay(ticks);
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f001 fc8b 	bl	8006970 <vTaskDelay>
    }
  }

  return (stat);
 800505a:	68fb      	ldr	r3, [r7, #12]
}
 800505c:	4618      	mov	r0, r3
 800505e:	3710      	adds	r7, #16
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}

08005064 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8005064:	b580      	push	{r7, lr}
 8005066:	b086      	sub	sp, #24
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800506c:	f3ef 8305 	mrs	r3, IPSR
 8005070:	60fb      	str	r3, [r7, #12]
  return(result);
 8005072:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8005074:	2b00      	cmp	r3, #0
 8005076:	d003      	beq.n	8005080 <osDelayUntil+0x1c>
    stat = osErrorISR;
 8005078:	f06f 0305 	mvn.w	r3, #5
 800507c:	617b      	str	r3, [r7, #20]
 800507e:	e019      	b.n	80050b4 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8005080:	2300      	movs	r3, #0
 8005082:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8005084:	f001 fdc6 	bl	8006c14 <xTaskGetTickCount>
 8005088:	4603      	mov	r3, r0
 800508a:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d009      	beq.n	80050ae <osDelayUntil+0x4a>
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	2b00      	cmp	r3, #0
 800509e:	db06      	blt.n	80050ae <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 80050a0:	f107 0308 	add.w	r3, r7, #8
 80050a4:	6939      	ldr	r1, [r7, #16]
 80050a6:	4618      	mov	r0, r3
 80050a8:	f001 fbe2 	bl	8006870 <vTaskDelayUntil>
 80050ac:	e002      	b.n	80050b4 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 80050ae:	f06f 0303 	mvn.w	r3, #3
 80050b2:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80050b4:	697b      	ldr	r3, [r7, #20]
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3718      	adds	r7, #24
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
	...

080050c0 <osEventFlagsSet>:
  }

  return ((osEventFlagsId_t)hEventGroup);
}

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b086      	sub	sp, #24
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d003      	beq.n	80050dc <osEventFlagsSet+0x1c>
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80050da:	d303      	bcc.n	80050e4 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 80050dc:	f06f 0303 	mvn.w	r3, #3
 80050e0:	617b      	str	r3, [r7, #20]
 80050e2:	e028      	b.n	8005136 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050e4:	f3ef 8305 	mrs	r3, IPSR
 80050e8:	60fb      	str	r3, [r7, #12]
  return(result);
 80050ea:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d01d      	beq.n	800512c <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 80050f0:	2300      	movs	r3, #0
 80050f2:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 80050f4:	f107 0308 	add.w	r3, r7, #8
 80050f8:	461a      	mov	r2, r3
 80050fa:	6839      	ldr	r1, [r7, #0]
 80050fc:	6938      	ldr	r0, [r7, #16]
 80050fe:	f000 fb79 	bl	80057f4 <xEventGroupSetBitsFromISR>
 8005102:	4603      	mov	r3, r0
 8005104:	2b00      	cmp	r3, #0
 8005106:	d103      	bne.n	8005110 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8005108:	f06f 0302 	mvn.w	r3, #2
 800510c:	617b      	str	r3, [r7, #20]
 800510e:	e012      	b.n	8005136 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00d      	beq.n	8005136 <osEventFlagsSet+0x76>
 800511a:	4b09      	ldr	r3, [pc, #36]	@ (8005140 <osEventFlagsSet+0x80>)
 800511c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005120:	601a      	str	r2, [r3, #0]
 8005122:	f3bf 8f4f 	dsb	sy
 8005126:	f3bf 8f6f 	isb	sy
 800512a:	e004      	b.n	8005136 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800512c:	6839      	ldr	r1, [r7, #0]
 800512e:	6938      	ldr	r0, [r7, #16]
 8005130:	f000 faa4 	bl	800567c <xEventGroupSetBits>
 8005134:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8005136:	697b      	ldr	r3, [r7, #20]
}
 8005138:	4618      	mov	r0, r3
 800513a:	3718      	adds	r7, #24
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}
 8005140:	e000ed04 	.word	0xe000ed04

08005144 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8005144:	b580      	push	{r7, lr}
 8005146:	b08c      	sub	sp, #48	@ 0x30
 8005148:	af02      	add	r7, sp, #8
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	60b9      	str	r1, [r7, #8]
 800514e:	607a      	str	r2, [r7, #4]
 8005150:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8005156:	69bb      	ldr	r3, [r7, #24]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d003      	beq.n	8005164 <osEventFlagsWait+0x20>
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005162:	d303      	bcc.n	800516c <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8005164:	f06f 0303 	mvn.w	r3, #3
 8005168:	61fb      	str	r3, [r7, #28]
 800516a:	e04b      	b.n	8005204 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800516c:	f3ef 8305 	mrs	r3, IPSR
 8005170:	617b      	str	r3, [r7, #20]
  return(result);
 8005172:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8005174:	2b00      	cmp	r3, #0
 8005176:	d003      	beq.n	8005180 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8005178:	f06f 0305 	mvn.w	r3, #5
 800517c:	61fb      	str	r3, [r7, #28]
 800517e:	e041      	b.n	8005204 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	2b00      	cmp	r3, #0
 8005188:	d002      	beq.n	8005190 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 800518a:	2301      	movs	r3, #1
 800518c:	627b      	str	r3, [r7, #36]	@ 0x24
 800518e:	e001      	b.n	8005194 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 8005190:	2300      	movs	r3, #0
 8005192:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b00      	cmp	r3, #0
 800519c:	d002      	beq.n	80051a4 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 800519e:	2300      	movs	r3, #0
 80051a0:	623b      	str	r3, [r7, #32]
 80051a2:	e001      	b.n	80051a8 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 80051a4:	2301      	movs	r3, #1
 80051a6:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	9300      	str	r3, [sp, #0]
 80051ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ae:	6a3a      	ldr	r2, [r7, #32]
 80051b0:	68b9      	ldr	r1, [r7, #8]
 80051b2:	69b8      	ldr	r0, [r7, #24]
 80051b4:	f000 f990 	bl	80054d8 <xEventGroupWaitBits>
 80051b8:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f003 0301 	and.w	r3, r3, #1
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d010      	beq.n	80051e6 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 80051c4:	68ba      	ldr	r2, [r7, #8]
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	4013      	ands	r3, r2
 80051ca:	68ba      	ldr	r2, [r7, #8]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d019      	beq.n	8005204 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d003      	beq.n	80051de <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 80051d6:	f06f 0301 	mvn.w	r3, #1
 80051da:	61fb      	str	r3, [r7, #28]
 80051dc:	e012      	b.n	8005204 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 80051de:	f06f 0302 	mvn.w	r3, #2
 80051e2:	61fb      	str	r3, [r7, #28]
 80051e4:	e00e      	b.n	8005204 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80051e6:	68ba      	ldr	r2, [r7, #8]
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	4013      	ands	r3, r2
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d109      	bne.n	8005204 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d003      	beq.n	80051fe <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 80051f6:	f06f 0301 	mvn.w	r3, #1
 80051fa:	61fb      	str	r3, [r7, #28]
 80051fc:	e002      	b.n	8005204 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 80051fe:	f06f 0302 	mvn.w	r3, #2
 8005202:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8005204:	69fb      	ldr	r3, [r7, #28]
}
 8005206:	4618      	mov	r0, r3
 8005208:	3728      	adds	r7, #40	@ 0x28
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800520e:	b580      	push	{r7, lr}
 8005210:	b08a      	sub	sp, #40	@ 0x28
 8005212:	af02      	add	r7, sp, #8
 8005214:	60f8      	str	r0, [r7, #12]
 8005216:	60b9      	str	r1, [r7, #8]
 8005218:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800521a:	2300      	movs	r3, #0
 800521c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800521e:	f3ef 8305 	mrs	r3, IPSR
 8005222:	613b      	str	r3, [r7, #16]
  return(result);
 8005224:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005226:	2b00      	cmp	r3, #0
 8005228:	d15f      	bne.n	80052ea <osMessageQueueNew+0xdc>
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d05c      	beq.n	80052ea <osMessageQueueNew+0xdc>
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d059      	beq.n	80052ea <osMessageQueueNew+0xdc>
    mem = -1;
 8005236:	f04f 33ff 	mov.w	r3, #4294967295
 800523a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d029      	beq.n	8005296 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d012      	beq.n	8005270 <osMessageQueueNew+0x62>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	2b4f      	cmp	r3, #79	@ 0x4f
 8005250:	d90e      	bls.n	8005270 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00a      	beq.n	8005270 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	695a      	ldr	r2, [r3, #20]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	68b9      	ldr	r1, [r7, #8]
 8005262:	fb01 f303 	mul.w	r3, r1, r3
 8005266:	429a      	cmp	r2, r3
 8005268:	d302      	bcc.n	8005270 <osMessageQueueNew+0x62>
        mem = 1;
 800526a:	2301      	movs	r3, #1
 800526c:	61bb      	str	r3, [r7, #24]
 800526e:	e014      	b.n	800529a <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d110      	bne.n	800529a <osMessageQueueNew+0x8c>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d10c      	bne.n	800529a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005284:	2b00      	cmp	r3, #0
 8005286:	d108      	bne.n	800529a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	695b      	ldr	r3, [r3, #20]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d104      	bne.n	800529a <osMessageQueueNew+0x8c>
          mem = 0;
 8005290:	2300      	movs	r3, #0
 8005292:	61bb      	str	r3, [r7, #24]
 8005294:	e001      	b.n	800529a <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005296:	2300      	movs	r3, #0
 8005298:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800529a:	69bb      	ldr	r3, [r7, #24]
 800529c:	2b01      	cmp	r3, #1
 800529e:	d10b      	bne.n	80052b8 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	691a      	ldr	r2, [r3, #16]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	2100      	movs	r1, #0
 80052aa:	9100      	str	r1, [sp, #0]
 80052ac:	68b9      	ldr	r1, [r7, #8]
 80052ae:	68f8      	ldr	r0, [r7, #12]
 80052b0:	f000 fbd2 	bl	8005a58 <xQueueGenericCreateStatic>
 80052b4:	61f8      	str	r0, [r7, #28]
 80052b6:	e008      	b.n	80052ca <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80052b8:	69bb      	ldr	r3, [r7, #24]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d105      	bne.n	80052ca <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80052be:	2200      	movs	r2, #0
 80052c0:	68b9      	ldr	r1, [r7, #8]
 80052c2:	68f8      	ldr	r0, [r7, #12]
 80052c4:	f000 fc45 	bl	8005b52 <xQueueGenericCreate>
 80052c8:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00c      	beq.n	80052ea <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d003      	beq.n	80052de <osMessageQueueNew+0xd0>
        name = attr->name;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	617b      	str	r3, [r7, #20]
 80052dc:	e001      	b.n	80052e2 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80052de:	2300      	movs	r3, #0
 80052e0:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80052e2:	6979      	ldr	r1, [r7, #20]
 80052e4:	69f8      	ldr	r0, [r7, #28]
 80052e6:	f001 f8a7 	bl	8006438 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80052ea:	69fb      	ldr	r3, [r7, #28]
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3720      	adds	r7, #32
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}

080052f4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b088      	sub	sp, #32
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	603b      	str	r3, [r7, #0]
 8005300:	4613      	mov	r3, r2
 8005302:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005308:	2300      	movs	r3, #0
 800530a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800530c:	f3ef 8305 	mrs	r3, IPSR
 8005310:	617b      	str	r3, [r7, #20]
  return(result);
 8005312:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005314:	2b00      	cmp	r3, #0
 8005316:	d028      	beq.n	800536a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005318:	69bb      	ldr	r3, [r7, #24]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d005      	beq.n	800532a <osMessageQueuePut+0x36>
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d002      	beq.n	800532a <osMessageQueuePut+0x36>
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d003      	beq.n	8005332 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800532a:	f06f 0303 	mvn.w	r3, #3
 800532e:	61fb      	str	r3, [r7, #28]
 8005330:	e038      	b.n	80053a4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005332:	2300      	movs	r3, #0
 8005334:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005336:	f107 0210 	add.w	r2, r7, #16
 800533a:	2300      	movs	r3, #0
 800533c:	68b9      	ldr	r1, [r7, #8]
 800533e:	69b8      	ldr	r0, [r7, #24]
 8005340:	f000 fd68 	bl	8005e14 <xQueueGenericSendFromISR>
 8005344:	4603      	mov	r3, r0
 8005346:	2b01      	cmp	r3, #1
 8005348:	d003      	beq.n	8005352 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800534a:	f06f 0302 	mvn.w	r3, #2
 800534e:	61fb      	str	r3, [r7, #28]
 8005350:	e028      	b.n	80053a4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d025      	beq.n	80053a4 <osMessageQueuePut+0xb0>
 8005358:	4b15      	ldr	r3, [pc, #84]	@ (80053b0 <osMessageQueuePut+0xbc>)
 800535a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800535e:	601a      	str	r2, [r3, #0]
 8005360:	f3bf 8f4f 	dsb	sy
 8005364:	f3bf 8f6f 	isb	sy
 8005368:	e01c      	b.n	80053a4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d002      	beq.n	8005376 <osMessageQueuePut+0x82>
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d103      	bne.n	800537e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8005376:	f06f 0303 	mvn.w	r3, #3
 800537a:	61fb      	str	r3, [r7, #28]
 800537c:	e012      	b.n	80053a4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800537e:	2300      	movs	r3, #0
 8005380:	683a      	ldr	r2, [r7, #0]
 8005382:	68b9      	ldr	r1, [r7, #8]
 8005384:	69b8      	ldr	r0, [r7, #24]
 8005386:	f000 fc43 	bl	8005c10 <xQueueGenericSend>
 800538a:	4603      	mov	r3, r0
 800538c:	2b01      	cmp	r3, #1
 800538e:	d009      	beq.n	80053a4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d003      	beq.n	800539e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8005396:	f06f 0301 	mvn.w	r3, #1
 800539a:	61fb      	str	r3, [r7, #28]
 800539c:	e002      	b.n	80053a4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800539e:	f06f 0302 	mvn.w	r3, #2
 80053a2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80053a4:	69fb      	ldr	r3, [r7, #28]
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3720      	adds	r7, #32
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	e000ed04 	.word	0xe000ed04

080053b4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b088      	sub	sp, #32
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	60f8      	str	r0, [r7, #12]
 80053bc:	60b9      	str	r1, [r7, #8]
 80053be:	607a      	str	r2, [r7, #4]
 80053c0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80053c6:	2300      	movs	r3, #0
 80053c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053ca:	f3ef 8305 	mrs	r3, IPSR
 80053ce:	617b      	str	r3, [r7, #20]
  return(result);
 80053d0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d028      	beq.n	8005428 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d005      	beq.n	80053e8 <osMessageQueueGet+0x34>
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d002      	beq.n	80053e8 <osMessageQueueGet+0x34>
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d003      	beq.n	80053f0 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80053e8:	f06f 0303 	mvn.w	r3, #3
 80053ec:	61fb      	str	r3, [r7, #28]
 80053ee:	e037      	b.n	8005460 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80053f0:	2300      	movs	r3, #0
 80053f2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80053f4:	f107 0310 	add.w	r3, r7, #16
 80053f8:	461a      	mov	r2, r3
 80053fa:	68b9      	ldr	r1, [r7, #8]
 80053fc:	69b8      	ldr	r0, [r7, #24]
 80053fe:	f000 fe89 	bl	8006114 <xQueueReceiveFromISR>
 8005402:	4603      	mov	r3, r0
 8005404:	2b01      	cmp	r3, #1
 8005406:	d003      	beq.n	8005410 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005408:	f06f 0302 	mvn.w	r3, #2
 800540c:	61fb      	str	r3, [r7, #28]
 800540e:	e027      	b.n	8005460 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d024      	beq.n	8005460 <osMessageQueueGet+0xac>
 8005416:	4b15      	ldr	r3, [pc, #84]	@ (800546c <osMessageQueueGet+0xb8>)
 8005418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800541c:	601a      	str	r2, [r3, #0]
 800541e:	f3bf 8f4f 	dsb	sy
 8005422:	f3bf 8f6f 	isb	sy
 8005426:	e01b      	b.n	8005460 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d002      	beq.n	8005434 <osMessageQueueGet+0x80>
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d103      	bne.n	800543c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005434:	f06f 0303 	mvn.w	r3, #3
 8005438:	61fb      	str	r3, [r7, #28]
 800543a:	e011      	b.n	8005460 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800543c:	683a      	ldr	r2, [r7, #0]
 800543e:	68b9      	ldr	r1, [r7, #8]
 8005440:	69b8      	ldr	r0, [r7, #24]
 8005442:	f000 fd85 	bl	8005f50 <xQueueReceive>
 8005446:	4603      	mov	r3, r0
 8005448:	2b01      	cmp	r3, #1
 800544a:	d009      	beq.n	8005460 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d003      	beq.n	800545a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8005452:	f06f 0301 	mvn.w	r3, #1
 8005456:	61fb      	str	r3, [r7, #28]
 8005458:	e002      	b.n	8005460 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800545a:	f06f 0302 	mvn.w	r3, #2
 800545e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005460:	69fb      	ldr	r3, [r7, #28]
}
 8005462:	4618      	mov	r0, r3
 8005464:	3720      	adds	r7, #32
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	e000ed04 	.word	0xe000ed04

08005470 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005470:	b480      	push	{r7}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	4a07      	ldr	r2, [pc, #28]	@ (800549c <vApplicationGetIdleTaskMemory+0x2c>)
 8005480:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	4a06      	ldr	r2, [pc, #24]	@ (80054a0 <vApplicationGetIdleTaskMemory+0x30>)
 8005486:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2280      	movs	r2, #128	@ 0x80
 800548c:	601a      	str	r2, [r3, #0]
}
 800548e:	bf00      	nop
 8005490:	3714      	adds	r7, #20
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr
 800549a:	bf00      	nop
 800549c:	20000244 	.word	0x20000244
 80054a0:	200002ec 	.word	0x200002ec

080054a4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80054a4:	b480      	push	{r7}
 80054a6:	b085      	sub	sp, #20
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	4a07      	ldr	r2, [pc, #28]	@ (80054d0 <vApplicationGetTimerTaskMemory+0x2c>)
 80054b4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	4a06      	ldr	r2, [pc, #24]	@ (80054d4 <vApplicationGetTimerTaskMemory+0x30>)
 80054ba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80054c2:	601a      	str	r2, [r3, #0]
}
 80054c4:	bf00      	nop
 80054c6:	3714      	adds	r7, #20
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr
 80054d0:	200004ec 	.word	0x200004ec
 80054d4:	20000594 	.word	0x20000594

080054d8 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b090      	sub	sp, #64	@ 0x40
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	607a      	str	r2, [r7, #4]
 80054e4:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80054ea:	2300      	movs	r3, #0
 80054ec:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80054ee:	2300      	movs	r3, #0
 80054f0:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d10b      	bne.n	8005510 <xEventGroupWaitBits+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80054f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054fc:	f383 8811 	msr	BASEPRI, r3
 8005500:	f3bf 8f6f 	isb	sy
 8005504:	f3bf 8f4f 	dsb	sy
 8005508:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800550a:	bf00      	nop
 800550c:	bf00      	nop
 800550e:	e7fd      	b.n	800550c <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005516:	d30b      	bcc.n	8005530 <xEventGroupWaitBits+0x58>
	__asm volatile
 8005518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800551c:	f383 8811 	msr	BASEPRI, r3
 8005520:	f3bf 8f6f 	isb	sy
 8005524:	f3bf 8f4f 	dsb	sy
 8005528:	61fb      	str	r3, [r7, #28]
}
 800552a:	bf00      	nop
 800552c:	bf00      	nop
 800552e:	e7fd      	b.n	800552c <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10b      	bne.n	800554e <xEventGroupWaitBits+0x76>
	__asm volatile
 8005536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800553a:	f383 8811 	msr	BASEPRI, r3
 800553e:	f3bf 8f6f 	isb	sy
 8005542:	f3bf 8f4f 	dsb	sy
 8005546:	61bb      	str	r3, [r7, #24]
}
 8005548:	bf00      	nop
 800554a:	bf00      	nop
 800554c:	e7fd      	b.n	800554a <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800554e:	f001 ff5d 	bl	800740c <xTaskGetSchedulerState>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d102      	bne.n	800555e <xEventGroupWaitBits+0x86>
 8005558:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800555a:	2b00      	cmp	r3, #0
 800555c:	d101      	bne.n	8005562 <xEventGroupWaitBits+0x8a>
 800555e:	2301      	movs	r3, #1
 8005560:	e000      	b.n	8005564 <xEventGroupWaitBits+0x8c>
 8005562:	2300      	movs	r3, #0
 8005564:	2b00      	cmp	r3, #0
 8005566:	d10b      	bne.n	8005580 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8005568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800556c:	f383 8811 	msr	BASEPRI, r3
 8005570:	f3bf 8f6f 	isb	sy
 8005574:	f3bf 8f4f 	dsb	sy
 8005578:	617b      	str	r3, [r7, #20]
}
 800557a:	bf00      	nop
 800557c:	bf00      	nop
 800557e:	e7fd      	b.n	800557c <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8005580:	f001 fa9c 	bl	8006abc <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8005584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800558a:	683a      	ldr	r2, [r7, #0]
 800558c:	68b9      	ldr	r1, [r7, #8]
 800558e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005590:	f000 f90d 	bl	80057ae <prvTestWaitCondition>
 8005594:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8005596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00e      	beq.n	80055ba <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800559c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800559e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80055a0:	2300      	movs	r3, #0
 80055a2:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d028      	beq.n	80055fc <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80055aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	43db      	mvns	r3, r3
 80055b2:	401a      	ands	r2, r3
 80055b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055b6:	601a      	str	r2, [r3, #0]
 80055b8:	e020      	b.n	80055fc <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80055ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d104      	bne.n	80055ca <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80055c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 80055c4:	2301      	movs	r3, #1
 80055c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80055c8:	e018      	b.n	80055fc <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d003      	beq.n	80055d8 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80055d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80055d6:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80055de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80055e4:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80055e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055e8:	1d18      	adds	r0, r3, #4
 80055ea:	68ba      	ldr	r2, [r7, #8]
 80055ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ee:	4313      	orrs	r3, r2
 80055f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055f2:	4619      	mov	r1, r3
 80055f4:	f001 fc76 	bl	8006ee4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80055f8:	2300      	movs	r3, #0
 80055fa:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80055fc:	f001 fa6c 	bl	8006ad8 <xTaskResumeAll>
 8005600:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8005602:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005604:	2b00      	cmp	r3, #0
 8005606:	d031      	beq.n	800566c <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8005608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560a:	2b00      	cmp	r3, #0
 800560c:	d107      	bne.n	800561e <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 800560e:	4b1a      	ldr	r3, [pc, #104]	@ (8005678 <xEventGroupWaitBits+0x1a0>)
 8005610:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005614:	601a      	str	r2, [r3, #0]
 8005616:	f3bf 8f4f 	dsb	sy
 800561a:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800561e:	f001 ff83 	bl	8007528 <uxTaskResetEventItemValue>
 8005622:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8005624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d11a      	bne.n	8005664 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 800562e:	f002 fc93 	bl	8007f58 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8005632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8005638:	683a      	ldr	r2, [r7, #0]
 800563a:	68b9      	ldr	r1, [r7, #8]
 800563c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800563e:	f000 f8b6 	bl	80057ae <prvTestWaitCondition>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d009      	beq.n	800565c <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d006      	beq.n	800565c <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800564e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	43db      	mvns	r3, r3
 8005656:	401a      	ands	r2, r3
 8005658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800565a:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800565c:	2301      	movs	r3, #1
 800565e:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8005660:	f002 fcac 	bl	8007fbc <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8005664:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005666:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800566a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800566c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800566e:	4618      	mov	r0, r3
 8005670:	3740      	adds	r7, #64	@ 0x40
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	e000ed04 	.word	0xe000ed04

0800567c <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b08e      	sub	sp, #56	@ 0x38
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8005686:	2300      	movs	r3, #0
 8005688:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 800568e:	2300      	movs	r3, #0
 8005690:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d10b      	bne.n	80056b0 <xEventGroupSetBits+0x34>
	__asm volatile
 8005698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800569c:	f383 8811 	msr	BASEPRI, r3
 80056a0:	f3bf 8f6f 	isb	sy
 80056a4:	f3bf 8f4f 	dsb	sy
 80056a8:	613b      	str	r3, [r7, #16]
}
 80056aa:	bf00      	nop
 80056ac:	bf00      	nop
 80056ae:	e7fd      	b.n	80056ac <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056b6:	d30b      	bcc.n	80056d0 <xEventGroupSetBits+0x54>
	__asm volatile
 80056b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056bc:	f383 8811 	msr	BASEPRI, r3
 80056c0:	f3bf 8f6f 	isb	sy
 80056c4:	f3bf 8f4f 	dsb	sy
 80056c8:	60fb      	str	r3, [r7, #12]
}
 80056ca:	bf00      	nop
 80056cc:	bf00      	nop
 80056ce:	e7fd      	b.n	80056cc <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80056d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d2:	3304      	adds	r3, #4
 80056d4:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80056d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d8:	3308      	adds	r3, #8
 80056da:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80056dc:	f001 f9ee 	bl	8006abc <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80056e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80056e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	431a      	orrs	r2, r3
 80056ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056f0:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80056f2:	e03c      	b.n	800576e <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 80056f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80056fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8005700:	2300      	movs	r3, #0
 8005702:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8005704:	69bb      	ldr	r3, [r7, #24]
 8005706:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800570a:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005712:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800571a:	2b00      	cmp	r3, #0
 800571c:	d108      	bne.n	8005730 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800571e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	4013      	ands	r3, r2
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00b      	beq.n	8005742 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 800572a:	2301      	movs	r3, #1
 800572c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800572e:	e008      	b.n	8005742 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8005730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	69bb      	ldr	r3, [r7, #24]
 8005736:	4013      	ands	r3, r2
 8005738:	69ba      	ldr	r2, [r7, #24]
 800573a:	429a      	cmp	r2, r3
 800573c:	d101      	bne.n	8005742 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800573e:	2301      	movs	r3, #1
 8005740:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8005742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005744:	2b00      	cmp	r3, #0
 8005746:	d010      	beq.n	800576a <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800574e:	2b00      	cmp	r3, #0
 8005750:	d003      	beq.n	800575a <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8005752:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005754:	69bb      	ldr	r3, [r7, #24]
 8005756:	4313      	orrs	r3, r2
 8005758:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800575a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005762:	4619      	mov	r1, r3
 8005764:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005766:	f001 fc8b 	bl	8007080 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800576a:	69fb      	ldr	r3, [r7, #28]
 800576c:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 800576e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005770:	6a3b      	ldr	r3, [r7, #32]
 8005772:	429a      	cmp	r2, r3
 8005774:	d1be      	bne.n	80056f4 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8005776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800577c:	43db      	mvns	r3, r3
 800577e:	401a      	ands	r2, r3
 8005780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005782:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8005784:	f001 f9a8 	bl	8006ad8 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8005788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800578a:	681b      	ldr	r3, [r3, #0]
}
 800578c:	4618      	mov	r0, r3
 800578e:	3738      	adds	r7, #56	@ 0x38
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b082      	sub	sp, #8
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800579e:	6839      	ldr	r1, [r7, #0]
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f7ff ff6b 	bl	800567c <xEventGroupSetBits>
}
 80057a6:	bf00      	nop
 80057a8:	3708      	adds	r7, #8
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}

080057ae <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 80057ae:	b480      	push	{r7}
 80057b0:	b087      	sub	sp, #28
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	60f8      	str	r0, [r7, #12]
 80057b6:	60b9      	str	r1, [r7, #8]
 80057b8:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80057ba:	2300      	movs	r3, #0
 80057bc:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d107      	bne.n	80057d4 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	4013      	ands	r3, r2
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00a      	beq.n	80057e4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80057ce:	2301      	movs	r3, #1
 80057d0:	617b      	str	r3, [r7, #20]
 80057d2:	e007      	b.n	80057e4 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	4013      	ands	r3, r2
 80057da:	68ba      	ldr	r2, [r7, #8]
 80057dc:	429a      	cmp	r2, r3
 80057de:	d101      	bne.n	80057e4 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80057e0:	2301      	movs	r3, #1
 80057e2:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80057e4:	697b      	ldr	r3, [r7, #20]
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	371c      	adds	r7, #28
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr
	...

080057f4 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b086      	sub	sp, #24
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	60f8      	str	r0, [r7, #12]
 80057fc:	60b9      	str	r1, [r7, #8]
 80057fe:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	68ba      	ldr	r2, [r7, #8]
 8005804:	68f9      	ldr	r1, [r7, #12]
 8005806:	4804      	ldr	r0, [pc, #16]	@ (8005818 <xEventGroupSetBitsFromISR+0x24>)
 8005808:	f002 fa54 	bl	8007cb4 <xTimerPendFunctionCallFromISR>
 800580c:	6178      	str	r0, [r7, #20]

		return xReturn;
 800580e:	697b      	ldr	r3, [r7, #20]
	}
 8005810:	4618      	mov	r0, r3
 8005812:	3718      	adds	r7, #24
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	08005795 	.word	0x08005795

0800581c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f103 0208 	add.w	r2, r3, #8
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f04f 32ff 	mov.w	r2, #4294967295
 8005834:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f103 0208 	add.w	r2, r3, #8
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f103 0208 	add.w	r2, r3, #8
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005850:	bf00      	nop
 8005852:	370c      	adds	r7, #12
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800586a:	bf00      	nop
 800586c:	370c      	adds	r7, #12
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr

08005876 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005876:	b480      	push	{r7}
 8005878:	b085      	sub	sp, #20
 800587a:	af00      	add	r7, sp, #0
 800587c:	6078      	str	r0, [r7, #4]
 800587e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	68fa      	ldr	r2, [r7, #12]
 800588a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	689a      	ldr	r2, [r3, #8]
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	683a      	ldr	r2, [r7, #0]
 800589a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	683a      	ldr	r2, [r7, #0]
 80058a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	1c5a      	adds	r2, r3, #1
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	601a      	str	r2, [r3, #0]
}
 80058b2:	bf00      	nop
 80058b4:	3714      	adds	r7, #20
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr

080058be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80058be:	b480      	push	{r7}
 80058c0:	b085      	sub	sp, #20
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
 80058c6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d4:	d103      	bne.n	80058de <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	691b      	ldr	r3, [r3, #16]
 80058da:	60fb      	str	r3, [r7, #12]
 80058dc:	e00c      	b.n	80058f8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	3308      	adds	r3, #8
 80058e2:	60fb      	str	r3, [r7, #12]
 80058e4:	e002      	b.n	80058ec <vListInsert+0x2e>
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	60fb      	str	r3, [r7, #12]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68ba      	ldr	r2, [r7, #8]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d2f6      	bcs.n	80058e6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	685a      	ldr	r2, [r3, #4]
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	683a      	ldr	r2, [r7, #0]
 8005906:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	68fa      	ldr	r2, [r7, #12]
 800590c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	683a      	ldr	r2, [r7, #0]
 8005912:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	1c5a      	adds	r2, r3, #1
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	601a      	str	r2, [r3, #0]
}
 8005924:	bf00      	nop
 8005926:	3714      	adds	r7, #20
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr

08005930 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005930:	b480      	push	{r7}
 8005932:	b085      	sub	sp, #20
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	691b      	ldr	r3, [r3, #16]
 800593c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	6892      	ldr	r2, [r2, #8]
 8005946:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	687a      	ldr	r2, [r7, #4]
 800594e:	6852      	ldr	r2, [r2, #4]
 8005950:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	687a      	ldr	r2, [r7, #4]
 8005958:	429a      	cmp	r2, r3
 800595a:	d103      	bne.n	8005964 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	689a      	ldr	r2, [r3, #8]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	1e5a      	subs	r2, r3, #1
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
}
 8005978:	4618      	mov	r0, r3
 800597a:	3714      	adds	r7, #20
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr

08005984 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b084      	sub	sp, #16
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d10b      	bne.n	80059b0 <xQueueGenericReset+0x2c>
	__asm volatile
 8005998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800599c:	f383 8811 	msr	BASEPRI, r3
 80059a0:	f3bf 8f6f 	isb	sy
 80059a4:	f3bf 8f4f 	dsb	sy
 80059a8:	60bb      	str	r3, [r7, #8]
}
 80059aa:	bf00      	nop
 80059ac:	bf00      	nop
 80059ae:	e7fd      	b.n	80059ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80059b0:	f002 fad2 	bl	8007f58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059bc:	68f9      	ldr	r1, [r7, #12]
 80059be:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80059c0:	fb01 f303 	mul.w	r3, r1, r3
 80059c4:	441a      	add	r2, r3
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2200      	movs	r2, #0
 80059ce:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059e0:	3b01      	subs	r3, #1
 80059e2:	68f9      	ldr	r1, [r7, #12]
 80059e4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80059e6:	fb01 f303 	mul.w	r3, r1, r3
 80059ea:	441a      	add	r2, r3
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	22ff      	movs	r2, #255	@ 0xff
 80059f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	22ff      	movs	r2, #255	@ 0xff
 80059fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d114      	bne.n	8005a30 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d01a      	beq.n	8005a44 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	3310      	adds	r3, #16
 8005a12:	4618      	mov	r0, r3
 8005a14:	f001 fad0 	bl	8006fb8 <xTaskRemoveFromEventList>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d012      	beq.n	8005a44 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a54 <xQueueGenericReset+0xd0>)
 8005a20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a24:	601a      	str	r2, [r3, #0]
 8005a26:	f3bf 8f4f 	dsb	sy
 8005a2a:	f3bf 8f6f 	isb	sy
 8005a2e:	e009      	b.n	8005a44 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	3310      	adds	r3, #16
 8005a34:	4618      	mov	r0, r3
 8005a36:	f7ff fef1 	bl	800581c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	3324      	adds	r3, #36	@ 0x24
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f7ff feec 	bl	800581c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005a44:	f002 faba 	bl	8007fbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005a48:	2301      	movs	r3, #1
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3710      	adds	r7, #16
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	e000ed04 	.word	0xe000ed04

08005a58 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b08e      	sub	sp, #56	@ 0x38
 8005a5c:	af02      	add	r7, sp, #8
 8005a5e:	60f8      	str	r0, [r7, #12]
 8005a60:	60b9      	str	r1, [r7, #8]
 8005a62:	607a      	str	r2, [r7, #4]
 8005a64:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d10b      	bne.n	8005a84 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a70:	f383 8811 	msr	BASEPRI, r3
 8005a74:	f3bf 8f6f 	isb	sy
 8005a78:	f3bf 8f4f 	dsb	sy
 8005a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005a7e:	bf00      	nop
 8005a80:	bf00      	nop
 8005a82:	e7fd      	b.n	8005a80 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d10b      	bne.n	8005aa2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8e:	f383 8811 	msr	BASEPRI, r3
 8005a92:	f3bf 8f6f 	isb	sy
 8005a96:	f3bf 8f4f 	dsb	sy
 8005a9a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005a9c:	bf00      	nop
 8005a9e:	bf00      	nop
 8005aa0:	e7fd      	b.n	8005a9e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d002      	beq.n	8005aae <xQueueGenericCreateStatic+0x56>
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d001      	beq.n	8005ab2 <xQueueGenericCreateStatic+0x5a>
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e000      	b.n	8005ab4 <xQueueGenericCreateStatic+0x5c>
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d10b      	bne.n	8005ad0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005abc:	f383 8811 	msr	BASEPRI, r3
 8005ac0:	f3bf 8f6f 	isb	sy
 8005ac4:	f3bf 8f4f 	dsb	sy
 8005ac8:	623b      	str	r3, [r7, #32]
}
 8005aca:	bf00      	nop
 8005acc:	bf00      	nop
 8005ace:	e7fd      	b.n	8005acc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d102      	bne.n	8005adc <xQueueGenericCreateStatic+0x84>
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d101      	bne.n	8005ae0 <xQueueGenericCreateStatic+0x88>
 8005adc:	2301      	movs	r3, #1
 8005ade:	e000      	b.n	8005ae2 <xQueueGenericCreateStatic+0x8a>
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d10b      	bne.n	8005afe <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aea:	f383 8811 	msr	BASEPRI, r3
 8005aee:	f3bf 8f6f 	isb	sy
 8005af2:	f3bf 8f4f 	dsb	sy
 8005af6:	61fb      	str	r3, [r7, #28]
}
 8005af8:	bf00      	nop
 8005afa:	bf00      	nop
 8005afc:	e7fd      	b.n	8005afa <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005afe:	2350      	movs	r3, #80	@ 0x50
 8005b00:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	2b50      	cmp	r3, #80	@ 0x50
 8005b06:	d00b      	beq.n	8005b20 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b0c:	f383 8811 	msr	BASEPRI, r3
 8005b10:	f3bf 8f6f 	isb	sy
 8005b14:	f3bf 8f4f 	dsb	sy
 8005b18:	61bb      	str	r3, [r7, #24]
}
 8005b1a:	bf00      	nop
 8005b1c:	bf00      	nop
 8005b1e:	e7fd      	b.n	8005b1c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005b20:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d00d      	beq.n	8005b48 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005b34:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005b38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b3a:	9300      	str	r3, [sp, #0]
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	68b9      	ldr	r1, [r7, #8]
 8005b42:	68f8      	ldr	r0, [r7, #12]
 8005b44:	f000 f840 	bl	8005bc8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3730      	adds	r7, #48	@ 0x30
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}

08005b52 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005b52:	b580      	push	{r7, lr}
 8005b54:	b08a      	sub	sp, #40	@ 0x28
 8005b56:	af02      	add	r7, sp, #8
 8005b58:	60f8      	str	r0, [r7, #12]
 8005b5a:	60b9      	str	r1, [r7, #8]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d10b      	bne.n	8005b7e <xQueueGenericCreate+0x2c>
	__asm volatile
 8005b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b6a:	f383 8811 	msr	BASEPRI, r3
 8005b6e:	f3bf 8f6f 	isb	sy
 8005b72:	f3bf 8f4f 	dsb	sy
 8005b76:	613b      	str	r3, [r7, #16]
}
 8005b78:	bf00      	nop
 8005b7a:	bf00      	nop
 8005b7c:	e7fd      	b.n	8005b7a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	fb02 f303 	mul.w	r3, r2, r3
 8005b86:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005b88:	69fb      	ldr	r3, [r7, #28]
 8005b8a:	3350      	adds	r3, #80	@ 0x50
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f002 fb05 	bl	800819c <pvPortMalloc>
 8005b92:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d011      	beq.n	8005bbe <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	3350      	adds	r3, #80	@ 0x50
 8005ba2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005ba4:	69bb      	ldr	r3, [r7, #24]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005bac:	79fa      	ldrb	r2, [r7, #7]
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	9300      	str	r3, [sp, #0]
 8005bb2:	4613      	mov	r3, r2
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	68b9      	ldr	r1, [r7, #8]
 8005bb8:	68f8      	ldr	r0, [r7, #12]
 8005bba:	f000 f805 	bl	8005bc8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005bbe:	69bb      	ldr	r3, [r7, #24]
	}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3720      	adds	r7, #32
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b084      	sub	sp, #16
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	60f8      	str	r0, [r7, #12]
 8005bd0:	60b9      	str	r1, [r7, #8]
 8005bd2:	607a      	str	r2, [r7, #4]
 8005bd4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d103      	bne.n	8005be4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005bdc:	69bb      	ldr	r3, [r7, #24]
 8005bde:	69ba      	ldr	r2, [r7, #24]
 8005be0:	601a      	str	r2, [r3, #0]
 8005be2:	e002      	b.n	8005bea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005be4:	69bb      	ldr	r3, [r7, #24]
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005bf0:	69bb      	ldr	r3, [r7, #24]
 8005bf2:	68ba      	ldr	r2, [r7, #8]
 8005bf4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005bf6:	2101      	movs	r1, #1
 8005bf8:	69b8      	ldr	r0, [r7, #24]
 8005bfa:	f7ff fec3 	bl	8005984 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005bfe:	69bb      	ldr	r3, [r7, #24]
 8005c00:	78fa      	ldrb	r2, [r7, #3]
 8005c02:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005c06:	bf00      	nop
 8005c08:	3710      	adds	r7, #16
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
	...

08005c10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b08e      	sub	sp, #56	@ 0x38
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	60f8      	str	r0, [r7, #12]
 8005c18:	60b9      	str	r1, [r7, #8]
 8005c1a:	607a      	str	r2, [r7, #4]
 8005c1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d10b      	bne.n	8005c44 <xQueueGenericSend+0x34>
	__asm volatile
 8005c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c30:	f383 8811 	msr	BASEPRI, r3
 8005c34:	f3bf 8f6f 	isb	sy
 8005c38:	f3bf 8f4f 	dsb	sy
 8005c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005c3e:	bf00      	nop
 8005c40:	bf00      	nop
 8005c42:	e7fd      	b.n	8005c40 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d103      	bne.n	8005c52 <xQueueGenericSend+0x42>
 8005c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d101      	bne.n	8005c56 <xQueueGenericSend+0x46>
 8005c52:	2301      	movs	r3, #1
 8005c54:	e000      	b.n	8005c58 <xQueueGenericSend+0x48>
 8005c56:	2300      	movs	r3, #0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d10b      	bne.n	8005c74 <xQueueGenericSend+0x64>
	__asm volatile
 8005c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c60:	f383 8811 	msr	BASEPRI, r3
 8005c64:	f3bf 8f6f 	isb	sy
 8005c68:	f3bf 8f4f 	dsb	sy
 8005c6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005c6e:	bf00      	nop
 8005c70:	bf00      	nop
 8005c72:	e7fd      	b.n	8005c70 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d103      	bne.n	8005c82 <xQueueGenericSend+0x72>
 8005c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d101      	bne.n	8005c86 <xQueueGenericSend+0x76>
 8005c82:	2301      	movs	r3, #1
 8005c84:	e000      	b.n	8005c88 <xQueueGenericSend+0x78>
 8005c86:	2300      	movs	r3, #0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d10b      	bne.n	8005ca4 <xQueueGenericSend+0x94>
	__asm volatile
 8005c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c90:	f383 8811 	msr	BASEPRI, r3
 8005c94:	f3bf 8f6f 	isb	sy
 8005c98:	f3bf 8f4f 	dsb	sy
 8005c9c:	623b      	str	r3, [r7, #32]
}
 8005c9e:	bf00      	nop
 8005ca0:	bf00      	nop
 8005ca2:	e7fd      	b.n	8005ca0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005ca4:	f001 fbb2 	bl	800740c <xTaskGetSchedulerState>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d102      	bne.n	8005cb4 <xQueueGenericSend+0xa4>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d101      	bne.n	8005cb8 <xQueueGenericSend+0xa8>
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e000      	b.n	8005cba <xQueueGenericSend+0xaa>
 8005cb8:	2300      	movs	r3, #0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d10b      	bne.n	8005cd6 <xQueueGenericSend+0xc6>
	__asm volatile
 8005cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc2:	f383 8811 	msr	BASEPRI, r3
 8005cc6:	f3bf 8f6f 	isb	sy
 8005cca:	f3bf 8f4f 	dsb	sy
 8005cce:	61fb      	str	r3, [r7, #28]
}
 8005cd0:	bf00      	nop
 8005cd2:	bf00      	nop
 8005cd4:	e7fd      	b.n	8005cd2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005cd6:	f002 f93f 	bl	8007f58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cdc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d302      	bcc.n	8005cec <xQueueGenericSend+0xdc>
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	2b02      	cmp	r3, #2
 8005cea:	d129      	bne.n	8005d40 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005cec:	683a      	ldr	r2, [r7, #0]
 8005cee:	68b9      	ldr	r1, [r7, #8]
 8005cf0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005cf2:	f000 fa91 	bl	8006218 <prvCopyDataToQueue>
 8005cf6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d010      	beq.n	8005d22 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d02:	3324      	adds	r3, #36	@ 0x24
 8005d04:	4618      	mov	r0, r3
 8005d06:	f001 f957 	bl	8006fb8 <xTaskRemoveFromEventList>
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d013      	beq.n	8005d38 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005d10:	4b3f      	ldr	r3, [pc, #252]	@ (8005e10 <xQueueGenericSend+0x200>)
 8005d12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d16:	601a      	str	r2, [r3, #0]
 8005d18:	f3bf 8f4f 	dsb	sy
 8005d1c:	f3bf 8f6f 	isb	sy
 8005d20:	e00a      	b.n	8005d38 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d007      	beq.n	8005d38 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005d28:	4b39      	ldr	r3, [pc, #228]	@ (8005e10 <xQueueGenericSend+0x200>)
 8005d2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d2e:	601a      	str	r2, [r3, #0]
 8005d30:	f3bf 8f4f 	dsb	sy
 8005d34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005d38:	f002 f940 	bl	8007fbc <vPortExitCritical>
				return pdPASS;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e063      	b.n	8005e08 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d103      	bne.n	8005d4e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005d46:	f002 f939 	bl	8007fbc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	e05c      	b.n	8005e08 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005d4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d106      	bne.n	8005d62 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005d54:	f107 0314 	add.w	r3, r7, #20
 8005d58:	4618      	mov	r0, r3
 8005d5a:	f001 f9f5 	bl	8007148 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005d62:	f002 f92b 	bl	8007fbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005d66:	f000 fea9 	bl	8006abc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005d6a:	f002 f8f5 	bl	8007f58 <vPortEnterCritical>
 8005d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d74:	b25b      	sxtb	r3, r3
 8005d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d7a:	d103      	bne.n	8005d84 <xQueueGenericSend+0x174>
 8005d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d8a:	b25b      	sxtb	r3, r3
 8005d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d90:	d103      	bne.n	8005d9a <xQueueGenericSend+0x18a>
 8005d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d94:	2200      	movs	r2, #0
 8005d96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d9a:	f002 f90f 	bl	8007fbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d9e:	1d3a      	adds	r2, r7, #4
 8005da0:	f107 0314 	add.w	r3, r7, #20
 8005da4:	4611      	mov	r1, r2
 8005da6:	4618      	mov	r0, r3
 8005da8:	f001 f9e4 	bl	8007174 <xTaskCheckForTimeOut>
 8005dac:	4603      	mov	r3, r0
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d124      	bne.n	8005dfc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005db2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005db4:	f000 fb28 	bl	8006408 <prvIsQueueFull>
 8005db8:	4603      	mov	r3, r0
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d018      	beq.n	8005df0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc0:	3310      	adds	r3, #16
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	4611      	mov	r1, r2
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f001 f866 	bl	8006e98 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005dcc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005dce:	f000 fab3 	bl	8006338 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005dd2:	f000 fe81 	bl	8006ad8 <xTaskResumeAll>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	f47f af7c 	bne.w	8005cd6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005dde:	4b0c      	ldr	r3, [pc, #48]	@ (8005e10 <xQueueGenericSend+0x200>)
 8005de0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005de4:	601a      	str	r2, [r3, #0]
 8005de6:	f3bf 8f4f 	dsb	sy
 8005dea:	f3bf 8f6f 	isb	sy
 8005dee:	e772      	b.n	8005cd6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005df0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005df2:	f000 faa1 	bl	8006338 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005df6:	f000 fe6f 	bl	8006ad8 <xTaskResumeAll>
 8005dfa:	e76c      	b.n	8005cd6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005dfc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005dfe:	f000 fa9b 	bl	8006338 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005e02:	f000 fe69 	bl	8006ad8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005e06:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3738      	adds	r7, #56	@ 0x38
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	e000ed04 	.word	0xe000ed04

08005e14 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b090      	sub	sp, #64	@ 0x40
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	607a      	str	r2, [r7, #4]
 8005e20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d10b      	bne.n	8005e44 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e30:	f383 8811 	msr	BASEPRI, r3
 8005e34:	f3bf 8f6f 	isb	sy
 8005e38:	f3bf 8f4f 	dsb	sy
 8005e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005e3e:	bf00      	nop
 8005e40:	bf00      	nop
 8005e42:	e7fd      	b.n	8005e40 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d103      	bne.n	8005e52 <xQueueGenericSendFromISR+0x3e>
 8005e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d101      	bne.n	8005e56 <xQueueGenericSendFromISR+0x42>
 8005e52:	2301      	movs	r3, #1
 8005e54:	e000      	b.n	8005e58 <xQueueGenericSendFromISR+0x44>
 8005e56:	2300      	movs	r3, #0
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d10b      	bne.n	8005e74 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e60:	f383 8811 	msr	BASEPRI, r3
 8005e64:	f3bf 8f6f 	isb	sy
 8005e68:	f3bf 8f4f 	dsb	sy
 8005e6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005e6e:	bf00      	nop
 8005e70:	bf00      	nop
 8005e72:	e7fd      	b.n	8005e70 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	2b02      	cmp	r3, #2
 8005e78:	d103      	bne.n	8005e82 <xQueueGenericSendFromISR+0x6e>
 8005e7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	d101      	bne.n	8005e86 <xQueueGenericSendFromISR+0x72>
 8005e82:	2301      	movs	r3, #1
 8005e84:	e000      	b.n	8005e88 <xQueueGenericSendFromISR+0x74>
 8005e86:	2300      	movs	r3, #0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d10b      	bne.n	8005ea4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e90:	f383 8811 	msr	BASEPRI, r3
 8005e94:	f3bf 8f6f 	isb	sy
 8005e98:	f3bf 8f4f 	dsb	sy
 8005e9c:	623b      	str	r3, [r7, #32]
}
 8005e9e:	bf00      	nop
 8005ea0:	bf00      	nop
 8005ea2:	e7fd      	b.n	8005ea0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005ea4:	f002 f938 	bl	8008118 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005ea8:	f3ef 8211 	mrs	r2, BASEPRI
 8005eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb0:	f383 8811 	msr	BASEPRI, r3
 8005eb4:	f3bf 8f6f 	isb	sy
 8005eb8:	f3bf 8f4f 	dsb	sy
 8005ebc:	61fa      	str	r2, [r7, #28]
 8005ebe:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005ec0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005ec2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ec6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d302      	bcc.n	8005ed6 <xQueueGenericSendFromISR+0xc2>
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d12f      	bne.n	8005f36 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ed8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005edc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005ee6:	683a      	ldr	r2, [r7, #0]
 8005ee8:	68b9      	ldr	r1, [r7, #8]
 8005eea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005eec:	f000 f994 	bl	8006218 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005ef0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ef8:	d112      	bne.n	8005f20 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d016      	beq.n	8005f30 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f04:	3324      	adds	r3, #36	@ 0x24
 8005f06:	4618      	mov	r0, r3
 8005f08:	f001 f856 	bl	8006fb8 <xTaskRemoveFromEventList>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00e      	beq.n	8005f30 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d00b      	beq.n	8005f30 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	601a      	str	r2, [r3, #0]
 8005f1e:	e007      	b.n	8005f30 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005f20:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005f24:	3301      	adds	r3, #1
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	b25a      	sxtb	r2, r3
 8005f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005f30:	2301      	movs	r3, #1
 8005f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005f34:	e001      	b.n	8005f3a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005f36:	2300      	movs	r3, #0
 8005f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f3c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005f44:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005f46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3740      	adds	r7, #64	@ 0x40
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b08c      	sub	sp, #48	@ 0x30
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d10b      	bne.n	8005f82 <xQueueReceive+0x32>
	__asm volatile
 8005f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f6e:	f383 8811 	msr	BASEPRI, r3
 8005f72:	f3bf 8f6f 	isb	sy
 8005f76:	f3bf 8f4f 	dsb	sy
 8005f7a:	623b      	str	r3, [r7, #32]
}
 8005f7c:	bf00      	nop
 8005f7e:	bf00      	nop
 8005f80:	e7fd      	b.n	8005f7e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d103      	bne.n	8005f90 <xQueueReceive+0x40>
 8005f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d101      	bne.n	8005f94 <xQueueReceive+0x44>
 8005f90:	2301      	movs	r3, #1
 8005f92:	e000      	b.n	8005f96 <xQueueReceive+0x46>
 8005f94:	2300      	movs	r3, #0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d10b      	bne.n	8005fb2 <xQueueReceive+0x62>
	__asm volatile
 8005f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f9e:	f383 8811 	msr	BASEPRI, r3
 8005fa2:	f3bf 8f6f 	isb	sy
 8005fa6:	f3bf 8f4f 	dsb	sy
 8005faa:	61fb      	str	r3, [r7, #28]
}
 8005fac:	bf00      	nop
 8005fae:	bf00      	nop
 8005fb0:	e7fd      	b.n	8005fae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005fb2:	f001 fa2b 	bl	800740c <xTaskGetSchedulerState>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d102      	bne.n	8005fc2 <xQueueReceive+0x72>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <xQueueReceive+0x76>
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e000      	b.n	8005fc8 <xQueueReceive+0x78>
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d10b      	bne.n	8005fe4 <xQueueReceive+0x94>
	__asm volatile
 8005fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd0:	f383 8811 	msr	BASEPRI, r3
 8005fd4:	f3bf 8f6f 	isb	sy
 8005fd8:	f3bf 8f4f 	dsb	sy
 8005fdc:	61bb      	str	r3, [r7, #24]
}
 8005fde:	bf00      	nop
 8005fe0:	bf00      	nop
 8005fe2:	e7fd      	b.n	8005fe0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005fe4:	f001 ffb8 	bl	8007f58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d01f      	beq.n	8006034 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005ff4:	68b9      	ldr	r1, [r7, #8]
 8005ff6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ff8:	f000 f978 	bl	80062ec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ffe:	1e5a      	subs	r2, r3, #1
 8006000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006002:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00f      	beq.n	800602c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800600c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800600e:	3310      	adds	r3, #16
 8006010:	4618      	mov	r0, r3
 8006012:	f000 ffd1 	bl	8006fb8 <xTaskRemoveFromEventList>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d007      	beq.n	800602c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800601c:	4b3c      	ldr	r3, [pc, #240]	@ (8006110 <xQueueReceive+0x1c0>)
 800601e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006022:	601a      	str	r2, [r3, #0]
 8006024:	f3bf 8f4f 	dsb	sy
 8006028:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800602c:	f001 ffc6 	bl	8007fbc <vPortExitCritical>
				return pdPASS;
 8006030:	2301      	movs	r3, #1
 8006032:	e069      	b.n	8006108 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d103      	bne.n	8006042 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800603a:	f001 ffbf 	bl	8007fbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800603e:	2300      	movs	r3, #0
 8006040:	e062      	b.n	8006108 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006044:	2b00      	cmp	r3, #0
 8006046:	d106      	bne.n	8006056 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006048:	f107 0310 	add.w	r3, r7, #16
 800604c:	4618      	mov	r0, r3
 800604e:	f001 f87b 	bl	8007148 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006052:	2301      	movs	r3, #1
 8006054:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006056:	f001 ffb1 	bl	8007fbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800605a:	f000 fd2f 	bl	8006abc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800605e:	f001 ff7b 	bl	8007f58 <vPortEnterCritical>
 8006062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006064:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006068:	b25b      	sxtb	r3, r3
 800606a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800606e:	d103      	bne.n	8006078 <xQueueReceive+0x128>
 8006070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006072:	2200      	movs	r2, #0
 8006074:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800607a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800607e:	b25b      	sxtb	r3, r3
 8006080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006084:	d103      	bne.n	800608e <xQueueReceive+0x13e>
 8006086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006088:	2200      	movs	r2, #0
 800608a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800608e:	f001 ff95 	bl	8007fbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006092:	1d3a      	adds	r2, r7, #4
 8006094:	f107 0310 	add.w	r3, r7, #16
 8006098:	4611      	mov	r1, r2
 800609a:	4618      	mov	r0, r3
 800609c:	f001 f86a 	bl	8007174 <xTaskCheckForTimeOut>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d123      	bne.n	80060ee <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80060a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060a8:	f000 f998 	bl	80063dc <prvIsQueueEmpty>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d017      	beq.n	80060e2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80060b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060b4:	3324      	adds	r3, #36	@ 0x24
 80060b6:	687a      	ldr	r2, [r7, #4]
 80060b8:	4611      	mov	r1, r2
 80060ba:	4618      	mov	r0, r3
 80060bc:	f000 feec 	bl	8006e98 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80060c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060c2:	f000 f939 	bl	8006338 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80060c6:	f000 fd07 	bl	8006ad8 <xTaskResumeAll>
 80060ca:	4603      	mov	r3, r0
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d189      	bne.n	8005fe4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80060d0:	4b0f      	ldr	r3, [pc, #60]	@ (8006110 <xQueueReceive+0x1c0>)
 80060d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060d6:	601a      	str	r2, [r3, #0]
 80060d8:	f3bf 8f4f 	dsb	sy
 80060dc:	f3bf 8f6f 	isb	sy
 80060e0:	e780      	b.n	8005fe4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80060e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060e4:	f000 f928 	bl	8006338 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80060e8:	f000 fcf6 	bl	8006ad8 <xTaskResumeAll>
 80060ec:	e77a      	b.n	8005fe4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80060ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060f0:	f000 f922 	bl	8006338 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80060f4:	f000 fcf0 	bl	8006ad8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80060f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060fa:	f000 f96f 	bl	80063dc <prvIsQueueEmpty>
 80060fe:	4603      	mov	r3, r0
 8006100:	2b00      	cmp	r3, #0
 8006102:	f43f af6f 	beq.w	8005fe4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006106:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006108:	4618      	mov	r0, r3
 800610a:	3730      	adds	r7, #48	@ 0x30
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}
 8006110:	e000ed04 	.word	0xe000ed04

08006114 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b08e      	sub	sp, #56	@ 0x38
 8006118:	af00      	add	r7, sp, #0
 800611a:	60f8      	str	r0, [r7, #12]
 800611c:	60b9      	str	r1, [r7, #8]
 800611e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006126:	2b00      	cmp	r3, #0
 8006128:	d10b      	bne.n	8006142 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800612a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800612e:	f383 8811 	msr	BASEPRI, r3
 8006132:	f3bf 8f6f 	isb	sy
 8006136:	f3bf 8f4f 	dsb	sy
 800613a:	623b      	str	r3, [r7, #32]
}
 800613c:	bf00      	nop
 800613e:	bf00      	nop
 8006140:	e7fd      	b.n	800613e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d103      	bne.n	8006150 <xQueueReceiveFromISR+0x3c>
 8006148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800614a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800614c:	2b00      	cmp	r3, #0
 800614e:	d101      	bne.n	8006154 <xQueueReceiveFromISR+0x40>
 8006150:	2301      	movs	r3, #1
 8006152:	e000      	b.n	8006156 <xQueueReceiveFromISR+0x42>
 8006154:	2300      	movs	r3, #0
 8006156:	2b00      	cmp	r3, #0
 8006158:	d10b      	bne.n	8006172 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800615a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800615e:	f383 8811 	msr	BASEPRI, r3
 8006162:	f3bf 8f6f 	isb	sy
 8006166:	f3bf 8f4f 	dsb	sy
 800616a:	61fb      	str	r3, [r7, #28]
}
 800616c:	bf00      	nop
 800616e:	bf00      	nop
 8006170:	e7fd      	b.n	800616e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006172:	f001 ffd1 	bl	8008118 <vPortValidateInterruptPriority>
	__asm volatile
 8006176:	f3ef 8211 	mrs	r2, BASEPRI
 800617a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800617e:	f383 8811 	msr	BASEPRI, r3
 8006182:	f3bf 8f6f 	isb	sy
 8006186:	f3bf 8f4f 	dsb	sy
 800618a:	61ba      	str	r2, [r7, #24]
 800618c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800618e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006190:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006196:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800619a:	2b00      	cmp	r3, #0
 800619c:	d02f      	beq.n	80061fe <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800619e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80061a8:	68b9      	ldr	r1, [r7, #8]
 80061aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061ac:	f000 f89e 	bl	80062ec <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80061b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061b2:	1e5a      	subs	r2, r3, #1
 80061b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80061b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80061bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061c0:	d112      	bne.n	80061e8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d016      	beq.n	80061f8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061cc:	3310      	adds	r3, #16
 80061ce:	4618      	mov	r0, r3
 80061d0:	f000 fef2 	bl	8006fb8 <xTaskRemoveFromEventList>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d00e      	beq.n	80061f8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d00b      	beq.n	80061f8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2201      	movs	r2, #1
 80061e4:	601a      	str	r2, [r3, #0]
 80061e6:	e007      	b.n	80061f8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80061e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061ec:	3301      	adds	r3, #1
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	b25a      	sxtb	r2, r3
 80061f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80061f8:	2301      	movs	r3, #1
 80061fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80061fc:	e001      	b.n	8006202 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80061fe:	2300      	movs	r3, #0
 8006200:	637b      	str	r3, [r7, #52]	@ 0x34
 8006202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006204:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	f383 8811 	msr	BASEPRI, r3
}
 800620c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800620e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006210:	4618      	mov	r0, r3
 8006212:	3738      	adds	r7, #56	@ 0x38
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b086      	sub	sp, #24
 800621c:	af00      	add	r7, sp, #0
 800621e:	60f8      	str	r0, [r7, #12]
 8006220:	60b9      	str	r1, [r7, #8]
 8006222:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006224:	2300      	movs	r3, #0
 8006226:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800622c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006232:	2b00      	cmp	r3, #0
 8006234:	d10d      	bne.n	8006252 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d14d      	bne.n	80062da <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	4618      	mov	r0, r3
 8006244:	f001 f900 	bl	8007448 <xTaskPriorityDisinherit>
 8006248:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2200      	movs	r2, #0
 800624e:	609a      	str	r2, [r3, #8]
 8006250:	e043      	b.n	80062da <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d119      	bne.n	800628c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6858      	ldr	r0, [r3, #4]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006260:	461a      	mov	r2, r3
 8006262:	68b9      	ldr	r1, [r7, #8]
 8006264:	f002 fa3c 	bl	80086e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	685a      	ldr	r2, [r3, #4]
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006270:	441a      	add	r2, r3
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	685a      	ldr	r2, [r3, #4]
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	429a      	cmp	r2, r3
 8006280:	d32b      	bcc.n	80062da <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	605a      	str	r2, [r3, #4]
 800628a:	e026      	b.n	80062da <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	68d8      	ldr	r0, [r3, #12]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006294:	461a      	mov	r2, r3
 8006296:	68b9      	ldr	r1, [r7, #8]
 8006298:	f002 fa22 	bl	80086e0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	68da      	ldr	r2, [r3, #12]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062a4:	425b      	negs	r3, r3
 80062a6:	441a      	add	r2, r3
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	68da      	ldr	r2, [r3, #12]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d207      	bcs.n	80062c8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	689a      	ldr	r2, [r3, #8]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062c0:	425b      	negs	r3, r3
 80062c2:	441a      	add	r2, r3
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2b02      	cmp	r3, #2
 80062cc:	d105      	bne.n	80062da <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d002      	beq.n	80062da <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	3b01      	subs	r3, #1
 80062d8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	1c5a      	adds	r2, r3, #1
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80062e2:	697b      	ldr	r3, [r7, #20]
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3718      	adds	r7, #24
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}

080062ec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d018      	beq.n	8006330 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	68da      	ldr	r2, [r3, #12]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006306:	441a      	add	r2, r3
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	68da      	ldr	r2, [r3, #12]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	689b      	ldr	r3, [r3, #8]
 8006314:	429a      	cmp	r2, r3
 8006316:	d303      	bcc.n	8006320 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	68d9      	ldr	r1, [r3, #12]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006328:	461a      	mov	r2, r3
 800632a:	6838      	ldr	r0, [r7, #0]
 800632c:	f002 f9d8 	bl	80086e0 <memcpy>
	}
}
 8006330:	bf00      	nop
 8006332:	3708      	adds	r7, #8
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006340:	f001 fe0a 	bl	8007f58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800634a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800634c:	e011      	b.n	8006372 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006352:	2b00      	cmp	r3, #0
 8006354:	d012      	beq.n	800637c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	3324      	adds	r3, #36	@ 0x24
 800635a:	4618      	mov	r0, r3
 800635c:	f000 fe2c 	bl	8006fb8 <xTaskRemoveFromEventList>
 8006360:	4603      	mov	r3, r0
 8006362:	2b00      	cmp	r3, #0
 8006364:	d001      	beq.n	800636a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006366:	f000 ff69 	bl	800723c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800636a:	7bfb      	ldrb	r3, [r7, #15]
 800636c:	3b01      	subs	r3, #1
 800636e:	b2db      	uxtb	r3, r3
 8006370:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006372:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006376:	2b00      	cmp	r3, #0
 8006378:	dce9      	bgt.n	800634e <prvUnlockQueue+0x16>
 800637a:	e000      	b.n	800637e <prvUnlockQueue+0x46>
					break;
 800637c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	22ff      	movs	r2, #255	@ 0xff
 8006382:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006386:	f001 fe19 	bl	8007fbc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800638a:	f001 fde5 	bl	8007f58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006394:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006396:	e011      	b.n	80063bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	691b      	ldr	r3, [r3, #16]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d012      	beq.n	80063c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	3310      	adds	r3, #16
 80063a4:	4618      	mov	r0, r3
 80063a6:	f000 fe07 	bl	8006fb8 <xTaskRemoveFromEventList>
 80063aa:	4603      	mov	r3, r0
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d001      	beq.n	80063b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80063b0:	f000 ff44 	bl	800723c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80063b4:	7bbb      	ldrb	r3, [r7, #14]
 80063b6:	3b01      	subs	r3, #1
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80063bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	dce9      	bgt.n	8006398 <prvUnlockQueue+0x60>
 80063c4:	e000      	b.n	80063c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80063c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	22ff      	movs	r2, #255	@ 0xff
 80063cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80063d0:	f001 fdf4 	bl	8007fbc <vPortExitCritical>
}
 80063d4:	bf00      	nop
 80063d6:	3710      	adds	r7, #16
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}

080063dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80063e4:	f001 fdb8 	bl	8007f58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d102      	bne.n	80063f6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80063f0:	2301      	movs	r3, #1
 80063f2:	60fb      	str	r3, [r7, #12]
 80063f4:	e001      	b.n	80063fa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80063f6:	2300      	movs	r3, #0
 80063f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80063fa:	f001 fddf 	bl	8007fbc <vPortExitCritical>

	return xReturn;
 80063fe:	68fb      	ldr	r3, [r7, #12]
}
 8006400:	4618      	mov	r0, r3
 8006402:	3710      	adds	r7, #16
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}

08006408 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b084      	sub	sp, #16
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006410:	f001 fda2 	bl	8007f58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800641c:	429a      	cmp	r2, r3
 800641e:	d102      	bne.n	8006426 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006420:	2301      	movs	r3, #1
 8006422:	60fb      	str	r3, [r7, #12]
 8006424:	e001      	b.n	800642a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006426:	2300      	movs	r3, #0
 8006428:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800642a:	f001 fdc7 	bl	8007fbc <vPortExitCritical>

	return xReturn;
 800642e:	68fb      	ldr	r3, [r7, #12]
}
 8006430:	4618      	mov	r0, r3
 8006432:	3710      	adds	r7, #16
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}

08006438 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006438:	b480      	push	{r7}
 800643a:	b085      	sub	sp, #20
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006442:	2300      	movs	r3, #0
 8006444:	60fb      	str	r3, [r7, #12]
 8006446:	e014      	b.n	8006472 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006448:	4a0f      	ldr	r2, [pc, #60]	@ (8006488 <vQueueAddToRegistry+0x50>)
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d10b      	bne.n	800646c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006454:	490c      	ldr	r1, [pc, #48]	@ (8006488 <vQueueAddToRegistry+0x50>)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	683a      	ldr	r2, [r7, #0]
 800645a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800645e:	4a0a      	ldr	r2, [pc, #40]	@ (8006488 <vQueueAddToRegistry+0x50>)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	00db      	lsls	r3, r3, #3
 8006464:	4413      	add	r3, r2
 8006466:	687a      	ldr	r2, [r7, #4]
 8006468:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800646a:	e006      	b.n	800647a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	3301      	adds	r3, #1
 8006470:	60fb      	str	r3, [r7, #12]
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2b07      	cmp	r3, #7
 8006476:	d9e7      	bls.n	8006448 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006478:	bf00      	nop
 800647a:	bf00      	nop
 800647c:	3714      	adds	r7, #20
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr
 8006486:	bf00      	nop
 8006488:	20000994 	.word	0x20000994

0800648c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800648c:	b580      	push	{r7, lr}
 800648e:	b086      	sub	sp, #24
 8006490:	af00      	add	r7, sp, #0
 8006492:	60f8      	str	r0, [r7, #12]
 8006494:	60b9      	str	r1, [r7, #8]
 8006496:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800649c:	f001 fd5c 	bl	8007f58 <vPortEnterCritical>
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80064a6:	b25b      	sxtb	r3, r3
 80064a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ac:	d103      	bne.n	80064b6 <vQueueWaitForMessageRestricted+0x2a>
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80064bc:	b25b      	sxtb	r3, r3
 80064be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064c2:	d103      	bne.n	80064cc <vQueueWaitForMessageRestricted+0x40>
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80064cc:	f001 fd76 	bl	8007fbc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d106      	bne.n	80064e6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	3324      	adds	r3, #36	@ 0x24
 80064dc:	687a      	ldr	r2, [r7, #4]
 80064de:	68b9      	ldr	r1, [r7, #8]
 80064e0:	4618      	mov	r0, r3
 80064e2:	f000 fd3d 	bl	8006f60 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80064e6:	6978      	ldr	r0, [r7, #20]
 80064e8:	f7ff ff26 	bl	8006338 <prvUnlockQueue>
	}
 80064ec:	bf00      	nop
 80064ee:	3718      	adds	r7, #24
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b08e      	sub	sp, #56	@ 0x38
 80064f8:	af04      	add	r7, sp, #16
 80064fa:	60f8      	str	r0, [r7, #12]
 80064fc:	60b9      	str	r1, [r7, #8]
 80064fe:	607a      	str	r2, [r7, #4]
 8006500:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006502:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006504:	2b00      	cmp	r3, #0
 8006506:	d10b      	bne.n	8006520 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800650c:	f383 8811 	msr	BASEPRI, r3
 8006510:	f3bf 8f6f 	isb	sy
 8006514:	f3bf 8f4f 	dsb	sy
 8006518:	623b      	str	r3, [r7, #32]
}
 800651a:	bf00      	nop
 800651c:	bf00      	nop
 800651e:	e7fd      	b.n	800651c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006522:	2b00      	cmp	r3, #0
 8006524:	d10b      	bne.n	800653e <xTaskCreateStatic+0x4a>
	__asm volatile
 8006526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800652a:	f383 8811 	msr	BASEPRI, r3
 800652e:	f3bf 8f6f 	isb	sy
 8006532:	f3bf 8f4f 	dsb	sy
 8006536:	61fb      	str	r3, [r7, #28]
}
 8006538:	bf00      	nop
 800653a:	bf00      	nop
 800653c:	e7fd      	b.n	800653a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800653e:	23a8      	movs	r3, #168	@ 0xa8
 8006540:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	2ba8      	cmp	r3, #168	@ 0xa8
 8006546:	d00b      	beq.n	8006560 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800654c:	f383 8811 	msr	BASEPRI, r3
 8006550:	f3bf 8f6f 	isb	sy
 8006554:	f3bf 8f4f 	dsb	sy
 8006558:	61bb      	str	r3, [r7, #24]
}
 800655a:	bf00      	nop
 800655c:	bf00      	nop
 800655e:	e7fd      	b.n	800655c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006560:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006564:	2b00      	cmp	r3, #0
 8006566:	d01e      	beq.n	80065a6 <xTaskCreateStatic+0xb2>
 8006568:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800656a:	2b00      	cmp	r3, #0
 800656c:	d01b      	beq.n	80065a6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800656e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006570:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006574:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006576:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800657a:	2202      	movs	r2, #2
 800657c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006580:	2300      	movs	r3, #0
 8006582:	9303      	str	r3, [sp, #12]
 8006584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006586:	9302      	str	r3, [sp, #8]
 8006588:	f107 0314 	add.w	r3, r7, #20
 800658c:	9301      	str	r3, [sp, #4]
 800658e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006590:	9300      	str	r3, [sp, #0]
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	68b9      	ldr	r1, [r7, #8]
 8006598:	68f8      	ldr	r0, [r7, #12]
 800659a:	f000 f851 	bl	8006640 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800659e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80065a0:	f000 f8f6 	bl	8006790 <prvAddNewTaskToReadyList>
 80065a4:	e001      	b.n	80065aa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80065a6:	2300      	movs	r3, #0
 80065a8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80065aa:	697b      	ldr	r3, [r7, #20]
	}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3728      	adds	r7, #40	@ 0x28
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b08c      	sub	sp, #48	@ 0x30
 80065b8:	af04      	add	r7, sp, #16
 80065ba:	60f8      	str	r0, [r7, #12]
 80065bc:	60b9      	str	r1, [r7, #8]
 80065be:	603b      	str	r3, [r7, #0]
 80065c0:	4613      	mov	r3, r2
 80065c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80065c4:	88fb      	ldrh	r3, [r7, #6]
 80065c6:	009b      	lsls	r3, r3, #2
 80065c8:	4618      	mov	r0, r3
 80065ca:	f001 fde7 	bl	800819c <pvPortMalloc>
 80065ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00e      	beq.n	80065f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80065d6:	20a8      	movs	r0, #168	@ 0xa8
 80065d8:	f001 fde0 	bl	800819c <pvPortMalloc>
 80065dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80065de:	69fb      	ldr	r3, [r7, #28]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d003      	beq.n	80065ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80065e4:	69fb      	ldr	r3, [r7, #28]
 80065e6:	697a      	ldr	r2, [r7, #20]
 80065e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80065ea:	e005      	b.n	80065f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80065ec:	6978      	ldr	r0, [r7, #20]
 80065ee:	f001 fea3 	bl	8008338 <vPortFree>
 80065f2:	e001      	b.n	80065f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80065f4:	2300      	movs	r3, #0
 80065f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d017      	beq.n	800662e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80065fe:	69fb      	ldr	r3, [r7, #28]
 8006600:	2200      	movs	r2, #0
 8006602:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006606:	88fa      	ldrh	r2, [r7, #6]
 8006608:	2300      	movs	r3, #0
 800660a:	9303      	str	r3, [sp, #12]
 800660c:	69fb      	ldr	r3, [r7, #28]
 800660e:	9302      	str	r3, [sp, #8]
 8006610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006612:	9301      	str	r3, [sp, #4]
 8006614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006616:	9300      	str	r3, [sp, #0]
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	68b9      	ldr	r1, [r7, #8]
 800661c:	68f8      	ldr	r0, [r7, #12]
 800661e:	f000 f80f 	bl	8006640 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006622:	69f8      	ldr	r0, [r7, #28]
 8006624:	f000 f8b4 	bl	8006790 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006628:	2301      	movs	r3, #1
 800662a:	61bb      	str	r3, [r7, #24]
 800662c:	e002      	b.n	8006634 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800662e:	f04f 33ff 	mov.w	r3, #4294967295
 8006632:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006634:	69bb      	ldr	r3, [r7, #24]
	}
 8006636:	4618      	mov	r0, r3
 8006638:	3720      	adds	r7, #32
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
	...

08006640 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b088      	sub	sp, #32
 8006644:	af00      	add	r7, sp, #0
 8006646:	60f8      	str	r0, [r7, #12]
 8006648:	60b9      	str	r1, [r7, #8]
 800664a:	607a      	str	r2, [r7, #4]
 800664c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800664e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006650:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	009b      	lsls	r3, r3, #2
 8006656:	461a      	mov	r2, r3
 8006658:	21a5      	movs	r1, #165	@ 0xa5
 800665a:	f001 ffaf 	bl	80085bc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800665e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006660:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006668:	3b01      	subs	r3, #1
 800666a:	009b      	lsls	r3, r3, #2
 800666c:	4413      	add	r3, r2
 800666e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006670:	69bb      	ldr	r3, [r7, #24]
 8006672:	f023 0307 	bic.w	r3, r3, #7
 8006676:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006678:	69bb      	ldr	r3, [r7, #24]
 800667a:	f003 0307 	and.w	r3, r3, #7
 800667e:	2b00      	cmp	r3, #0
 8006680:	d00b      	beq.n	800669a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006686:	f383 8811 	msr	BASEPRI, r3
 800668a:	f3bf 8f6f 	isb	sy
 800668e:	f3bf 8f4f 	dsb	sy
 8006692:	617b      	str	r3, [r7, #20]
}
 8006694:	bf00      	nop
 8006696:	bf00      	nop
 8006698:	e7fd      	b.n	8006696 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d01f      	beq.n	80066e0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80066a0:	2300      	movs	r3, #0
 80066a2:	61fb      	str	r3, [r7, #28]
 80066a4:	e012      	b.n	80066cc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80066a6:	68ba      	ldr	r2, [r7, #8]
 80066a8:	69fb      	ldr	r3, [r7, #28]
 80066aa:	4413      	add	r3, r2
 80066ac:	7819      	ldrb	r1, [r3, #0]
 80066ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	4413      	add	r3, r2
 80066b4:	3334      	adds	r3, #52	@ 0x34
 80066b6:	460a      	mov	r2, r1
 80066b8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80066ba:	68ba      	ldr	r2, [r7, #8]
 80066bc:	69fb      	ldr	r3, [r7, #28]
 80066be:	4413      	add	r3, r2
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d006      	beq.n	80066d4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	3301      	adds	r3, #1
 80066ca:	61fb      	str	r3, [r7, #28]
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	2b0f      	cmp	r3, #15
 80066d0:	d9e9      	bls.n	80066a6 <prvInitialiseNewTask+0x66>
 80066d2:	e000      	b.n	80066d6 <prvInitialiseNewTask+0x96>
			{
				break;
 80066d4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80066d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d8:	2200      	movs	r2, #0
 80066da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80066de:	e003      	b.n	80066e8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80066e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e2:	2200      	movs	r2, #0
 80066e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80066e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ea:	2b37      	cmp	r3, #55	@ 0x37
 80066ec:	d901      	bls.n	80066f2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80066ee:	2337      	movs	r3, #55	@ 0x37
 80066f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80066f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80066f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80066f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80066fc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80066fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006700:	2200      	movs	r2, #0
 8006702:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006706:	3304      	adds	r3, #4
 8006708:	4618      	mov	r0, r3
 800670a:	f7ff f8a7 	bl	800585c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800670e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006710:	3318      	adds	r3, #24
 8006712:	4618      	mov	r0, r3
 8006714:	f7ff f8a2 	bl	800585c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800671a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800671c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800671e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006720:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006726:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800672a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800672c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800672e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006730:	2200      	movs	r2, #0
 8006732:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006738:	2200      	movs	r2, #0
 800673a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800673e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006740:	3354      	adds	r3, #84	@ 0x54
 8006742:	224c      	movs	r2, #76	@ 0x4c
 8006744:	2100      	movs	r1, #0
 8006746:	4618      	mov	r0, r3
 8006748:	f001 ff38 	bl	80085bc <memset>
 800674c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800674e:	4a0d      	ldr	r2, [pc, #52]	@ (8006784 <prvInitialiseNewTask+0x144>)
 8006750:	659a      	str	r2, [r3, #88]	@ 0x58
 8006752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006754:	4a0c      	ldr	r2, [pc, #48]	@ (8006788 <prvInitialiseNewTask+0x148>)
 8006756:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800675a:	4a0c      	ldr	r2, [pc, #48]	@ (800678c <prvInitialiseNewTask+0x14c>)
 800675c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800675e:	683a      	ldr	r2, [r7, #0]
 8006760:	68f9      	ldr	r1, [r7, #12]
 8006762:	69b8      	ldr	r0, [r7, #24]
 8006764:	f001 fac6 	bl	8007cf4 <pxPortInitialiseStack>
 8006768:	4602      	mov	r2, r0
 800676a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800676c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800676e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006770:	2b00      	cmp	r3, #0
 8006772:	d002      	beq.n	800677a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006776:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006778:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800677a:	bf00      	nop
 800677c:	3720      	adds	r7, #32
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}
 8006782:	bf00      	nop
 8006784:	20004c28 	.word	0x20004c28
 8006788:	20004c90 	.word	0x20004c90
 800678c:	20004cf8 	.word	0x20004cf8

08006790 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b082      	sub	sp, #8
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006798:	f001 fbde 	bl	8007f58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800679c:	4b2d      	ldr	r3, [pc, #180]	@ (8006854 <prvAddNewTaskToReadyList+0xc4>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	3301      	adds	r3, #1
 80067a2:	4a2c      	ldr	r2, [pc, #176]	@ (8006854 <prvAddNewTaskToReadyList+0xc4>)
 80067a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80067a6:	4b2c      	ldr	r3, [pc, #176]	@ (8006858 <prvAddNewTaskToReadyList+0xc8>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d109      	bne.n	80067c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80067ae:	4a2a      	ldr	r2, [pc, #168]	@ (8006858 <prvAddNewTaskToReadyList+0xc8>)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80067b4:	4b27      	ldr	r3, [pc, #156]	@ (8006854 <prvAddNewTaskToReadyList+0xc4>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d110      	bne.n	80067de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80067bc:	f000 fd62 	bl	8007284 <prvInitialiseTaskLists>
 80067c0:	e00d      	b.n	80067de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80067c2:	4b26      	ldr	r3, [pc, #152]	@ (800685c <prvAddNewTaskToReadyList+0xcc>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d109      	bne.n	80067de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80067ca:	4b23      	ldr	r3, [pc, #140]	@ (8006858 <prvAddNewTaskToReadyList+0xc8>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d802      	bhi.n	80067de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80067d8:	4a1f      	ldr	r2, [pc, #124]	@ (8006858 <prvAddNewTaskToReadyList+0xc8>)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80067de:	4b20      	ldr	r3, [pc, #128]	@ (8006860 <prvAddNewTaskToReadyList+0xd0>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	3301      	adds	r3, #1
 80067e4:	4a1e      	ldr	r2, [pc, #120]	@ (8006860 <prvAddNewTaskToReadyList+0xd0>)
 80067e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80067e8:	4b1d      	ldr	r3, [pc, #116]	@ (8006860 <prvAddNewTaskToReadyList+0xd0>)
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067f4:	4b1b      	ldr	r3, [pc, #108]	@ (8006864 <prvAddNewTaskToReadyList+0xd4>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d903      	bls.n	8006804 <prvAddNewTaskToReadyList+0x74>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006800:	4a18      	ldr	r2, [pc, #96]	@ (8006864 <prvAddNewTaskToReadyList+0xd4>)
 8006802:	6013      	str	r3, [r2, #0]
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006808:	4613      	mov	r3, r2
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	4413      	add	r3, r2
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	4a15      	ldr	r2, [pc, #84]	@ (8006868 <prvAddNewTaskToReadyList+0xd8>)
 8006812:	441a      	add	r2, r3
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	3304      	adds	r3, #4
 8006818:	4619      	mov	r1, r3
 800681a:	4610      	mov	r0, r2
 800681c:	f7ff f82b 	bl	8005876 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006820:	f001 fbcc 	bl	8007fbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006824:	4b0d      	ldr	r3, [pc, #52]	@ (800685c <prvAddNewTaskToReadyList+0xcc>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d00e      	beq.n	800684a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800682c:	4b0a      	ldr	r3, [pc, #40]	@ (8006858 <prvAddNewTaskToReadyList+0xc8>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006836:	429a      	cmp	r2, r3
 8006838:	d207      	bcs.n	800684a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800683a:	4b0c      	ldr	r3, [pc, #48]	@ (800686c <prvAddNewTaskToReadyList+0xdc>)
 800683c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006840:	601a      	str	r2, [r3, #0]
 8006842:	f3bf 8f4f 	dsb	sy
 8006846:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800684a:	bf00      	nop
 800684c:	3708      	adds	r7, #8
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}
 8006852:	bf00      	nop
 8006854:	20000ea8 	.word	0x20000ea8
 8006858:	200009d4 	.word	0x200009d4
 800685c:	20000eb4 	.word	0x20000eb4
 8006860:	20000ec4 	.word	0x20000ec4
 8006864:	20000eb0 	.word	0x20000eb0
 8006868:	200009d8 	.word	0x200009d8
 800686c:	e000ed04 	.word	0xe000ed04

08006870 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006870:	b580      	push	{r7, lr}
 8006872:	b08a      	sub	sp, #40	@ 0x28
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800687a:	2300      	movs	r3, #0
 800687c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d10b      	bne.n	800689c <vTaskDelayUntil+0x2c>
	__asm volatile
 8006884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006888:	f383 8811 	msr	BASEPRI, r3
 800688c:	f3bf 8f6f 	isb	sy
 8006890:	f3bf 8f4f 	dsb	sy
 8006894:	617b      	str	r3, [r7, #20]
}
 8006896:	bf00      	nop
 8006898:	bf00      	nop
 800689a:	e7fd      	b.n	8006898 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d10b      	bne.n	80068ba <vTaskDelayUntil+0x4a>
	__asm volatile
 80068a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a6:	f383 8811 	msr	BASEPRI, r3
 80068aa:	f3bf 8f6f 	isb	sy
 80068ae:	f3bf 8f4f 	dsb	sy
 80068b2:	613b      	str	r3, [r7, #16]
}
 80068b4:	bf00      	nop
 80068b6:	bf00      	nop
 80068b8:	e7fd      	b.n	80068b6 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80068ba:	4b2a      	ldr	r3, [pc, #168]	@ (8006964 <vTaskDelayUntil+0xf4>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d00b      	beq.n	80068da <vTaskDelayUntil+0x6a>
	__asm volatile
 80068c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c6:	f383 8811 	msr	BASEPRI, r3
 80068ca:	f3bf 8f6f 	isb	sy
 80068ce:	f3bf 8f4f 	dsb	sy
 80068d2:	60fb      	str	r3, [r7, #12]
}
 80068d4:	bf00      	nop
 80068d6:	bf00      	nop
 80068d8:	e7fd      	b.n	80068d6 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80068da:	f000 f8ef 	bl	8006abc <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80068de:	4b22      	ldr	r3, [pc, #136]	@ (8006968 <vTaskDelayUntil+0xf8>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	683a      	ldr	r2, [r7, #0]
 80068ea:	4413      	add	r3, r2
 80068ec:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	6a3a      	ldr	r2, [r7, #32]
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d20b      	bcs.n	8006910 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	69fa      	ldr	r2, [r7, #28]
 80068fe:	429a      	cmp	r2, r3
 8006900:	d211      	bcs.n	8006926 <vTaskDelayUntil+0xb6>
 8006902:	69fa      	ldr	r2, [r7, #28]
 8006904:	6a3b      	ldr	r3, [r7, #32]
 8006906:	429a      	cmp	r2, r3
 8006908:	d90d      	bls.n	8006926 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800690a:	2301      	movs	r3, #1
 800690c:	627b      	str	r3, [r7, #36]	@ 0x24
 800690e:	e00a      	b.n	8006926 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	69fa      	ldr	r2, [r7, #28]
 8006916:	429a      	cmp	r2, r3
 8006918:	d303      	bcc.n	8006922 <vTaskDelayUntil+0xb2>
 800691a:	69fa      	ldr	r2, [r7, #28]
 800691c:	6a3b      	ldr	r3, [r7, #32]
 800691e:	429a      	cmp	r2, r3
 8006920:	d901      	bls.n	8006926 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8006922:	2301      	movs	r3, #1
 8006924:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	69fa      	ldr	r2, [r7, #28]
 800692a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800692c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800692e:	2b00      	cmp	r3, #0
 8006930:	d006      	beq.n	8006940 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006932:	69fa      	ldr	r2, [r7, #28]
 8006934:	6a3b      	ldr	r3, [r7, #32]
 8006936:	1ad3      	subs	r3, r2, r3
 8006938:	2100      	movs	r1, #0
 800693a:	4618      	mov	r0, r3
 800693c:	f000 fe0c 	bl	8007558 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006940:	f000 f8ca 	bl	8006ad8 <xTaskResumeAll>
 8006944:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006946:	69bb      	ldr	r3, [r7, #24]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d107      	bne.n	800695c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800694c:	4b07      	ldr	r3, [pc, #28]	@ (800696c <vTaskDelayUntil+0xfc>)
 800694e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006952:	601a      	str	r2, [r3, #0]
 8006954:	f3bf 8f4f 	dsb	sy
 8006958:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800695c:	bf00      	nop
 800695e:	3728      	adds	r7, #40	@ 0x28
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}
 8006964:	20000ed0 	.word	0x20000ed0
 8006968:	20000eac 	.word	0x20000eac
 800696c:	e000ed04 	.word	0xe000ed04

08006970 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006970:	b580      	push	{r7, lr}
 8006972:	b084      	sub	sp, #16
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006978:	2300      	movs	r3, #0
 800697a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d018      	beq.n	80069b4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006982:	4b14      	ldr	r3, [pc, #80]	@ (80069d4 <vTaskDelay+0x64>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d00b      	beq.n	80069a2 <vTaskDelay+0x32>
	__asm volatile
 800698a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800698e:	f383 8811 	msr	BASEPRI, r3
 8006992:	f3bf 8f6f 	isb	sy
 8006996:	f3bf 8f4f 	dsb	sy
 800699a:	60bb      	str	r3, [r7, #8]
}
 800699c:	bf00      	nop
 800699e:	bf00      	nop
 80069a0:	e7fd      	b.n	800699e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80069a2:	f000 f88b 	bl	8006abc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80069a6:	2100      	movs	r1, #0
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f000 fdd5 	bl	8007558 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80069ae:	f000 f893 	bl	8006ad8 <xTaskResumeAll>
 80069b2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d107      	bne.n	80069ca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80069ba:	4b07      	ldr	r3, [pc, #28]	@ (80069d8 <vTaskDelay+0x68>)
 80069bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069c0:	601a      	str	r2, [r3, #0]
 80069c2:	f3bf 8f4f 	dsb	sy
 80069c6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80069ca:	bf00      	nop
 80069cc:	3710      	adds	r7, #16
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}
 80069d2:	bf00      	nop
 80069d4:	20000ed0 	.word	0x20000ed0
 80069d8:	e000ed04 	.word	0xe000ed04

080069dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b08a      	sub	sp, #40	@ 0x28
 80069e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80069e2:	2300      	movs	r3, #0
 80069e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80069e6:	2300      	movs	r3, #0
 80069e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80069ea:	463a      	mov	r2, r7
 80069ec:	1d39      	adds	r1, r7, #4
 80069ee:	f107 0308 	add.w	r3, r7, #8
 80069f2:	4618      	mov	r0, r3
 80069f4:	f7fe fd3c 	bl	8005470 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80069f8:	6839      	ldr	r1, [r7, #0]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	68ba      	ldr	r2, [r7, #8]
 80069fe:	9202      	str	r2, [sp, #8]
 8006a00:	9301      	str	r3, [sp, #4]
 8006a02:	2300      	movs	r3, #0
 8006a04:	9300      	str	r3, [sp, #0]
 8006a06:	2300      	movs	r3, #0
 8006a08:	460a      	mov	r2, r1
 8006a0a:	4924      	ldr	r1, [pc, #144]	@ (8006a9c <vTaskStartScheduler+0xc0>)
 8006a0c:	4824      	ldr	r0, [pc, #144]	@ (8006aa0 <vTaskStartScheduler+0xc4>)
 8006a0e:	f7ff fd71 	bl	80064f4 <xTaskCreateStatic>
 8006a12:	4603      	mov	r3, r0
 8006a14:	4a23      	ldr	r2, [pc, #140]	@ (8006aa4 <vTaskStartScheduler+0xc8>)
 8006a16:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006a18:	4b22      	ldr	r3, [pc, #136]	@ (8006aa4 <vTaskStartScheduler+0xc8>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d002      	beq.n	8006a26 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006a20:	2301      	movs	r3, #1
 8006a22:	617b      	str	r3, [r7, #20]
 8006a24:	e001      	b.n	8006a2a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006a26:	2300      	movs	r3, #0
 8006a28:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d102      	bne.n	8006a36 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006a30:	f000 fde6 	bl	8007600 <xTimerCreateTimerTask>
 8006a34:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d11b      	bne.n	8006a74 <vTaskStartScheduler+0x98>
	__asm volatile
 8006a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a40:	f383 8811 	msr	BASEPRI, r3
 8006a44:	f3bf 8f6f 	isb	sy
 8006a48:	f3bf 8f4f 	dsb	sy
 8006a4c:	613b      	str	r3, [r7, #16]
}
 8006a4e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006a50:	4b15      	ldr	r3, [pc, #84]	@ (8006aa8 <vTaskStartScheduler+0xcc>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	3354      	adds	r3, #84	@ 0x54
 8006a56:	4a15      	ldr	r2, [pc, #84]	@ (8006aac <vTaskStartScheduler+0xd0>)
 8006a58:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006a5a:	4b15      	ldr	r3, [pc, #84]	@ (8006ab0 <vTaskStartScheduler+0xd4>)
 8006a5c:	f04f 32ff 	mov.w	r2, #4294967295
 8006a60:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006a62:	4b14      	ldr	r3, [pc, #80]	@ (8006ab4 <vTaskStartScheduler+0xd8>)
 8006a64:	2201      	movs	r2, #1
 8006a66:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006a68:	4b13      	ldr	r3, [pc, #76]	@ (8006ab8 <vTaskStartScheduler+0xdc>)
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006a6e:	f001 f9cf 	bl	8007e10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006a72:	e00f      	b.n	8006a94 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a7a:	d10b      	bne.n	8006a94 <vTaskStartScheduler+0xb8>
	__asm volatile
 8006a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a80:	f383 8811 	msr	BASEPRI, r3
 8006a84:	f3bf 8f6f 	isb	sy
 8006a88:	f3bf 8f4f 	dsb	sy
 8006a8c:	60fb      	str	r3, [r7, #12]
}
 8006a8e:	bf00      	nop
 8006a90:	bf00      	nop
 8006a92:	e7fd      	b.n	8006a90 <vTaskStartScheduler+0xb4>
}
 8006a94:	bf00      	nop
 8006a96:	3718      	adds	r7, #24
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	08009068 	.word	0x08009068
 8006aa0:	08007255 	.word	0x08007255
 8006aa4:	20000ecc 	.word	0x20000ecc
 8006aa8:	200009d4 	.word	0x200009d4
 8006aac:	20000014 	.word	0x20000014
 8006ab0:	20000ec8 	.word	0x20000ec8
 8006ab4:	20000eb4 	.word	0x20000eb4
 8006ab8:	20000eac 	.word	0x20000eac

08006abc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006abc:	b480      	push	{r7}
 8006abe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006ac0:	4b04      	ldr	r3, [pc, #16]	@ (8006ad4 <vTaskSuspendAll+0x18>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	3301      	adds	r3, #1
 8006ac6:	4a03      	ldr	r2, [pc, #12]	@ (8006ad4 <vTaskSuspendAll+0x18>)
 8006ac8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006aca:	bf00      	nop
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr
 8006ad4:	20000ed0 	.word	0x20000ed0

08006ad8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b084      	sub	sp, #16
 8006adc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006ae6:	4b42      	ldr	r3, [pc, #264]	@ (8006bf0 <xTaskResumeAll+0x118>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d10b      	bne.n	8006b06 <xTaskResumeAll+0x2e>
	__asm volatile
 8006aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af2:	f383 8811 	msr	BASEPRI, r3
 8006af6:	f3bf 8f6f 	isb	sy
 8006afa:	f3bf 8f4f 	dsb	sy
 8006afe:	603b      	str	r3, [r7, #0]
}
 8006b00:	bf00      	nop
 8006b02:	bf00      	nop
 8006b04:	e7fd      	b.n	8006b02 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006b06:	f001 fa27 	bl	8007f58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006b0a:	4b39      	ldr	r3, [pc, #228]	@ (8006bf0 <xTaskResumeAll+0x118>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	3b01      	subs	r3, #1
 8006b10:	4a37      	ldr	r2, [pc, #220]	@ (8006bf0 <xTaskResumeAll+0x118>)
 8006b12:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b14:	4b36      	ldr	r3, [pc, #216]	@ (8006bf0 <xTaskResumeAll+0x118>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d162      	bne.n	8006be2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006b1c:	4b35      	ldr	r3, [pc, #212]	@ (8006bf4 <xTaskResumeAll+0x11c>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d05e      	beq.n	8006be2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b24:	e02f      	b.n	8006b86 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b26:	4b34      	ldr	r3, [pc, #208]	@ (8006bf8 <xTaskResumeAll+0x120>)
 8006b28:	68db      	ldr	r3, [r3, #12]
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	3318      	adds	r3, #24
 8006b32:	4618      	mov	r0, r3
 8006b34:	f7fe fefc 	bl	8005930 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	3304      	adds	r3, #4
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f7fe fef7 	bl	8005930 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b46:	4b2d      	ldr	r3, [pc, #180]	@ (8006bfc <xTaskResumeAll+0x124>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d903      	bls.n	8006b56 <xTaskResumeAll+0x7e>
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b52:	4a2a      	ldr	r2, [pc, #168]	@ (8006bfc <xTaskResumeAll+0x124>)
 8006b54:	6013      	str	r3, [r2, #0]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b5a:	4613      	mov	r3, r2
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	4413      	add	r3, r2
 8006b60:	009b      	lsls	r3, r3, #2
 8006b62:	4a27      	ldr	r2, [pc, #156]	@ (8006c00 <xTaskResumeAll+0x128>)
 8006b64:	441a      	add	r2, r3
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	3304      	adds	r3, #4
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	4610      	mov	r0, r2
 8006b6e:	f7fe fe82 	bl	8005876 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b76:	4b23      	ldr	r3, [pc, #140]	@ (8006c04 <xTaskResumeAll+0x12c>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d302      	bcc.n	8006b86 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006b80:	4b21      	ldr	r3, [pc, #132]	@ (8006c08 <xTaskResumeAll+0x130>)
 8006b82:	2201      	movs	r2, #1
 8006b84:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b86:	4b1c      	ldr	r3, [pc, #112]	@ (8006bf8 <xTaskResumeAll+0x120>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d1cb      	bne.n	8006b26 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d001      	beq.n	8006b98 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006b94:	f000 fc1a 	bl	80073cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006b98:	4b1c      	ldr	r3, [pc, #112]	@ (8006c0c <xTaskResumeAll+0x134>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d010      	beq.n	8006bc6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006ba4:	f000 f858 	bl	8006c58 <xTaskIncrementTick>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d002      	beq.n	8006bb4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006bae:	4b16      	ldr	r3, [pc, #88]	@ (8006c08 <xTaskResumeAll+0x130>)
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	3b01      	subs	r3, #1
 8006bb8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d1f1      	bne.n	8006ba4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006bc0:	4b12      	ldr	r3, [pc, #72]	@ (8006c0c <xTaskResumeAll+0x134>)
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006bc6:	4b10      	ldr	r3, [pc, #64]	@ (8006c08 <xTaskResumeAll+0x130>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d009      	beq.n	8006be2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006bd2:	4b0f      	ldr	r3, [pc, #60]	@ (8006c10 <xTaskResumeAll+0x138>)
 8006bd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bd8:	601a      	str	r2, [r3, #0]
 8006bda:	f3bf 8f4f 	dsb	sy
 8006bde:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006be2:	f001 f9eb 	bl	8007fbc <vPortExitCritical>

	return xAlreadyYielded;
 8006be6:	68bb      	ldr	r3, [r7, #8]
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3710      	adds	r7, #16
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}
 8006bf0:	20000ed0 	.word	0x20000ed0
 8006bf4:	20000ea8 	.word	0x20000ea8
 8006bf8:	20000e68 	.word	0x20000e68
 8006bfc:	20000eb0 	.word	0x20000eb0
 8006c00:	200009d8 	.word	0x200009d8
 8006c04:	200009d4 	.word	0x200009d4
 8006c08:	20000ebc 	.word	0x20000ebc
 8006c0c:	20000eb8 	.word	0x20000eb8
 8006c10:	e000ed04 	.word	0xe000ed04

08006c14 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006c14:	b480      	push	{r7}
 8006c16:	b083      	sub	sp, #12
 8006c18:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006c1a:	4b05      	ldr	r3, [pc, #20]	@ (8006c30 <xTaskGetTickCount+0x1c>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006c20:	687b      	ldr	r3, [r7, #4]
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	370c      	adds	r7, #12
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr
 8006c2e:	bf00      	nop
 8006c30:	20000eac 	.word	0x20000eac

08006c34 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b082      	sub	sp, #8
 8006c38:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006c3a:	f001 fa6d 	bl	8008118 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8006c3e:	2300      	movs	r3, #0
 8006c40:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8006c42:	4b04      	ldr	r3, [pc, #16]	@ (8006c54 <xTaskGetTickCountFromISR+0x20>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006c48:	683b      	ldr	r3, [r7, #0]
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3708      	adds	r7, #8
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	20000eac 	.word	0x20000eac

08006c58 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b086      	sub	sp, #24
 8006c5c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c62:	4b4f      	ldr	r3, [pc, #316]	@ (8006da0 <xTaskIncrementTick+0x148>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	f040 8090 	bne.w	8006d8c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006c6c:	4b4d      	ldr	r3, [pc, #308]	@ (8006da4 <xTaskIncrementTick+0x14c>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	3301      	adds	r3, #1
 8006c72:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006c74:	4a4b      	ldr	r2, [pc, #300]	@ (8006da4 <xTaskIncrementTick+0x14c>)
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d121      	bne.n	8006cc4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006c80:	4b49      	ldr	r3, [pc, #292]	@ (8006da8 <xTaskIncrementTick+0x150>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d00b      	beq.n	8006ca2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8006c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c8e:	f383 8811 	msr	BASEPRI, r3
 8006c92:	f3bf 8f6f 	isb	sy
 8006c96:	f3bf 8f4f 	dsb	sy
 8006c9a:	603b      	str	r3, [r7, #0]
}
 8006c9c:	bf00      	nop
 8006c9e:	bf00      	nop
 8006ca0:	e7fd      	b.n	8006c9e <xTaskIncrementTick+0x46>
 8006ca2:	4b41      	ldr	r3, [pc, #260]	@ (8006da8 <xTaskIncrementTick+0x150>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	60fb      	str	r3, [r7, #12]
 8006ca8:	4b40      	ldr	r3, [pc, #256]	@ (8006dac <xTaskIncrementTick+0x154>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a3e      	ldr	r2, [pc, #248]	@ (8006da8 <xTaskIncrementTick+0x150>)
 8006cae:	6013      	str	r3, [r2, #0]
 8006cb0:	4a3e      	ldr	r2, [pc, #248]	@ (8006dac <xTaskIncrementTick+0x154>)
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	6013      	str	r3, [r2, #0]
 8006cb6:	4b3e      	ldr	r3, [pc, #248]	@ (8006db0 <xTaskIncrementTick+0x158>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	3301      	adds	r3, #1
 8006cbc:	4a3c      	ldr	r2, [pc, #240]	@ (8006db0 <xTaskIncrementTick+0x158>)
 8006cbe:	6013      	str	r3, [r2, #0]
 8006cc0:	f000 fb84 	bl	80073cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006cc4:	4b3b      	ldr	r3, [pc, #236]	@ (8006db4 <xTaskIncrementTick+0x15c>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d349      	bcc.n	8006d62 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006cce:	4b36      	ldr	r3, [pc, #216]	@ (8006da8 <xTaskIncrementTick+0x150>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d104      	bne.n	8006ce2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006cd8:	4b36      	ldr	r3, [pc, #216]	@ (8006db4 <xTaskIncrementTick+0x15c>)
 8006cda:	f04f 32ff 	mov.w	r2, #4294967295
 8006cde:	601a      	str	r2, [r3, #0]
					break;
 8006ce0:	e03f      	b.n	8006d62 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ce2:	4b31      	ldr	r3, [pc, #196]	@ (8006da8 <xTaskIncrementTick+0x150>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006cf2:	693a      	ldr	r2, [r7, #16]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d203      	bcs.n	8006d02 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006cfa:	4a2e      	ldr	r2, [pc, #184]	@ (8006db4 <xTaskIncrementTick+0x15c>)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006d00:	e02f      	b.n	8006d62 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	3304      	adds	r3, #4
 8006d06:	4618      	mov	r0, r3
 8006d08:	f7fe fe12 	bl	8005930 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d004      	beq.n	8006d1e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	3318      	adds	r3, #24
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f7fe fe09 	bl	8005930 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d22:	4b25      	ldr	r3, [pc, #148]	@ (8006db8 <xTaskIncrementTick+0x160>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	429a      	cmp	r2, r3
 8006d28:	d903      	bls.n	8006d32 <xTaskIncrementTick+0xda>
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d2e:	4a22      	ldr	r2, [pc, #136]	@ (8006db8 <xTaskIncrementTick+0x160>)
 8006d30:	6013      	str	r3, [r2, #0]
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d36:	4613      	mov	r3, r2
 8006d38:	009b      	lsls	r3, r3, #2
 8006d3a:	4413      	add	r3, r2
 8006d3c:	009b      	lsls	r3, r3, #2
 8006d3e:	4a1f      	ldr	r2, [pc, #124]	@ (8006dbc <xTaskIncrementTick+0x164>)
 8006d40:	441a      	add	r2, r3
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	3304      	adds	r3, #4
 8006d46:	4619      	mov	r1, r3
 8006d48:	4610      	mov	r0, r2
 8006d4a:	f7fe fd94 	bl	8005876 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d52:	4b1b      	ldr	r3, [pc, #108]	@ (8006dc0 <xTaskIncrementTick+0x168>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d3b8      	bcc.n	8006cce <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d60:	e7b5      	b.n	8006cce <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006d62:	4b17      	ldr	r3, [pc, #92]	@ (8006dc0 <xTaskIncrementTick+0x168>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d68:	4914      	ldr	r1, [pc, #80]	@ (8006dbc <xTaskIncrementTick+0x164>)
 8006d6a:	4613      	mov	r3, r2
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	4413      	add	r3, r2
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	440b      	add	r3, r1
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d901      	bls.n	8006d7e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006d7e:	4b11      	ldr	r3, [pc, #68]	@ (8006dc4 <xTaskIncrementTick+0x16c>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d007      	beq.n	8006d96 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006d86:	2301      	movs	r3, #1
 8006d88:	617b      	str	r3, [r7, #20]
 8006d8a:	e004      	b.n	8006d96 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006d8c:	4b0e      	ldr	r3, [pc, #56]	@ (8006dc8 <xTaskIncrementTick+0x170>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	3301      	adds	r3, #1
 8006d92:	4a0d      	ldr	r2, [pc, #52]	@ (8006dc8 <xTaskIncrementTick+0x170>)
 8006d94:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006d96:	697b      	ldr	r3, [r7, #20]
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3718      	adds	r7, #24
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}
 8006da0:	20000ed0 	.word	0x20000ed0
 8006da4:	20000eac 	.word	0x20000eac
 8006da8:	20000e60 	.word	0x20000e60
 8006dac:	20000e64 	.word	0x20000e64
 8006db0:	20000ec0 	.word	0x20000ec0
 8006db4:	20000ec8 	.word	0x20000ec8
 8006db8:	20000eb0 	.word	0x20000eb0
 8006dbc:	200009d8 	.word	0x200009d8
 8006dc0:	200009d4 	.word	0x200009d4
 8006dc4:	20000ebc 	.word	0x20000ebc
 8006dc8:	20000eb8 	.word	0x20000eb8

08006dcc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b085      	sub	sp, #20
 8006dd0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006dd2:	4b2b      	ldr	r3, [pc, #172]	@ (8006e80 <vTaskSwitchContext+0xb4>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d003      	beq.n	8006de2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006dda:	4b2a      	ldr	r3, [pc, #168]	@ (8006e84 <vTaskSwitchContext+0xb8>)
 8006ddc:	2201      	movs	r2, #1
 8006dde:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006de0:	e047      	b.n	8006e72 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006de2:	4b28      	ldr	r3, [pc, #160]	@ (8006e84 <vTaskSwitchContext+0xb8>)
 8006de4:	2200      	movs	r2, #0
 8006de6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006de8:	4b27      	ldr	r3, [pc, #156]	@ (8006e88 <vTaskSwitchContext+0xbc>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	60fb      	str	r3, [r7, #12]
 8006dee:	e011      	b.n	8006e14 <vTaskSwitchContext+0x48>
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d10b      	bne.n	8006e0e <vTaskSwitchContext+0x42>
	__asm volatile
 8006df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dfa:	f383 8811 	msr	BASEPRI, r3
 8006dfe:	f3bf 8f6f 	isb	sy
 8006e02:	f3bf 8f4f 	dsb	sy
 8006e06:	607b      	str	r3, [r7, #4]
}
 8006e08:	bf00      	nop
 8006e0a:	bf00      	nop
 8006e0c:	e7fd      	b.n	8006e0a <vTaskSwitchContext+0x3e>
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	3b01      	subs	r3, #1
 8006e12:	60fb      	str	r3, [r7, #12]
 8006e14:	491d      	ldr	r1, [pc, #116]	@ (8006e8c <vTaskSwitchContext+0xc0>)
 8006e16:	68fa      	ldr	r2, [r7, #12]
 8006e18:	4613      	mov	r3, r2
 8006e1a:	009b      	lsls	r3, r3, #2
 8006e1c:	4413      	add	r3, r2
 8006e1e:	009b      	lsls	r3, r3, #2
 8006e20:	440b      	add	r3, r1
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d0e3      	beq.n	8006df0 <vTaskSwitchContext+0x24>
 8006e28:	68fa      	ldr	r2, [r7, #12]
 8006e2a:	4613      	mov	r3, r2
 8006e2c:	009b      	lsls	r3, r3, #2
 8006e2e:	4413      	add	r3, r2
 8006e30:	009b      	lsls	r3, r3, #2
 8006e32:	4a16      	ldr	r2, [pc, #88]	@ (8006e8c <vTaskSwitchContext+0xc0>)
 8006e34:	4413      	add	r3, r2
 8006e36:	60bb      	str	r3, [r7, #8]
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	685a      	ldr	r2, [r3, #4]
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	605a      	str	r2, [r3, #4]
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	685a      	ldr	r2, [r3, #4]
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	3308      	adds	r3, #8
 8006e4a:	429a      	cmp	r2, r3
 8006e4c:	d104      	bne.n	8006e58 <vTaskSwitchContext+0x8c>
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	685a      	ldr	r2, [r3, #4]
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	605a      	str	r2, [r3, #4]
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	4a0c      	ldr	r2, [pc, #48]	@ (8006e90 <vTaskSwitchContext+0xc4>)
 8006e60:	6013      	str	r3, [r2, #0]
 8006e62:	4a09      	ldr	r2, [pc, #36]	@ (8006e88 <vTaskSwitchContext+0xbc>)
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006e68:	4b09      	ldr	r3, [pc, #36]	@ (8006e90 <vTaskSwitchContext+0xc4>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	3354      	adds	r3, #84	@ 0x54
 8006e6e:	4a09      	ldr	r2, [pc, #36]	@ (8006e94 <vTaskSwitchContext+0xc8>)
 8006e70:	6013      	str	r3, [r2, #0]
}
 8006e72:	bf00      	nop
 8006e74:	3714      	adds	r7, #20
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr
 8006e7e:	bf00      	nop
 8006e80:	20000ed0 	.word	0x20000ed0
 8006e84:	20000ebc 	.word	0x20000ebc
 8006e88:	20000eb0 	.word	0x20000eb0
 8006e8c:	200009d8 	.word	0x200009d8
 8006e90:	200009d4 	.word	0x200009d4
 8006e94:	20000014 	.word	0x20000014

08006e98 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
 8006ea0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d10b      	bne.n	8006ec0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eac:	f383 8811 	msr	BASEPRI, r3
 8006eb0:	f3bf 8f6f 	isb	sy
 8006eb4:	f3bf 8f4f 	dsb	sy
 8006eb8:	60fb      	str	r3, [r7, #12]
}
 8006eba:	bf00      	nop
 8006ebc:	bf00      	nop
 8006ebe:	e7fd      	b.n	8006ebc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006ec0:	4b07      	ldr	r3, [pc, #28]	@ (8006ee0 <vTaskPlaceOnEventList+0x48>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	3318      	adds	r3, #24
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f7fe fcf8 	bl	80058be <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006ece:	2101      	movs	r1, #1
 8006ed0:	6838      	ldr	r0, [r7, #0]
 8006ed2:	f000 fb41 	bl	8007558 <prvAddCurrentTaskToDelayedList>
}
 8006ed6:	bf00      	nop
 8006ed8:	3710      	adds	r7, #16
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}
 8006ede:	bf00      	nop
 8006ee0:	200009d4 	.word	0x200009d4

08006ee4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b086      	sub	sp, #24
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	60f8      	str	r0, [r7, #12]
 8006eec:	60b9      	str	r1, [r7, #8]
 8006eee:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d10b      	bne.n	8006f0e <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8006ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006efa:	f383 8811 	msr	BASEPRI, r3
 8006efe:	f3bf 8f6f 	isb	sy
 8006f02:	f3bf 8f4f 	dsb	sy
 8006f06:	617b      	str	r3, [r7, #20]
}
 8006f08:	bf00      	nop
 8006f0a:	bf00      	nop
 8006f0c:	e7fd      	b.n	8006f0a <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8006f0e:	4b12      	ldr	r3, [pc, #72]	@ (8006f58 <vTaskPlaceOnUnorderedEventList+0x74>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d10b      	bne.n	8006f2e <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8006f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f1a:	f383 8811 	msr	BASEPRI, r3
 8006f1e:	f3bf 8f6f 	isb	sy
 8006f22:	f3bf 8f4f 	dsb	sy
 8006f26:	613b      	str	r3, [r7, #16]
}
 8006f28:	bf00      	nop
 8006f2a:	bf00      	nop
 8006f2c:	e7fd      	b.n	8006f2a <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8006f5c <vTaskPlaceOnUnorderedEventList+0x78>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	68ba      	ldr	r2, [r7, #8]
 8006f34:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8006f38:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f3a:	4b08      	ldr	r3, [pc, #32]	@ (8006f5c <vTaskPlaceOnUnorderedEventList+0x78>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	3318      	adds	r3, #24
 8006f40:	4619      	mov	r1, r3
 8006f42:	68f8      	ldr	r0, [r7, #12]
 8006f44:	f7fe fc97 	bl	8005876 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006f48:	2101      	movs	r1, #1
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 fb04 	bl	8007558 <prvAddCurrentTaskToDelayedList>
}
 8006f50:	bf00      	nop
 8006f52:	3718      	adds	r7, #24
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bd80      	pop	{r7, pc}
 8006f58:	20000ed0 	.word	0x20000ed0
 8006f5c:	200009d4 	.word	0x200009d4

08006f60 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b086      	sub	sp, #24
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d10b      	bne.n	8006f8a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f76:	f383 8811 	msr	BASEPRI, r3
 8006f7a:	f3bf 8f6f 	isb	sy
 8006f7e:	f3bf 8f4f 	dsb	sy
 8006f82:	617b      	str	r3, [r7, #20]
}
 8006f84:	bf00      	nop
 8006f86:	bf00      	nop
 8006f88:	e7fd      	b.n	8006f86 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8006fb4 <vTaskPlaceOnEventListRestricted+0x54>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	3318      	adds	r3, #24
 8006f90:	4619      	mov	r1, r3
 8006f92:	68f8      	ldr	r0, [r7, #12]
 8006f94:	f7fe fc6f 	bl	8005876 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d002      	beq.n	8006fa4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8006fa2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006fa4:	6879      	ldr	r1, [r7, #4]
 8006fa6:	68b8      	ldr	r0, [r7, #8]
 8006fa8:	f000 fad6 	bl	8007558 <prvAddCurrentTaskToDelayedList>
	}
 8006fac:	bf00      	nop
 8006fae:	3718      	adds	r7, #24
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}
 8006fb4:	200009d4 	.word	0x200009d4

08006fb8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b086      	sub	sp, #24
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	68db      	ldr	r3, [r3, #12]
 8006fc4:	68db      	ldr	r3, [r3, #12]
 8006fc6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006fc8:	693b      	ldr	r3, [r7, #16]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d10b      	bne.n	8006fe6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd2:	f383 8811 	msr	BASEPRI, r3
 8006fd6:	f3bf 8f6f 	isb	sy
 8006fda:	f3bf 8f4f 	dsb	sy
 8006fde:	60fb      	str	r3, [r7, #12]
}
 8006fe0:	bf00      	nop
 8006fe2:	bf00      	nop
 8006fe4:	e7fd      	b.n	8006fe2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	3318      	adds	r3, #24
 8006fea:	4618      	mov	r0, r3
 8006fec:	f7fe fca0 	bl	8005930 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ff0:	4b1d      	ldr	r3, [pc, #116]	@ (8007068 <xTaskRemoveFromEventList+0xb0>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d11d      	bne.n	8007034 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	3304      	adds	r3, #4
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f7fe fc97 	bl	8005930 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007006:	4b19      	ldr	r3, [pc, #100]	@ (800706c <xTaskRemoveFromEventList+0xb4>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	429a      	cmp	r2, r3
 800700c:	d903      	bls.n	8007016 <xTaskRemoveFromEventList+0x5e>
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007012:	4a16      	ldr	r2, [pc, #88]	@ (800706c <xTaskRemoveFromEventList+0xb4>)
 8007014:	6013      	str	r3, [r2, #0]
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800701a:	4613      	mov	r3, r2
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	4413      	add	r3, r2
 8007020:	009b      	lsls	r3, r3, #2
 8007022:	4a13      	ldr	r2, [pc, #76]	@ (8007070 <xTaskRemoveFromEventList+0xb8>)
 8007024:	441a      	add	r2, r3
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	3304      	adds	r3, #4
 800702a:	4619      	mov	r1, r3
 800702c:	4610      	mov	r0, r2
 800702e:	f7fe fc22 	bl	8005876 <vListInsertEnd>
 8007032:	e005      	b.n	8007040 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	3318      	adds	r3, #24
 8007038:	4619      	mov	r1, r3
 800703a:	480e      	ldr	r0, [pc, #56]	@ (8007074 <xTaskRemoveFromEventList+0xbc>)
 800703c:	f7fe fc1b 	bl	8005876 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007044:	4b0c      	ldr	r3, [pc, #48]	@ (8007078 <xTaskRemoveFromEventList+0xc0>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800704a:	429a      	cmp	r2, r3
 800704c:	d905      	bls.n	800705a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800704e:	2301      	movs	r3, #1
 8007050:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007052:	4b0a      	ldr	r3, [pc, #40]	@ (800707c <xTaskRemoveFromEventList+0xc4>)
 8007054:	2201      	movs	r2, #1
 8007056:	601a      	str	r2, [r3, #0]
 8007058:	e001      	b.n	800705e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800705a:	2300      	movs	r3, #0
 800705c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800705e:	697b      	ldr	r3, [r7, #20]
}
 8007060:	4618      	mov	r0, r3
 8007062:	3718      	adds	r7, #24
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}
 8007068:	20000ed0 	.word	0x20000ed0
 800706c:	20000eb0 	.word	0x20000eb0
 8007070:	200009d8 	.word	0x200009d8
 8007074:	20000e68 	.word	0x20000e68
 8007078:	200009d4 	.word	0x200009d4
 800707c:	20000ebc 	.word	0x20000ebc

08007080 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b086      	sub	sp, #24
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800708a:	4b2a      	ldr	r3, [pc, #168]	@ (8007134 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d10b      	bne.n	80070aa <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8007092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007096:	f383 8811 	msr	BASEPRI, r3
 800709a:	f3bf 8f6f 	isb	sy
 800709e:	f3bf 8f4f 	dsb	sy
 80070a2:	613b      	str	r3, [r7, #16]
}
 80070a4:	bf00      	nop
 80070a6:	bf00      	nop
 80070a8:	e7fd      	b.n	80070a6 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d10b      	bne.n	80070d8 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 80070c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c4:	f383 8811 	msr	BASEPRI, r3
 80070c8:	f3bf 8f6f 	isb	sy
 80070cc:	f3bf 8f4f 	dsb	sy
 80070d0:	60fb      	str	r3, [r7, #12]
}
 80070d2:	bf00      	nop
 80070d4:	bf00      	nop
 80070d6:	e7fd      	b.n	80070d4 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f7fe fc29 	bl	8005930 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	3304      	adds	r3, #4
 80070e2:	4618      	mov	r0, r3
 80070e4:	f7fe fc24 	bl	8005930 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070ec:	4b12      	ldr	r3, [pc, #72]	@ (8007138 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	429a      	cmp	r2, r3
 80070f2:	d903      	bls.n	80070fc <vTaskRemoveFromUnorderedEventList+0x7c>
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070f8:	4a0f      	ldr	r2, [pc, #60]	@ (8007138 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80070fa:	6013      	str	r3, [r2, #0]
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007100:	4613      	mov	r3, r2
 8007102:	009b      	lsls	r3, r3, #2
 8007104:	4413      	add	r3, r2
 8007106:	009b      	lsls	r3, r3, #2
 8007108:	4a0c      	ldr	r2, [pc, #48]	@ (800713c <vTaskRemoveFromUnorderedEventList+0xbc>)
 800710a:	441a      	add	r2, r3
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	3304      	adds	r3, #4
 8007110:	4619      	mov	r1, r3
 8007112:	4610      	mov	r0, r2
 8007114:	f7fe fbaf 	bl	8005876 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800711c:	4b08      	ldr	r3, [pc, #32]	@ (8007140 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007122:	429a      	cmp	r2, r3
 8007124:	d902      	bls.n	800712c <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8007126:	4b07      	ldr	r3, [pc, #28]	@ (8007144 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8007128:	2201      	movs	r2, #1
 800712a:	601a      	str	r2, [r3, #0]
	}
}
 800712c:	bf00      	nop
 800712e:	3718      	adds	r7, #24
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}
 8007134:	20000ed0 	.word	0x20000ed0
 8007138:	20000eb0 	.word	0x20000eb0
 800713c:	200009d8 	.word	0x200009d8
 8007140:	200009d4 	.word	0x200009d4
 8007144:	20000ebc 	.word	0x20000ebc

08007148 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007148:	b480      	push	{r7}
 800714a:	b083      	sub	sp, #12
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007150:	4b06      	ldr	r3, [pc, #24]	@ (800716c <vTaskInternalSetTimeOutState+0x24>)
 8007152:	681a      	ldr	r2, [r3, #0]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007158:	4b05      	ldr	r3, [pc, #20]	@ (8007170 <vTaskInternalSetTimeOutState+0x28>)
 800715a:	681a      	ldr	r2, [r3, #0]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	605a      	str	r2, [r3, #4]
}
 8007160:	bf00      	nop
 8007162:	370c      	adds	r7, #12
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr
 800716c:	20000ec0 	.word	0x20000ec0
 8007170:	20000eac 	.word	0x20000eac

08007174 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b088      	sub	sp, #32
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d10b      	bne.n	800719c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007188:	f383 8811 	msr	BASEPRI, r3
 800718c:	f3bf 8f6f 	isb	sy
 8007190:	f3bf 8f4f 	dsb	sy
 8007194:	613b      	str	r3, [r7, #16]
}
 8007196:	bf00      	nop
 8007198:	bf00      	nop
 800719a:	e7fd      	b.n	8007198 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d10b      	bne.n	80071ba <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80071a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071a6:	f383 8811 	msr	BASEPRI, r3
 80071aa:	f3bf 8f6f 	isb	sy
 80071ae:	f3bf 8f4f 	dsb	sy
 80071b2:	60fb      	str	r3, [r7, #12]
}
 80071b4:	bf00      	nop
 80071b6:	bf00      	nop
 80071b8:	e7fd      	b.n	80071b6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80071ba:	f000 fecd 	bl	8007f58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80071be:	4b1d      	ldr	r3, [pc, #116]	@ (8007234 <xTaskCheckForTimeOut+0xc0>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	69ba      	ldr	r2, [r7, #24]
 80071ca:	1ad3      	subs	r3, r2, r3
 80071cc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071d6:	d102      	bne.n	80071de <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80071d8:	2300      	movs	r3, #0
 80071da:	61fb      	str	r3, [r7, #28]
 80071dc:	e023      	b.n	8007226 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	4b15      	ldr	r3, [pc, #84]	@ (8007238 <xTaskCheckForTimeOut+0xc4>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	429a      	cmp	r2, r3
 80071e8:	d007      	beq.n	80071fa <xTaskCheckForTimeOut+0x86>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	69ba      	ldr	r2, [r7, #24]
 80071f0:	429a      	cmp	r2, r3
 80071f2:	d302      	bcc.n	80071fa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80071f4:	2301      	movs	r3, #1
 80071f6:	61fb      	str	r3, [r7, #28]
 80071f8:	e015      	b.n	8007226 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	697a      	ldr	r2, [r7, #20]
 8007200:	429a      	cmp	r2, r3
 8007202:	d20b      	bcs.n	800721c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	1ad2      	subs	r2, r2, r3
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f7ff ff99 	bl	8007148 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007216:	2300      	movs	r3, #0
 8007218:	61fb      	str	r3, [r7, #28]
 800721a:	e004      	b.n	8007226 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	2200      	movs	r2, #0
 8007220:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007222:	2301      	movs	r3, #1
 8007224:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007226:	f000 fec9 	bl	8007fbc <vPortExitCritical>

	return xReturn;
 800722a:	69fb      	ldr	r3, [r7, #28]
}
 800722c:	4618      	mov	r0, r3
 800722e:	3720      	adds	r7, #32
 8007230:	46bd      	mov	sp, r7
 8007232:	bd80      	pop	{r7, pc}
 8007234:	20000eac 	.word	0x20000eac
 8007238:	20000ec0 	.word	0x20000ec0

0800723c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800723c:	b480      	push	{r7}
 800723e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007240:	4b03      	ldr	r3, [pc, #12]	@ (8007250 <vTaskMissedYield+0x14>)
 8007242:	2201      	movs	r2, #1
 8007244:	601a      	str	r2, [r3, #0]
}
 8007246:	bf00      	nop
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr
 8007250:	20000ebc 	.word	0x20000ebc

08007254 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b082      	sub	sp, #8
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800725c:	f000 f852 	bl	8007304 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007260:	4b06      	ldr	r3, [pc, #24]	@ (800727c <prvIdleTask+0x28>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	2b01      	cmp	r3, #1
 8007266:	d9f9      	bls.n	800725c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007268:	4b05      	ldr	r3, [pc, #20]	@ (8007280 <prvIdleTask+0x2c>)
 800726a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800726e:	601a      	str	r2, [r3, #0]
 8007270:	f3bf 8f4f 	dsb	sy
 8007274:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007278:	e7f0      	b.n	800725c <prvIdleTask+0x8>
 800727a:	bf00      	nop
 800727c:	200009d8 	.word	0x200009d8
 8007280:	e000ed04 	.word	0xe000ed04

08007284 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b082      	sub	sp, #8
 8007288:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800728a:	2300      	movs	r3, #0
 800728c:	607b      	str	r3, [r7, #4]
 800728e:	e00c      	b.n	80072aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	4613      	mov	r3, r2
 8007294:	009b      	lsls	r3, r3, #2
 8007296:	4413      	add	r3, r2
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	4a12      	ldr	r2, [pc, #72]	@ (80072e4 <prvInitialiseTaskLists+0x60>)
 800729c:	4413      	add	r3, r2
 800729e:	4618      	mov	r0, r3
 80072a0:	f7fe fabc 	bl	800581c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	3301      	adds	r3, #1
 80072a8:	607b      	str	r3, [r7, #4]
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2b37      	cmp	r3, #55	@ 0x37
 80072ae:	d9ef      	bls.n	8007290 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80072b0:	480d      	ldr	r0, [pc, #52]	@ (80072e8 <prvInitialiseTaskLists+0x64>)
 80072b2:	f7fe fab3 	bl	800581c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80072b6:	480d      	ldr	r0, [pc, #52]	@ (80072ec <prvInitialiseTaskLists+0x68>)
 80072b8:	f7fe fab0 	bl	800581c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80072bc:	480c      	ldr	r0, [pc, #48]	@ (80072f0 <prvInitialiseTaskLists+0x6c>)
 80072be:	f7fe faad 	bl	800581c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80072c2:	480c      	ldr	r0, [pc, #48]	@ (80072f4 <prvInitialiseTaskLists+0x70>)
 80072c4:	f7fe faaa 	bl	800581c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80072c8:	480b      	ldr	r0, [pc, #44]	@ (80072f8 <prvInitialiseTaskLists+0x74>)
 80072ca:	f7fe faa7 	bl	800581c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80072ce:	4b0b      	ldr	r3, [pc, #44]	@ (80072fc <prvInitialiseTaskLists+0x78>)
 80072d0:	4a05      	ldr	r2, [pc, #20]	@ (80072e8 <prvInitialiseTaskLists+0x64>)
 80072d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80072d4:	4b0a      	ldr	r3, [pc, #40]	@ (8007300 <prvInitialiseTaskLists+0x7c>)
 80072d6:	4a05      	ldr	r2, [pc, #20]	@ (80072ec <prvInitialiseTaskLists+0x68>)
 80072d8:	601a      	str	r2, [r3, #0]
}
 80072da:	bf00      	nop
 80072dc:	3708      	adds	r7, #8
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}
 80072e2:	bf00      	nop
 80072e4:	200009d8 	.word	0x200009d8
 80072e8:	20000e38 	.word	0x20000e38
 80072ec:	20000e4c 	.word	0x20000e4c
 80072f0:	20000e68 	.word	0x20000e68
 80072f4:	20000e7c 	.word	0x20000e7c
 80072f8:	20000e94 	.word	0x20000e94
 80072fc:	20000e60 	.word	0x20000e60
 8007300:	20000e64 	.word	0x20000e64

08007304 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b082      	sub	sp, #8
 8007308:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800730a:	e019      	b.n	8007340 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800730c:	f000 fe24 	bl	8007f58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007310:	4b10      	ldr	r3, [pc, #64]	@ (8007354 <prvCheckTasksWaitingTermination+0x50>)
 8007312:	68db      	ldr	r3, [r3, #12]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	3304      	adds	r3, #4
 800731c:	4618      	mov	r0, r3
 800731e:	f7fe fb07 	bl	8005930 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007322:	4b0d      	ldr	r3, [pc, #52]	@ (8007358 <prvCheckTasksWaitingTermination+0x54>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	3b01      	subs	r3, #1
 8007328:	4a0b      	ldr	r2, [pc, #44]	@ (8007358 <prvCheckTasksWaitingTermination+0x54>)
 800732a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800732c:	4b0b      	ldr	r3, [pc, #44]	@ (800735c <prvCheckTasksWaitingTermination+0x58>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	3b01      	subs	r3, #1
 8007332:	4a0a      	ldr	r2, [pc, #40]	@ (800735c <prvCheckTasksWaitingTermination+0x58>)
 8007334:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007336:	f000 fe41 	bl	8007fbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f000 f810 	bl	8007360 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007340:	4b06      	ldr	r3, [pc, #24]	@ (800735c <prvCheckTasksWaitingTermination+0x58>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d1e1      	bne.n	800730c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007348:	bf00      	nop
 800734a:	bf00      	nop
 800734c:	3708      	adds	r7, #8
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}
 8007352:	bf00      	nop
 8007354:	20000e7c 	.word	0x20000e7c
 8007358:	20000ea8 	.word	0x20000ea8
 800735c:	20000e90 	.word	0x20000e90

08007360 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007360:	b580      	push	{r7, lr}
 8007362:	b084      	sub	sp, #16
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	3354      	adds	r3, #84	@ 0x54
 800736c:	4618      	mov	r0, r3
 800736e:	f001 f92d 	bl	80085cc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007378:	2b00      	cmp	r3, #0
 800737a:	d108      	bne.n	800738e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007380:	4618      	mov	r0, r3
 8007382:	f000 ffd9 	bl	8008338 <vPortFree>
				vPortFree( pxTCB );
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f000 ffd6 	bl	8008338 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800738c:	e019      	b.n	80073c2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007394:	2b01      	cmp	r3, #1
 8007396:	d103      	bne.n	80073a0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f000 ffcd 	bl	8008338 <vPortFree>
	}
 800739e:	e010      	b.n	80073c2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80073a6:	2b02      	cmp	r3, #2
 80073a8:	d00b      	beq.n	80073c2 <prvDeleteTCB+0x62>
	__asm volatile
 80073aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ae:	f383 8811 	msr	BASEPRI, r3
 80073b2:	f3bf 8f6f 	isb	sy
 80073b6:	f3bf 8f4f 	dsb	sy
 80073ba:	60fb      	str	r3, [r7, #12]
}
 80073bc:	bf00      	nop
 80073be:	bf00      	nop
 80073c0:	e7fd      	b.n	80073be <prvDeleteTCB+0x5e>
	}
 80073c2:	bf00      	nop
 80073c4:	3710      	adds	r7, #16
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}
	...

080073cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80073cc:	b480      	push	{r7}
 80073ce:	b083      	sub	sp, #12
 80073d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80073d2:	4b0c      	ldr	r3, [pc, #48]	@ (8007404 <prvResetNextTaskUnblockTime+0x38>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d104      	bne.n	80073e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80073dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007408 <prvResetNextTaskUnblockTime+0x3c>)
 80073de:	f04f 32ff 	mov.w	r2, #4294967295
 80073e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80073e4:	e008      	b.n	80073f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073e6:	4b07      	ldr	r3, [pc, #28]	@ (8007404 <prvResetNextTaskUnblockTime+0x38>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	68db      	ldr	r3, [r3, #12]
 80073ec:	68db      	ldr	r3, [r3, #12]
 80073ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	4a04      	ldr	r2, [pc, #16]	@ (8007408 <prvResetNextTaskUnblockTime+0x3c>)
 80073f6:	6013      	str	r3, [r2, #0]
}
 80073f8:	bf00      	nop
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr
 8007404:	20000e60 	.word	0x20000e60
 8007408:	20000ec8 	.word	0x20000ec8

0800740c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800740c:	b480      	push	{r7}
 800740e:	b083      	sub	sp, #12
 8007410:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007412:	4b0b      	ldr	r3, [pc, #44]	@ (8007440 <xTaskGetSchedulerState+0x34>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d102      	bne.n	8007420 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800741a:	2301      	movs	r3, #1
 800741c:	607b      	str	r3, [r7, #4]
 800741e:	e008      	b.n	8007432 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007420:	4b08      	ldr	r3, [pc, #32]	@ (8007444 <xTaskGetSchedulerState+0x38>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d102      	bne.n	800742e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007428:	2302      	movs	r3, #2
 800742a:	607b      	str	r3, [r7, #4]
 800742c:	e001      	b.n	8007432 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800742e:	2300      	movs	r3, #0
 8007430:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007432:	687b      	ldr	r3, [r7, #4]
	}
 8007434:	4618      	mov	r0, r3
 8007436:	370c      	adds	r7, #12
 8007438:	46bd      	mov	sp, r7
 800743a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743e:	4770      	bx	lr
 8007440:	20000eb4 	.word	0x20000eb4
 8007444:	20000ed0 	.word	0x20000ed0

08007448 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007448:	b580      	push	{r7, lr}
 800744a:	b086      	sub	sp, #24
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007454:	2300      	movs	r3, #0
 8007456:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d058      	beq.n	8007510 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800745e:	4b2f      	ldr	r3, [pc, #188]	@ (800751c <xTaskPriorityDisinherit+0xd4>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	693a      	ldr	r2, [r7, #16]
 8007464:	429a      	cmp	r2, r3
 8007466:	d00b      	beq.n	8007480 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800746c:	f383 8811 	msr	BASEPRI, r3
 8007470:	f3bf 8f6f 	isb	sy
 8007474:	f3bf 8f4f 	dsb	sy
 8007478:	60fb      	str	r3, [r7, #12]
}
 800747a:	bf00      	nop
 800747c:	bf00      	nop
 800747e:	e7fd      	b.n	800747c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007480:	693b      	ldr	r3, [r7, #16]
 8007482:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007484:	2b00      	cmp	r3, #0
 8007486:	d10b      	bne.n	80074a0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800748c:	f383 8811 	msr	BASEPRI, r3
 8007490:	f3bf 8f6f 	isb	sy
 8007494:	f3bf 8f4f 	dsb	sy
 8007498:	60bb      	str	r3, [r7, #8]
}
 800749a:	bf00      	nop
 800749c:	bf00      	nop
 800749e:	e7fd      	b.n	800749c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074a4:	1e5a      	subs	r2, r3, #1
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d02c      	beq.n	8007510 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d128      	bne.n	8007510 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	3304      	adds	r3, #4
 80074c2:	4618      	mov	r0, r3
 80074c4:	f7fe fa34 	bl	8005930 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074e0:	4b0f      	ldr	r3, [pc, #60]	@ (8007520 <xTaskPriorityDisinherit+0xd8>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d903      	bls.n	80074f0 <xTaskPriorityDisinherit+0xa8>
 80074e8:	693b      	ldr	r3, [r7, #16]
 80074ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074ec:	4a0c      	ldr	r2, [pc, #48]	@ (8007520 <xTaskPriorityDisinherit+0xd8>)
 80074ee:	6013      	str	r3, [r2, #0]
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074f4:	4613      	mov	r3, r2
 80074f6:	009b      	lsls	r3, r3, #2
 80074f8:	4413      	add	r3, r2
 80074fa:	009b      	lsls	r3, r3, #2
 80074fc:	4a09      	ldr	r2, [pc, #36]	@ (8007524 <xTaskPriorityDisinherit+0xdc>)
 80074fe:	441a      	add	r2, r3
 8007500:	693b      	ldr	r3, [r7, #16]
 8007502:	3304      	adds	r3, #4
 8007504:	4619      	mov	r1, r3
 8007506:	4610      	mov	r0, r2
 8007508:	f7fe f9b5 	bl	8005876 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800750c:	2301      	movs	r3, #1
 800750e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007510:	697b      	ldr	r3, [r7, #20]
	}
 8007512:	4618      	mov	r0, r3
 8007514:	3718      	adds	r7, #24
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}
 800751a:	bf00      	nop
 800751c:	200009d4 	.word	0x200009d4
 8007520:	20000eb0 	.word	0x20000eb0
 8007524:	200009d8 	.word	0x200009d8

08007528 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800752e:	4b09      	ldr	r3, [pc, #36]	@ (8007554 <uxTaskResetEventItemValue+0x2c>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	699b      	ldr	r3, [r3, #24]
 8007534:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007536:	4b07      	ldr	r3, [pc, #28]	@ (8007554 <uxTaskResetEventItemValue+0x2c>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800753c:	4b05      	ldr	r3, [pc, #20]	@ (8007554 <uxTaskResetEventItemValue+0x2c>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8007544:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8007546:	687b      	ldr	r3, [r7, #4]
}
 8007548:	4618      	mov	r0, r3
 800754a:	370c      	adds	r7, #12
 800754c:	46bd      	mov	sp, r7
 800754e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007552:	4770      	bx	lr
 8007554:	200009d4 	.word	0x200009d4

08007558 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b084      	sub	sp, #16
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007562:	4b21      	ldr	r3, [pc, #132]	@ (80075e8 <prvAddCurrentTaskToDelayedList+0x90>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007568:	4b20      	ldr	r3, [pc, #128]	@ (80075ec <prvAddCurrentTaskToDelayedList+0x94>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	3304      	adds	r3, #4
 800756e:	4618      	mov	r0, r3
 8007570:	f7fe f9de 	bl	8005930 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800757a:	d10a      	bne.n	8007592 <prvAddCurrentTaskToDelayedList+0x3a>
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d007      	beq.n	8007592 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007582:	4b1a      	ldr	r3, [pc, #104]	@ (80075ec <prvAddCurrentTaskToDelayedList+0x94>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	3304      	adds	r3, #4
 8007588:	4619      	mov	r1, r3
 800758a:	4819      	ldr	r0, [pc, #100]	@ (80075f0 <prvAddCurrentTaskToDelayedList+0x98>)
 800758c:	f7fe f973 	bl	8005876 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007590:	e026      	b.n	80075e0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007592:	68fa      	ldr	r2, [r7, #12]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	4413      	add	r3, r2
 8007598:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800759a:	4b14      	ldr	r3, [pc, #80]	@ (80075ec <prvAddCurrentTaskToDelayedList+0x94>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	68ba      	ldr	r2, [r7, #8]
 80075a0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d209      	bcs.n	80075be <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075aa:	4b12      	ldr	r3, [pc, #72]	@ (80075f4 <prvAddCurrentTaskToDelayedList+0x9c>)
 80075ac:	681a      	ldr	r2, [r3, #0]
 80075ae:	4b0f      	ldr	r3, [pc, #60]	@ (80075ec <prvAddCurrentTaskToDelayedList+0x94>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	3304      	adds	r3, #4
 80075b4:	4619      	mov	r1, r3
 80075b6:	4610      	mov	r0, r2
 80075b8:	f7fe f981 	bl	80058be <vListInsert>
}
 80075bc:	e010      	b.n	80075e0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075be:	4b0e      	ldr	r3, [pc, #56]	@ (80075f8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	4b0a      	ldr	r3, [pc, #40]	@ (80075ec <prvAddCurrentTaskToDelayedList+0x94>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	3304      	adds	r3, #4
 80075c8:	4619      	mov	r1, r3
 80075ca:	4610      	mov	r0, r2
 80075cc:	f7fe f977 	bl	80058be <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80075d0:	4b0a      	ldr	r3, [pc, #40]	@ (80075fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	68ba      	ldr	r2, [r7, #8]
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d202      	bcs.n	80075e0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80075da:	4a08      	ldr	r2, [pc, #32]	@ (80075fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	6013      	str	r3, [r2, #0]
}
 80075e0:	bf00      	nop
 80075e2:	3710      	adds	r7, #16
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}
 80075e8:	20000eac 	.word	0x20000eac
 80075ec:	200009d4 	.word	0x200009d4
 80075f0:	20000e94 	.word	0x20000e94
 80075f4:	20000e64 	.word	0x20000e64
 80075f8:	20000e60 	.word	0x20000e60
 80075fc:	20000ec8 	.word	0x20000ec8

08007600 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b08a      	sub	sp, #40	@ 0x28
 8007604:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007606:	2300      	movs	r3, #0
 8007608:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800760a:	f000 fb13 	bl	8007c34 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800760e:	4b1d      	ldr	r3, [pc, #116]	@ (8007684 <xTimerCreateTimerTask+0x84>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d021      	beq.n	800765a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007616:	2300      	movs	r3, #0
 8007618:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800761a:	2300      	movs	r3, #0
 800761c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800761e:	1d3a      	adds	r2, r7, #4
 8007620:	f107 0108 	add.w	r1, r7, #8
 8007624:	f107 030c 	add.w	r3, r7, #12
 8007628:	4618      	mov	r0, r3
 800762a:	f7fd ff3b 	bl	80054a4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800762e:	6879      	ldr	r1, [r7, #4]
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	68fa      	ldr	r2, [r7, #12]
 8007634:	9202      	str	r2, [sp, #8]
 8007636:	9301      	str	r3, [sp, #4]
 8007638:	2302      	movs	r3, #2
 800763a:	9300      	str	r3, [sp, #0]
 800763c:	2300      	movs	r3, #0
 800763e:	460a      	mov	r2, r1
 8007640:	4911      	ldr	r1, [pc, #68]	@ (8007688 <xTimerCreateTimerTask+0x88>)
 8007642:	4812      	ldr	r0, [pc, #72]	@ (800768c <xTimerCreateTimerTask+0x8c>)
 8007644:	f7fe ff56 	bl	80064f4 <xTaskCreateStatic>
 8007648:	4603      	mov	r3, r0
 800764a:	4a11      	ldr	r2, [pc, #68]	@ (8007690 <xTimerCreateTimerTask+0x90>)
 800764c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800764e:	4b10      	ldr	r3, [pc, #64]	@ (8007690 <xTimerCreateTimerTask+0x90>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d001      	beq.n	800765a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007656:	2301      	movs	r3, #1
 8007658:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d10b      	bne.n	8007678 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007664:	f383 8811 	msr	BASEPRI, r3
 8007668:	f3bf 8f6f 	isb	sy
 800766c:	f3bf 8f4f 	dsb	sy
 8007670:	613b      	str	r3, [r7, #16]
}
 8007672:	bf00      	nop
 8007674:	bf00      	nop
 8007676:	e7fd      	b.n	8007674 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007678:	697b      	ldr	r3, [r7, #20]
}
 800767a:	4618      	mov	r0, r3
 800767c:	3718      	adds	r7, #24
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}
 8007682:	bf00      	nop
 8007684:	20000f04 	.word	0x20000f04
 8007688:	08009070 	.word	0x08009070
 800768c:	080077cd 	.word	0x080077cd
 8007690:	20000f08 	.word	0x20000f08

08007694 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b08a      	sub	sp, #40	@ 0x28
 8007698:	af00      	add	r7, sp, #0
 800769a:	60f8      	str	r0, [r7, #12]
 800769c:	60b9      	str	r1, [r7, #8]
 800769e:	607a      	str	r2, [r7, #4]
 80076a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80076a2:	2300      	movs	r3, #0
 80076a4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d10b      	bne.n	80076c4 <xTimerGenericCommand+0x30>
	__asm volatile
 80076ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076b0:	f383 8811 	msr	BASEPRI, r3
 80076b4:	f3bf 8f6f 	isb	sy
 80076b8:	f3bf 8f4f 	dsb	sy
 80076bc:	623b      	str	r3, [r7, #32]
}
 80076be:	bf00      	nop
 80076c0:	bf00      	nop
 80076c2:	e7fd      	b.n	80076c0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80076c4:	4b19      	ldr	r3, [pc, #100]	@ (800772c <xTimerGenericCommand+0x98>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d02a      	beq.n	8007722 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	2b05      	cmp	r3, #5
 80076dc:	dc18      	bgt.n	8007710 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80076de:	f7ff fe95 	bl	800740c <xTaskGetSchedulerState>
 80076e2:	4603      	mov	r3, r0
 80076e4:	2b02      	cmp	r3, #2
 80076e6:	d109      	bne.n	80076fc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80076e8:	4b10      	ldr	r3, [pc, #64]	@ (800772c <xTimerGenericCommand+0x98>)
 80076ea:	6818      	ldr	r0, [r3, #0]
 80076ec:	f107 0110 	add.w	r1, r7, #16
 80076f0:	2300      	movs	r3, #0
 80076f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076f4:	f7fe fa8c 	bl	8005c10 <xQueueGenericSend>
 80076f8:	6278      	str	r0, [r7, #36]	@ 0x24
 80076fa:	e012      	b.n	8007722 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80076fc:	4b0b      	ldr	r3, [pc, #44]	@ (800772c <xTimerGenericCommand+0x98>)
 80076fe:	6818      	ldr	r0, [r3, #0]
 8007700:	f107 0110 	add.w	r1, r7, #16
 8007704:	2300      	movs	r3, #0
 8007706:	2200      	movs	r2, #0
 8007708:	f7fe fa82 	bl	8005c10 <xQueueGenericSend>
 800770c:	6278      	str	r0, [r7, #36]	@ 0x24
 800770e:	e008      	b.n	8007722 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007710:	4b06      	ldr	r3, [pc, #24]	@ (800772c <xTimerGenericCommand+0x98>)
 8007712:	6818      	ldr	r0, [r3, #0]
 8007714:	f107 0110 	add.w	r1, r7, #16
 8007718:	2300      	movs	r3, #0
 800771a:	683a      	ldr	r2, [r7, #0]
 800771c:	f7fe fb7a 	bl	8005e14 <xQueueGenericSendFromISR>
 8007720:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007724:	4618      	mov	r0, r3
 8007726:	3728      	adds	r7, #40	@ 0x28
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}
 800772c:	20000f04 	.word	0x20000f04

08007730 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b088      	sub	sp, #32
 8007734:	af02      	add	r7, sp, #8
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800773a:	4b23      	ldr	r3, [pc, #140]	@ (80077c8 <prvProcessExpiredTimer+0x98>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	68db      	ldr	r3, [r3, #12]
 8007740:	68db      	ldr	r3, [r3, #12]
 8007742:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	3304      	adds	r3, #4
 8007748:	4618      	mov	r0, r3
 800774a:	f7fe f8f1 	bl	8005930 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007754:	f003 0304 	and.w	r3, r3, #4
 8007758:	2b00      	cmp	r3, #0
 800775a:	d023      	beq.n	80077a4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	699a      	ldr	r2, [r3, #24]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	18d1      	adds	r1, r2, r3
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	683a      	ldr	r2, [r7, #0]
 8007768:	6978      	ldr	r0, [r7, #20]
 800776a:	f000 f8d5 	bl	8007918 <prvInsertTimerInActiveList>
 800776e:	4603      	mov	r3, r0
 8007770:	2b00      	cmp	r3, #0
 8007772:	d020      	beq.n	80077b6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007774:	2300      	movs	r3, #0
 8007776:	9300      	str	r3, [sp, #0]
 8007778:	2300      	movs	r3, #0
 800777a:	687a      	ldr	r2, [r7, #4]
 800777c:	2100      	movs	r1, #0
 800777e:	6978      	ldr	r0, [r7, #20]
 8007780:	f7ff ff88 	bl	8007694 <xTimerGenericCommand>
 8007784:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d114      	bne.n	80077b6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800778c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007790:	f383 8811 	msr	BASEPRI, r3
 8007794:	f3bf 8f6f 	isb	sy
 8007798:	f3bf 8f4f 	dsb	sy
 800779c:	60fb      	str	r3, [r7, #12]
}
 800779e:	bf00      	nop
 80077a0:	bf00      	nop
 80077a2:	e7fd      	b.n	80077a0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077aa:	f023 0301 	bic.w	r3, r3, #1
 80077ae:	b2da      	uxtb	r2, r3
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	6a1b      	ldr	r3, [r3, #32]
 80077ba:	6978      	ldr	r0, [r7, #20]
 80077bc:	4798      	blx	r3
}
 80077be:	bf00      	nop
 80077c0:	3718      	adds	r7, #24
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	bf00      	nop
 80077c8:	20000efc 	.word	0x20000efc

080077cc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b084      	sub	sp, #16
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80077d4:	f107 0308 	add.w	r3, r7, #8
 80077d8:	4618      	mov	r0, r3
 80077da:	f000 f859 	bl	8007890 <prvGetNextExpireTime>
 80077de:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	4619      	mov	r1, r3
 80077e4:	68f8      	ldr	r0, [r7, #12]
 80077e6:	f000 f805 	bl	80077f4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80077ea:	f000 f8d7 	bl	800799c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80077ee:	bf00      	nop
 80077f0:	e7f0      	b.n	80077d4 <prvTimerTask+0x8>
	...

080077f4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b084      	sub	sp, #16
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
 80077fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80077fe:	f7ff f95d 	bl	8006abc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007802:	f107 0308 	add.w	r3, r7, #8
 8007806:	4618      	mov	r0, r3
 8007808:	f000 f866 	bl	80078d8 <prvSampleTimeNow>
 800780c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d130      	bne.n	8007876 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d10a      	bne.n	8007830 <prvProcessTimerOrBlockTask+0x3c>
 800781a:	687a      	ldr	r2, [r7, #4]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	429a      	cmp	r2, r3
 8007820:	d806      	bhi.n	8007830 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007822:	f7ff f959 	bl	8006ad8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007826:	68f9      	ldr	r1, [r7, #12]
 8007828:	6878      	ldr	r0, [r7, #4]
 800782a:	f7ff ff81 	bl	8007730 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800782e:	e024      	b.n	800787a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d008      	beq.n	8007848 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007836:	4b13      	ldr	r3, [pc, #76]	@ (8007884 <prvProcessTimerOrBlockTask+0x90>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d101      	bne.n	8007844 <prvProcessTimerOrBlockTask+0x50>
 8007840:	2301      	movs	r3, #1
 8007842:	e000      	b.n	8007846 <prvProcessTimerOrBlockTask+0x52>
 8007844:	2300      	movs	r3, #0
 8007846:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007848:	4b0f      	ldr	r3, [pc, #60]	@ (8007888 <prvProcessTimerOrBlockTask+0x94>)
 800784a:	6818      	ldr	r0, [r3, #0]
 800784c:	687a      	ldr	r2, [r7, #4]
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	1ad3      	subs	r3, r2, r3
 8007852:	683a      	ldr	r2, [r7, #0]
 8007854:	4619      	mov	r1, r3
 8007856:	f7fe fe19 	bl	800648c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800785a:	f7ff f93d 	bl	8006ad8 <xTaskResumeAll>
 800785e:	4603      	mov	r3, r0
 8007860:	2b00      	cmp	r3, #0
 8007862:	d10a      	bne.n	800787a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007864:	4b09      	ldr	r3, [pc, #36]	@ (800788c <prvProcessTimerOrBlockTask+0x98>)
 8007866:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800786a:	601a      	str	r2, [r3, #0]
 800786c:	f3bf 8f4f 	dsb	sy
 8007870:	f3bf 8f6f 	isb	sy
}
 8007874:	e001      	b.n	800787a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007876:	f7ff f92f 	bl	8006ad8 <xTaskResumeAll>
}
 800787a:	bf00      	nop
 800787c:	3710      	adds	r7, #16
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}
 8007882:	bf00      	nop
 8007884:	20000f00 	.word	0x20000f00
 8007888:	20000f04 	.word	0x20000f04
 800788c:	e000ed04 	.word	0xe000ed04

08007890 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007890:	b480      	push	{r7}
 8007892:	b085      	sub	sp, #20
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007898:	4b0e      	ldr	r3, [pc, #56]	@ (80078d4 <prvGetNextExpireTime+0x44>)
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d101      	bne.n	80078a6 <prvGetNextExpireTime+0x16>
 80078a2:	2201      	movs	r2, #1
 80078a4:	e000      	b.n	80078a8 <prvGetNextExpireTime+0x18>
 80078a6:	2200      	movs	r2, #0
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d105      	bne.n	80078c0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80078b4:	4b07      	ldr	r3, [pc, #28]	@ (80078d4 <prvGetNextExpireTime+0x44>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	68db      	ldr	r3, [r3, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	60fb      	str	r3, [r7, #12]
 80078be:	e001      	b.n	80078c4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80078c0:	2300      	movs	r3, #0
 80078c2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80078c4:	68fb      	ldr	r3, [r7, #12]
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3714      	adds	r7, #20
 80078ca:	46bd      	mov	sp, r7
 80078cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d0:	4770      	bx	lr
 80078d2:	bf00      	nop
 80078d4:	20000efc 	.word	0x20000efc

080078d8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b084      	sub	sp, #16
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80078e0:	f7ff f998 	bl	8006c14 <xTaskGetTickCount>
 80078e4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80078e6:	4b0b      	ldr	r3, [pc, #44]	@ (8007914 <prvSampleTimeNow+0x3c>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	68fa      	ldr	r2, [r7, #12]
 80078ec:	429a      	cmp	r2, r3
 80078ee:	d205      	bcs.n	80078fc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80078f0:	f000 f93a 	bl	8007b68 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2201      	movs	r2, #1
 80078f8:	601a      	str	r2, [r3, #0]
 80078fa:	e002      	b.n	8007902 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2200      	movs	r2, #0
 8007900:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007902:	4a04      	ldr	r2, [pc, #16]	@ (8007914 <prvSampleTimeNow+0x3c>)
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007908:	68fb      	ldr	r3, [r7, #12]
}
 800790a:	4618      	mov	r0, r3
 800790c:	3710      	adds	r7, #16
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	20000f0c 	.word	0x20000f0c

08007918 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b086      	sub	sp, #24
 800791c:	af00      	add	r7, sp, #0
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	60b9      	str	r1, [r7, #8]
 8007922:	607a      	str	r2, [r7, #4]
 8007924:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007926:	2300      	movs	r3, #0
 8007928:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	68ba      	ldr	r2, [r7, #8]
 800792e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	68fa      	ldr	r2, [r7, #12]
 8007934:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007936:	68ba      	ldr	r2, [r7, #8]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	429a      	cmp	r2, r3
 800793c:	d812      	bhi.n	8007964 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800793e:	687a      	ldr	r2, [r7, #4]
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	1ad2      	subs	r2, r2, r3
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	699b      	ldr	r3, [r3, #24]
 8007948:	429a      	cmp	r2, r3
 800794a:	d302      	bcc.n	8007952 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800794c:	2301      	movs	r3, #1
 800794e:	617b      	str	r3, [r7, #20]
 8007950:	e01b      	b.n	800798a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007952:	4b10      	ldr	r3, [pc, #64]	@ (8007994 <prvInsertTimerInActiveList+0x7c>)
 8007954:	681a      	ldr	r2, [r3, #0]
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	3304      	adds	r3, #4
 800795a:	4619      	mov	r1, r3
 800795c:	4610      	mov	r0, r2
 800795e:	f7fd ffae 	bl	80058be <vListInsert>
 8007962:	e012      	b.n	800798a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	429a      	cmp	r2, r3
 800796a:	d206      	bcs.n	800797a <prvInsertTimerInActiveList+0x62>
 800796c:	68ba      	ldr	r2, [r7, #8]
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	429a      	cmp	r2, r3
 8007972:	d302      	bcc.n	800797a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007974:	2301      	movs	r3, #1
 8007976:	617b      	str	r3, [r7, #20]
 8007978:	e007      	b.n	800798a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800797a:	4b07      	ldr	r3, [pc, #28]	@ (8007998 <prvInsertTimerInActiveList+0x80>)
 800797c:	681a      	ldr	r2, [r3, #0]
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	3304      	adds	r3, #4
 8007982:	4619      	mov	r1, r3
 8007984:	4610      	mov	r0, r2
 8007986:	f7fd ff9a 	bl	80058be <vListInsert>
		}
	}

	return xProcessTimerNow;
 800798a:	697b      	ldr	r3, [r7, #20]
}
 800798c:	4618      	mov	r0, r3
 800798e:	3718      	adds	r7, #24
 8007990:	46bd      	mov	sp, r7
 8007992:	bd80      	pop	{r7, pc}
 8007994:	20000f00 	.word	0x20000f00
 8007998:	20000efc 	.word	0x20000efc

0800799c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b08e      	sub	sp, #56	@ 0x38
 80079a0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80079a2:	e0ce      	b.n	8007b42 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	da19      	bge.n	80079de <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80079aa:	1d3b      	adds	r3, r7, #4
 80079ac:	3304      	adds	r3, #4
 80079ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80079b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d10b      	bne.n	80079ce <prvProcessReceivedCommands+0x32>
	__asm volatile
 80079b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ba:	f383 8811 	msr	BASEPRI, r3
 80079be:	f3bf 8f6f 	isb	sy
 80079c2:	f3bf 8f4f 	dsb	sy
 80079c6:	61fb      	str	r3, [r7, #28]
}
 80079c8:	bf00      	nop
 80079ca:	bf00      	nop
 80079cc:	e7fd      	b.n	80079ca <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80079ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079d4:	6850      	ldr	r0, [r2, #4]
 80079d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079d8:	6892      	ldr	r2, [r2, #8]
 80079da:	4611      	mov	r1, r2
 80079dc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	f2c0 80ae 	blt.w	8007b42 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80079ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079ec:	695b      	ldr	r3, [r3, #20]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d004      	beq.n	80079fc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80079f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f4:	3304      	adds	r3, #4
 80079f6:	4618      	mov	r0, r3
 80079f8:	f7fd ff9a 	bl	8005930 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80079fc:	463b      	mov	r3, r7
 80079fe:	4618      	mov	r0, r3
 8007a00:	f7ff ff6a 	bl	80078d8 <prvSampleTimeNow>
 8007a04:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2b09      	cmp	r3, #9
 8007a0a:	f200 8097 	bhi.w	8007b3c <prvProcessReceivedCommands+0x1a0>
 8007a0e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a14 <prvProcessReceivedCommands+0x78>)
 8007a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a14:	08007a3d 	.word	0x08007a3d
 8007a18:	08007a3d 	.word	0x08007a3d
 8007a1c:	08007a3d 	.word	0x08007a3d
 8007a20:	08007ab3 	.word	0x08007ab3
 8007a24:	08007ac7 	.word	0x08007ac7
 8007a28:	08007b13 	.word	0x08007b13
 8007a2c:	08007a3d 	.word	0x08007a3d
 8007a30:	08007a3d 	.word	0x08007a3d
 8007a34:	08007ab3 	.word	0x08007ab3
 8007a38:	08007ac7 	.word	0x08007ac7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a3e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a42:	f043 0301 	orr.w	r3, r3, #1
 8007a46:	b2da      	uxtb	r2, r3
 8007a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a4a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007a4e:	68ba      	ldr	r2, [r7, #8]
 8007a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a52:	699b      	ldr	r3, [r3, #24]
 8007a54:	18d1      	adds	r1, r2, r3
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a5c:	f7ff ff5c 	bl	8007918 <prvInsertTimerInActiveList>
 8007a60:	4603      	mov	r3, r0
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d06c      	beq.n	8007b40 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a68:	6a1b      	ldr	r3, [r3, #32]
 8007a6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a6c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a74:	f003 0304 	and.w	r3, r3, #4
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d061      	beq.n	8007b40 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007a7c:	68ba      	ldr	r2, [r7, #8]
 8007a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a80:	699b      	ldr	r3, [r3, #24]
 8007a82:	441a      	add	r2, r3
 8007a84:	2300      	movs	r3, #0
 8007a86:	9300      	str	r3, [sp, #0]
 8007a88:	2300      	movs	r3, #0
 8007a8a:	2100      	movs	r1, #0
 8007a8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a8e:	f7ff fe01 	bl	8007694 <xTimerGenericCommand>
 8007a92:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007a94:	6a3b      	ldr	r3, [r7, #32]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d152      	bne.n	8007b40 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a9e:	f383 8811 	msr	BASEPRI, r3
 8007aa2:	f3bf 8f6f 	isb	sy
 8007aa6:	f3bf 8f4f 	dsb	sy
 8007aaa:	61bb      	str	r3, [r7, #24]
}
 8007aac:	bf00      	nop
 8007aae:	bf00      	nop
 8007ab0:	e7fd      	b.n	8007aae <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ab8:	f023 0301 	bic.w	r3, r3, #1
 8007abc:	b2da      	uxtb	r2, r3
 8007abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ac0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007ac4:	e03d      	b.n	8007b42 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ac8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007acc:	f043 0301 	orr.w	r3, r3, #1
 8007ad0:	b2da      	uxtb	r2, r3
 8007ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007ad8:	68ba      	ldr	r2, [r7, #8]
 8007ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007adc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ae0:	699b      	ldr	r3, [r3, #24]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d10b      	bne.n	8007afe <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aea:	f383 8811 	msr	BASEPRI, r3
 8007aee:	f3bf 8f6f 	isb	sy
 8007af2:	f3bf 8f4f 	dsb	sy
 8007af6:	617b      	str	r3, [r7, #20]
}
 8007af8:	bf00      	nop
 8007afa:	bf00      	nop
 8007afc:	e7fd      	b.n	8007afa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b00:	699a      	ldr	r2, [r3, #24]
 8007b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b04:	18d1      	adds	r1, r2, r3
 8007b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b0c:	f7ff ff04 	bl	8007918 <prvInsertTimerInActiveList>
					break;
 8007b10:	e017      	b.n	8007b42 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b18:	f003 0302 	and.w	r3, r3, #2
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d103      	bne.n	8007b28 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007b20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b22:	f000 fc09 	bl	8008338 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007b26:	e00c      	b.n	8007b42 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b2a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b2e:	f023 0301 	bic.w	r3, r3, #1
 8007b32:	b2da      	uxtb	r2, r3
 8007b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b36:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007b3a:	e002      	b.n	8007b42 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007b3c:	bf00      	nop
 8007b3e:	e000      	b.n	8007b42 <prvProcessReceivedCommands+0x1a6>
					break;
 8007b40:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007b42:	4b08      	ldr	r3, [pc, #32]	@ (8007b64 <prvProcessReceivedCommands+0x1c8>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	1d39      	adds	r1, r7, #4
 8007b48:	2200      	movs	r2, #0
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f7fe fa00 	bl	8005f50 <xQueueReceive>
 8007b50:	4603      	mov	r3, r0
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	f47f af26 	bne.w	80079a4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007b58:	bf00      	nop
 8007b5a:	bf00      	nop
 8007b5c:	3730      	adds	r7, #48	@ 0x30
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd80      	pop	{r7, pc}
 8007b62:	bf00      	nop
 8007b64:	20000f04 	.word	0x20000f04

08007b68 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b088      	sub	sp, #32
 8007b6c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007b6e:	e049      	b.n	8007c04 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007b70:	4b2e      	ldr	r3, [pc, #184]	@ (8007c2c <prvSwitchTimerLists+0xc4>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	68db      	ldr	r3, [r3, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b7a:	4b2c      	ldr	r3, [pc, #176]	@ (8007c2c <prvSwitchTimerLists+0xc4>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	68db      	ldr	r3, [r3, #12]
 8007b82:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	3304      	adds	r3, #4
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f7fd fed1 	bl	8005930 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	6a1b      	ldr	r3, [r3, #32]
 8007b92:	68f8      	ldr	r0, [r7, #12]
 8007b94:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b9c:	f003 0304 	and.w	r3, r3, #4
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d02f      	beq.n	8007c04 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	699b      	ldr	r3, [r3, #24]
 8007ba8:	693a      	ldr	r2, [r7, #16]
 8007baa:	4413      	add	r3, r2
 8007bac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007bae:	68ba      	ldr	r2, [r7, #8]
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d90e      	bls.n	8007bd4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	68ba      	ldr	r2, [r7, #8]
 8007bba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	68fa      	ldr	r2, [r7, #12]
 8007bc0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8007c2c <prvSwitchTimerLists+0xc4>)
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	3304      	adds	r3, #4
 8007bca:	4619      	mov	r1, r3
 8007bcc:	4610      	mov	r0, r2
 8007bce:	f7fd fe76 	bl	80058be <vListInsert>
 8007bd2:	e017      	b.n	8007c04 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	9300      	str	r3, [sp, #0]
 8007bd8:	2300      	movs	r3, #0
 8007bda:	693a      	ldr	r2, [r7, #16]
 8007bdc:	2100      	movs	r1, #0
 8007bde:	68f8      	ldr	r0, [r7, #12]
 8007be0:	f7ff fd58 	bl	8007694 <xTimerGenericCommand>
 8007be4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d10b      	bne.n	8007c04 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf0:	f383 8811 	msr	BASEPRI, r3
 8007bf4:	f3bf 8f6f 	isb	sy
 8007bf8:	f3bf 8f4f 	dsb	sy
 8007bfc:	603b      	str	r3, [r7, #0]
}
 8007bfe:	bf00      	nop
 8007c00:	bf00      	nop
 8007c02:	e7fd      	b.n	8007c00 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c04:	4b09      	ldr	r3, [pc, #36]	@ (8007c2c <prvSwitchTimerLists+0xc4>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d1b0      	bne.n	8007b70 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007c0e:	4b07      	ldr	r3, [pc, #28]	@ (8007c2c <prvSwitchTimerLists+0xc4>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007c14:	4b06      	ldr	r3, [pc, #24]	@ (8007c30 <prvSwitchTimerLists+0xc8>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a04      	ldr	r2, [pc, #16]	@ (8007c2c <prvSwitchTimerLists+0xc4>)
 8007c1a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007c1c:	4a04      	ldr	r2, [pc, #16]	@ (8007c30 <prvSwitchTimerLists+0xc8>)
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	6013      	str	r3, [r2, #0]
}
 8007c22:	bf00      	nop
 8007c24:	3718      	adds	r7, #24
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}
 8007c2a:	bf00      	nop
 8007c2c:	20000efc 	.word	0x20000efc
 8007c30:	20000f00 	.word	0x20000f00

08007c34 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b082      	sub	sp, #8
 8007c38:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007c3a:	f000 f98d 	bl	8007f58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007c3e:	4b15      	ldr	r3, [pc, #84]	@ (8007c94 <prvCheckForValidListAndQueue+0x60>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d120      	bne.n	8007c88 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007c46:	4814      	ldr	r0, [pc, #80]	@ (8007c98 <prvCheckForValidListAndQueue+0x64>)
 8007c48:	f7fd fde8 	bl	800581c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007c4c:	4813      	ldr	r0, [pc, #76]	@ (8007c9c <prvCheckForValidListAndQueue+0x68>)
 8007c4e:	f7fd fde5 	bl	800581c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007c52:	4b13      	ldr	r3, [pc, #76]	@ (8007ca0 <prvCheckForValidListAndQueue+0x6c>)
 8007c54:	4a10      	ldr	r2, [pc, #64]	@ (8007c98 <prvCheckForValidListAndQueue+0x64>)
 8007c56:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007c58:	4b12      	ldr	r3, [pc, #72]	@ (8007ca4 <prvCheckForValidListAndQueue+0x70>)
 8007c5a:	4a10      	ldr	r2, [pc, #64]	@ (8007c9c <prvCheckForValidListAndQueue+0x68>)
 8007c5c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007c5e:	2300      	movs	r3, #0
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	4b11      	ldr	r3, [pc, #68]	@ (8007ca8 <prvCheckForValidListAndQueue+0x74>)
 8007c64:	4a11      	ldr	r2, [pc, #68]	@ (8007cac <prvCheckForValidListAndQueue+0x78>)
 8007c66:	2110      	movs	r1, #16
 8007c68:	200a      	movs	r0, #10
 8007c6a:	f7fd fef5 	bl	8005a58 <xQueueGenericCreateStatic>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	4a08      	ldr	r2, [pc, #32]	@ (8007c94 <prvCheckForValidListAndQueue+0x60>)
 8007c72:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007c74:	4b07      	ldr	r3, [pc, #28]	@ (8007c94 <prvCheckForValidListAndQueue+0x60>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d005      	beq.n	8007c88 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007c7c:	4b05      	ldr	r3, [pc, #20]	@ (8007c94 <prvCheckForValidListAndQueue+0x60>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	490b      	ldr	r1, [pc, #44]	@ (8007cb0 <prvCheckForValidListAndQueue+0x7c>)
 8007c82:	4618      	mov	r0, r3
 8007c84:	f7fe fbd8 	bl	8006438 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007c88:	f000 f998 	bl	8007fbc <vPortExitCritical>
}
 8007c8c:	bf00      	nop
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	20000f04 	.word	0x20000f04
 8007c98:	20000ed4 	.word	0x20000ed4
 8007c9c:	20000ee8 	.word	0x20000ee8
 8007ca0:	20000efc 	.word	0x20000efc
 8007ca4:	20000f00 	.word	0x20000f00
 8007ca8:	20000fb0 	.word	0x20000fb0
 8007cac:	20000f10 	.word	0x20000f10
 8007cb0:	08009078 	.word	0x08009078

08007cb4 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b08a      	sub	sp, #40	@ 0x28
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	607a      	str	r2, [r7, #4]
 8007cc0:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8007cc2:	f06f 0301 	mvn.w	r3, #1
 8007cc6:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007cd4:	4b06      	ldr	r3, [pc, #24]	@ (8007cf0 <xTimerPendFunctionCallFromISR+0x3c>)
 8007cd6:	6818      	ldr	r0, [r3, #0]
 8007cd8:	f107 0114 	add.w	r1, r7, #20
 8007cdc:	2300      	movs	r3, #0
 8007cde:	683a      	ldr	r2, [r7, #0]
 8007ce0:	f7fe f898 	bl	8005e14 <xQueueGenericSendFromISR>
 8007ce4:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8007ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3728      	adds	r7, #40	@ 0x28
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}
 8007cf0:	20000f04 	.word	0x20000f04

08007cf4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b085      	sub	sp, #20
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	60f8      	str	r0, [r7, #12]
 8007cfc:	60b9      	str	r1, [r7, #8]
 8007cfe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	3b04      	subs	r3, #4
 8007d04:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007d0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	3b04      	subs	r3, #4
 8007d12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	f023 0201 	bic.w	r2, r3, #1
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	3b04      	subs	r3, #4
 8007d22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007d24:	4a0c      	ldr	r2, [pc, #48]	@ (8007d58 <pxPortInitialiseStack+0x64>)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	3b14      	subs	r3, #20
 8007d2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007d30:	687a      	ldr	r2, [r7, #4]
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	3b04      	subs	r3, #4
 8007d3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f06f 0202 	mvn.w	r2, #2
 8007d42:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	3b20      	subs	r3, #32
 8007d48:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3714      	adds	r7, #20
 8007d50:	46bd      	mov	sp, r7
 8007d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d56:	4770      	bx	lr
 8007d58:	08007d5d 	.word	0x08007d5d

08007d5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b085      	sub	sp, #20
 8007d60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007d62:	2300      	movs	r3, #0
 8007d64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007d66:	4b13      	ldr	r3, [pc, #76]	@ (8007db4 <prvTaskExitError+0x58>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d6e:	d00b      	beq.n	8007d88 <prvTaskExitError+0x2c>
	__asm volatile
 8007d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d74:	f383 8811 	msr	BASEPRI, r3
 8007d78:	f3bf 8f6f 	isb	sy
 8007d7c:	f3bf 8f4f 	dsb	sy
 8007d80:	60fb      	str	r3, [r7, #12]
}
 8007d82:	bf00      	nop
 8007d84:	bf00      	nop
 8007d86:	e7fd      	b.n	8007d84 <prvTaskExitError+0x28>
	__asm volatile
 8007d88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d8c:	f383 8811 	msr	BASEPRI, r3
 8007d90:	f3bf 8f6f 	isb	sy
 8007d94:	f3bf 8f4f 	dsb	sy
 8007d98:	60bb      	str	r3, [r7, #8]
}
 8007d9a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007d9c:	bf00      	nop
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d0fc      	beq.n	8007d9e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007da4:	bf00      	nop
 8007da6:	bf00      	nop
 8007da8:	3714      	adds	r7, #20
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop
 8007db4:	20000010 	.word	0x20000010
	...

08007dc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007dc0:	4b07      	ldr	r3, [pc, #28]	@ (8007de0 <pxCurrentTCBConst2>)
 8007dc2:	6819      	ldr	r1, [r3, #0]
 8007dc4:	6808      	ldr	r0, [r1, #0]
 8007dc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dca:	f380 8809 	msr	PSP, r0
 8007dce:	f3bf 8f6f 	isb	sy
 8007dd2:	f04f 0000 	mov.w	r0, #0
 8007dd6:	f380 8811 	msr	BASEPRI, r0
 8007dda:	4770      	bx	lr
 8007ddc:	f3af 8000 	nop.w

08007de0 <pxCurrentTCBConst2>:
 8007de0:	200009d4 	.word	0x200009d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007de4:	bf00      	nop
 8007de6:	bf00      	nop

08007de8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007de8:	4808      	ldr	r0, [pc, #32]	@ (8007e0c <prvPortStartFirstTask+0x24>)
 8007dea:	6800      	ldr	r0, [r0, #0]
 8007dec:	6800      	ldr	r0, [r0, #0]
 8007dee:	f380 8808 	msr	MSP, r0
 8007df2:	f04f 0000 	mov.w	r0, #0
 8007df6:	f380 8814 	msr	CONTROL, r0
 8007dfa:	b662      	cpsie	i
 8007dfc:	b661      	cpsie	f
 8007dfe:	f3bf 8f4f 	dsb	sy
 8007e02:	f3bf 8f6f 	isb	sy
 8007e06:	df00      	svc	0
 8007e08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007e0a:	bf00      	nop
 8007e0c:	e000ed08 	.word	0xe000ed08

08007e10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b086      	sub	sp, #24
 8007e14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007e16:	4b47      	ldr	r3, [pc, #284]	@ (8007f34 <xPortStartScheduler+0x124>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4a47      	ldr	r2, [pc, #284]	@ (8007f38 <xPortStartScheduler+0x128>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d10b      	bne.n	8007e38 <xPortStartScheduler+0x28>
	__asm volatile
 8007e20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e24:	f383 8811 	msr	BASEPRI, r3
 8007e28:	f3bf 8f6f 	isb	sy
 8007e2c:	f3bf 8f4f 	dsb	sy
 8007e30:	60fb      	str	r3, [r7, #12]
}
 8007e32:	bf00      	nop
 8007e34:	bf00      	nop
 8007e36:	e7fd      	b.n	8007e34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007e38:	4b3e      	ldr	r3, [pc, #248]	@ (8007f34 <xPortStartScheduler+0x124>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4a3f      	ldr	r2, [pc, #252]	@ (8007f3c <xPortStartScheduler+0x12c>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d10b      	bne.n	8007e5a <xPortStartScheduler+0x4a>
	__asm volatile
 8007e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e46:	f383 8811 	msr	BASEPRI, r3
 8007e4a:	f3bf 8f6f 	isb	sy
 8007e4e:	f3bf 8f4f 	dsb	sy
 8007e52:	613b      	str	r3, [r7, #16]
}
 8007e54:	bf00      	nop
 8007e56:	bf00      	nop
 8007e58:	e7fd      	b.n	8007e56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007e5a:	4b39      	ldr	r3, [pc, #228]	@ (8007f40 <xPortStartScheduler+0x130>)
 8007e5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	781b      	ldrb	r3, [r3, #0]
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	22ff      	movs	r2, #255	@ 0xff
 8007e6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	781b      	ldrb	r3, [r3, #0]
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007e74:	78fb      	ldrb	r3, [r7, #3]
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007e7c:	b2da      	uxtb	r2, r3
 8007e7e:	4b31      	ldr	r3, [pc, #196]	@ (8007f44 <xPortStartScheduler+0x134>)
 8007e80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007e82:	4b31      	ldr	r3, [pc, #196]	@ (8007f48 <xPortStartScheduler+0x138>)
 8007e84:	2207      	movs	r2, #7
 8007e86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e88:	e009      	b.n	8007e9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007e8a:	4b2f      	ldr	r3, [pc, #188]	@ (8007f48 <xPortStartScheduler+0x138>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	3b01      	subs	r3, #1
 8007e90:	4a2d      	ldr	r2, [pc, #180]	@ (8007f48 <xPortStartScheduler+0x138>)
 8007e92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007e94:	78fb      	ldrb	r3, [r7, #3]
 8007e96:	b2db      	uxtb	r3, r3
 8007e98:	005b      	lsls	r3, r3, #1
 8007e9a:	b2db      	uxtb	r3, r3
 8007e9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e9e:	78fb      	ldrb	r3, [r7, #3]
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ea6:	2b80      	cmp	r3, #128	@ 0x80
 8007ea8:	d0ef      	beq.n	8007e8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007eaa:	4b27      	ldr	r3, [pc, #156]	@ (8007f48 <xPortStartScheduler+0x138>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f1c3 0307 	rsb	r3, r3, #7
 8007eb2:	2b04      	cmp	r3, #4
 8007eb4:	d00b      	beq.n	8007ece <xPortStartScheduler+0xbe>
	__asm volatile
 8007eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eba:	f383 8811 	msr	BASEPRI, r3
 8007ebe:	f3bf 8f6f 	isb	sy
 8007ec2:	f3bf 8f4f 	dsb	sy
 8007ec6:	60bb      	str	r3, [r7, #8]
}
 8007ec8:	bf00      	nop
 8007eca:	bf00      	nop
 8007ecc:	e7fd      	b.n	8007eca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007ece:	4b1e      	ldr	r3, [pc, #120]	@ (8007f48 <xPortStartScheduler+0x138>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	021b      	lsls	r3, r3, #8
 8007ed4:	4a1c      	ldr	r2, [pc, #112]	@ (8007f48 <xPortStartScheduler+0x138>)
 8007ed6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007ed8:	4b1b      	ldr	r3, [pc, #108]	@ (8007f48 <xPortStartScheduler+0x138>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007ee0:	4a19      	ldr	r2, [pc, #100]	@ (8007f48 <xPortStartScheduler+0x138>)
 8007ee2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	b2da      	uxtb	r2, r3
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007eec:	4b17      	ldr	r3, [pc, #92]	@ (8007f4c <xPortStartScheduler+0x13c>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a16      	ldr	r2, [pc, #88]	@ (8007f4c <xPortStartScheduler+0x13c>)
 8007ef2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007ef6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007ef8:	4b14      	ldr	r3, [pc, #80]	@ (8007f4c <xPortStartScheduler+0x13c>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a13      	ldr	r2, [pc, #76]	@ (8007f4c <xPortStartScheduler+0x13c>)
 8007efe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007f02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007f04:	f000 f8da 	bl	80080bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007f08:	4b11      	ldr	r3, [pc, #68]	@ (8007f50 <xPortStartScheduler+0x140>)
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007f0e:	f000 f8f9 	bl	8008104 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007f12:	4b10      	ldr	r3, [pc, #64]	@ (8007f54 <xPortStartScheduler+0x144>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	4a0f      	ldr	r2, [pc, #60]	@ (8007f54 <xPortStartScheduler+0x144>)
 8007f18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007f1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007f1e:	f7ff ff63 	bl	8007de8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007f22:	f7fe ff53 	bl	8006dcc <vTaskSwitchContext>
	prvTaskExitError();
 8007f26:	f7ff ff19 	bl	8007d5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007f2a:	2300      	movs	r3, #0
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	3718      	adds	r7, #24
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bd80      	pop	{r7, pc}
 8007f34:	e000ed00 	.word	0xe000ed00
 8007f38:	410fc271 	.word	0x410fc271
 8007f3c:	410fc270 	.word	0x410fc270
 8007f40:	e000e400 	.word	0xe000e400
 8007f44:	20001000 	.word	0x20001000
 8007f48:	20001004 	.word	0x20001004
 8007f4c:	e000ed20 	.word	0xe000ed20
 8007f50:	20000010 	.word	0x20000010
 8007f54:	e000ef34 	.word	0xe000ef34

08007f58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b083      	sub	sp, #12
 8007f5c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f62:	f383 8811 	msr	BASEPRI, r3
 8007f66:	f3bf 8f6f 	isb	sy
 8007f6a:	f3bf 8f4f 	dsb	sy
 8007f6e:	607b      	str	r3, [r7, #4]
}
 8007f70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007f72:	4b10      	ldr	r3, [pc, #64]	@ (8007fb4 <vPortEnterCritical+0x5c>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	3301      	adds	r3, #1
 8007f78:	4a0e      	ldr	r2, [pc, #56]	@ (8007fb4 <vPortEnterCritical+0x5c>)
 8007f7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007f7c:	4b0d      	ldr	r3, [pc, #52]	@ (8007fb4 <vPortEnterCritical+0x5c>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	2b01      	cmp	r3, #1
 8007f82:	d110      	bne.n	8007fa6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007f84:	4b0c      	ldr	r3, [pc, #48]	@ (8007fb8 <vPortEnterCritical+0x60>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d00b      	beq.n	8007fa6 <vPortEnterCritical+0x4e>
	__asm volatile
 8007f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f92:	f383 8811 	msr	BASEPRI, r3
 8007f96:	f3bf 8f6f 	isb	sy
 8007f9a:	f3bf 8f4f 	dsb	sy
 8007f9e:	603b      	str	r3, [r7, #0]
}
 8007fa0:	bf00      	nop
 8007fa2:	bf00      	nop
 8007fa4:	e7fd      	b.n	8007fa2 <vPortEnterCritical+0x4a>
	}
}
 8007fa6:	bf00      	nop
 8007fa8:	370c      	adds	r7, #12
 8007faa:	46bd      	mov	sp, r7
 8007fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb0:	4770      	bx	lr
 8007fb2:	bf00      	nop
 8007fb4:	20000010 	.word	0x20000010
 8007fb8:	e000ed04 	.word	0xe000ed04

08007fbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b083      	sub	sp, #12
 8007fc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007fc2:	4b12      	ldr	r3, [pc, #72]	@ (800800c <vPortExitCritical+0x50>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d10b      	bne.n	8007fe2 <vPortExitCritical+0x26>
	__asm volatile
 8007fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fce:	f383 8811 	msr	BASEPRI, r3
 8007fd2:	f3bf 8f6f 	isb	sy
 8007fd6:	f3bf 8f4f 	dsb	sy
 8007fda:	607b      	str	r3, [r7, #4]
}
 8007fdc:	bf00      	nop
 8007fde:	bf00      	nop
 8007fe0:	e7fd      	b.n	8007fde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800800c <vPortExitCritical+0x50>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	3b01      	subs	r3, #1
 8007fe8:	4a08      	ldr	r2, [pc, #32]	@ (800800c <vPortExitCritical+0x50>)
 8007fea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007fec:	4b07      	ldr	r3, [pc, #28]	@ (800800c <vPortExitCritical+0x50>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d105      	bne.n	8008000 <vPortExitCritical+0x44>
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	f383 8811 	msr	BASEPRI, r3
}
 8007ffe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008000:	bf00      	nop
 8008002:	370c      	adds	r7, #12
 8008004:	46bd      	mov	sp, r7
 8008006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800a:	4770      	bx	lr
 800800c:	20000010 	.word	0x20000010

08008010 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008010:	f3ef 8009 	mrs	r0, PSP
 8008014:	f3bf 8f6f 	isb	sy
 8008018:	4b15      	ldr	r3, [pc, #84]	@ (8008070 <pxCurrentTCBConst>)
 800801a:	681a      	ldr	r2, [r3, #0]
 800801c:	f01e 0f10 	tst.w	lr, #16
 8008020:	bf08      	it	eq
 8008022:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008026:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800802a:	6010      	str	r0, [r2, #0]
 800802c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008030:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008034:	f380 8811 	msr	BASEPRI, r0
 8008038:	f3bf 8f4f 	dsb	sy
 800803c:	f3bf 8f6f 	isb	sy
 8008040:	f7fe fec4 	bl	8006dcc <vTaskSwitchContext>
 8008044:	f04f 0000 	mov.w	r0, #0
 8008048:	f380 8811 	msr	BASEPRI, r0
 800804c:	bc09      	pop	{r0, r3}
 800804e:	6819      	ldr	r1, [r3, #0]
 8008050:	6808      	ldr	r0, [r1, #0]
 8008052:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008056:	f01e 0f10 	tst.w	lr, #16
 800805a:	bf08      	it	eq
 800805c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008060:	f380 8809 	msr	PSP, r0
 8008064:	f3bf 8f6f 	isb	sy
 8008068:	4770      	bx	lr
 800806a:	bf00      	nop
 800806c:	f3af 8000 	nop.w

08008070 <pxCurrentTCBConst>:
 8008070:	200009d4 	.word	0x200009d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008074:	bf00      	nop
 8008076:	bf00      	nop

08008078 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b082      	sub	sp, #8
 800807c:	af00      	add	r7, sp, #0
	__asm volatile
 800807e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008082:	f383 8811 	msr	BASEPRI, r3
 8008086:	f3bf 8f6f 	isb	sy
 800808a:	f3bf 8f4f 	dsb	sy
 800808e:	607b      	str	r3, [r7, #4]
}
 8008090:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008092:	f7fe fde1 	bl	8006c58 <xTaskIncrementTick>
 8008096:	4603      	mov	r3, r0
 8008098:	2b00      	cmp	r3, #0
 800809a:	d003      	beq.n	80080a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800809c:	4b06      	ldr	r3, [pc, #24]	@ (80080b8 <xPortSysTickHandler+0x40>)
 800809e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080a2:	601a      	str	r2, [r3, #0]
 80080a4:	2300      	movs	r3, #0
 80080a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	f383 8811 	msr	BASEPRI, r3
}
 80080ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80080b0:	bf00      	nop
 80080b2:	3708      	adds	r7, #8
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}
 80080b8:	e000ed04 	.word	0xe000ed04

080080bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80080bc:	b480      	push	{r7}
 80080be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80080c0:	4b0b      	ldr	r3, [pc, #44]	@ (80080f0 <vPortSetupTimerInterrupt+0x34>)
 80080c2:	2200      	movs	r2, #0
 80080c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80080c6:	4b0b      	ldr	r3, [pc, #44]	@ (80080f4 <vPortSetupTimerInterrupt+0x38>)
 80080c8:	2200      	movs	r2, #0
 80080ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80080cc:	4b0a      	ldr	r3, [pc, #40]	@ (80080f8 <vPortSetupTimerInterrupt+0x3c>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a0a      	ldr	r2, [pc, #40]	@ (80080fc <vPortSetupTimerInterrupt+0x40>)
 80080d2:	fba2 2303 	umull	r2, r3, r2, r3
 80080d6:	099b      	lsrs	r3, r3, #6
 80080d8:	4a09      	ldr	r2, [pc, #36]	@ (8008100 <vPortSetupTimerInterrupt+0x44>)
 80080da:	3b01      	subs	r3, #1
 80080dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80080de:	4b04      	ldr	r3, [pc, #16]	@ (80080f0 <vPortSetupTimerInterrupt+0x34>)
 80080e0:	2207      	movs	r2, #7
 80080e2:	601a      	str	r2, [r3, #0]
}
 80080e4:	bf00      	nop
 80080e6:	46bd      	mov	sp, r7
 80080e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop
 80080f0:	e000e010 	.word	0xe000e010
 80080f4:	e000e018 	.word	0xe000e018
 80080f8:	20000004 	.word	0x20000004
 80080fc:	10624dd3 	.word	0x10624dd3
 8008100:	e000e014 	.word	0xe000e014

08008104 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008104:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008114 <vPortEnableVFP+0x10>
 8008108:	6801      	ldr	r1, [r0, #0]
 800810a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800810e:	6001      	str	r1, [r0, #0]
 8008110:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008112:	bf00      	nop
 8008114:	e000ed88 	.word	0xe000ed88

08008118 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008118:	b480      	push	{r7}
 800811a:	b085      	sub	sp, #20
 800811c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800811e:	f3ef 8305 	mrs	r3, IPSR
 8008122:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	2b0f      	cmp	r3, #15
 8008128:	d915      	bls.n	8008156 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800812a:	4a18      	ldr	r2, [pc, #96]	@ (800818c <vPortValidateInterruptPriority+0x74>)
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	4413      	add	r3, r2
 8008130:	781b      	ldrb	r3, [r3, #0]
 8008132:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008134:	4b16      	ldr	r3, [pc, #88]	@ (8008190 <vPortValidateInterruptPriority+0x78>)
 8008136:	781b      	ldrb	r3, [r3, #0]
 8008138:	7afa      	ldrb	r2, [r7, #11]
 800813a:	429a      	cmp	r2, r3
 800813c:	d20b      	bcs.n	8008156 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800813e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008142:	f383 8811 	msr	BASEPRI, r3
 8008146:	f3bf 8f6f 	isb	sy
 800814a:	f3bf 8f4f 	dsb	sy
 800814e:	607b      	str	r3, [r7, #4]
}
 8008150:	bf00      	nop
 8008152:	bf00      	nop
 8008154:	e7fd      	b.n	8008152 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008156:	4b0f      	ldr	r3, [pc, #60]	@ (8008194 <vPortValidateInterruptPriority+0x7c>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800815e:	4b0e      	ldr	r3, [pc, #56]	@ (8008198 <vPortValidateInterruptPriority+0x80>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	429a      	cmp	r2, r3
 8008164:	d90b      	bls.n	800817e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800816a:	f383 8811 	msr	BASEPRI, r3
 800816e:	f3bf 8f6f 	isb	sy
 8008172:	f3bf 8f4f 	dsb	sy
 8008176:	603b      	str	r3, [r7, #0]
}
 8008178:	bf00      	nop
 800817a:	bf00      	nop
 800817c:	e7fd      	b.n	800817a <vPortValidateInterruptPriority+0x62>
	}
 800817e:	bf00      	nop
 8008180:	3714      	adds	r7, #20
 8008182:	46bd      	mov	sp, r7
 8008184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008188:	4770      	bx	lr
 800818a:	bf00      	nop
 800818c:	e000e3f0 	.word	0xe000e3f0
 8008190:	20001000 	.word	0x20001000
 8008194:	e000ed0c 	.word	0xe000ed0c
 8008198:	20001004 	.word	0x20001004

0800819c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b08a      	sub	sp, #40	@ 0x28
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80081a4:	2300      	movs	r3, #0
 80081a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80081a8:	f7fe fc88 	bl	8006abc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80081ac:	4b5c      	ldr	r3, [pc, #368]	@ (8008320 <pvPortMalloc+0x184>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d101      	bne.n	80081b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80081b4:	f000 f924 	bl	8008400 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80081b8:	4b5a      	ldr	r3, [pc, #360]	@ (8008324 <pvPortMalloc+0x188>)
 80081ba:	681a      	ldr	r2, [r3, #0]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	4013      	ands	r3, r2
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	f040 8095 	bne.w	80082f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d01e      	beq.n	800820a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80081cc:	2208      	movs	r2, #8
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	4413      	add	r3, r2
 80081d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f003 0307 	and.w	r3, r3, #7
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d015      	beq.n	800820a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f023 0307 	bic.w	r3, r3, #7
 80081e4:	3308      	adds	r3, #8
 80081e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	f003 0307 	and.w	r3, r3, #7
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d00b      	beq.n	800820a <pvPortMalloc+0x6e>
	__asm volatile
 80081f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081f6:	f383 8811 	msr	BASEPRI, r3
 80081fa:	f3bf 8f6f 	isb	sy
 80081fe:	f3bf 8f4f 	dsb	sy
 8008202:	617b      	str	r3, [r7, #20]
}
 8008204:	bf00      	nop
 8008206:	bf00      	nop
 8008208:	e7fd      	b.n	8008206 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d06f      	beq.n	80082f0 <pvPortMalloc+0x154>
 8008210:	4b45      	ldr	r3, [pc, #276]	@ (8008328 <pvPortMalloc+0x18c>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	687a      	ldr	r2, [r7, #4]
 8008216:	429a      	cmp	r2, r3
 8008218:	d86a      	bhi.n	80082f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800821a:	4b44      	ldr	r3, [pc, #272]	@ (800832c <pvPortMalloc+0x190>)
 800821c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800821e:	4b43      	ldr	r3, [pc, #268]	@ (800832c <pvPortMalloc+0x190>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008224:	e004      	b.n	8008230 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008228:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800822a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008232:	685b      	ldr	r3, [r3, #4]
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	429a      	cmp	r2, r3
 8008238:	d903      	bls.n	8008242 <pvPortMalloc+0xa6>
 800823a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d1f1      	bne.n	8008226 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008242:	4b37      	ldr	r3, [pc, #220]	@ (8008320 <pvPortMalloc+0x184>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008248:	429a      	cmp	r2, r3
 800824a:	d051      	beq.n	80082f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800824c:	6a3b      	ldr	r3, [r7, #32]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	2208      	movs	r2, #8
 8008252:	4413      	add	r3, r2
 8008254:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008258:	681a      	ldr	r2, [r3, #0]
 800825a:	6a3b      	ldr	r3, [r7, #32]
 800825c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800825e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008260:	685a      	ldr	r2, [r3, #4]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	1ad2      	subs	r2, r2, r3
 8008266:	2308      	movs	r3, #8
 8008268:	005b      	lsls	r3, r3, #1
 800826a:	429a      	cmp	r2, r3
 800826c:	d920      	bls.n	80082b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800826e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	4413      	add	r3, r2
 8008274:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008276:	69bb      	ldr	r3, [r7, #24]
 8008278:	f003 0307 	and.w	r3, r3, #7
 800827c:	2b00      	cmp	r3, #0
 800827e:	d00b      	beq.n	8008298 <pvPortMalloc+0xfc>
	__asm volatile
 8008280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008284:	f383 8811 	msr	BASEPRI, r3
 8008288:	f3bf 8f6f 	isb	sy
 800828c:	f3bf 8f4f 	dsb	sy
 8008290:	613b      	str	r3, [r7, #16]
}
 8008292:	bf00      	nop
 8008294:	bf00      	nop
 8008296:	e7fd      	b.n	8008294 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800829a:	685a      	ldr	r2, [r3, #4]
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	1ad2      	subs	r2, r2, r3
 80082a0:	69bb      	ldr	r3, [r7, #24]
 80082a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80082a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a6:	687a      	ldr	r2, [r7, #4]
 80082a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80082aa:	69b8      	ldr	r0, [r7, #24]
 80082ac:	f000 f90a 	bl	80084c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80082b0:	4b1d      	ldr	r3, [pc, #116]	@ (8008328 <pvPortMalloc+0x18c>)
 80082b2:	681a      	ldr	r2, [r3, #0]
 80082b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	1ad3      	subs	r3, r2, r3
 80082ba:	4a1b      	ldr	r2, [pc, #108]	@ (8008328 <pvPortMalloc+0x18c>)
 80082bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80082be:	4b1a      	ldr	r3, [pc, #104]	@ (8008328 <pvPortMalloc+0x18c>)
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	4b1b      	ldr	r3, [pc, #108]	@ (8008330 <pvPortMalloc+0x194>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d203      	bcs.n	80082d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80082ca:	4b17      	ldr	r3, [pc, #92]	@ (8008328 <pvPortMalloc+0x18c>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4a18      	ldr	r2, [pc, #96]	@ (8008330 <pvPortMalloc+0x194>)
 80082d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80082d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d4:	685a      	ldr	r2, [r3, #4]
 80082d6:	4b13      	ldr	r3, [pc, #76]	@ (8008324 <pvPortMalloc+0x188>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	431a      	orrs	r2, r3
 80082dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80082e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e2:	2200      	movs	r2, #0
 80082e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80082e6:	4b13      	ldr	r3, [pc, #76]	@ (8008334 <pvPortMalloc+0x198>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	3301      	adds	r3, #1
 80082ec:	4a11      	ldr	r2, [pc, #68]	@ (8008334 <pvPortMalloc+0x198>)
 80082ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80082f0:	f7fe fbf2 	bl	8006ad8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80082f4:	69fb      	ldr	r3, [r7, #28]
 80082f6:	f003 0307 	and.w	r3, r3, #7
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d00b      	beq.n	8008316 <pvPortMalloc+0x17a>
	__asm volatile
 80082fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008302:	f383 8811 	msr	BASEPRI, r3
 8008306:	f3bf 8f6f 	isb	sy
 800830a:	f3bf 8f4f 	dsb	sy
 800830e:	60fb      	str	r3, [r7, #12]
}
 8008310:	bf00      	nop
 8008312:	bf00      	nop
 8008314:	e7fd      	b.n	8008312 <pvPortMalloc+0x176>
	return pvReturn;
 8008316:	69fb      	ldr	r3, [r7, #28]
}
 8008318:	4618      	mov	r0, r3
 800831a:	3728      	adds	r7, #40	@ 0x28
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}
 8008320:	20004c10 	.word	0x20004c10
 8008324:	20004c24 	.word	0x20004c24
 8008328:	20004c14 	.word	0x20004c14
 800832c:	20004c08 	.word	0x20004c08
 8008330:	20004c18 	.word	0x20004c18
 8008334:	20004c1c 	.word	0x20004c1c

08008338 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b086      	sub	sp, #24
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d04f      	beq.n	80083ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800834a:	2308      	movs	r3, #8
 800834c:	425b      	negs	r3, r3
 800834e:	697a      	ldr	r2, [r7, #20]
 8008350:	4413      	add	r3, r2
 8008352:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008354:	697b      	ldr	r3, [r7, #20]
 8008356:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	685a      	ldr	r2, [r3, #4]
 800835c:	4b25      	ldr	r3, [pc, #148]	@ (80083f4 <vPortFree+0xbc>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4013      	ands	r3, r2
 8008362:	2b00      	cmp	r3, #0
 8008364:	d10b      	bne.n	800837e <vPortFree+0x46>
	__asm volatile
 8008366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800836a:	f383 8811 	msr	BASEPRI, r3
 800836e:	f3bf 8f6f 	isb	sy
 8008372:	f3bf 8f4f 	dsb	sy
 8008376:	60fb      	str	r3, [r7, #12]
}
 8008378:	bf00      	nop
 800837a:	bf00      	nop
 800837c:	e7fd      	b.n	800837a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d00b      	beq.n	800839e <vPortFree+0x66>
	__asm volatile
 8008386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800838a:	f383 8811 	msr	BASEPRI, r3
 800838e:	f3bf 8f6f 	isb	sy
 8008392:	f3bf 8f4f 	dsb	sy
 8008396:	60bb      	str	r3, [r7, #8]
}
 8008398:	bf00      	nop
 800839a:	bf00      	nop
 800839c:	e7fd      	b.n	800839a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	685a      	ldr	r2, [r3, #4]
 80083a2:	4b14      	ldr	r3, [pc, #80]	@ (80083f4 <vPortFree+0xbc>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	4013      	ands	r3, r2
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d01e      	beq.n	80083ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80083ac:	693b      	ldr	r3, [r7, #16]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d11a      	bne.n	80083ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	685a      	ldr	r2, [r3, #4]
 80083b8:	4b0e      	ldr	r3, [pc, #56]	@ (80083f4 <vPortFree+0xbc>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	43db      	mvns	r3, r3
 80083be:	401a      	ands	r2, r3
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80083c4:	f7fe fb7a 	bl	8006abc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80083c8:	693b      	ldr	r3, [r7, #16]
 80083ca:	685a      	ldr	r2, [r3, #4]
 80083cc:	4b0a      	ldr	r3, [pc, #40]	@ (80083f8 <vPortFree+0xc0>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4413      	add	r3, r2
 80083d2:	4a09      	ldr	r2, [pc, #36]	@ (80083f8 <vPortFree+0xc0>)
 80083d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80083d6:	6938      	ldr	r0, [r7, #16]
 80083d8:	f000 f874 	bl	80084c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80083dc:	4b07      	ldr	r3, [pc, #28]	@ (80083fc <vPortFree+0xc4>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	3301      	adds	r3, #1
 80083e2:	4a06      	ldr	r2, [pc, #24]	@ (80083fc <vPortFree+0xc4>)
 80083e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80083e6:	f7fe fb77 	bl	8006ad8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80083ea:	bf00      	nop
 80083ec:	3718      	adds	r7, #24
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}
 80083f2:	bf00      	nop
 80083f4:	20004c24 	.word	0x20004c24
 80083f8:	20004c14 	.word	0x20004c14
 80083fc:	20004c20 	.word	0x20004c20

08008400 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008400:	b480      	push	{r7}
 8008402:	b085      	sub	sp, #20
 8008404:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008406:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800840a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800840c:	4b27      	ldr	r3, [pc, #156]	@ (80084ac <prvHeapInit+0xac>)
 800840e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f003 0307 	and.w	r3, r3, #7
 8008416:	2b00      	cmp	r3, #0
 8008418:	d00c      	beq.n	8008434 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	3307      	adds	r3, #7
 800841e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	f023 0307 	bic.w	r3, r3, #7
 8008426:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008428:	68ba      	ldr	r2, [r7, #8]
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	1ad3      	subs	r3, r2, r3
 800842e:	4a1f      	ldr	r2, [pc, #124]	@ (80084ac <prvHeapInit+0xac>)
 8008430:	4413      	add	r3, r2
 8008432:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008438:	4a1d      	ldr	r2, [pc, #116]	@ (80084b0 <prvHeapInit+0xb0>)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800843e:	4b1c      	ldr	r3, [pc, #112]	@ (80084b0 <prvHeapInit+0xb0>)
 8008440:	2200      	movs	r2, #0
 8008442:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	68ba      	ldr	r2, [r7, #8]
 8008448:	4413      	add	r3, r2
 800844a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800844c:	2208      	movs	r2, #8
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	1a9b      	subs	r3, r3, r2
 8008452:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	f023 0307 	bic.w	r3, r3, #7
 800845a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	4a15      	ldr	r2, [pc, #84]	@ (80084b4 <prvHeapInit+0xb4>)
 8008460:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008462:	4b14      	ldr	r3, [pc, #80]	@ (80084b4 <prvHeapInit+0xb4>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	2200      	movs	r2, #0
 8008468:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800846a:	4b12      	ldr	r3, [pc, #72]	@ (80084b4 <prvHeapInit+0xb4>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	2200      	movs	r2, #0
 8008470:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	68fa      	ldr	r2, [r7, #12]
 800847a:	1ad2      	subs	r2, r2, r3
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008480:	4b0c      	ldr	r3, [pc, #48]	@ (80084b4 <prvHeapInit+0xb4>)
 8008482:	681a      	ldr	r2, [r3, #0]
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	685b      	ldr	r3, [r3, #4]
 800848c:	4a0a      	ldr	r2, [pc, #40]	@ (80084b8 <prvHeapInit+0xb8>)
 800848e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	4a09      	ldr	r2, [pc, #36]	@ (80084bc <prvHeapInit+0xbc>)
 8008496:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008498:	4b09      	ldr	r3, [pc, #36]	@ (80084c0 <prvHeapInit+0xc0>)
 800849a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800849e:	601a      	str	r2, [r3, #0]
}
 80084a0:	bf00      	nop
 80084a2:	3714      	adds	r7, #20
 80084a4:	46bd      	mov	sp, r7
 80084a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084aa:	4770      	bx	lr
 80084ac:	20001008 	.word	0x20001008
 80084b0:	20004c08 	.word	0x20004c08
 80084b4:	20004c10 	.word	0x20004c10
 80084b8:	20004c18 	.word	0x20004c18
 80084bc:	20004c14 	.word	0x20004c14
 80084c0:	20004c24 	.word	0x20004c24

080084c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80084c4:	b480      	push	{r7}
 80084c6:	b085      	sub	sp, #20
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80084cc:	4b28      	ldr	r3, [pc, #160]	@ (8008570 <prvInsertBlockIntoFreeList+0xac>)
 80084ce:	60fb      	str	r3, [r7, #12]
 80084d0:	e002      	b.n	80084d8 <prvInsertBlockIntoFreeList+0x14>
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	60fb      	str	r3, [r7, #12]
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	687a      	ldr	r2, [r7, #4]
 80084de:	429a      	cmp	r2, r3
 80084e0:	d8f7      	bhi.n	80084d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	685b      	ldr	r3, [r3, #4]
 80084ea:	68ba      	ldr	r2, [r7, #8]
 80084ec:	4413      	add	r3, r2
 80084ee:	687a      	ldr	r2, [r7, #4]
 80084f0:	429a      	cmp	r2, r3
 80084f2:	d108      	bne.n	8008506 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	685a      	ldr	r2, [r3, #4]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	685b      	ldr	r3, [r3, #4]
 80084fc:	441a      	add	r2, r3
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	68ba      	ldr	r2, [r7, #8]
 8008510:	441a      	add	r2, r3
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	429a      	cmp	r2, r3
 8008518:	d118      	bne.n	800854c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681a      	ldr	r2, [r3, #0]
 800851e:	4b15      	ldr	r3, [pc, #84]	@ (8008574 <prvInsertBlockIntoFreeList+0xb0>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	429a      	cmp	r2, r3
 8008524:	d00d      	beq.n	8008542 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	685a      	ldr	r2, [r3, #4]
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	685b      	ldr	r3, [r3, #4]
 8008530:	441a      	add	r2, r3
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	681a      	ldr	r2, [r3, #0]
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	601a      	str	r2, [r3, #0]
 8008540:	e008      	b.n	8008554 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008542:	4b0c      	ldr	r3, [pc, #48]	@ (8008574 <prvInsertBlockIntoFreeList+0xb0>)
 8008544:	681a      	ldr	r2, [r3, #0]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	601a      	str	r2, [r3, #0]
 800854a:	e003      	b.n	8008554 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681a      	ldr	r2, [r3, #0]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008554:	68fa      	ldr	r2, [r7, #12]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	429a      	cmp	r2, r3
 800855a:	d002      	beq.n	8008562 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	687a      	ldr	r2, [r7, #4]
 8008560:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008562:	bf00      	nop
 8008564:	3714      	adds	r7, #20
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr
 800856e:	bf00      	nop
 8008570:	20004c08 	.word	0x20004c08
 8008574:	20004c10 	.word	0x20004c10

08008578 <siprintf>:
 8008578:	b40e      	push	{r1, r2, r3}
 800857a:	b510      	push	{r4, lr}
 800857c:	b09d      	sub	sp, #116	@ 0x74
 800857e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008580:	9002      	str	r0, [sp, #8]
 8008582:	9006      	str	r0, [sp, #24]
 8008584:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008588:	480a      	ldr	r0, [pc, #40]	@ (80085b4 <siprintf+0x3c>)
 800858a:	9107      	str	r1, [sp, #28]
 800858c:	9104      	str	r1, [sp, #16]
 800858e:	490a      	ldr	r1, [pc, #40]	@ (80085b8 <siprintf+0x40>)
 8008590:	f853 2b04 	ldr.w	r2, [r3], #4
 8008594:	9105      	str	r1, [sp, #20]
 8008596:	2400      	movs	r4, #0
 8008598:	a902      	add	r1, sp, #8
 800859a:	6800      	ldr	r0, [r0, #0]
 800859c:	9301      	str	r3, [sp, #4]
 800859e:	941b      	str	r4, [sp, #108]	@ 0x6c
 80085a0:	f000 fa00 	bl	80089a4 <_svfiprintf_r>
 80085a4:	9b02      	ldr	r3, [sp, #8]
 80085a6:	701c      	strb	r4, [r3, #0]
 80085a8:	b01d      	add	sp, #116	@ 0x74
 80085aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085ae:	b003      	add	sp, #12
 80085b0:	4770      	bx	lr
 80085b2:	bf00      	nop
 80085b4:	20000014 	.word	0x20000014
 80085b8:	ffff0208 	.word	0xffff0208

080085bc <memset>:
 80085bc:	4402      	add	r2, r0
 80085be:	4603      	mov	r3, r0
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d100      	bne.n	80085c6 <memset+0xa>
 80085c4:	4770      	bx	lr
 80085c6:	f803 1b01 	strb.w	r1, [r3], #1
 80085ca:	e7f9      	b.n	80085c0 <memset+0x4>

080085cc <_reclaim_reent>:
 80085cc:	4b2d      	ldr	r3, [pc, #180]	@ (8008684 <_reclaim_reent+0xb8>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4283      	cmp	r3, r0
 80085d2:	b570      	push	{r4, r5, r6, lr}
 80085d4:	4604      	mov	r4, r0
 80085d6:	d053      	beq.n	8008680 <_reclaim_reent+0xb4>
 80085d8:	69c3      	ldr	r3, [r0, #28]
 80085da:	b31b      	cbz	r3, 8008624 <_reclaim_reent+0x58>
 80085dc:	68db      	ldr	r3, [r3, #12]
 80085de:	b163      	cbz	r3, 80085fa <_reclaim_reent+0x2e>
 80085e0:	2500      	movs	r5, #0
 80085e2:	69e3      	ldr	r3, [r4, #28]
 80085e4:	68db      	ldr	r3, [r3, #12]
 80085e6:	5959      	ldr	r1, [r3, r5]
 80085e8:	b9b1      	cbnz	r1, 8008618 <_reclaim_reent+0x4c>
 80085ea:	3504      	adds	r5, #4
 80085ec:	2d80      	cmp	r5, #128	@ 0x80
 80085ee:	d1f8      	bne.n	80085e2 <_reclaim_reent+0x16>
 80085f0:	69e3      	ldr	r3, [r4, #28]
 80085f2:	4620      	mov	r0, r4
 80085f4:	68d9      	ldr	r1, [r3, #12]
 80085f6:	f000 f881 	bl	80086fc <_free_r>
 80085fa:	69e3      	ldr	r3, [r4, #28]
 80085fc:	6819      	ldr	r1, [r3, #0]
 80085fe:	b111      	cbz	r1, 8008606 <_reclaim_reent+0x3a>
 8008600:	4620      	mov	r0, r4
 8008602:	f000 f87b 	bl	80086fc <_free_r>
 8008606:	69e3      	ldr	r3, [r4, #28]
 8008608:	689d      	ldr	r5, [r3, #8]
 800860a:	b15d      	cbz	r5, 8008624 <_reclaim_reent+0x58>
 800860c:	4629      	mov	r1, r5
 800860e:	4620      	mov	r0, r4
 8008610:	682d      	ldr	r5, [r5, #0]
 8008612:	f000 f873 	bl	80086fc <_free_r>
 8008616:	e7f8      	b.n	800860a <_reclaim_reent+0x3e>
 8008618:	680e      	ldr	r6, [r1, #0]
 800861a:	4620      	mov	r0, r4
 800861c:	f000 f86e 	bl	80086fc <_free_r>
 8008620:	4631      	mov	r1, r6
 8008622:	e7e1      	b.n	80085e8 <_reclaim_reent+0x1c>
 8008624:	6961      	ldr	r1, [r4, #20]
 8008626:	b111      	cbz	r1, 800862e <_reclaim_reent+0x62>
 8008628:	4620      	mov	r0, r4
 800862a:	f000 f867 	bl	80086fc <_free_r>
 800862e:	69e1      	ldr	r1, [r4, #28]
 8008630:	b111      	cbz	r1, 8008638 <_reclaim_reent+0x6c>
 8008632:	4620      	mov	r0, r4
 8008634:	f000 f862 	bl	80086fc <_free_r>
 8008638:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800863a:	b111      	cbz	r1, 8008642 <_reclaim_reent+0x76>
 800863c:	4620      	mov	r0, r4
 800863e:	f000 f85d 	bl	80086fc <_free_r>
 8008642:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008644:	b111      	cbz	r1, 800864c <_reclaim_reent+0x80>
 8008646:	4620      	mov	r0, r4
 8008648:	f000 f858 	bl	80086fc <_free_r>
 800864c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800864e:	b111      	cbz	r1, 8008656 <_reclaim_reent+0x8a>
 8008650:	4620      	mov	r0, r4
 8008652:	f000 f853 	bl	80086fc <_free_r>
 8008656:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008658:	b111      	cbz	r1, 8008660 <_reclaim_reent+0x94>
 800865a:	4620      	mov	r0, r4
 800865c:	f000 f84e 	bl	80086fc <_free_r>
 8008660:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008662:	b111      	cbz	r1, 800866a <_reclaim_reent+0x9e>
 8008664:	4620      	mov	r0, r4
 8008666:	f000 f849 	bl	80086fc <_free_r>
 800866a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800866c:	b111      	cbz	r1, 8008674 <_reclaim_reent+0xa8>
 800866e:	4620      	mov	r0, r4
 8008670:	f000 f844 	bl	80086fc <_free_r>
 8008674:	6a23      	ldr	r3, [r4, #32]
 8008676:	b11b      	cbz	r3, 8008680 <_reclaim_reent+0xb4>
 8008678:	4620      	mov	r0, r4
 800867a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800867e:	4718      	bx	r3
 8008680:	bd70      	pop	{r4, r5, r6, pc}
 8008682:	bf00      	nop
 8008684:	20000014 	.word	0x20000014

08008688 <__errno>:
 8008688:	4b01      	ldr	r3, [pc, #4]	@ (8008690 <__errno+0x8>)
 800868a:	6818      	ldr	r0, [r3, #0]
 800868c:	4770      	bx	lr
 800868e:	bf00      	nop
 8008690:	20000014 	.word	0x20000014

08008694 <__libc_init_array>:
 8008694:	b570      	push	{r4, r5, r6, lr}
 8008696:	4d0d      	ldr	r5, [pc, #52]	@ (80086cc <__libc_init_array+0x38>)
 8008698:	4c0d      	ldr	r4, [pc, #52]	@ (80086d0 <__libc_init_array+0x3c>)
 800869a:	1b64      	subs	r4, r4, r5
 800869c:	10a4      	asrs	r4, r4, #2
 800869e:	2600      	movs	r6, #0
 80086a0:	42a6      	cmp	r6, r4
 80086a2:	d109      	bne.n	80086b8 <__libc_init_array+0x24>
 80086a4:	4d0b      	ldr	r5, [pc, #44]	@ (80086d4 <__libc_init_array+0x40>)
 80086a6:	4c0c      	ldr	r4, [pc, #48]	@ (80086d8 <__libc_init_array+0x44>)
 80086a8:	f000 fc64 	bl	8008f74 <_init>
 80086ac:	1b64      	subs	r4, r4, r5
 80086ae:	10a4      	asrs	r4, r4, #2
 80086b0:	2600      	movs	r6, #0
 80086b2:	42a6      	cmp	r6, r4
 80086b4:	d105      	bne.n	80086c2 <__libc_init_array+0x2e>
 80086b6:	bd70      	pop	{r4, r5, r6, pc}
 80086b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80086bc:	4798      	blx	r3
 80086be:	3601      	adds	r6, #1
 80086c0:	e7ee      	b.n	80086a0 <__libc_init_array+0xc>
 80086c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80086c6:	4798      	blx	r3
 80086c8:	3601      	adds	r6, #1
 80086ca:	e7f2      	b.n	80086b2 <__libc_init_array+0x1e>
 80086cc:	08009158 	.word	0x08009158
 80086d0:	08009158 	.word	0x08009158
 80086d4:	08009158 	.word	0x08009158
 80086d8:	0800915c 	.word	0x0800915c

080086dc <__retarget_lock_acquire_recursive>:
 80086dc:	4770      	bx	lr

080086de <__retarget_lock_release_recursive>:
 80086de:	4770      	bx	lr

080086e0 <memcpy>:
 80086e0:	440a      	add	r2, r1
 80086e2:	4291      	cmp	r1, r2
 80086e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80086e8:	d100      	bne.n	80086ec <memcpy+0xc>
 80086ea:	4770      	bx	lr
 80086ec:	b510      	push	{r4, lr}
 80086ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086f6:	4291      	cmp	r1, r2
 80086f8:	d1f9      	bne.n	80086ee <memcpy+0xe>
 80086fa:	bd10      	pop	{r4, pc}

080086fc <_free_r>:
 80086fc:	b538      	push	{r3, r4, r5, lr}
 80086fe:	4605      	mov	r5, r0
 8008700:	2900      	cmp	r1, #0
 8008702:	d041      	beq.n	8008788 <_free_r+0x8c>
 8008704:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008708:	1f0c      	subs	r4, r1, #4
 800870a:	2b00      	cmp	r3, #0
 800870c:	bfb8      	it	lt
 800870e:	18e4      	addlt	r4, r4, r3
 8008710:	f000 f8e0 	bl	80088d4 <__malloc_lock>
 8008714:	4a1d      	ldr	r2, [pc, #116]	@ (800878c <_free_r+0x90>)
 8008716:	6813      	ldr	r3, [r2, #0]
 8008718:	b933      	cbnz	r3, 8008728 <_free_r+0x2c>
 800871a:	6063      	str	r3, [r4, #4]
 800871c:	6014      	str	r4, [r2, #0]
 800871e:	4628      	mov	r0, r5
 8008720:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008724:	f000 b8dc 	b.w	80088e0 <__malloc_unlock>
 8008728:	42a3      	cmp	r3, r4
 800872a:	d908      	bls.n	800873e <_free_r+0x42>
 800872c:	6820      	ldr	r0, [r4, #0]
 800872e:	1821      	adds	r1, r4, r0
 8008730:	428b      	cmp	r3, r1
 8008732:	bf01      	itttt	eq
 8008734:	6819      	ldreq	r1, [r3, #0]
 8008736:	685b      	ldreq	r3, [r3, #4]
 8008738:	1809      	addeq	r1, r1, r0
 800873a:	6021      	streq	r1, [r4, #0]
 800873c:	e7ed      	b.n	800871a <_free_r+0x1e>
 800873e:	461a      	mov	r2, r3
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	b10b      	cbz	r3, 8008748 <_free_r+0x4c>
 8008744:	42a3      	cmp	r3, r4
 8008746:	d9fa      	bls.n	800873e <_free_r+0x42>
 8008748:	6811      	ldr	r1, [r2, #0]
 800874a:	1850      	adds	r0, r2, r1
 800874c:	42a0      	cmp	r0, r4
 800874e:	d10b      	bne.n	8008768 <_free_r+0x6c>
 8008750:	6820      	ldr	r0, [r4, #0]
 8008752:	4401      	add	r1, r0
 8008754:	1850      	adds	r0, r2, r1
 8008756:	4283      	cmp	r3, r0
 8008758:	6011      	str	r1, [r2, #0]
 800875a:	d1e0      	bne.n	800871e <_free_r+0x22>
 800875c:	6818      	ldr	r0, [r3, #0]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	6053      	str	r3, [r2, #4]
 8008762:	4408      	add	r0, r1
 8008764:	6010      	str	r0, [r2, #0]
 8008766:	e7da      	b.n	800871e <_free_r+0x22>
 8008768:	d902      	bls.n	8008770 <_free_r+0x74>
 800876a:	230c      	movs	r3, #12
 800876c:	602b      	str	r3, [r5, #0]
 800876e:	e7d6      	b.n	800871e <_free_r+0x22>
 8008770:	6820      	ldr	r0, [r4, #0]
 8008772:	1821      	adds	r1, r4, r0
 8008774:	428b      	cmp	r3, r1
 8008776:	bf04      	itt	eq
 8008778:	6819      	ldreq	r1, [r3, #0]
 800877a:	685b      	ldreq	r3, [r3, #4]
 800877c:	6063      	str	r3, [r4, #4]
 800877e:	bf04      	itt	eq
 8008780:	1809      	addeq	r1, r1, r0
 8008782:	6021      	streq	r1, [r4, #0]
 8008784:	6054      	str	r4, [r2, #4]
 8008786:	e7ca      	b.n	800871e <_free_r+0x22>
 8008788:	bd38      	pop	{r3, r4, r5, pc}
 800878a:	bf00      	nop
 800878c:	20004d6c 	.word	0x20004d6c

08008790 <sbrk_aligned>:
 8008790:	b570      	push	{r4, r5, r6, lr}
 8008792:	4e0f      	ldr	r6, [pc, #60]	@ (80087d0 <sbrk_aligned+0x40>)
 8008794:	460c      	mov	r4, r1
 8008796:	6831      	ldr	r1, [r6, #0]
 8008798:	4605      	mov	r5, r0
 800879a:	b911      	cbnz	r1, 80087a2 <sbrk_aligned+0x12>
 800879c:	f000 fba4 	bl	8008ee8 <_sbrk_r>
 80087a0:	6030      	str	r0, [r6, #0]
 80087a2:	4621      	mov	r1, r4
 80087a4:	4628      	mov	r0, r5
 80087a6:	f000 fb9f 	bl	8008ee8 <_sbrk_r>
 80087aa:	1c43      	adds	r3, r0, #1
 80087ac:	d103      	bne.n	80087b6 <sbrk_aligned+0x26>
 80087ae:	f04f 34ff 	mov.w	r4, #4294967295
 80087b2:	4620      	mov	r0, r4
 80087b4:	bd70      	pop	{r4, r5, r6, pc}
 80087b6:	1cc4      	adds	r4, r0, #3
 80087b8:	f024 0403 	bic.w	r4, r4, #3
 80087bc:	42a0      	cmp	r0, r4
 80087be:	d0f8      	beq.n	80087b2 <sbrk_aligned+0x22>
 80087c0:	1a21      	subs	r1, r4, r0
 80087c2:	4628      	mov	r0, r5
 80087c4:	f000 fb90 	bl	8008ee8 <_sbrk_r>
 80087c8:	3001      	adds	r0, #1
 80087ca:	d1f2      	bne.n	80087b2 <sbrk_aligned+0x22>
 80087cc:	e7ef      	b.n	80087ae <sbrk_aligned+0x1e>
 80087ce:	bf00      	nop
 80087d0:	20004d68 	.word	0x20004d68

080087d4 <_malloc_r>:
 80087d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087d8:	1ccd      	adds	r5, r1, #3
 80087da:	f025 0503 	bic.w	r5, r5, #3
 80087de:	3508      	adds	r5, #8
 80087e0:	2d0c      	cmp	r5, #12
 80087e2:	bf38      	it	cc
 80087e4:	250c      	movcc	r5, #12
 80087e6:	2d00      	cmp	r5, #0
 80087e8:	4606      	mov	r6, r0
 80087ea:	db01      	blt.n	80087f0 <_malloc_r+0x1c>
 80087ec:	42a9      	cmp	r1, r5
 80087ee:	d904      	bls.n	80087fa <_malloc_r+0x26>
 80087f0:	230c      	movs	r3, #12
 80087f2:	6033      	str	r3, [r6, #0]
 80087f4:	2000      	movs	r0, #0
 80087f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80088d0 <_malloc_r+0xfc>
 80087fe:	f000 f869 	bl	80088d4 <__malloc_lock>
 8008802:	f8d8 3000 	ldr.w	r3, [r8]
 8008806:	461c      	mov	r4, r3
 8008808:	bb44      	cbnz	r4, 800885c <_malloc_r+0x88>
 800880a:	4629      	mov	r1, r5
 800880c:	4630      	mov	r0, r6
 800880e:	f7ff ffbf 	bl	8008790 <sbrk_aligned>
 8008812:	1c43      	adds	r3, r0, #1
 8008814:	4604      	mov	r4, r0
 8008816:	d158      	bne.n	80088ca <_malloc_r+0xf6>
 8008818:	f8d8 4000 	ldr.w	r4, [r8]
 800881c:	4627      	mov	r7, r4
 800881e:	2f00      	cmp	r7, #0
 8008820:	d143      	bne.n	80088aa <_malloc_r+0xd6>
 8008822:	2c00      	cmp	r4, #0
 8008824:	d04b      	beq.n	80088be <_malloc_r+0xea>
 8008826:	6823      	ldr	r3, [r4, #0]
 8008828:	4639      	mov	r1, r7
 800882a:	4630      	mov	r0, r6
 800882c:	eb04 0903 	add.w	r9, r4, r3
 8008830:	f000 fb5a 	bl	8008ee8 <_sbrk_r>
 8008834:	4581      	cmp	r9, r0
 8008836:	d142      	bne.n	80088be <_malloc_r+0xea>
 8008838:	6821      	ldr	r1, [r4, #0]
 800883a:	1a6d      	subs	r5, r5, r1
 800883c:	4629      	mov	r1, r5
 800883e:	4630      	mov	r0, r6
 8008840:	f7ff ffa6 	bl	8008790 <sbrk_aligned>
 8008844:	3001      	adds	r0, #1
 8008846:	d03a      	beq.n	80088be <_malloc_r+0xea>
 8008848:	6823      	ldr	r3, [r4, #0]
 800884a:	442b      	add	r3, r5
 800884c:	6023      	str	r3, [r4, #0]
 800884e:	f8d8 3000 	ldr.w	r3, [r8]
 8008852:	685a      	ldr	r2, [r3, #4]
 8008854:	bb62      	cbnz	r2, 80088b0 <_malloc_r+0xdc>
 8008856:	f8c8 7000 	str.w	r7, [r8]
 800885a:	e00f      	b.n	800887c <_malloc_r+0xa8>
 800885c:	6822      	ldr	r2, [r4, #0]
 800885e:	1b52      	subs	r2, r2, r5
 8008860:	d420      	bmi.n	80088a4 <_malloc_r+0xd0>
 8008862:	2a0b      	cmp	r2, #11
 8008864:	d917      	bls.n	8008896 <_malloc_r+0xc2>
 8008866:	1961      	adds	r1, r4, r5
 8008868:	42a3      	cmp	r3, r4
 800886a:	6025      	str	r5, [r4, #0]
 800886c:	bf18      	it	ne
 800886e:	6059      	strne	r1, [r3, #4]
 8008870:	6863      	ldr	r3, [r4, #4]
 8008872:	bf08      	it	eq
 8008874:	f8c8 1000 	streq.w	r1, [r8]
 8008878:	5162      	str	r2, [r4, r5]
 800887a:	604b      	str	r3, [r1, #4]
 800887c:	4630      	mov	r0, r6
 800887e:	f000 f82f 	bl	80088e0 <__malloc_unlock>
 8008882:	f104 000b 	add.w	r0, r4, #11
 8008886:	1d23      	adds	r3, r4, #4
 8008888:	f020 0007 	bic.w	r0, r0, #7
 800888c:	1ac2      	subs	r2, r0, r3
 800888e:	bf1c      	itt	ne
 8008890:	1a1b      	subne	r3, r3, r0
 8008892:	50a3      	strne	r3, [r4, r2]
 8008894:	e7af      	b.n	80087f6 <_malloc_r+0x22>
 8008896:	6862      	ldr	r2, [r4, #4]
 8008898:	42a3      	cmp	r3, r4
 800889a:	bf0c      	ite	eq
 800889c:	f8c8 2000 	streq.w	r2, [r8]
 80088a0:	605a      	strne	r2, [r3, #4]
 80088a2:	e7eb      	b.n	800887c <_malloc_r+0xa8>
 80088a4:	4623      	mov	r3, r4
 80088a6:	6864      	ldr	r4, [r4, #4]
 80088a8:	e7ae      	b.n	8008808 <_malloc_r+0x34>
 80088aa:	463c      	mov	r4, r7
 80088ac:	687f      	ldr	r7, [r7, #4]
 80088ae:	e7b6      	b.n	800881e <_malloc_r+0x4a>
 80088b0:	461a      	mov	r2, r3
 80088b2:	685b      	ldr	r3, [r3, #4]
 80088b4:	42a3      	cmp	r3, r4
 80088b6:	d1fb      	bne.n	80088b0 <_malloc_r+0xdc>
 80088b8:	2300      	movs	r3, #0
 80088ba:	6053      	str	r3, [r2, #4]
 80088bc:	e7de      	b.n	800887c <_malloc_r+0xa8>
 80088be:	230c      	movs	r3, #12
 80088c0:	6033      	str	r3, [r6, #0]
 80088c2:	4630      	mov	r0, r6
 80088c4:	f000 f80c 	bl	80088e0 <__malloc_unlock>
 80088c8:	e794      	b.n	80087f4 <_malloc_r+0x20>
 80088ca:	6005      	str	r5, [r0, #0]
 80088cc:	e7d6      	b.n	800887c <_malloc_r+0xa8>
 80088ce:	bf00      	nop
 80088d0:	20004d6c 	.word	0x20004d6c

080088d4 <__malloc_lock>:
 80088d4:	4801      	ldr	r0, [pc, #4]	@ (80088dc <__malloc_lock+0x8>)
 80088d6:	f7ff bf01 	b.w	80086dc <__retarget_lock_acquire_recursive>
 80088da:	bf00      	nop
 80088dc:	20004d64 	.word	0x20004d64

080088e0 <__malloc_unlock>:
 80088e0:	4801      	ldr	r0, [pc, #4]	@ (80088e8 <__malloc_unlock+0x8>)
 80088e2:	f7ff befc 	b.w	80086de <__retarget_lock_release_recursive>
 80088e6:	bf00      	nop
 80088e8:	20004d64 	.word	0x20004d64

080088ec <__ssputs_r>:
 80088ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088f0:	688e      	ldr	r6, [r1, #8]
 80088f2:	461f      	mov	r7, r3
 80088f4:	42be      	cmp	r6, r7
 80088f6:	680b      	ldr	r3, [r1, #0]
 80088f8:	4682      	mov	sl, r0
 80088fa:	460c      	mov	r4, r1
 80088fc:	4690      	mov	r8, r2
 80088fe:	d82d      	bhi.n	800895c <__ssputs_r+0x70>
 8008900:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008904:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008908:	d026      	beq.n	8008958 <__ssputs_r+0x6c>
 800890a:	6965      	ldr	r5, [r4, #20]
 800890c:	6909      	ldr	r1, [r1, #16]
 800890e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008912:	eba3 0901 	sub.w	r9, r3, r1
 8008916:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800891a:	1c7b      	adds	r3, r7, #1
 800891c:	444b      	add	r3, r9
 800891e:	106d      	asrs	r5, r5, #1
 8008920:	429d      	cmp	r5, r3
 8008922:	bf38      	it	cc
 8008924:	461d      	movcc	r5, r3
 8008926:	0553      	lsls	r3, r2, #21
 8008928:	d527      	bpl.n	800897a <__ssputs_r+0x8e>
 800892a:	4629      	mov	r1, r5
 800892c:	f7ff ff52 	bl	80087d4 <_malloc_r>
 8008930:	4606      	mov	r6, r0
 8008932:	b360      	cbz	r0, 800898e <__ssputs_r+0xa2>
 8008934:	6921      	ldr	r1, [r4, #16]
 8008936:	464a      	mov	r2, r9
 8008938:	f7ff fed2 	bl	80086e0 <memcpy>
 800893c:	89a3      	ldrh	r3, [r4, #12]
 800893e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008942:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008946:	81a3      	strh	r3, [r4, #12]
 8008948:	6126      	str	r6, [r4, #16]
 800894a:	6165      	str	r5, [r4, #20]
 800894c:	444e      	add	r6, r9
 800894e:	eba5 0509 	sub.w	r5, r5, r9
 8008952:	6026      	str	r6, [r4, #0]
 8008954:	60a5      	str	r5, [r4, #8]
 8008956:	463e      	mov	r6, r7
 8008958:	42be      	cmp	r6, r7
 800895a:	d900      	bls.n	800895e <__ssputs_r+0x72>
 800895c:	463e      	mov	r6, r7
 800895e:	6820      	ldr	r0, [r4, #0]
 8008960:	4632      	mov	r2, r6
 8008962:	4641      	mov	r1, r8
 8008964:	f000 faa6 	bl	8008eb4 <memmove>
 8008968:	68a3      	ldr	r3, [r4, #8]
 800896a:	1b9b      	subs	r3, r3, r6
 800896c:	60a3      	str	r3, [r4, #8]
 800896e:	6823      	ldr	r3, [r4, #0]
 8008970:	4433      	add	r3, r6
 8008972:	6023      	str	r3, [r4, #0]
 8008974:	2000      	movs	r0, #0
 8008976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800897a:	462a      	mov	r2, r5
 800897c:	f000 fac4 	bl	8008f08 <_realloc_r>
 8008980:	4606      	mov	r6, r0
 8008982:	2800      	cmp	r0, #0
 8008984:	d1e0      	bne.n	8008948 <__ssputs_r+0x5c>
 8008986:	6921      	ldr	r1, [r4, #16]
 8008988:	4650      	mov	r0, sl
 800898a:	f7ff feb7 	bl	80086fc <_free_r>
 800898e:	230c      	movs	r3, #12
 8008990:	f8ca 3000 	str.w	r3, [sl]
 8008994:	89a3      	ldrh	r3, [r4, #12]
 8008996:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800899a:	81a3      	strh	r3, [r4, #12]
 800899c:	f04f 30ff 	mov.w	r0, #4294967295
 80089a0:	e7e9      	b.n	8008976 <__ssputs_r+0x8a>
	...

080089a4 <_svfiprintf_r>:
 80089a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089a8:	4698      	mov	r8, r3
 80089aa:	898b      	ldrh	r3, [r1, #12]
 80089ac:	061b      	lsls	r3, r3, #24
 80089ae:	b09d      	sub	sp, #116	@ 0x74
 80089b0:	4607      	mov	r7, r0
 80089b2:	460d      	mov	r5, r1
 80089b4:	4614      	mov	r4, r2
 80089b6:	d510      	bpl.n	80089da <_svfiprintf_r+0x36>
 80089b8:	690b      	ldr	r3, [r1, #16]
 80089ba:	b973      	cbnz	r3, 80089da <_svfiprintf_r+0x36>
 80089bc:	2140      	movs	r1, #64	@ 0x40
 80089be:	f7ff ff09 	bl	80087d4 <_malloc_r>
 80089c2:	6028      	str	r0, [r5, #0]
 80089c4:	6128      	str	r0, [r5, #16]
 80089c6:	b930      	cbnz	r0, 80089d6 <_svfiprintf_r+0x32>
 80089c8:	230c      	movs	r3, #12
 80089ca:	603b      	str	r3, [r7, #0]
 80089cc:	f04f 30ff 	mov.w	r0, #4294967295
 80089d0:	b01d      	add	sp, #116	@ 0x74
 80089d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089d6:	2340      	movs	r3, #64	@ 0x40
 80089d8:	616b      	str	r3, [r5, #20]
 80089da:	2300      	movs	r3, #0
 80089dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80089de:	2320      	movs	r3, #32
 80089e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80089e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80089e8:	2330      	movs	r3, #48	@ 0x30
 80089ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008b88 <_svfiprintf_r+0x1e4>
 80089ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80089f2:	f04f 0901 	mov.w	r9, #1
 80089f6:	4623      	mov	r3, r4
 80089f8:	469a      	mov	sl, r3
 80089fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089fe:	b10a      	cbz	r2, 8008a04 <_svfiprintf_r+0x60>
 8008a00:	2a25      	cmp	r2, #37	@ 0x25
 8008a02:	d1f9      	bne.n	80089f8 <_svfiprintf_r+0x54>
 8008a04:	ebba 0b04 	subs.w	fp, sl, r4
 8008a08:	d00b      	beq.n	8008a22 <_svfiprintf_r+0x7e>
 8008a0a:	465b      	mov	r3, fp
 8008a0c:	4622      	mov	r2, r4
 8008a0e:	4629      	mov	r1, r5
 8008a10:	4638      	mov	r0, r7
 8008a12:	f7ff ff6b 	bl	80088ec <__ssputs_r>
 8008a16:	3001      	adds	r0, #1
 8008a18:	f000 80a7 	beq.w	8008b6a <_svfiprintf_r+0x1c6>
 8008a1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a1e:	445a      	add	r2, fp
 8008a20:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a22:	f89a 3000 	ldrb.w	r3, [sl]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	f000 809f 	beq.w	8008b6a <_svfiprintf_r+0x1c6>
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a36:	f10a 0a01 	add.w	sl, sl, #1
 8008a3a:	9304      	str	r3, [sp, #16]
 8008a3c:	9307      	str	r3, [sp, #28]
 8008a3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a42:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a44:	4654      	mov	r4, sl
 8008a46:	2205      	movs	r2, #5
 8008a48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a4c:	484e      	ldr	r0, [pc, #312]	@ (8008b88 <_svfiprintf_r+0x1e4>)
 8008a4e:	f7f7 fbbf 	bl	80001d0 <memchr>
 8008a52:	9a04      	ldr	r2, [sp, #16]
 8008a54:	b9d8      	cbnz	r0, 8008a8e <_svfiprintf_r+0xea>
 8008a56:	06d0      	lsls	r0, r2, #27
 8008a58:	bf44      	itt	mi
 8008a5a:	2320      	movmi	r3, #32
 8008a5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a60:	0711      	lsls	r1, r2, #28
 8008a62:	bf44      	itt	mi
 8008a64:	232b      	movmi	r3, #43	@ 0x2b
 8008a66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a6a:	f89a 3000 	ldrb.w	r3, [sl]
 8008a6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a70:	d015      	beq.n	8008a9e <_svfiprintf_r+0xfa>
 8008a72:	9a07      	ldr	r2, [sp, #28]
 8008a74:	4654      	mov	r4, sl
 8008a76:	2000      	movs	r0, #0
 8008a78:	f04f 0c0a 	mov.w	ip, #10
 8008a7c:	4621      	mov	r1, r4
 8008a7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a82:	3b30      	subs	r3, #48	@ 0x30
 8008a84:	2b09      	cmp	r3, #9
 8008a86:	d94b      	bls.n	8008b20 <_svfiprintf_r+0x17c>
 8008a88:	b1b0      	cbz	r0, 8008ab8 <_svfiprintf_r+0x114>
 8008a8a:	9207      	str	r2, [sp, #28]
 8008a8c:	e014      	b.n	8008ab8 <_svfiprintf_r+0x114>
 8008a8e:	eba0 0308 	sub.w	r3, r0, r8
 8008a92:	fa09 f303 	lsl.w	r3, r9, r3
 8008a96:	4313      	orrs	r3, r2
 8008a98:	9304      	str	r3, [sp, #16]
 8008a9a:	46a2      	mov	sl, r4
 8008a9c:	e7d2      	b.n	8008a44 <_svfiprintf_r+0xa0>
 8008a9e:	9b03      	ldr	r3, [sp, #12]
 8008aa0:	1d19      	adds	r1, r3, #4
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	9103      	str	r1, [sp, #12]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	bfbb      	ittet	lt
 8008aaa:	425b      	neglt	r3, r3
 8008aac:	f042 0202 	orrlt.w	r2, r2, #2
 8008ab0:	9307      	strge	r3, [sp, #28]
 8008ab2:	9307      	strlt	r3, [sp, #28]
 8008ab4:	bfb8      	it	lt
 8008ab6:	9204      	strlt	r2, [sp, #16]
 8008ab8:	7823      	ldrb	r3, [r4, #0]
 8008aba:	2b2e      	cmp	r3, #46	@ 0x2e
 8008abc:	d10a      	bne.n	8008ad4 <_svfiprintf_r+0x130>
 8008abe:	7863      	ldrb	r3, [r4, #1]
 8008ac0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ac2:	d132      	bne.n	8008b2a <_svfiprintf_r+0x186>
 8008ac4:	9b03      	ldr	r3, [sp, #12]
 8008ac6:	1d1a      	adds	r2, r3, #4
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	9203      	str	r2, [sp, #12]
 8008acc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ad0:	3402      	adds	r4, #2
 8008ad2:	9305      	str	r3, [sp, #20]
 8008ad4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008b98 <_svfiprintf_r+0x1f4>
 8008ad8:	7821      	ldrb	r1, [r4, #0]
 8008ada:	2203      	movs	r2, #3
 8008adc:	4650      	mov	r0, sl
 8008ade:	f7f7 fb77 	bl	80001d0 <memchr>
 8008ae2:	b138      	cbz	r0, 8008af4 <_svfiprintf_r+0x150>
 8008ae4:	9b04      	ldr	r3, [sp, #16]
 8008ae6:	eba0 000a 	sub.w	r0, r0, sl
 8008aea:	2240      	movs	r2, #64	@ 0x40
 8008aec:	4082      	lsls	r2, r0
 8008aee:	4313      	orrs	r3, r2
 8008af0:	3401      	adds	r4, #1
 8008af2:	9304      	str	r3, [sp, #16]
 8008af4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008af8:	4824      	ldr	r0, [pc, #144]	@ (8008b8c <_svfiprintf_r+0x1e8>)
 8008afa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008afe:	2206      	movs	r2, #6
 8008b00:	f7f7 fb66 	bl	80001d0 <memchr>
 8008b04:	2800      	cmp	r0, #0
 8008b06:	d036      	beq.n	8008b76 <_svfiprintf_r+0x1d2>
 8008b08:	4b21      	ldr	r3, [pc, #132]	@ (8008b90 <_svfiprintf_r+0x1ec>)
 8008b0a:	bb1b      	cbnz	r3, 8008b54 <_svfiprintf_r+0x1b0>
 8008b0c:	9b03      	ldr	r3, [sp, #12]
 8008b0e:	3307      	adds	r3, #7
 8008b10:	f023 0307 	bic.w	r3, r3, #7
 8008b14:	3308      	adds	r3, #8
 8008b16:	9303      	str	r3, [sp, #12]
 8008b18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b1a:	4433      	add	r3, r6
 8008b1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b1e:	e76a      	b.n	80089f6 <_svfiprintf_r+0x52>
 8008b20:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b24:	460c      	mov	r4, r1
 8008b26:	2001      	movs	r0, #1
 8008b28:	e7a8      	b.n	8008a7c <_svfiprintf_r+0xd8>
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	3401      	adds	r4, #1
 8008b2e:	9305      	str	r3, [sp, #20]
 8008b30:	4619      	mov	r1, r3
 8008b32:	f04f 0c0a 	mov.w	ip, #10
 8008b36:	4620      	mov	r0, r4
 8008b38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b3c:	3a30      	subs	r2, #48	@ 0x30
 8008b3e:	2a09      	cmp	r2, #9
 8008b40:	d903      	bls.n	8008b4a <_svfiprintf_r+0x1a6>
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d0c6      	beq.n	8008ad4 <_svfiprintf_r+0x130>
 8008b46:	9105      	str	r1, [sp, #20]
 8008b48:	e7c4      	b.n	8008ad4 <_svfiprintf_r+0x130>
 8008b4a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b4e:	4604      	mov	r4, r0
 8008b50:	2301      	movs	r3, #1
 8008b52:	e7f0      	b.n	8008b36 <_svfiprintf_r+0x192>
 8008b54:	ab03      	add	r3, sp, #12
 8008b56:	9300      	str	r3, [sp, #0]
 8008b58:	462a      	mov	r2, r5
 8008b5a:	4b0e      	ldr	r3, [pc, #56]	@ (8008b94 <_svfiprintf_r+0x1f0>)
 8008b5c:	a904      	add	r1, sp, #16
 8008b5e:	4638      	mov	r0, r7
 8008b60:	f3af 8000 	nop.w
 8008b64:	1c42      	adds	r2, r0, #1
 8008b66:	4606      	mov	r6, r0
 8008b68:	d1d6      	bne.n	8008b18 <_svfiprintf_r+0x174>
 8008b6a:	89ab      	ldrh	r3, [r5, #12]
 8008b6c:	065b      	lsls	r3, r3, #25
 8008b6e:	f53f af2d 	bmi.w	80089cc <_svfiprintf_r+0x28>
 8008b72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b74:	e72c      	b.n	80089d0 <_svfiprintf_r+0x2c>
 8008b76:	ab03      	add	r3, sp, #12
 8008b78:	9300      	str	r3, [sp, #0]
 8008b7a:	462a      	mov	r2, r5
 8008b7c:	4b05      	ldr	r3, [pc, #20]	@ (8008b94 <_svfiprintf_r+0x1f0>)
 8008b7e:	a904      	add	r1, sp, #16
 8008b80:	4638      	mov	r0, r7
 8008b82:	f000 f879 	bl	8008c78 <_printf_i>
 8008b86:	e7ed      	b.n	8008b64 <_svfiprintf_r+0x1c0>
 8008b88:	0800911c 	.word	0x0800911c
 8008b8c:	08009126 	.word	0x08009126
 8008b90:	00000000 	.word	0x00000000
 8008b94:	080088ed 	.word	0x080088ed
 8008b98:	08009122 	.word	0x08009122

08008b9c <_printf_common>:
 8008b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ba0:	4616      	mov	r6, r2
 8008ba2:	4698      	mov	r8, r3
 8008ba4:	688a      	ldr	r2, [r1, #8]
 8008ba6:	690b      	ldr	r3, [r1, #16]
 8008ba8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008bac:	4293      	cmp	r3, r2
 8008bae:	bfb8      	it	lt
 8008bb0:	4613      	movlt	r3, r2
 8008bb2:	6033      	str	r3, [r6, #0]
 8008bb4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008bb8:	4607      	mov	r7, r0
 8008bba:	460c      	mov	r4, r1
 8008bbc:	b10a      	cbz	r2, 8008bc2 <_printf_common+0x26>
 8008bbe:	3301      	adds	r3, #1
 8008bc0:	6033      	str	r3, [r6, #0]
 8008bc2:	6823      	ldr	r3, [r4, #0]
 8008bc4:	0699      	lsls	r1, r3, #26
 8008bc6:	bf42      	ittt	mi
 8008bc8:	6833      	ldrmi	r3, [r6, #0]
 8008bca:	3302      	addmi	r3, #2
 8008bcc:	6033      	strmi	r3, [r6, #0]
 8008bce:	6825      	ldr	r5, [r4, #0]
 8008bd0:	f015 0506 	ands.w	r5, r5, #6
 8008bd4:	d106      	bne.n	8008be4 <_printf_common+0x48>
 8008bd6:	f104 0a19 	add.w	sl, r4, #25
 8008bda:	68e3      	ldr	r3, [r4, #12]
 8008bdc:	6832      	ldr	r2, [r6, #0]
 8008bde:	1a9b      	subs	r3, r3, r2
 8008be0:	42ab      	cmp	r3, r5
 8008be2:	dc26      	bgt.n	8008c32 <_printf_common+0x96>
 8008be4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008be8:	6822      	ldr	r2, [r4, #0]
 8008bea:	3b00      	subs	r3, #0
 8008bec:	bf18      	it	ne
 8008bee:	2301      	movne	r3, #1
 8008bf0:	0692      	lsls	r2, r2, #26
 8008bf2:	d42b      	bmi.n	8008c4c <_printf_common+0xb0>
 8008bf4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008bf8:	4641      	mov	r1, r8
 8008bfa:	4638      	mov	r0, r7
 8008bfc:	47c8      	blx	r9
 8008bfe:	3001      	adds	r0, #1
 8008c00:	d01e      	beq.n	8008c40 <_printf_common+0xa4>
 8008c02:	6823      	ldr	r3, [r4, #0]
 8008c04:	6922      	ldr	r2, [r4, #16]
 8008c06:	f003 0306 	and.w	r3, r3, #6
 8008c0a:	2b04      	cmp	r3, #4
 8008c0c:	bf02      	ittt	eq
 8008c0e:	68e5      	ldreq	r5, [r4, #12]
 8008c10:	6833      	ldreq	r3, [r6, #0]
 8008c12:	1aed      	subeq	r5, r5, r3
 8008c14:	68a3      	ldr	r3, [r4, #8]
 8008c16:	bf0c      	ite	eq
 8008c18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c1c:	2500      	movne	r5, #0
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	bfc4      	itt	gt
 8008c22:	1a9b      	subgt	r3, r3, r2
 8008c24:	18ed      	addgt	r5, r5, r3
 8008c26:	2600      	movs	r6, #0
 8008c28:	341a      	adds	r4, #26
 8008c2a:	42b5      	cmp	r5, r6
 8008c2c:	d11a      	bne.n	8008c64 <_printf_common+0xc8>
 8008c2e:	2000      	movs	r0, #0
 8008c30:	e008      	b.n	8008c44 <_printf_common+0xa8>
 8008c32:	2301      	movs	r3, #1
 8008c34:	4652      	mov	r2, sl
 8008c36:	4641      	mov	r1, r8
 8008c38:	4638      	mov	r0, r7
 8008c3a:	47c8      	blx	r9
 8008c3c:	3001      	adds	r0, #1
 8008c3e:	d103      	bne.n	8008c48 <_printf_common+0xac>
 8008c40:	f04f 30ff 	mov.w	r0, #4294967295
 8008c44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c48:	3501      	adds	r5, #1
 8008c4a:	e7c6      	b.n	8008bda <_printf_common+0x3e>
 8008c4c:	18e1      	adds	r1, r4, r3
 8008c4e:	1c5a      	adds	r2, r3, #1
 8008c50:	2030      	movs	r0, #48	@ 0x30
 8008c52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008c56:	4422      	add	r2, r4
 8008c58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008c5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008c60:	3302      	adds	r3, #2
 8008c62:	e7c7      	b.n	8008bf4 <_printf_common+0x58>
 8008c64:	2301      	movs	r3, #1
 8008c66:	4622      	mov	r2, r4
 8008c68:	4641      	mov	r1, r8
 8008c6a:	4638      	mov	r0, r7
 8008c6c:	47c8      	blx	r9
 8008c6e:	3001      	adds	r0, #1
 8008c70:	d0e6      	beq.n	8008c40 <_printf_common+0xa4>
 8008c72:	3601      	adds	r6, #1
 8008c74:	e7d9      	b.n	8008c2a <_printf_common+0x8e>
	...

08008c78 <_printf_i>:
 8008c78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c7c:	7e0f      	ldrb	r7, [r1, #24]
 8008c7e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008c80:	2f78      	cmp	r7, #120	@ 0x78
 8008c82:	4691      	mov	r9, r2
 8008c84:	4680      	mov	r8, r0
 8008c86:	460c      	mov	r4, r1
 8008c88:	469a      	mov	sl, r3
 8008c8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008c8e:	d807      	bhi.n	8008ca0 <_printf_i+0x28>
 8008c90:	2f62      	cmp	r7, #98	@ 0x62
 8008c92:	d80a      	bhi.n	8008caa <_printf_i+0x32>
 8008c94:	2f00      	cmp	r7, #0
 8008c96:	f000 80d1 	beq.w	8008e3c <_printf_i+0x1c4>
 8008c9a:	2f58      	cmp	r7, #88	@ 0x58
 8008c9c:	f000 80b8 	beq.w	8008e10 <_printf_i+0x198>
 8008ca0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ca4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008ca8:	e03a      	b.n	8008d20 <_printf_i+0xa8>
 8008caa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008cae:	2b15      	cmp	r3, #21
 8008cb0:	d8f6      	bhi.n	8008ca0 <_printf_i+0x28>
 8008cb2:	a101      	add	r1, pc, #4	@ (adr r1, 8008cb8 <_printf_i+0x40>)
 8008cb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008cb8:	08008d11 	.word	0x08008d11
 8008cbc:	08008d25 	.word	0x08008d25
 8008cc0:	08008ca1 	.word	0x08008ca1
 8008cc4:	08008ca1 	.word	0x08008ca1
 8008cc8:	08008ca1 	.word	0x08008ca1
 8008ccc:	08008ca1 	.word	0x08008ca1
 8008cd0:	08008d25 	.word	0x08008d25
 8008cd4:	08008ca1 	.word	0x08008ca1
 8008cd8:	08008ca1 	.word	0x08008ca1
 8008cdc:	08008ca1 	.word	0x08008ca1
 8008ce0:	08008ca1 	.word	0x08008ca1
 8008ce4:	08008e23 	.word	0x08008e23
 8008ce8:	08008d4f 	.word	0x08008d4f
 8008cec:	08008ddd 	.word	0x08008ddd
 8008cf0:	08008ca1 	.word	0x08008ca1
 8008cf4:	08008ca1 	.word	0x08008ca1
 8008cf8:	08008e45 	.word	0x08008e45
 8008cfc:	08008ca1 	.word	0x08008ca1
 8008d00:	08008d4f 	.word	0x08008d4f
 8008d04:	08008ca1 	.word	0x08008ca1
 8008d08:	08008ca1 	.word	0x08008ca1
 8008d0c:	08008de5 	.word	0x08008de5
 8008d10:	6833      	ldr	r3, [r6, #0]
 8008d12:	1d1a      	adds	r2, r3, #4
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	6032      	str	r2, [r6, #0]
 8008d18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008d20:	2301      	movs	r3, #1
 8008d22:	e09c      	b.n	8008e5e <_printf_i+0x1e6>
 8008d24:	6833      	ldr	r3, [r6, #0]
 8008d26:	6820      	ldr	r0, [r4, #0]
 8008d28:	1d19      	adds	r1, r3, #4
 8008d2a:	6031      	str	r1, [r6, #0]
 8008d2c:	0606      	lsls	r6, r0, #24
 8008d2e:	d501      	bpl.n	8008d34 <_printf_i+0xbc>
 8008d30:	681d      	ldr	r5, [r3, #0]
 8008d32:	e003      	b.n	8008d3c <_printf_i+0xc4>
 8008d34:	0645      	lsls	r5, r0, #25
 8008d36:	d5fb      	bpl.n	8008d30 <_printf_i+0xb8>
 8008d38:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008d3c:	2d00      	cmp	r5, #0
 8008d3e:	da03      	bge.n	8008d48 <_printf_i+0xd0>
 8008d40:	232d      	movs	r3, #45	@ 0x2d
 8008d42:	426d      	negs	r5, r5
 8008d44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d48:	4858      	ldr	r0, [pc, #352]	@ (8008eac <_printf_i+0x234>)
 8008d4a:	230a      	movs	r3, #10
 8008d4c:	e011      	b.n	8008d72 <_printf_i+0xfa>
 8008d4e:	6821      	ldr	r1, [r4, #0]
 8008d50:	6833      	ldr	r3, [r6, #0]
 8008d52:	0608      	lsls	r0, r1, #24
 8008d54:	f853 5b04 	ldr.w	r5, [r3], #4
 8008d58:	d402      	bmi.n	8008d60 <_printf_i+0xe8>
 8008d5a:	0649      	lsls	r1, r1, #25
 8008d5c:	bf48      	it	mi
 8008d5e:	b2ad      	uxthmi	r5, r5
 8008d60:	2f6f      	cmp	r7, #111	@ 0x6f
 8008d62:	4852      	ldr	r0, [pc, #328]	@ (8008eac <_printf_i+0x234>)
 8008d64:	6033      	str	r3, [r6, #0]
 8008d66:	bf14      	ite	ne
 8008d68:	230a      	movne	r3, #10
 8008d6a:	2308      	moveq	r3, #8
 8008d6c:	2100      	movs	r1, #0
 8008d6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008d72:	6866      	ldr	r6, [r4, #4]
 8008d74:	60a6      	str	r6, [r4, #8]
 8008d76:	2e00      	cmp	r6, #0
 8008d78:	db05      	blt.n	8008d86 <_printf_i+0x10e>
 8008d7a:	6821      	ldr	r1, [r4, #0]
 8008d7c:	432e      	orrs	r6, r5
 8008d7e:	f021 0104 	bic.w	r1, r1, #4
 8008d82:	6021      	str	r1, [r4, #0]
 8008d84:	d04b      	beq.n	8008e1e <_printf_i+0x1a6>
 8008d86:	4616      	mov	r6, r2
 8008d88:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d8c:	fb03 5711 	mls	r7, r3, r1, r5
 8008d90:	5dc7      	ldrb	r7, [r0, r7]
 8008d92:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d96:	462f      	mov	r7, r5
 8008d98:	42bb      	cmp	r3, r7
 8008d9a:	460d      	mov	r5, r1
 8008d9c:	d9f4      	bls.n	8008d88 <_printf_i+0x110>
 8008d9e:	2b08      	cmp	r3, #8
 8008da0:	d10b      	bne.n	8008dba <_printf_i+0x142>
 8008da2:	6823      	ldr	r3, [r4, #0]
 8008da4:	07df      	lsls	r7, r3, #31
 8008da6:	d508      	bpl.n	8008dba <_printf_i+0x142>
 8008da8:	6923      	ldr	r3, [r4, #16]
 8008daa:	6861      	ldr	r1, [r4, #4]
 8008dac:	4299      	cmp	r1, r3
 8008dae:	bfde      	ittt	le
 8008db0:	2330      	movle	r3, #48	@ 0x30
 8008db2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008db6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008dba:	1b92      	subs	r2, r2, r6
 8008dbc:	6122      	str	r2, [r4, #16]
 8008dbe:	f8cd a000 	str.w	sl, [sp]
 8008dc2:	464b      	mov	r3, r9
 8008dc4:	aa03      	add	r2, sp, #12
 8008dc6:	4621      	mov	r1, r4
 8008dc8:	4640      	mov	r0, r8
 8008dca:	f7ff fee7 	bl	8008b9c <_printf_common>
 8008dce:	3001      	adds	r0, #1
 8008dd0:	d14a      	bne.n	8008e68 <_printf_i+0x1f0>
 8008dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8008dd6:	b004      	add	sp, #16
 8008dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ddc:	6823      	ldr	r3, [r4, #0]
 8008dde:	f043 0320 	orr.w	r3, r3, #32
 8008de2:	6023      	str	r3, [r4, #0]
 8008de4:	4832      	ldr	r0, [pc, #200]	@ (8008eb0 <_printf_i+0x238>)
 8008de6:	2778      	movs	r7, #120	@ 0x78
 8008de8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008dec:	6823      	ldr	r3, [r4, #0]
 8008dee:	6831      	ldr	r1, [r6, #0]
 8008df0:	061f      	lsls	r7, r3, #24
 8008df2:	f851 5b04 	ldr.w	r5, [r1], #4
 8008df6:	d402      	bmi.n	8008dfe <_printf_i+0x186>
 8008df8:	065f      	lsls	r7, r3, #25
 8008dfa:	bf48      	it	mi
 8008dfc:	b2ad      	uxthmi	r5, r5
 8008dfe:	6031      	str	r1, [r6, #0]
 8008e00:	07d9      	lsls	r1, r3, #31
 8008e02:	bf44      	itt	mi
 8008e04:	f043 0320 	orrmi.w	r3, r3, #32
 8008e08:	6023      	strmi	r3, [r4, #0]
 8008e0a:	b11d      	cbz	r5, 8008e14 <_printf_i+0x19c>
 8008e0c:	2310      	movs	r3, #16
 8008e0e:	e7ad      	b.n	8008d6c <_printf_i+0xf4>
 8008e10:	4826      	ldr	r0, [pc, #152]	@ (8008eac <_printf_i+0x234>)
 8008e12:	e7e9      	b.n	8008de8 <_printf_i+0x170>
 8008e14:	6823      	ldr	r3, [r4, #0]
 8008e16:	f023 0320 	bic.w	r3, r3, #32
 8008e1a:	6023      	str	r3, [r4, #0]
 8008e1c:	e7f6      	b.n	8008e0c <_printf_i+0x194>
 8008e1e:	4616      	mov	r6, r2
 8008e20:	e7bd      	b.n	8008d9e <_printf_i+0x126>
 8008e22:	6833      	ldr	r3, [r6, #0]
 8008e24:	6825      	ldr	r5, [r4, #0]
 8008e26:	6961      	ldr	r1, [r4, #20]
 8008e28:	1d18      	adds	r0, r3, #4
 8008e2a:	6030      	str	r0, [r6, #0]
 8008e2c:	062e      	lsls	r6, r5, #24
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	d501      	bpl.n	8008e36 <_printf_i+0x1be>
 8008e32:	6019      	str	r1, [r3, #0]
 8008e34:	e002      	b.n	8008e3c <_printf_i+0x1c4>
 8008e36:	0668      	lsls	r0, r5, #25
 8008e38:	d5fb      	bpl.n	8008e32 <_printf_i+0x1ba>
 8008e3a:	8019      	strh	r1, [r3, #0]
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	6123      	str	r3, [r4, #16]
 8008e40:	4616      	mov	r6, r2
 8008e42:	e7bc      	b.n	8008dbe <_printf_i+0x146>
 8008e44:	6833      	ldr	r3, [r6, #0]
 8008e46:	1d1a      	adds	r2, r3, #4
 8008e48:	6032      	str	r2, [r6, #0]
 8008e4a:	681e      	ldr	r6, [r3, #0]
 8008e4c:	6862      	ldr	r2, [r4, #4]
 8008e4e:	2100      	movs	r1, #0
 8008e50:	4630      	mov	r0, r6
 8008e52:	f7f7 f9bd 	bl	80001d0 <memchr>
 8008e56:	b108      	cbz	r0, 8008e5c <_printf_i+0x1e4>
 8008e58:	1b80      	subs	r0, r0, r6
 8008e5a:	6060      	str	r0, [r4, #4]
 8008e5c:	6863      	ldr	r3, [r4, #4]
 8008e5e:	6123      	str	r3, [r4, #16]
 8008e60:	2300      	movs	r3, #0
 8008e62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e66:	e7aa      	b.n	8008dbe <_printf_i+0x146>
 8008e68:	6923      	ldr	r3, [r4, #16]
 8008e6a:	4632      	mov	r2, r6
 8008e6c:	4649      	mov	r1, r9
 8008e6e:	4640      	mov	r0, r8
 8008e70:	47d0      	blx	sl
 8008e72:	3001      	adds	r0, #1
 8008e74:	d0ad      	beq.n	8008dd2 <_printf_i+0x15a>
 8008e76:	6823      	ldr	r3, [r4, #0]
 8008e78:	079b      	lsls	r3, r3, #30
 8008e7a:	d413      	bmi.n	8008ea4 <_printf_i+0x22c>
 8008e7c:	68e0      	ldr	r0, [r4, #12]
 8008e7e:	9b03      	ldr	r3, [sp, #12]
 8008e80:	4298      	cmp	r0, r3
 8008e82:	bfb8      	it	lt
 8008e84:	4618      	movlt	r0, r3
 8008e86:	e7a6      	b.n	8008dd6 <_printf_i+0x15e>
 8008e88:	2301      	movs	r3, #1
 8008e8a:	4632      	mov	r2, r6
 8008e8c:	4649      	mov	r1, r9
 8008e8e:	4640      	mov	r0, r8
 8008e90:	47d0      	blx	sl
 8008e92:	3001      	adds	r0, #1
 8008e94:	d09d      	beq.n	8008dd2 <_printf_i+0x15a>
 8008e96:	3501      	adds	r5, #1
 8008e98:	68e3      	ldr	r3, [r4, #12]
 8008e9a:	9903      	ldr	r1, [sp, #12]
 8008e9c:	1a5b      	subs	r3, r3, r1
 8008e9e:	42ab      	cmp	r3, r5
 8008ea0:	dcf2      	bgt.n	8008e88 <_printf_i+0x210>
 8008ea2:	e7eb      	b.n	8008e7c <_printf_i+0x204>
 8008ea4:	2500      	movs	r5, #0
 8008ea6:	f104 0619 	add.w	r6, r4, #25
 8008eaa:	e7f5      	b.n	8008e98 <_printf_i+0x220>
 8008eac:	0800912d 	.word	0x0800912d
 8008eb0:	0800913e 	.word	0x0800913e

08008eb4 <memmove>:
 8008eb4:	4288      	cmp	r0, r1
 8008eb6:	b510      	push	{r4, lr}
 8008eb8:	eb01 0402 	add.w	r4, r1, r2
 8008ebc:	d902      	bls.n	8008ec4 <memmove+0x10>
 8008ebe:	4284      	cmp	r4, r0
 8008ec0:	4623      	mov	r3, r4
 8008ec2:	d807      	bhi.n	8008ed4 <memmove+0x20>
 8008ec4:	1e43      	subs	r3, r0, #1
 8008ec6:	42a1      	cmp	r1, r4
 8008ec8:	d008      	beq.n	8008edc <memmove+0x28>
 8008eca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ece:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ed2:	e7f8      	b.n	8008ec6 <memmove+0x12>
 8008ed4:	4402      	add	r2, r0
 8008ed6:	4601      	mov	r1, r0
 8008ed8:	428a      	cmp	r2, r1
 8008eda:	d100      	bne.n	8008ede <memmove+0x2a>
 8008edc:	bd10      	pop	{r4, pc}
 8008ede:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008ee2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008ee6:	e7f7      	b.n	8008ed8 <memmove+0x24>

08008ee8 <_sbrk_r>:
 8008ee8:	b538      	push	{r3, r4, r5, lr}
 8008eea:	4d06      	ldr	r5, [pc, #24]	@ (8008f04 <_sbrk_r+0x1c>)
 8008eec:	2300      	movs	r3, #0
 8008eee:	4604      	mov	r4, r0
 8008ef0:	4608      	mov	r0, r1
 8008ef2:	602b      	str	r3, [r5, #0]
 8008ef4:	f7f9 f804 	bl	8001f00 <_sbrk>
 8008ef8:	1c43      	adds	r3, r0, #1
 8008efa:	d102      	bne.n	8008f02 <_sbrk_r+0x1a>
 8008efc:	682b      	ldr	r3, [r5, #0]
 8008efe:	b103      	cbz	r3, 8008f02 <_sbrk_r+0x1a>
 8008f00:	6023      	str	r3, [r4, #0]
 8008f02:	bd38      	pop	{r3, r4, r5, pc}
 8008f04:	20004d60 	.word	0x20004d60

08008f08 <_realloc_r>:
 8008f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f0c:	4607      	mov	r7, r0
 8008f0e:	4614      	mov	r4, r2
 8008f10:	460d      	mov	r5, r1
 8008f12:	b921      	cbnz	r1, 8008f1e <_realloc_r+0x16>
 8008f14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f18:	4611      	mov	r1, r2
 8008f1a:	f7ff bc5b 	b.w	80087d4 <_malloc_r>
 8008f1e:	b92a      	cbnz	r2, 8008f2c <_realloc_r+0x24>
 8008f20:	f7ff fbec 	bl	80086fc <_free_r>
 8008f24:	4625      	mov	r5, r4
 8008f26:	4628      	mov	r0, r5
 8008f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f2c:	f000 f81a 	bl	8008f64 <_malloc_usable_size_r>
 8008f30:	4284      	cmp	r4, r0
 8008f32:	4606      	mov	r6, r0
 8008f34:	d802      	bhi.n	8008f3c <_realloc_r+0x34>
 8008f36:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008f3a:	d8f4      	bhi.n	8008f26 <_realloc_r+0x1e>
 8008f3c:	4621      	mov	r1, r4
 8008f3e:	4638      	mov	r0, r7
 8008f40:	f7ff fc48 	bl	80087d4 <_malloc_r>
 8008f44:	4680      	mov	r8, r0
 8008f46:	b908      	cbnz	r0, 8008f4c <_realloc_r+0x44>
 8008f48:	4645      	mov	r5, r8
 8008f4a:	e7ec      	b.n	8008f26 <_realloc_r+0x1e>
 8008f4c:	42b4      	cmp	r4, r6
 8008f4e:	4622      	mov	r2, r4
 8008f50:	4629      	mov	r1, r5
 8008f52:	bf28      	it	cs
 8008f54:	4632      	movcs	r2, r6
 8008f56:	f7ff fbc3 	bl	80086e0 <memcpy>
 8008f5a:	4629      	mov	r1, r5
 8008f5c:	4638      	mov	r0, r7
 8008f5e:	f7ff fbcd 	bl	80086fc <_free_r>
 8008f62:	e7f1      	b.n	8008f48 <_realloc_r+0x40>

08008f64 <_malloc_usable_size_r>:
 8008f64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f68:	1f18      	subs	r0, r3, #4
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	bfbc      	itt	lt
 8008f6e:	580b      	ldrlt	r3, [r1, r0]
 8008f70:	18c0      	addlt	r0, r0, r3
 8008f72:	4770      	bx	lr

08008f74 <_init>:
 8008f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f76:	bf00      	nop
 8008f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f7a:	bc08      	pop	{r3}
 8008f7c:	469e      	mov	lr, r3
 8008f7e:	4770      	bx	lr

08008f80 <_fini>:
 8008f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f82:	bf00      	nop
 8008f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f86:	bc08      	pop	{r3}
 8008f88:	469e      	mov	lr, r3
 8008f8a:	4770      	bx	lr
