Release 10.1.03 Map K.39 (nt)
Xilinx Mapping Report File for Design 'system'

Design Information
------------------
Command Line   : map -o system_map.ncd -w -pr b -ol high -timing system.ngd system.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.46.12.2 $
Mapped Date    : Tue Dec 02 16:14:33 2008

Design Summary
--------------
Number of errors:      0
Number of warnings:   27
Slice Logic Utilization:
  Number of Slice Registers:                 5,709 out of  69,120    8%
    Number used as Flip Flops:               5,674
    Number used as Latches:                     33
    Number used as Latch-thrus:                  2
  Number of Slice LUTs:                      5,662 out of  69,120    8%
    Number used as logic:                    5,346 out of  69,120    7%
      Number using O6 output only:           5,176
      Number using O5 output only:              78
      Number using O5 and O6:                   92
    Number used as Memory:                     296 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           232
        Number using O6 output only:           231
        Number using O5 output only:             1
    Number used as exclusive route-thru:        20
  Number of route-thrus:                       107 out of 138,240    1%
    Number using O6 output only:                87
    Number using O5 output only:                 9
    Number using O5 and O6:                     11

Slice Logic Distribution:
  Number of occupied Slices:                 2,848 out of  17,280   16%
  Number of LUT Flip Flop pairs used:        8,140
    Number with an unused Flip Flop:         2,431 out of   8,140   29%
    Number with an unused LUT:               2,478 out of   8,140   30%
    Number of fully used LUT-FF pairs:       3,231 out of   8,140   39%
    Number of unique control sets:             466
    Number of slice register sites lost
      to control set restrictions:           1,037 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       120 out of     640   18%
    IOB Flip Flops:                            271

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      23 out of     148   15%
    Number using BlockRAM only:                 23
    Total primitives used:
      Number of 36k BlockRAM used:              11
      Number of 18k BlockRAM used:              24
    Total Memory used (KB):                    828 out of   5,328   15%
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        6
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:           64
Peak Memory Usage:  663 MB
Total REAL time to MAP completion:  7 mins 41 secs 
Total CPU time to MAP completion:   7 mins 7 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network N100 has no load.
WARNING:LIT:395 - The above warning message base_net_load_rule is repeated 437
   more times for the following (max. 5 shown):
   N101,
   N102,
   N103,
   N104,
   N105
   To see the details of these warning messages, please use the -detail switch.
WARNING:Pack:231 - trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0 of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0 of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0 of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0 of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1 of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1 of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1 of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1 of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2574 - The F7 multiplexer symbol
   "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_F
   SM_FFd6-In" and its I1 input driver
   "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_F
   SM_FFd6-In_SW0" were implemented suboptimally in the same slice component.
   The function generator could not be placed directly driving the F7
   multiplexer. The design will exhibit suboptimal timing.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:
   <ILOGIC_IFF>.  The SR pin is used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:856 - PLL_ADV
   clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_A
   DV.PLL_ADV_inst CLKIN2 pin was disconnected because a constant 1 is driving
   the CLKINSEL pin.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 892 block(s) removed
 148 block(s) optimized away
1053 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "ilmb_LMB_ReadStrobe" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/ib_fetch_i_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MBusy<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_0_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_MBusy<2>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0_or00001" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0_or00001" (ROM) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_wr_pipe<0>" is loadless and has been
removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_wr_pipe_0" (SFF) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_wr_busy_inv" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_wr_busy_inv1" (ROM) removed.
        The signal "mb_plb_PLB_masterID" is loadless and has been removed.
         Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_masterID_0"
(SFF) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_wr_pipe_0_or0000" is loadless and
has been removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_wr_pipe_0_or00001" (ROM) removed.
      The signal "DDR2_SDRAM/N799" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0_or00001_SW0" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_rd_pipe<0>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_rd_pipe_0" (SFF) removed.
          The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy_inv" is loadless and has been
removed.
           Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy_inv1_INV_0" (BUF) removed.
            The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy" is loadless and has been removed.
             Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy" (SFF) removed.
              The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy_and0000" is loadless and has been
removed.
               Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy_and00001" (ROM) removed.
      The signal "DDR2_SDRAM/N800" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0_or00001_SW1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_pipe<0>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_pipe_0" (SFF) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/N52" is loadless and has been removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_addrack_i31" (ROM) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/N6" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0_or000011" (ROM) removed.
        The signal "DDR2_SDRAM/N617" is loadless and has been removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_addrack_i_SW1" (ROM) removed.
          The signal "DDR2_SDRAM/N750" is loadless and has been removed.
           Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_addrack_i_SW0_SW0" (ROM) removed.
          The signal "DDR2_SDRAM/N751" is loadless and has been removed.
           Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_addrack_i_SW0_SW1" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<0>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and00001"
(ROM) removed.
      The signal "RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>"
is loadless and has been removed.
       Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0" (SFF)
removed.
        The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg<0>" is
loadless and has been removed.
         Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
The signal "mb_plb_PLB_MBusy<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_1_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_MBusy<3>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_1" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_1_or00001" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_1_or00001" (ROM) removed.
      The signal "DDR2_SDRAM/N802" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_1_or00001_SW0" (ROM) removed.
      The signal "DDR2_SDRAM/N803" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_1_or00001_SW1" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<1>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and00001"
(ROM) removed.
The signal "mb_plb_PLB_MIRQ<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MIRQ_OR/Y_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_MIRQ<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MIRQ_OR/Y_1_or00001"
(ROM) removed.
The signal "mb_plb_PLB_MRdBTerm<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRdBTerm_0_and0
0001" (ROM) removed.
The signal "mb_plb_PLB_MRdBTerm<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRdBTerm_1_and0
0001" (ROM) removed.
The signal "mb_plb_PLB_MRdDBus<100>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_36_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<100>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_36" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<36>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_36" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<36>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<36>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<36>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_36" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<101>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_37_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<101>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_37" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<37>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_37" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<37>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<37>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<37>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_37" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<102>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_38_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<102>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_38" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<38>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_38" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<38>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<38>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<38>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_38" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<103>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_39_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<103>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_39" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<39>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_39" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<39>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<39>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<39>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_39" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<104>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_40_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<104>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_40" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<40>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_40" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<40>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<40>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<40>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_40" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<105>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_41_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<105>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_41" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<41>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_41" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<41>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<41>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<41>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_41" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<106>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_42_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<106>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_42" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<42>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_42" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<42>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<42>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<42>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_42" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<107>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_43_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<107>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_43" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<43>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_43" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<43>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<43>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<43>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_43" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<108>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_44_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<108>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_44" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<44>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_44" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<44>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<44>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<44>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_44" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<109>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_45_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<109>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_45" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<45>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_45" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<45>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<45>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<45>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_45" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<110>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_46_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<110>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_46" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<46>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_46" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<46>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<46>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<46>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_46" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<111>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_47_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<111>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_47" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<47>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_47" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<47>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<47>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<47>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_47" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<112>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_48_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<112>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_48" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<48>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_48" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<48>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<48>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<48>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_48" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<113>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_49_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<113>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_49" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<49>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_49" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<49>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<49>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<49>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_49" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<114>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_50_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<114>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_50" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<50>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_50" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<50>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<50>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<50>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_50" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<115>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_51_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<115>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_51" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<51>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_51" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<51>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<51>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<51>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_51" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<116>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_52_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<116>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_52" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<52>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_52" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<52>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<52>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<52>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_52" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<117>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_53_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<117>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_53" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<53>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_53" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<53>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<53>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<53>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_53" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<118>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_54_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<118>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_54" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<54>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_54" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<54>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<54>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<54>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_54" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<119>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_55_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<119>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_55" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<55>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_55" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<55>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<55>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<55>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_55" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<120>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_56_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<120>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_56" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<56>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_56" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<56>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<56>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<56>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_56" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<121>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_57_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<121>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_57" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<57>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_57" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<57>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<57>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<57>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_57" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<122>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_58_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<122>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_58" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<58>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_58" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<58>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<58>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<58>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_58" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<123>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_59_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<123>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_59" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<59>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_59" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<59>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<59>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<59>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_59" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<124>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_60_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<124>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_60" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<60>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_60" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<60>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<60>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<60>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_60" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<125>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_61_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<125>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_61" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<61>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_61" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<61>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<61>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<61>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_61" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<126>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_62_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<126>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_62" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<62>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_62" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<62>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<62>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<62>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_62" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<127>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_63_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<127>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_63" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<63>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_63" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<63>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<63>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<63>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_63" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<32>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_32_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<96>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_32" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<32>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_32" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<32>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<32>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<32>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_32" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<33>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_33_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<97>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_33" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<33>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_33" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<33>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<33>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<33>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_33" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<34>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_34_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<98>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_34" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<34>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_34" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<34>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<34>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<34>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_34" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<35>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_35_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<99>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_35" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<35>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_35" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<35>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<35>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<35>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_35" (SFF) removed.
The signal "mb_plb_PLB_MRdErr<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y_0_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_MRdErr<0>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0" (SFF)
removed.
    The signal "RS232_Uart_1/RS232_Uart_1/ip2bus_error" is loadless and has been
removed.
     Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/ip2bus_error1" (ROM)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0_or0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_MRdErr<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y_1_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_MRdErr<1>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1_or0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1_or00001"
(ROM) removed.
The signal "mb_plb_PLB_MRdWdAddr<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MRdWdAddr<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_1_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MRdWdAddr<2>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_2_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MRdWdAddr<3>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_3_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MRearbitrate<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRearbitrate_0_
and00001" (ROM) removed.
The signal "mb_plb_PLB_MRearbitrate<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRearbitrate_1_
and00001" (ROM) removed.
The signal "mb_plb_PLB_MSSize<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_0_mux000
01" (ROM) removed.
The signal "mb_plb_PLB_MSSize<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_1_mux000
01" (ROM) removed.
The signal "mb_plb_PLB_MSSize<2>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_2_mux000
01" (ROM) removed.
The signal "mb_plb_PLB_MSSize<3>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_3_mux000
01" (ROM) removed.
The signal "mb_plb_PLB_MWrBTerm<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MWrBTerm_0_and0
0001" (ROM) removed.
The signal "mb_plb_PLB_MWrBTerm<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MWrBTerm_1_and0
0001" (ROM) removed.
The signal "mb_plb_PLB_MWrErr<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/Y_0_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_MWrErr<0>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0_or0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_MWrErr<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/Y_1_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_MWrErr<1>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1_or0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_0" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<0>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<10>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_10" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<10>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout9_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<11>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_11" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<11>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout10_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<12>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_12" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<12>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout11_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<13>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_13" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<13>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout12_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<14>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_14" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<14>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout13_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<15>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_15" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<15>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout14_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_1" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<1>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout0_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<2>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_2" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<2>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout1_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<3>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_3" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<3>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout2_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<4>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_4" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<4>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout3_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<5>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_5" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<5>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout4_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<6>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_6" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<6>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout5_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<7>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_7" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<7>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout6_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<8>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_8" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<8>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout7_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<9>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_9" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<9>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout8_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_0" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<0>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<10>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_10" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<10>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout9_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<11>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_11" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<11>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout10_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<12>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_12" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<12>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout11_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<13>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_13" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<13>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout12_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<14>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_14" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<14>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout13_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<15>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_15" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<15>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout14_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<16>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_16" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<16>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout15_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<17>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_17" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<17>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout16_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<18>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_18" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<18>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout17_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<19>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_19" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<19>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout18_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_1" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<1>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout0_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<20>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_20" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<20>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout19_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<21>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_21" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<21>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout20_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<22>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_22" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<22>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout21_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<23>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_23" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<23>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout22_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<24>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_24" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<24>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout23_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<25>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_25" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<25>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout24_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<26>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_26" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<26>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout25_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<27>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_27" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<27>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout26_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<28>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_28" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<28>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout27_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<29>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_29" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<29>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout28_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<2>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_2" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<2>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout1_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<30>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_30" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<30>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout29_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<31>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_31" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<31>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout30_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<3>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_3" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<3>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout2_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<4>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_4" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<4>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout3_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<5>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_5" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<5>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout4_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<6>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_6" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<6>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout5_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<7>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_7" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<7>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout6_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<8>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_8" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<8>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout7_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<9>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_9" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<9>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout8_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_busLock" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_i1"
(ROM) removed.
The signal "mb_plb_PLB_lockErr" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_lockErr" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_lockerr_i" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBLOCKERR_MUX/lutout_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_rdBurst" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_rdBurst_and0000
1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg"
is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg"
(SFF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg_r
stpot" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg_r
stpot" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdBurstReg"
is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdBurstReg"
(SFF) removed.
        The signal "mb_plb/mb_plb/arbBurstReq" is loadless and has been removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/plb_rdprimreg_i" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/plb_rdprimreg_i"
(SFF) removed.
    The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/rdPrimIn" is loadless
and has been removed.
     Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/rdPrimIn1" (ROM)
removed.
The signal "mb_plb_PLB_rdPendPri<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_rdP
endPri_0_or00001" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_rd
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_RD_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_rd
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_RD_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_rd
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL3_
RD_MUX1" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secrd_l
vl3_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECRD
_LVL/Lvl3_n1" (ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg<0>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg_0" (SFF) removed.
            The signal "mb_plb_PLB_reqPri<0>" is loadless and has been removed.
             Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutout_0
_or00001" (ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg<1>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg_1" (SFF) removed.
            The signal "mb_plb_PLB_reqPri<1>" is loadless and has been removed.
             Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutout0_
0_or00001" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l3_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl3_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l3_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl3_n1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_rd
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_RD_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_rd
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_RD_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_rd
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL2_
RD_MUX1" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secrd_l
vl2_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECRD
_LVL/Lvl2_n1" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l2_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl2_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l2_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl2_n1" (ROM) removed.
The signal "mb_plb_PLB_rdPendPri<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_rdP
endPri_1_or00001" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_rd
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_RD_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_rd
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_RD_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_rd
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL1_
RD_MUX1" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secrd_l
vl1_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECRD
_LVL/Lvl1_n1" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l1_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl1_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l1_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl1_n1" (ROM) removed.
The signal "mb_plb_PLB_rdPendReq" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[2].I_MASTER_RD_REQ_MUX" (MUX) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/rd_req_mu
x<1>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[1].I_MASTER_RD_REQ_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/rd_req_mu
x<0>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/I_RD_REQ_
MUX1" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecRdI
nProgReg_n" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecRdI
nProgReg_n1_INV_0" (BUF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout"
is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout1"
(ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout0"
is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout01"
(ROM) removed.
The signal "mb_plb_PLB_rdPrim<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/rdPrim1" (ROM)
removed.
The signal "mb_plb_PLB_wrBurst" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_wrBurst_and0001
" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst" (SFF)
removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_and0000
" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_and0000
" (ROM) removed.
      The signal "mb_plb/N4" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_and0000
_SW0" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_or0000"
is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_or00001
" (ROM) removed.
  The signal "mb_plb/N2" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_wrBurst_and0001
_SW0" (ROM) removed.
The signal "mb_plb_PLB_wrPendPri<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_wrP
endPri_0_or00001" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_WR_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_WR_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL3_
WR_MUX0" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secwr_l
vl3_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECWR
_LVL/Lvl3_n1" (ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg<0>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_0" (SFF) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg<1>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_1" (SFF) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l3_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl3_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l3_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl3_n1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_wr
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_WR_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_wr
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_WR_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_wr
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL2_
WR_MUX0" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secwr_l
vl2_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECWR
_LVL/Lvl2_n1" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l2_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl2_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l2_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl2_n1" (ROM) removed.
The signal "mb_plb_PLB_wrPendPri<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_wrP
endPri_1_or00001" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_WR_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_WR_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL1_
WR_MUX0" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secwr_l
vl1_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECWR
_LVL/Lvl1_n1" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l1_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl1_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l1_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl1_n1" (ROM) removed.
The signal "mb_plb_PLB_wrPendReq" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[2].I_MASTER_WR_REQ_MUX" (MUX) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/wr_req_mu
x<1>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[1].I_MASTER_WR_REQ_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/wr_req_mu
x<0>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/I_WR_REQ_
MUX0" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecWrI
nProgReg_n" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecWrI
nProgReg_n1_INV_0" (BUF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout1"
is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout11"
(ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout2"
is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout21"
(ROM) removed.
The signal "mb_plb_PLB_wrPrim<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/wrPrim1" (ROM)
removed.
The signal "microblaze_0/Trace_Data_Write" is loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write" (FF) removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Write" is
loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Write" (SFF)
removed.
The signal "microblaze_0/Trace_Data_Access" is loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Access" (FF) removed.
The signal "microblaze_0/Trace_Jump_Taken" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken" (SFF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_jump_taken<0>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_jump_taken_0"
(SFF) removed.
The signal "microblaze_0/Trace_MB_Halted" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Dbg_State_0_or00
001" (ROM) removed.
The signal "microblaze_0/Trace_Data_Read" is loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Read" (FF) removed.
The signal "microblaze_0/Trace_Valid_Instr" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Valid_Instr_and00001"
(ROM) removed.
The signal "microblaze_0/Trace_Data_Write_Value<0>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_0" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<1>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_1" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<2>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_2" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<3>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_3" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<4>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_4" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<5>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_5" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<6>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_6" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<7>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_7" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<8>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_8" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<9>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_9" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<10>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_10" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<11>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_11" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<12>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_12" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<13>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_13" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<14>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_14" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<15>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_15" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<16>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_16" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<17>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_17" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<18>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_18" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<19>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_19" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<20>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_20" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<21>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_21" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<22>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_22" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<23>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_23" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<24>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_24" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<25>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_25" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<26>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_26" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<27>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_27" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<28>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_28" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<29>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_29" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<30>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_30" (FF)
removed.
The signal "microblaze_0/Trace_Data_Write_Value<31>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_31" (FF)
removed.
The signal "microblaze_0/Trace_Data_Byte_Enable<0>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_0" (FF)
removed.
The signal "microblaze_0/Trace_Data_Byte_Enable<1>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_1" (FF)
removed.
The signal "microblaze_0/Trace_Data_Byte_Enable<2>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_2" (FF)
removed.
The signal "microblaze_0/Trace_Data_Byte_Enable<3>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_3" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<0>" is loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_0" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<0>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_0" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<0>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_0" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<1>" is loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_1" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<1>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_1" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<1>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_1" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<2>" is loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_2" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<2>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_2" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<2>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_2" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<3>" is loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_3" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<3>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_3" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<3>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_3" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<4>" is loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_4" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<4>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_4" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<4>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_4" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<5>" is loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_5" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<5>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_5" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<5>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_5" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<6>" is loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_6" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<6>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_6" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<6>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_6" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<7>" is loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_7" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<7>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_7" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<7>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_7" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<8>" is loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_8" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<8>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_8" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<8>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_8" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<9>" is loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_9" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<9>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_9" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<9>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_9" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<10>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_10" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<10>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_10"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<10>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_10" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<11>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_11" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<11>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_11"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<11>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_11" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<12>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_12" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<12>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_12"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<12>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_12" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<13>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_13" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<13>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_13"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<13>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_13" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<14>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_14" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<14>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_14"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<14>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_14" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<15>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_15" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<15>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_15"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<15>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_15" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<16>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_16" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<16>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_16"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<16>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_16" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<17>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_17" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<17>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_17"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<17>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_17" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<18>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_18" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<18>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_18"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<18>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_18" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<19>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_19" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<19>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_19"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<19>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_19" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<20>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_20" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<20>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_20"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<20>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_20" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<21>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_21" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<21>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_21"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<21>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_21" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<22>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_22" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<22>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_22"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<22>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_22" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<23>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_23" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<23>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_23"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<23>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_23" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<24>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_24" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<24>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_24"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<24>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_24" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<25>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_25" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<25>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_25"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<25>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_25" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<26>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_26" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<26>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_26"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<26>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_26" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<27>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_27" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<27>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_27"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<27>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_27" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<28>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_28" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<28>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_28"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<28>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_28" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<29>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_29" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<29>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_29"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<29>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_29" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<30>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_30" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<30>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_30"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<30>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_30" (FF)
removed.
The signal "microblaze_0/Trace_Instruction<31>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_31" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<31>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_31"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<31>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_31" (FF)
removed.
The signal "microblaze_0/Trace_Data_Address<0>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_0" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<1>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_1" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<2>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_2" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<3>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_3" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<4>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_4" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<5>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_5" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<6>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_6" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<7>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_7" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<8>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_8" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<9>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_9" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<10>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_10" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<11>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_11" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<12>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_12" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<13>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_13" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<14>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_14" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<15>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_15" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<16>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_16" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<17>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_17" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<18>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_18" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<19>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_19" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<20>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_20" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<21>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_21" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<22>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_22" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<23>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_23" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<24>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_24" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<25>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_25" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<26>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_26" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<27>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_27" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<28>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_28" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<29>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_29" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<30>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_30" (FF) removed.
The signal "microblaze_0/Trace_Data_Address<31>" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_31" (FF) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Gen_Ret_Addr[0].MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Gen_Ret_Addr[0].MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Gen_Ret_Addr[0].MUXCY_I/O" is loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Gen_Ret_Addr[0].MUXCY_I" (MUX) removed.
The signal
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/O" is loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I" (MUX) removed.
The signal
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I/O" is loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I" (MUX) removed.
The signal "mb_plb/Bus_Error_Det" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/RISING_EDGE_GEN.INTERRU
PT_REFF_I" (SFF) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1" (SFF)
removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1_not0001"
is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1_not00011
_INV_0" (BUF) removed.
The signal "mb_plb/PLB_SrdBTerm" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBTERM_OR/Y_0_or00001"
(ROM) removed.
The signal "mb_plb/PLB_SrdDAck" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR/Y_0_or00001"
(ROM) removed.
The signal "mb_plb/PLB_SwrBTerm" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRBTERM_OR/Y_0_or00001"
(ROM) removed.
The signal "mb_plb/PLB_SwrDAck" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRDACK_OR/Y_0_or00001"
(ROM) removed.
The signal "mb_plb/PLB_Sssize<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/Y_0_or00001"
(ROM) removed.
The signal "mb_plb/PLB_Sssize<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/Y_1_or00001"
(ROM) removed.
The signal "mb_plb/MPLB_Rst<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_MPLB_RST[0].I_MPLB_RST" (SFF) removed.
The signal "mb_plb/MPLB_Rst<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_MPLB_RST[1].I_MPLB_RST" (SFF) removed.
The signal "RS232_Uart_1/Interrupt" is loadless and has been removed.
 Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt" (SFF)
removed.
  The signal "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt_and0000" is
loadless and has been removed.
   Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt_and00001"
(ROM) removed.
    The signal "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/tx_Buffer_Empty_Pre" is
loadless and has been removed.
     Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/tx_Buffer_Empty_Pre"
(SFF) removed.
The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO" is
loadless and has been removed.
 Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/MUXCY_L
_BUF" (BUF) removed.
  The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/O" is
loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I" (MUX)
removed.
The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO" is
loadless and has been removed.
 Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/MUXCY_L
_BUF" (BUF) removed.
  The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/O" is
loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I" (MUX)
removed.
The signal "DDR2_SDRAM/MPMC_InitDone" is loadless and has been removed.
 Loadless block "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone" (FF) removed.
The signal "DDR2_SDRAM/MPMC_Idelayctrl_Rdy_O" is loadless and has been removed.
 Loadless block "DDR2_SDRAM/DDR2_SDRAM/idelay_ctrl_rdy_d1_and000011" (ROM)
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.
mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>" is loadless and
has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.
mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>" is loadless and
has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.
mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>" is loadless and
has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.
mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>" is loadless and
has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.
mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>" is loadless and
has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.
mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>" is loadless and
has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.
mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>" is loadless and
has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.
mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>" is loadless and
has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs
[5].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q" is loadless and has
been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs
[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q" is loadless and has
been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has been
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[0].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/Q" is loadless and has
been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[1].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/Q" is loadless and has
been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[2].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/Q" is loadless and has
been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[3].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/Q" is loadless and has
been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_DP_RdFIF
O_RNW/gen_delay_2plus.SRL16_0/Q" is loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[1].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[2].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[3].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[1].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[2].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[3].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[4].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[5].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[6].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[7].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[8].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[9].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[10].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[11].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[12].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[13].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[14].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[15].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[16].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[17].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[18].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[19].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[20].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[21].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[22].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[23].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[24].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[25].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[26].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[27].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[28].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[29].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[30].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[31].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/mpmc_srl_delay_arb_rdmodwr/g
en_delay_2plus.SRL16_0/Q" is loadless and has been removed.
The signal "debug_module/Interrupt" is loadless and has been removed.
 Loadless block "debug_module/debug_module/MDM_Core_I1/Interrupt1" (ROM) removed.
  The signal "debug_module/debug_module/MDM_Core_I1/tx_Buffer_Empty_Pre" is
loadless and has been removed.
   Loadless block
"debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.TX_Buffer_Empty_FDRE"
(SFF) removed.
    The signal "debug_module/debug_module/MDM_Core_I1/tx_Buffer_Empty" is loadless
and has been removed.
     Loadless block
"debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/TX_Buffer
_Empty1_INV_0" (BUF) removed.
The signal "debug_module/Ext_JTAG_RESET" is loadless and has been removed.
The signal "debug_module/Ext_JTAG_SEL" is loadless and has been removed.
 Loadless block "debug_module/debug_module/MDM_Core_I1/Ext_JTAG_SEL1" (ROM)
removed.
The signal "debug_module/bscan_drck1" is loadless and has been removed.
 Loadless block "debug_module/debug_module/BUFG_DRCK1" (CKBUF) removed.
  The signal "debug_module/bscan_sel1" is loadless and has been removed.
   Loadless block "debug_module/XST_GND" (ZERO) removed.
The signal "proc_sys_reset_0/RstcPPCresetsys_1" is loadless and has been
removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0" (FF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys" is loadless and has been
removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys" (SFF) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys_or0000" is loadless and
has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys_or00001" (ROM)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge" is loadless and has
been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge" (SFF) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge_not0001" is loadless
and has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge_not00011" (ROM)
removed.
The signal "proc_sys_reset_0/RstcPPCresetchip_1" is loadless and has been
removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0" (SFF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip" is loadless and has been
removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip" (SFF) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec<2>" is loadless and
has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_2" (FF) removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_2_and0000" is
loadless and has been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_2_and00001" (ROM)
removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec<1>" is loadless and
has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_1" (SFF) removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_1_not0001" is
loadless and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_1_not00011" (ROM)
removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec<0>" is loadless and
has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_0" (SFF) removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_0_not0001" is
loadless and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_0_not00011" (ROM)
removed.
The signal "proc_sys_reset_0/RstcPPCresetcore_0" is loadless and has been
removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0" (SFF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0_or00001" is
loadless and has been removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0_or000011"
(ROM) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<1>" is loadless
and has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_1" (SFF)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0" is loadless and has
been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0" (FF) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0_or0000" is loadless
and has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0_or00001" (ROM)
removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0" is loadless and
has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0" (SFF)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0_not00011" is
loadless and has been removed.
             Loadless block
"proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0_not000111_INV_0" (BUF)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2" (FF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2" is
loadless and has been removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d3" is loadless
and has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d3" (FF)
removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<3>" is loadless
and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_3" (SFF)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int9" is
loadless and has been removed.
             Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int_xor<3>11" (ROM)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<0>" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_0" (SFF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int" is
loadless and has been removed.
                 Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int_xor<0>11_INV_0"
(BUF) removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0_inv" is loadless
and has been removed.
                 Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0_inv1_INV_0"
(BUF) removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<2>" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_2" (SFF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int6" is
loadless and has been removed.
                 Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int_xor<2>11" (ROM)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int3" is
loadless and has been removed.
       Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int_xor<1>11" (ROM)
removed.
The signal "proc_sys_reset_0/RstcPPCresetcore_1" is loadless and has been
removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1" (SFF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1_or00001" is
loadless and has been removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1_or000011"
(ROM) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<1>" is loadless
and has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_1" (SFF)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1" is loadless and has
been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1" (FF) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1_or0000" is loadless
and has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1_or00001" (ROM)
removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1" is loadless and
has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1" (SFF)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1_not00011" is
loadless and has been removed.
             Loadless block
"proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1_not000111_INV_0" (BUF)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d2" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d2" (FF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_1_d2" is
loadless and has been removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d3" is loadless
and has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d3" (FF)
removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<3>" is loadless
and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_3" (SFF)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int9" is
loadless and has been removed.
             Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int_xor<3>11" (ROM)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<0>" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_0" (SFF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int" is
loadless and has been removed.
                 Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int_xor<0>11_INV_0"
(BUF) removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1_inv" is loadless
and has been removed.
                 Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1_inv1_INV_0"
(BUF) removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<2>" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_2" (SFF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int6" is
loadless and has been removed.
                 Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int_xor<2>11" (ROM)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int3" is
loadless and has been removed.
       Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int_xor<1>11" (ROM)
removed.
The signal "aes_accel_0_to_microblaze_0/FSL_Control_IRQ" is loadless and has
been removed.
 Loadless block
"aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/FSL_Control_IRQ1" (ROM)
removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us33/Mrom_d11/DOPA<0>" is loadless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us33/Mrom_d11/DOPB<0>" is loadless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us31/Mrom_d11/DOPA<0>" is loadless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us31/Mrom_d11/DOPB<0>" is loadless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us23/Mrom_d11/DOPA<0>" is loadless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us23/Mrom_d11/DOPB<0>" is loadless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us21/Mrom_d11/DOPA<0>" is loadless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us21/Mrom_d11/DOPB<0>" is loadless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us20/Mrom_d11/DOPA<0>" is loadless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us20/Mrom_d11/DOPB<0>" is loadless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us11/Mrom_d11/DOPA<0>" is loadless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us11/Mrom_d11/DOPB<0>" is loadless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us03/Mrom_d11/DOPA<0>" is loadless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us03/Mrom_d11/DOPB<0>" is loadless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us01/Mrom_d11/DOPA<0>" is loadless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us01/Mrom_d11/DOPB<0>" is loadless
and has been removed.
The signal "microblaze_0_to_aes_accel_0/FSL_Control_IRQ" is loadless and has
been removed.
 Loadless block
"microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/FSL_Control_IRQ1" (ROM)
removed.
The signal "tlb_bram_0_to_microblaze_0/FSL_Control_IRQ" is loadless and has been
removed.
 Loadless block
"tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/FSL_Control_IRQ1" (ROM)
removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem15/DO<7>" is loadless and has
been removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem15/DO<6>" is loadless and has
been removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem15/DO<5>" is loadless and has
been removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem15/DOP<0>" is loadless and has
been removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem11/DO<7>" is loadless and has
been removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem11/DO<6>" is loadless and has
been removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem11/DO<5>" is loadless and has
been removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem11/DOP<0>" is loadless and has
been removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem7/DO<7>" is loadless and has been
removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem7/DO<6>" is loadless and has been
removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem7/DO<5>" is loadless and has been
removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem7/DOP<0>" is loadless and has
been removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem3/DO<7>" is loadless and has been
removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem3/DO<6>" is loadless and has been
removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem3/DO<5>" is loadless and has been
removed.
The signal "tlb_bram_0/tlb_bram_0/inst_Mram_mem3/DOP<0>" is loadless and has
been removed.
The signal "microblaze_0_to_tlb_bram_0/FSL_Control_IRQ" is loadless and has been
removed.
 Loadless block
"microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/FSL_Control_IRQ1" (ROM)
removed.
Loadless block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[1].u_calib_rden_r" (SFF) removed.
 The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_srl_out<1>" is loadless and has been removed.
Loadless block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[2].u_calib_rden_r" (SFF) removed.
 The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_srl_out<2>" is loadless and has been removed.
Loadless block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[3].u_calib_rden_r" (SFF) removed.
 The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_srl_out<3>" is loadless and has been removed.
Loadless block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[4].u_calib_rden_r" (SFF) removed.
 The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_srl_out<4>" is loadless and has been removed.
Loadless block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[5].u_calib_rden_r" (SFF) removed.
 The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_srl_out<5>" is loadless and has been removed.
Loadless block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[6].u_calib_rden_r" (SFF) removed.
 The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_srl_out<6>" is loadless and has been removed.
Loadless block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[7].u_calib_rden_r" (SFF) removed.
 The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_srl_out<7>" is loadless and has been removed.
Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[6].MUXES" (MUX)
removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><5>" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[5].MUXES" (MUX)
removed.
   The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><4>" is loadless and has been removed.
    Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[4].MUXES" (MUX)
removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><3>" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[3].MUXES" (MUX)
removed.
       The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><2>" is loadless and has been removed.
        Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[2].MUXES" (MUX)
removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><1>" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[1].MUXES" (MUX)
removed.
           The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><0>" is loadless and has been removed.
            Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].FIRSTMUX" (MUX) removed.
             The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00001_3" is loadless and has been removed.
              Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00001_3" (ROM) removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00011_3" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00011_3" (ROM) removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00021_3" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00021_3" (ROM) removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00031_3" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00031_3" (ROM) removed.
Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[6].MUXES" (MUX)
removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><5>" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[5].MUXES" (MUX)
removed.
   The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><4>" is loadless and has been removed.
    Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[4].MUXES" (MUX)
removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><3>" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[3].MUXES" (MUX)
removed.
       The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><2>" is loadless and has been removed.
        Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[2].MUXES" (MUX)
removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><1>" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[1].MUXES" (MUX)
removed.
           The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><0>" is loadless and has been removed.
            Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].FIRSTMUX" (MUX) removed.
             The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><0>" is loadless and has been removed.
              Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00001" (ROM) removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><1>" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00011" (ROM) removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><2>" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00021" (ROM) removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><3>" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00031" (ROM) removed.
The signal "lmb_bram/lmb_bram/pgassign12<15>" is sourceless and has been
removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us33/Mrom_d11/DIB<7>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us33/Mrom_d11/DIB<6>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us33/Mrom_d11/DIB<5>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us33/Mrom_d11/DIB<4>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us33/Mrom_d11/DIB<3>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us33/Mrom_d11/DIB<2>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us33/Mrom_d11/DIB<1>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us33/Mrom_d11/DIB<0>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us31/Mrom_d11/DIB<7>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us31/Mrom_d11/DIB<6>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us31/Mrom_d11/DIB<5>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us31/Mrom_d11/DIB<4>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us31/Mrom_d11/DIB<3>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us31/Mrom_d11/DIB<2>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us31/Mrom_d11/DIB<1>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us31/Mrom_d11/DIB<0>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us23/Mrom_d11/DIB<7>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us23/Mrom_d11/DIB<6>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us23/Mrom_d11/DIB<5>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us23/Mrom_d11/DIB<4>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us23/Mrom_d11/DIB<3>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us23/Mrom_d11/DIB<2>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us23/Mrom_d11/DIB<1>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us23/Mrom_d11/DIB<0>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us21/Mrom_d11/DIB<7>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us21/Mrom_d11/DIB<6>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us21/Mrom_d11/DIB<5>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us21/Mrom_d11/DIB<4>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us21/Mrom_d11/DIB<3>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us21/Mrom_d11/DIB<2>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us21/Mrom_d11/DIB<1>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us21/Mrom_d11/DIB<0>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us20/Mrom_d11/DIB<7>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us20/Mrom_d11/DIB<6>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us20/Mrom_d11/DIB<5>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us20/Mrom_d11/DIB<4>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us20/Mrom_d11/DIB<3>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us20/Mrom_d11/DIB<2>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us20/Mrom_d11/DIB<1>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us20/Mrom_d11/DIB<0>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us11/Mrom_d11/DIB<7>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us11/Mrom_d11/DIB<6>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us11/Mrom_d11/DIB<5>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us11/Mrom_d11/DIB<4>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us11/Mrom_d11/DIB<3>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us11/Mrom_d11/DIB<2>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us11/Mrom_d11/DIB<1>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us11/Mrom_d11/DIB<0>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us03/Mrom_d11/DIB<7>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us03/Mrom_d11/DIB<6>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us03/Mrom_d11/DIB<5>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us03/Mrom_d11/DIB<4>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us03/Mrom_d11/DIB<3>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us03/Mrom_d11/DIB<2>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us03/Mrom_d11/DIB<1>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us03/Mrom_d11/DIB<0>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us01/Mrom_d11/DIB<7>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us01/Mrom_d11/DIB<6>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us01/Mrom_d11/DIB<5>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us01/Mrom_d11/DIB<4>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us01/Mrom_d11/DIB<3>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us01/Mrom_d11/DIB<2>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us01/Mrom_d11/DIB<1>" is sourceless
and has been removed.
The signal "aes_accel_0/aes_accel_0/cipher_i/us01/Mrom_d11/DIB<0>" is sourceless
and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "dlmb_LMB_ABus<0>" is unused and has been removed.
The signal "dlmb_LMB_ABus<10>" is unused and has been removed.
The signal "dlmb_LMB_ABus<11>" is unused and has been removed.
The signal "dlmb_LMB_ABus<12>" is unused and has been removed.
The signal "dlmb_LMB_ABus<13>" is unused and has been removed.
The signal "dlmb_LMB_ABus<14>" is unused and has been removed.
The signal "dlmb_LMB_ABus<15>" is unused and has been removed.
The signal "dlmb_LMB_ABus<16>" is unused and has been removed.
The signal "dlmb_LMB_ABus<17>" is unused and has been removed.
The signal "dlmb_LMB_ABus<18>" is unused and has been removed.
The signal "dlmb_LMB_ABus<1>" is unused and has been removed.
The signal "dlmb_LMB_ABus<2>" is unused and has been removed.
The signal "dlmb_LMB_ABus<30>" is unused and has been removed.
The signal "dlmb_LMB_ABus<31>" is unused and has been removed.
The signal "dlmb_LMB_ABus<3>" is unused and has been removed.
The signal "dlmb_LMB_ABus<4>" is unused and has been removed.
The signal "dlmb_LMB_ABus<5>" is unused and has been removed.
The signal "dlmb_LMB_ABus<6>" is unused and has been removed.
The signal "dlmb_LMB_ABus<7>" is unused and has been removed.
The signal "dlmb_LMB_ABus<8>" is unused and has been removed.
The signal "dlmb_LMB_ABus<9>" is unused and has been removed.
The signal "ilmb_LMB_ABus<0>" is unused and has been removed.
The signal "ilmb_LMB_ABus<10>" is unused and has been removed.
The signal "ilmb_LMB_ABus<11>" is unused and has been removed.
The signal "ilmb_LMB_ABus<12>" is unused and has been removed.
The signal "ilmb_LMB_ABus<13>" is unused and has been removed.
The signal "ilmb_LMB_ABus<14>" is unused and has been removed.
The signal "ilmb_LMB_ABus<15>" is unused and has been removed.
The signal "ilmb_LMB_ABus<16>" is unused and has been removed.
The signal "ilmb_LMB_ABus<17>" is unused and has been removed.
The signal "ilmb_LMB_ABus<18>" is unused and has been removed.
The signal "ilmb_LMB_ABus<1>" is unused and has been removed.
The signal "ilmb_LMB_ABus<2>" is unused and has been removed.
The signal "ilmb_LMB_ABus<30>" is unused and has been removed.
The signal "ilmb_LMB_ABus<31>" is unused and has been removed.
The signal "ilmb_LMB_ABus<3>" is unused and has been removed.
The signal "ilmb_LMB_ABus<4>" is unused and has been removed.
The signal "ilmb_LMB_ABus<5>" is unused and has been removed.
The signal "ilmb_LMB_ABus<6>" is unused and has been removed.
The signal "ilmb_LMB_ABus<7>" is unused and has been removed.
The signal "ilmb_LMB_ABus<8>" is unused and has been removed.
The signal "ilmb_LMB_ABus<9>" is unused and has been removed.
The signal "mb_plb_PLB_BE<4>" is unused and has been removed.
 Unused block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_4" (SFF) removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_be_i<4>" is unused and
has been removed.
   Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBBE_MUX/lutout3_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_BE<5>" is unused and has been removed.
 Unused block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_5" (SFF) removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_be_i<5>" is unused and
has been removed.
   Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBBE_MUX/lutout4_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_BE<6>" is unused and has been removed.
 Unused block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_6" (SFF) removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_be_i<6>" is unused and
has been removed.
   Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBBE_MUX/lutout5_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_BE<7>" is unused and has been removed.
 Unused block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_7" (SFF) removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_be_i<7>" is unused and
has been removed.
   Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBBE_MUX/lutout6_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MSize<0>" is unused and has been removed.
The signal "mb_plb_PLB_MSize<1>" is unused and has been removed.
The signal "mb_plb_PLB_type<0>" is unused and has been removed.
The signal "mb_plb_PLB_type<1>" is unused and has been removed.
The signal "mb_plb_PLB_type<2>" is unused and has been removed.
The signal
"microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_stop_i_0_and
0000" is unused and has been removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutCntrEnable" is
unused and has been removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_
FFd2-In" is unused and has been removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_reg_an
d0000" is unused and has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_type_i<0>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_type_i<1>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_type_i<2>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_size_i<1>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_size_i<2>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_size_i<3>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_msize_i<0>" is unused
and has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_msize_i<1>" is unused
and has been removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><6>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_and00001" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><4>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_and00111" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><2>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_and00101" (ROM) removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/mstr_request" is unused
and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX/lutout_0_or00001"
(ROM) removed.
The signal "mb_plb/N14" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadDisReg_SW1"
(ROM) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q<0>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_0" (SFF) removed.
The signal "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Reg<31>" is
unused and has been removed.
 Unused block "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Reg_31"
(SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q<1>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_1" (SFF) removed.
The signal "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Reg<30>" is
unused and has been removed.
 Unused block "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Reg_30"
(SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q<2>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_2" (SFF) removed.
The signal "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Reg<29>" is
unused and has been removed.
 Unused block "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Reg_29"
(SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q<3>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q_3" (SFF) removed.
The signal "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Reg<28>" is
unused and has been removed.
 Unused block "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Reg_28"
(SFF) removed.
The signal "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Reg<3>" is
unused and has been removed.
 Unused block "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Reg_3"
(SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Pipeline1<31>" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Pipeline1_31" (SFF)
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Pipeline1<30>" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Pipeline1_30" (SFF)
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Pipeline1<29>" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Pipeline1_29" (SFF)
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Pipeline1<28>" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Pipeline1_28" (SFF)
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Pipeline1<3>" is unused
and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0/Addr_Pipeline1_3" (SFF)
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<5>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[5].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<6>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[6].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<7>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[7].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<8>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[8].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<9>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[9].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<10>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[10].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<11>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[11].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<12>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[12].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<13>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[13].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<14>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[14].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<15>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[15].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<16>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[16].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<17>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[17].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<18>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[18].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<19>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[19].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<20>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[20].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<21>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[21].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<22>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[22].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<23>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[23].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<24>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[24].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<25>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[25].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<26>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[26].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<27>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[27].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<28>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[28].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<29>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[29].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<30>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[30].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<31>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[31].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<32>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[32].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<33>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[33].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<34>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[34].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<35>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[35].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<36>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[36].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<37>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[37].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<38>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[38].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<39>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[39].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/ctrl_bram_dataou
t<5>" is unused and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/ctrl_bram_dataou
t<6>" is unused and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/Ctrl_ECC_RdFIFO_RNW_i" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/Ctrl_ECC_RdFIFO_RNW_i11"
(ROM) removed.
  The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arb_patterntype_d1<1>" is
unused and has been removed.
   Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arb_patterntype_d1_1" (FF)
removed.
  The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arb_patterntype_d1<0>" is
unused and has been removed.
   Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arb_patterntype_d1_0" (FF)
removed.
  The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arb_patterntype_d1<3>" is
unused and has been removed.
   Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arb_patterntype_d1_3" (FF)
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/Ctrl_ECC_RdFIFO_Size_i<0>"
is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/Ctrl_ECC_RdFIFO_Size_i<0>11"
(ROM) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe<7>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_7" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe<6>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_6" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe<5>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_5" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe<4>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs
[5].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/CE" is unused and has
been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs
[5].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs
[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/CE" is unused and has
been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs
[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has been
removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[0].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/CE" is unused and has
been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[0].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[1].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/CE" is unused and has
been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[1].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[2].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/CE" is unused and has
been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[2].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[3].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/CE" is unused and has
been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[3].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_DP_RdFIF
O_RNW/gen_delay_2plus.SRL16_0/CE" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_DP_RdFIF
O_RNW/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[1].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[1].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[2].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[2].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[3].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[3].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[1].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[1].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[2].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[2].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[3].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[3].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[4].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[4].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[5].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[5].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[6].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[6].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[7].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[7].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[8].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[8].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[9].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[9].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[10].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[10].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[11].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[11].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[12].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[12].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[13].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[13].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[14].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[14].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[15].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[15].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[16].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[16].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[17].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[17].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[18].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[18].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[19].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[19].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[20].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[20].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[21].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[21].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[22].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[22].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[23].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[23].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[24].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[24].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[25].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[25].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[26].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[26].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[27].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[27].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[28].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[28].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[29].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[29].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[30].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[30].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[31].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/CE" is
unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[31].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/VCC"
(ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/mpmc_srl_delay_arb_rdmodwr/g
en_delay_2plus.SRL16_0/CE" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/mpmc_srl_delay_arb_rdmodwr/g
en_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1" is unused
and has been removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1" is unused
and has been removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge_rstpot" is unused and
has been removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[1].u_rden_srl" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[2].u_rden_srl" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[3].u_rden_srl" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[4].u_rden_srl" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[5].u_rden_srl" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[6].u_rden_srl" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[7].u_rden_srl" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs
[5].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs
[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[0].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[1].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[2].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_size_srl
s[3].mpmc_srl_delay_Ctrl_DP_Size/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[1].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[2].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
Size_srls[3].mpmc_srl_delay_Ctrl_DP_RdFIFO_Size/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[10].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[11].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[12].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[13].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[14].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[15].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[16].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[17].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[18].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[19].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[1].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[20].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[21].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[22].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[23].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[24].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[25].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[26].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[27].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[28].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[29].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[2].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[30].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[31].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[3].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[4].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[5].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[6].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[7].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[8].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_ecc_rdfifo_
addr_srls[9].mpmc_srl_delay_Ctrl_DP_RdFIFO_Addr/gen_delay_2plus.SRL16_0/SRL16E"
() removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[1].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_replicate_ctrl_d
p_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[2].mpmc_srl_delay_Ctr
l_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_DP_RdFIF
O_RNW/gen_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/mpmc_srl_delay_arb_rdmodwr/g
en_delay_2plus.SRL16_0/SRL16E" () removed.
Unused block "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2" ()
removed.
Unused block "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_1_d2" ()
removed.
Unused block "lmb_bram/lmb_bram/XST_VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_msize_pipe_0
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_msize_pipe_1
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_0
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_1
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_3
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_type_pipe_0
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_type_pipe_1
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_type_pipe_2
   optimized to 0
LUT4
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_act_set31
LUT4
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_act_set312
GND 		DDR2_SDRAM/XST_GND
VCC 		DDR2_SDRAM/XST_VCC
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
LUT5
		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW0
GND 		RS232_Uart_1/XST_GND
VCC 		RS232_Uart_1/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
GND 		aes_accel_0/XST_GND
VCC 		aes_accel_0/XST_VCC
GND 		aes_accel_0_to_microblaze_0/XST_GND
VCC 		aes_accel_0_to_microblaze_0/XST_VCC
GND 		clock_generator_0/XST_GND
VCC 		clock_generator_0/XST_VCC
GND 		debug_module/debug_module/MDM_Core_I1/XST_GND
VCC 		debug_module/debug_module/MDM_Core_I1/XST_VCC
GND 		dlmb/XST_GND
VCC 		dlmb/XST_VCC
GND 		dlmb_cntlr/XST_GND
GND 		ilmb/XST_GND
VCC 		ilmb/XST_VCC
GND 		ilmb_cntlr/XST_GND
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we_0_and00001
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we_1_and00001
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we_2_and00001
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we_3_and00001
GND 		mb_plb/XST_GND
VCC 		mb_plb/XST_VCC
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBMSIZE_MUX/lutout0_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBMSIZE_MUX/lutout_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/lutout0_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/lutout1_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/lutout2_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/lutout_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBTYPE_MUX/lutout0_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBTYPE_MUX/lutout1_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBTYPE_MUX/lutout_0_or00001
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_MSize_0
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_MSize_1
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_0
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_1
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_2
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_3
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_type_0
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_type_1
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_type_2
   optimized to 0
FDR
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM
_FFd2
   optimized to 0
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM
_FFd2-In
LUT5
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM
_FFd3-In_SW1
LUT5
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM
_FFd3-In_SW2
FDR
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_reg
   optimized to 0
LUT5
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_reg_a
nd00001
LUT5
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/sm_buslock_i1
FDR
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/sm_buslock_reg
   optimized to 0
LUT4
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Lvl11
LUT4
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Lvl21
LUT4
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Lvl31
LUT5
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00011_1
LUT5
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00011_2
LUT5
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00021_1
LUT5
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00021_2
LUT5
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00031_1
LUT5
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00031_2
LUT4
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/BUSLOCK_MUX/lutout
_0_or00001
LUT3 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutCntrEnable1
LUT3 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WAIT_OR/Y_0_or00001
GND 		microblaze_0/XST_GND
VCC 		microblaze_0/XST_VCC
LUT3
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.exception_carry_select_LUT
FDR 		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_stop_1
   optimized to 0
FDRE
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_stop_i_0
   optimized to 0
LUT2
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_stop_i_0_an
d00001
GND 		microblaze_0_to_aes_accel_0/XST_GND
VCC 		microblaze_0_to_aes_accel_0/XST_VCC
GND 		microblaze_0_to_tlb_bram_0/XST_GND
VCC 		microblaze_0_to_tlb_bram_0/XST_VCC
GND 		proc_sys_reset_0/XST_GND
VCC 		proc_sys_reset_0/XST_VCC
FDS 		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d2
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d3
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge
   optimized to 0
LUT4 		proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge_rstpot1
FDS 		proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d2
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3
   optimized to 0
GND 		tlb_bram_0/XST_GND
VCC 		tlb_bram_0/XST_VCC
GND 		tlb_bram_0_to_microblaze_0/XST_GND
VCC 		tlb_bram_0_to_microblaze_0/XST_VCC
GND 		lmb_bram/lmb_bram/XST_GND

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Strength | Rate |              |          | Delay    |
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<0> | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<1> | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<2> | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<3> | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<4> | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<5> | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<6> | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<7> | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<8> | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<9> | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<10 | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| >                                  |                  |           |                      |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<11 | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| >                                  |                  |           |                      |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<12 | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| >                                  |                  |           |                      |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_BankAddr_pi | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| n<0>                               |                  |           |                      |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_BankAddr_pi | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| n<1>                               |                  |           |                      |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin   | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_CE_pin<0>   | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_CE_pin<1>   | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_CS_n_pin<0> | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_CS_n_pin<1> | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin<0 | IOB              | OUTPUT    | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin<1 | IOB              | OUTPUT    | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Clk_pin<0>  | IOB              | OUTPUT    | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Clk_pin<1>  | IOB              | OUTPUT    | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<0>   | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<1>   | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<2>   | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<3>   | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<4>   | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<5>   | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<6>   | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<7>   | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<0>       | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<1>       | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<2>       | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<3>       | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<4>       | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<5>       | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<6>       | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<7>       | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<8>       | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<9>       | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<10>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<11>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<12>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<13>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<14>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<15>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<16>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<17>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<18>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<19>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<20>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<21>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<22>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<23>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<24>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<25>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<26>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<27>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<28>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<29>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<30>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<31>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<32>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<33>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<34>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<35>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<36>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<37>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<38>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<39>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<40>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<41>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<42>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<43>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<44>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<45>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<46>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<47>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<48>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<49>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<50>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<51>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<52>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<53>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<54>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<55>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<56>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<57>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<58>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<59>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<60>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<61>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<62>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ<63>      | IOB              | BIDIR     | SSTL18_II            |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS<0>      | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS<1>      | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS<2>      | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS<3>      | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS<4>      | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS<5>      | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS<6>      | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS<7>      | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n<0>    | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n<1>    | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n<2>    | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n<3>    | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n<4>    | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n<5>    | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n<6>    | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n<7>    | IOB              | BIDIR     | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_ODT_pin<0>  | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_ODT_pin<1>  | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin   | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_WE_n_pin    | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| fpga_0_RS232_Uart_1_RX_pin         | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| fpga_0_RS232_Uart_1_TX_pin         | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW | OFF          |          |          |
| sys_clk_pin                        | IOB              | INPUT     | LVCMOS33             |          |      |              |          |          |
| sys_rst_pin                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          | PULLUP   |          |
+-------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[0].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[10].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[11].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[12].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[13].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[14].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[15].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[16].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[17].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[18].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[19].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[1].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[20].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[21].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[22].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[23].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[24].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[25].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[26].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[27].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[28].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[29].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[2].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[30].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[31].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[32].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[33].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[34].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[35].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[36].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[37].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[38].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[39].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[3].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[40].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[41].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[42].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[43].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[44].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[45].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[46].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[47].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[48].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[49].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[4].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[50].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[51].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[52].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[53].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[54].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[55].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[56].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[57].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[58].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[59].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[5].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[60].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[61].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[62].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[63].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[6].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[7].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[8].u_iob_dq_stg2_capture
DDR2_SDRAM/DDR2_SDRAM_mpmc_core_0_gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0_gen_d
q[9].u_iob_dq_stg2_capture

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------


Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Development System Reference Guide "TRACE" chapter.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 14 - Utilization by Hierarchy
-------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----------------------------------+
| Module                                                                                            | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM   | PLL   | Full Hierarchical Name                                                                                                                                          
                                  |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----------------------------------+
| system/                                                                                           |           | 125/3656      | 2/5709        | 189/5662      | 64/296        | 0/23      | 0/3     | 0/6   | 0/8   | 0/0   | 0/0   | 0/1   | system                                                                                                                                                          
                                  |
| +DDR2_SDRAM                                                                                       |           | 0/1630        | 0/3031        | 0/2210        | 0/30          | 0/9       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM                                                                                                                                               
                                  |
| ++DDR2_SDRAM                                                                                      |           | 16/1630       | 12/3031       | 10/2210       | 0/30          | 0/9       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM                                                                                                                                    
                                  |
| +++PLB_0_INST.plbv46_pim_0                                                                        |           | 0/210         | 0/402         | 0/228         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0                                                                                                            
                                  |
| ++++comp_plbv46_pim                                                                               |           | 0/210         | 0/402         | 0/228         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim                                                                                            
                                  |
| +++++GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER                                              |           | 96/119        | 165/193       | 98/121        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER                                            
                                  |
| ++++++CLOCK_TO_N_SAMPLE_CIRCUIT                                                                   |           | 23/23         | 28/28         | 23/23         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT                  
                                  |
| +++++GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE                                                  |           | 58/66         | 125/125       | 64/96         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE                                                
                                  |
| ++++++I_DATA_SUPPORT                                                                              |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/I_DATA_SUPPORT                                 
                                  |
| +++++GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE                                                 |           | 25/25         | 84/84         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE                                               
                                  |
| +++mpmc_core_0                                                                                    |           | 18/1404       | 26/2617       | 20/1972       | 4/30          | 0/9       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0                                                                                                                        
                                  |
| ++++gen_v5_ddr2_phy.mpmc_phy_if_0                                                                 |           | 0/919         | 0/1470        | 0/1533        | 0/15          | 0/0       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0                                                                                          
                                  |
| +++++u_phy_ctl_io                                                                                 |           | 11/11         | 22/22         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io                                                                             
                                  |
| +++++u_phy_init_0                                                                                 |           | 89/89         | 120/120       | 121/121       | 5/5           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0                                                                             
                                  |
| +++++u_phy_io_0                                                                                   |           | 0/729         | 0/1148        | 0/1243        | 0/10          | 0/0       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0                                                                               
                                  |
| ++++++gen_dm_inst.gen_dm[0].u_iob_dm                                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm                                                
                                  |
| ++++++gen_dm_inst.gen_dm[1].u_iob_dm                                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm                                                
                                  |
| ++++++gen_dm_inst.gen_dm[2].u_iob_dm                                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm                                                
                                  |
| ++++++gen_dm_inst.gen_dm[3].u_iob_dm                                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm                                                
                                  |
| ++++++gen_dm_inst.gen_dm[4].u_iob_dm                                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm                                                
                                  |
| ++++++gen_dm_inst.gen_dm[5].u_iob_dm                                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm                                                
                                  |
| ++++++gen_dm_inst.gen_dm[6].u_iob_dm                                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm                                                
                                  |
| ++++++gen_dm_inst.gen_dm[7].u_iob_dm                                                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm                                                
                                  |
| ++++++gen_dq[0].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq                                                            
                                  |
| ++++++gen_dq[10].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[10].u_iob_dq                                                           
                                  |
| ++++++gen_dq[11].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[11].u_iob_dq                                                           
                                  |
| ++++++gen_dq[12].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[12].u_iob_dq                                                           
                                  |
| ++++++gen_dq[13].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[13].u_iob_dq                                                           
                                  |
| ++++++gen_dq[14].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[14].u_iob_dq                                                           
                                  |
| ++++++gen_dq[15].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq                                                           
                                  |
| ++++++gen_dq[16].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq                                                           
                                  |
| ++++++gen_dq[17].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq                                                           
                                  |
| ++++++gen_dq[18].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[18].u_iob_dq                                                           
                                  |
| ++++++gen_dq[19].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq                                                           
                                  |
| ++++++gen_dq[1].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq                                                            
                                  |
| ++++++gen_dq[20].u_iob_dq                                                                         |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq                                                           
                                  |
| ++++++gen_dq[21].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq                                                           
                                  |
| ++++++gen_dq[22].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[22].u_iob_dq                                                           
                                  |
| ++++++gen_dq[23].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq                                                           
                                  |
| ++++++gen_dq[24].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq                                                           
                                  |
| ++++++gen_dq[25].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[25].u_iob_dq                                                           
                                  |
| ++++++gen_dq[26].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq                                                           
                                  |
| ++++++gen_dq[27].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[27].u_iob_dq                                                           
                                  |
| ++++++gen_dq[28].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[28].u_iob_dq                                                           
                                  |
| ++++++gen_dq[29].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[29].u_iob_dq                                                           
                                  |
| ++++++gen_dq[2].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq                                                            
                                  |
| ++++++gen_dq[30].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[30].u_iob_dq                                                           
                                  |
| ++++++gen_dq[31].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq                                                           
                                  |
| ++++++gen_dq[32].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq                                                           
                                  |
| ++++++gen_dq[33].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq                                                           
                                  |
| ++++++gen_dq[34].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq                                                           
                                  |
| ++++++gen_dq[35].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq                                                           
                                  |
| ++++++gen_dq[36].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq                                                           
                                  |
| ++++++gen_dq[37].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq                                                           
                                  |
| ++++++gen_dq[38].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq                                                           
                                  |
| ++++++gen_dq[39].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq                                                           
                                  |
| ++++++gen_dq[3].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[3].u_iob_dq                                                            
                                  |
| ++++++gen_dq[40].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq                                                           
                                  |
| ++++++gen_dq[41].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq                                                           
                                  |
| ++++++gen_dq[42].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[42].u_iob_dq                                                           
                                  |
| ++++++gen_dq[43].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[43].u_iob_dq                                                           
                                  |
| ++++++gen_dq[44].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq                                                           
                                  |
| ++++++gen_dq[45].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq                                                           
                                  |
| ++++++gen_dq[46].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[46].u_iob_dq                                                           
                                  |
| ++++++gen_dq[47].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq                                                           
                                  |
| ++++++gen_dq[48].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq                                                           
                                  |
| ++++++gen_dq[49].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq                                                           
                                  |
| ++++++gen_dq[4].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq                                                            
                                  |
| ++++++gen_dq[50].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[50].u_iob_dq                                                           
                                  |
| ++++++gen_dq[51].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq                                                           
                                  |
| ++++++gen_dq[52].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq                                                           
                                  |
| ++++++gen_dq[53].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq                                                           
                                  |
| ++++++gen_dq[54].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq                                                           
                                  |
| ++++++gen_dq[55].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq                                                           
                                  |
| ++++++gen_dq[56].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq                                                           
                                  |
| ++++++gen_dq[57].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq                                                           
                                  |
| ++++++gen_dq[58].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq                                                           
                                  |
| ++++++gen_dq[59].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq                                                           
                                  |
| ++++++gen_dq[5].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[5].u_iob_dq                                                            
                                  |
| ++++++gen_dq[60].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[60].u_iob_dq                                                           
                                  |
| ++++++gen_dq[61].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq                                                           
                                  |
| ++++++gen_dq[62].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq                                                           
                                  |
| ++++++gen_dq[63].u_iob_dq                                                                         |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq                                                           
                                  |
| ++++++gen_dq[6].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[6].u_iob_dq                                                            
                                  |
| ++++++gen_dq[7].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq                                                            
                                  |
| ++++++gen_dq[8].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq                                                            
                                  |
| ++++++gen_dq[9].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[9].u_iob_dq                                                            
                                  |
| ++++++gen_dqs[0].u_iob_dqs                                                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs                                                          
                                  |
| ++++++gen_dqs[1].u_iob_dqs                                                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs                                                          
                                  |
| ++++++gen_dqs[2].u_iob_dqs                                                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs                                                          
                                  |
| ++++++gen_dqs[3].u_iob_dqs                                                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs                                                          
                                  |
| ++++++gen_dqs[4].u_iob_dqs                                                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs                                                          
                                  |
| ++++++gen_dqs[5].u_iob_dqs                                                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs                                                          
                                  |
| ++++++gen_dqs[6].u_iob_dqs                                                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs                                                          
                                  |
| ++++++gen_dqs[7].u_iob_dqs                                                                        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs                                                          
                                  |
| ++++++u_phy_calib_0                                                                               |           | 458/458       | 748/748       | 1115/1115     | 10/10         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0                                                                 
                                  |
| +++++u_phy_write                                                                                  |           | 90/90         | 180/180       | 149/149       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write                                                                              
                                  |
| ++++gen_v5_ddr2_phy.mpmc_realign_bytes_0                                                          |           | 130/130       | 177/177       | 261/261       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0                                                                                   
                                  |
| ++++mpmc_addr_path_0                                                                              |           | 29/29         | 75/75         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_addr_path_0                                                                                                       
                                  |
| ++++mpmc_ctrl_path_0                                                                              |           | 18/74         | 20/80         | 18/69         | 2/11          | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0                                                                                                       
                                  |
| +++++arbiter_0                                                                                    |           | 0/24          | 0/22          | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0                                                                                             
                                  |
| ++++++arb_acknowledge_0                                                                           |           | 6/6           | 4/4           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0                                                                           
                                  |
| ++++++arb_pattern_start_0                                                                         |           | 5/5           | 5/5           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_start_0                                                                         
                                  |
| ++++++arb_pattern_type_0                                                                          |           | 6/12          | 6/12          | 4/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0                                                                          
                                  |
| +++++++instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_                               |           | 0/6           | 0/6           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_             
                                  |
| ++++++++gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo                                            |           | 6/6           | 6/6           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo |
| ++++++arb_which_port_0                                                                            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/arbiter_0/arb_which_port_0                                                                            
                                  |
| +++++ctrl_path_0                                                                                  |           | 15/26         | 23/32         | 26/31         | 0/5           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0                                                                                           
                                  |
| ++++++instantiate_SRLs[0].mpmc_srl_delay_ctrl_bram_out                                            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[0].mpmc_srl_delay_ctrl_bram_out                                          
                                  |
| ++++++instantiate_SRLs[10].mpmc_srl_delay_ctrl_bram_out                                           |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[10].mpmc_srl_delay_ctrl_bram_out                                         
                                  |
| ++++++instantiate_SRLs[12].mpmc_srl_delay_ctrl_bram_out                                           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[12].mpmc_srl_delay_ctrl_bram_out                                         
                                  |
| ++++++instantiate_SRLs[13].mpmc_srl_delay_ctrl_bram_out                                           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[13].mpmc_srl_delay_ctrl_bram_out                                         
                                  |
| ++++++instantiate_SRLs[14].mpmc_srl_delay_ctrl_bram_out                                           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[14].mpmc_srl_delay_ctrl_bram_out                                         
                                  |
| ++++++instantiate_SRLs[15].mpmc_srl_delay_ctrl_bram_out                                           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[15].mpmc_srl_delay_ctrl_bram_out                                         
                                  |
| ++++++instantiate_SRLs[2].mpmc_srl_delay_ctrl_bram_out                                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[2].mpmc_srl_delay_ctrl_bram_out                                          
                                  |
| ++++++instantiate_SRLs[33].mpmc_srl_delay_ctrl_bram_out                                           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[33].mpmc_srl_delay_ctrl_bram_out                                         
                                  |
| ++++++instantiate_SRLs[3].mpmc_srl_delay_ctrl_bram_out                                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[3].mpmc_srl_delay_ctrl_bram_out                                          
                                  |
| ++++++instantiate_SRLs[4].mpmc_srl_delay_ctrl_bram_out                                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[4].mpmc_srl_delay_ctrl_bram_out                                          
                                  |
| ++++++instantiate_SRLs[8].mpmc_srl_delay_ctrl_bram_out                                            |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[8].mpmc_srl_delay_ctrl_bram_out                                          
                                  |
| +++++instantiate_ctrl_dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort         |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort                  
                                  |
| +++++instantiate_ctrl_dp_rdfifo_whichport_srls[1].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort         |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_rdfifo_whichport_srls[1].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort                  
                                  |
| +++++instantiate_ctrl_dp_rdfifo_whichport_srls[2].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort         |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_rdfifo_whichport_srls[2].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort                  
                                  |
| +++++instantiate_ctrl_dp_wrfifo_whichport_decode[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decod |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode         
                                  |
| +++++mpmc_srl_delay_Ctrl_AP_Col_B32                                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_AP_Col_B32                                                                        
                                  |
| +++++mpmc_srl_delay_Ctrl_AP_Col_B64                                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_AP_Col_B64                                                                        
                                  |
| ++++mpmc_data_path_0                                                                              |           | 75/234        | 288/789       | 3/70          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0                                                                                                       
                                  |
| +++++gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0                                                 |           | 40/91         | 59/258        | 54/54         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0                                                          
                                  |
| ++++++gen_fifos_bram.mpmc_bram_fifo_0                                                             |           | 51/51         | 199/199       | 0/0           | 0/0           | 4/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0                          
                                  |
| +++++gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0                                               |           | 9/68          | 17/243        | 12/13         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0                                                        
                                  |
| ++++++gen_fifo_bram.mpmc_bram_fifo_0                                                              |           | 59/59         | 226/226       | 1/1           | 0/0           | 4/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0                         
                                  |
| +RS232_Uart_1                                                                                     |           | 0/105         | 0/128         | 0/117         | 0/19          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1                                                                                                                                             
                                  |
| ++RS232_Uart_1                                                                                    |           | 0/105         | 0/128         | 0/117         | 0/19          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1                                                                                                                                
                                  |
| +++PLBV46_I                                                                                       |           | 0/47          | 0/77          | 0/37          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I                                                                                                                       
                                  |
| ++++I_SLAVE_ATTACHMENT                                                                            |           | 28/47         | 56/77         | 14/37         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                                    
                                  |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                        |           | 4/4           | 9/9           | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                              
                                  |
| +++++I_DECODER                                                                                    |           | 7/15          | 12/12         | 2/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                          
                                  |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                               |           | 4/4           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                            
                                  |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                            
                                  |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                            
                                  |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                            
                                  |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                            
                                  |
| +++UARTLITE_CORE_I                                                                                |           | 9/58          | 6/51          | 12/80         | 0/19          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I                                                                                                                
                                  |
| ++++BAUD_RATE_I                                                                                   |           | 6/6           | 11/11         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I                                                                                                    
                                  |
| ++++UARTLITE_RX_I                                                                                 |           | 19/22         | 14/20         | 20/26         | 10/10         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I                                                                                                  
                                  |
| +++++SRL_FIFO_I                                                                                   |           | 0/3           | 0/6           | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I                                                                                       
                                  |
| ++++++I_SRL_FIFO_RBU_F                                                                            |           | 1/3           | 1/6           | 1/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F                                                                      
                                  |
| +++++++CNTR_INCR_DECR_ADDN_F_I                                                                    |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I                                              
                                  |
| ++++UARTLITE_TX_I                                                                                 |           | 18/21         | 8/14          | 21/27         | 9/9           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I                                                                                                  
                                  |
| +++++SRL_FIFO_I                                                                                   |           | 0/3           | 0/6           | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I                                                                                       
                                  |
| ++++++I_SRL_FIFO_RBU_F                                                                            |           | 1/3           | 1/6           | 1/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F                                                                      
                                  |
| +++++++CNTR_INCR_DECR_ADDN_F_I                                                                    |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I                                              
                                  |
| +aes_accel_0                                                                                      |           | 0/545         | 0/1011        | 0/1555        | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0                                                                                                                                              
                                  |
| ++aes_accel_0                                                                                     |           | 67/545        | 259/1011      | 260/1555      | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0                                                                                                                                  
                                  |
| +++cipher_i                                                                                       |           | 161/358       | 262/455       | 427/925       | 0/0           | 0/6       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0/cipher_i                                                                                                                         
                                  |
| ++++u0                                                                                            |           | 86/197        | 181/193       | 128/498       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0/cipher_i/u0                                                                                                                      
                                  |
| +++++r0                                                                                           |           | 7/7           | 12/12         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0/cipher_i/u0/r0                                                                                                                   
                                  |
| +++++u0                                                                                           |           | 20/20         | 0/0           | 68/68         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0/cipher_i/u0/u0                                                                                                                   
                                  |
| +++++u1                                                                                           |           | 29/29         | 0/0           | 98/98         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0/cipher_i/u0/u1                                                                                                                   
                                  |
| +++++u2                                                                                           |           | 20/20         | 0/0           | 68/68         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0/cipher_i/u0/u2                                                                                                                   
                                  |
| +++++u3                                                                                           |           | 35/35         | 0/0           | 121/121       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0/cipher_i/u0/u3                                                                                                                   
                                  |
| ++++us01                                                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0/cipher_i/us01                                                                                                                    
                                  |
| ++++us03                                                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0/cipher_i/us03                                                                                                                    
                                  |
| ++++us11                                                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0/cipher_i/us11                                                                                                                    
                                  |
| ++++us20                                                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0/cipher_i/us20                                                                                                                    
                                  |
| ++++us23                                                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0/cipher_i/us23                                                                                                                    
                                  |
| ++++us33                                                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0/cipher_i/us33                                                                                                                    
                                  |
| +++fifo_rd                                                                                        |           | 36/36         | 132/132       | 137/137       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0/fifo_rd                                                                                                                          
                                  |
| +++fifo_wr                                                                                        |           | 84/84         | 165/165       | 233/233       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0/aes_accel_0/fifo_wr                                                                                                                          
                                  |
| +aes_accel_0_to_microblaze_0                                                                      |           | 0/29          | 0/7           | 0/43          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0_to_microblaze_0                                                                                                                              
                                  |
| ++aes_accel_0_to_microblaze_0                                                                     |           | 2/29          | 1/7           | 2/43          | 1/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0                                                                                                  
                                  |
| +++Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1                                              |           | 0/27          | 0/6           | 0/41          | 0/33          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1                                                
                                  |
| ++++Sync_FIFO_I.srl_fifo_i.FSL_FIFO                                                               |           | 27/27         | 6/6           | 41/41         | 33/33         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO                
                                  |
| +clock_generator_0                                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/4   | 0/0   | 0/0   | 0/0   | 0/1   | system/clock_generator_0                                                                                                                                        
                                  |
| ++clock_generator_0                                                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/4   | 0/0   | 0/0   | 0/0   | 0/1   | system/clock_generator_0/clock_generator_0                                                                                                                      
                                  |
| +++Using_PLL0.PLL0_INST                                                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 3/4   | 0/0   | 0/0   | 0/0   | 0/1   | system/clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST                                                                                                 
                                  |
| ++++PLL_INST                                                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 1/1   | system/clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST                                                                                        
                                  |
| +debug_module                                                                                     |           | 0/92          | 0/118         | 0/108         | 0/23          | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0   | system/debug_module                                                                                                                                             
                                  |
| ++debug_module                                                                                    |           | 0/92          | 0/118         | 0/108         | 0/23          | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0   | system/debug_module/debug_module                                                                                                                                
                                  |
| +++MDM_Core_I1                                                                                    |           | 36/92         | 57/118        | 35/108        | 3/23          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/debug_module/debug_module/MDM_Core_I1                                                                                                                    
                                  |
| ++++PLB_Interconnect.JTAG_CONTROL_I                                                               |           | 39/55         | 51/61         | 37/69         | 4/20          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I                                                                                    
                                  |
| +++++Have_UARTs.RX_FIFO_I                                                                         |           | 9/9           | 5/5           | 16/16         | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I                                                               
                                  |
| +++++Have_UARTs.TX_FIFO_I                                                                         |           | 7/7           | 5/5           | 16/16         | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I                                                               
                                  |
| ++++PLB_Interconnect.pselect_I                                                                    |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.pselect_I                                                                                         
                                  |
| +dlmb                                                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/dlmb                                                                                                                                                     
                                  |
| ++dlmb                                                                                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/dlmb/dlmb                                                                                                                                                
                                  |
| +dlmb_cntlr                                                                                       |           | 0/7           | 0/2           | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/dlmb_cntlr                                                                                                                                               
                                  |
| ++dlmb_cntlr                                                                                      |           | 6/7           | 2/2           | 5/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/dlmb_cntlr/dlmb_cntlr                                                                                                                                    
                                  |
| +++pselect_mask_lmb                                                                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/dlmb_cntlr/dlmb_cntlr/pselect_mask_lmb                                                                                                                   
                                  |
| +ilmb                                                                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/ilmb                                                                                                                                                     
                                  |
| ++ilmb                                                                                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/ilmb/ilmb                                                                                                                                                
                                  |
| +ilmb_cntlr                                                                                       |           | 0/4           | 0/2           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/ilmb_cntlr                                                                                                                                               
                                  |
| ++ilmb_cntlr                                                                                      |           | 3/4           | 2/2           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/ilmb_cntlr/ilmb_cntlr                                                                                                                                    
                                  |
| +++pselect_mask_lmb                                                                               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/ilmb_cntlr/ilmb_cntlr/pselect_mask_lmb                                                                                                                   
                                  |
| +lmb_bram                                                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/lmb_bram                                                                                                                                                 
                                  |
| ++lmb_bram                                                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/lmb_bram/lmb_bram                                                                                                                                        
                                  |
| +mb_plb                                                                                           |           | 0/99          | 0/80          | 0/182         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb                                                                                                                                                   
                                  |
| ++mb_plb                                                                                          |           | 2/99          | 4/80          | 0/182         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb                                                                                                                                            
                                  |
| +++GEN_SHARED.I_PLB_ADDRPATH                                                                      |           | 9/18          | 36/36         | 0/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH                                                                                                                  
                                  |
| ++++I_PLBADDR_MUX                                                                                 |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBADDR_MUX                                                                                                    
                                  |
| ++++I_PLBBE_MUX                                                                                   |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBBE_MUX                                                                                                      
                                  |
| +++GEN_SHARED.I_PLB_ARBITER_LOGIC                                                                 |           | 2/45          | 2/40          | 0/67          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC                                                                                                             
                                  |
| ++++I_ARBCONTROL_SM                                                                               |           | 29/29         | 29/29         | 52/52         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM                                                                                             
                                  |
| ++++I_ARB_ENCODER                                                                                 |           | 3/6           | 4/4           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER                                                                                               
                                  |
| +++++GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC                                                     |           | 2/3           | 0/0           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC                                                      
                                  |
| ++++++MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST                
                                  |
| ++++I_GENQUALREQ                                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_GENQUALREQ                                                                                                
                                  |
| ++++I_MUXEDSIGNALS                                                                                |           | 2/3           | 0/0           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS                                                                                              
                                  |
| +++++RNW_MUX                                                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/RNW_MUX                                                                                      
                                  |
| ++++I_WDT                                                                                         |           | 3/4           | 1/5           | 4/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT                                                                                                       
                                  |
| +++++WDT_TIMEOUT_CNTR_I                                                                           |           | 1/1           | 4/4           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I                                                                                    
                                  |
| +++GEN_SHARED.I_PLB_RD_DATAPATH                                                                   |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH                                                                                                               
                                  |
| +++GEN_SHARED.I_PLB_SLAVE_ORS                                                                     |           | 0/10          | 0/0           | 0/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS                                                                                                                 
                                  |
| ++++ADDRACK_OR                                                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR                                                                                                      
                                  |
| ++++RDBUS_OR                                                                                      |           | 6/6           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR                                                                                                        
                                  |
| ++++RDCOMP_OR                                                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDCOMP_OR                                                                                                       
                                  |
| ++++REARB_OR                                                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/REARB_OR                                                                                                        
                                  |
| ++++WRCOMP_OR                                                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRCOMP_OR                                                                                                       
                                  |
| +++GEN_SHARED.I_PLB_WR_DATAPATH                                                                   |           | 1/22          | 0/0           | 1/65          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_WR_DATAPATH                                                                                                               
                                  |
| ++++I_WRDBUS_MUX                                                                                  |           | 21/21         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX                                                                                                  
                                  |
| +microblaze_0                                                                                     |           | 0/854         | 0/1219        | 0/1004        | 0/20          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0                                                                                                                                             
                                  |
| ++microblaze_0                                                                                    |           | 12/854        | 34/1219       | 3/1004        | 0/20          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0                                                                                                                                
                                  |
| +++Performance.Data_Flow_I                                                                        |           | 48/300        | 0/279         | 69/482        | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I                                                                                                        
                                  |
| ++++ALU_I                                                                                         |           | 1/34          | 0/0           | 1/35          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I                                                                                                  
                                  |
| +++++FPGA_Target.ALL_Bits[0].ALU_Bit_I1                                                           |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1                                                               
                                  |
| +++++FPGA_Target.ALL_Bits[10].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[11].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[12].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[13].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[14].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[15].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[16].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[17].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[18].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[19].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[1].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1                                                               
                                  |
| +++++FPGA_Target.ALL_Bits[20].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[21].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[22].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[23].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[24].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[25].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[26].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[27].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[28].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[29].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[2].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1                                                               
                                  |
| +++++FPGA_Target.ALL_Bits[30].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[31].ALU_Bit_I1                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1                                                              
                                  |
| +++++FPGA_Target.ALL_Bits[3].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1                                                               
                                  |
| +++++FPGA_Target.ALL_Bits[4].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1                                                               
                                  |
| +++++FPGA_Target.ALL_Bits[5].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1                                                               
                                  |
| +++++FPGA_Target.ALL_Bits[6].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1                                                               
                                  |
| +++++FPGA_Target.ALL_Bits[7].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1                                                               
                                  |
| +++++FPGA_Target.ALL_Bits[8].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1                                                               
                                  |
| +++++FPGA_Target.ALL_Bits[9].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1                                                               
                                  |
| ++++Byte_Doublet_Handle_I                                                                         |           | 11/11         | 36/36         | 31/31         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I                                                                                  
                                  |
| ++++Data_Flow_Logic_I                                                                             |           | 29/29         | 69/69         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I                                                                                      
                                  |
| ++++MUL_Unit_I                                                                                    |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I                                                                                             
                                  |
| +++++Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                 
                                  |
| +++++Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                 
                                  |
| +++++Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                          
                                  |
| ++++Operand_Select_I                                                                              |           | 66/66         | 144/144       | 160/160       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I                                                                                       
                                  |
| ++++Shift_Logic_Module_I                                                                          |           | 27/31         | 0/0           | 45/57         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I                                                                                   
                                  |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1                                             |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1                                  
                                  |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2                                             |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2                                  
                                  |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3                                             |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3                                  
                                  |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4                                             |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4                                  
                                  |
| ++++WB_Mux_I                                                                                      |           | 0/53          | 0/0           | 0/69          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I                                                                                               
                                  |
| +++++FPGA_Target.ALL_Bits[0].Wb_Mux_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[0].Wb_Mux_I1                                                             
                                  |
| +++++FPGA_Target.ALL_Bits[10].Wb_Mux_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[10].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[11].Wb_Mux_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[11].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[12].Wb_Mux_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[12].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[13].Wb_Mux_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[13].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[14].Wb_Mux_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[14].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[15].Wb_Mux_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[15].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[16].Wb_Mux_I1                                                           |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[16].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[17].Wb_Mux_I1                                                           |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[17].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[18].Wb_Mux_I1                                                           |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[18].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[19].Wb_Mux_I1                                                           |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[19].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[1].Wb_Mux_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[1].Wb_Mux_I1                                                             
                                  |
| +++++FPGA_Target.ALL_Bits[20].Wb_Mux_I1                                                           |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[20].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[21].Wb_Mux_I1                                                           |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[21].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[22].Wb_Mux_I1                                                           |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[22].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[23].Wb_Mux_I1                                                           |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[23].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[24].Wb_Mux_I1                                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[24].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[25].Wb_Mux_I1                                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[25].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[26].Wb_Mux_I1                                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[26].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[27].Wb_Mux_I1                                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[27].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[28].Wb_Mux_I1                                                           |           | 4/4           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[28].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[29].Wb_Mux_I1                                                           |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[29].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[2].Wb_Mux_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[2].Wb_Mux_I1                                                             
                                  |
| +++++FPGA_Target.ALL_Bits[30].Wb_Mux_I1                                                           |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[30].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[31].Wb_Mux_I1                                                           |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[31].Wb_Mux_I1                                                            
                                  |
| +++++FPGA_Target.ALL_Bits[3].Wb_Mux_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[3].Wb_Mux_I1                                                             
                                  |
| +++++FPGA_Target.ALL_Bits[4].Wb_Mux_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[4].Wb_Mux_I1                                                             
                                  |
| +++++FPGA_Target.ALL_Bits[5].Wb_Mux_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[5].Wb_Mux_I1                                                             
                                  |
| +++++FPGA_Target.ALL_Bits[6].Wb_Mux_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[6].Wb_Mux_I1                                                             
                                  |
| +++++FPGA_Target.ALL_Bits[7].Wb_Mux_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[7].Wb_Mux_I1                                                             
                                  |
| +++++FPGA_Target.ALL_Bits[8].Wb_Mux_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[8].Wb_Mux_I1                                                             
                                  |
| +++++FPGA_Target.ALL_Bits[9].Wb_Mux_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[9].Wb_Mux_I1                                                             
                                  |
| ++++Zero_Detect_I                                                                                 |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I                                                                                          
                                  |
| ++++exception_registers_I1                                                                        |           | 9/9           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1                                                                                 
                                  |
| ++++msr_reg_i                                                                                     |           | 12/12         | 13/13         | 21/21         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i                                                                                              
                                  |
| +++Performance.Decode_I                                                                           |           | 140/333       | 147/607       | 167/324       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Decode_I                                                                                                           
                                  |
| ++++PC_Module_I                                                                                   |           | 87/95         | 256/256       | 32/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I                                                                                               
                                  |
| +++++pc_mux4_I1                                                                                   |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/pc_mux4_I1                                                                                    
                                  |
| ++++PreFetch_Buffer_I1                                                                            |           | 62/88         | 194/194       | 36/79         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1                                                                                        
                                  |
| +++++mux4_I1                                                                                      |           | 26/26         | 0/0           | 43/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/mux4_I1                                                                                
                                  |
| ++++jump_logic_I1                                                                                 |           | 9/9           | 10/10         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1                                                                                             
                                  |
| ++++mem_wait_on_ready_N_carry_or                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Decode_I/mem_wait_on_ready_N_carry_or                                                                              
                                  |
| +++Performance.Use_DOPB_or_PLB.Using_D_PLB.DPLB_Interface_I2                                      |           | 14/14         | 37/37         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Use_DOPB_or_PLB.Using_D_PLB.DPLB_Interface_I2                                                                      
                                  |
| +++Performance.Use_Debug_Logic.Debug_I1                                                           |           | 107/114       | 191/191       | 97/105        | 12/20         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1                                                                                           
                                  |
| ++++Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                                             |           | 7/7           | 0/0           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                                         
                                  |
| +++Performance.Use_IOPB_or_IPLB.Using_IPLB.Iplb_Interface_I2                                      |           | 21/21         | 67/67         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Use_IOPB_or_IPLB.Using_IPLB.Iplb_Interface_I2                                                                      
                                  |
| +++Performance.Using_Debug.combined_carry_or_I                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Using_Debug.combined_carry_or_I                                                                                    
                                  |
| +++Performance.Using_Debug.debug_combinded_carry_or_I                                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.Using_Debug.debug_combinded_carry_or_I                                                                             
                                  |
| +++Performance.instr_mux_I                                                                        |           | 22/22         | 0/0           | 33/33         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.instr_mux_I                                                                                                        
                                  |
| +++Performance.mem_databus_ready_sel_carry_or                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.mem_databus_ready_sel_carry_or                                                                                     
                                  |
| +++Performance.read_data_mux_I                                                                    |           | 22/22         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Performance.read_data_mux_I                                                                                                    
                                  |
| +++Using_FSL.FSL_Module_I                                                                         |           | 13/13         | 4/4           | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0/microblaze_0/Using_FSL.FSL_Module_I                                                                                                         
                                  |
| +microblaze_0_to_aes_accel_0                                                                      |           | 0/24          | 0/7           | 0/43          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0_to_aes_accel_0                                                                                                                              
                                  |
| ++microblaze_0_to_aes_accel_0                                                                     |           | 2/24          | 1/7           | 2/43          | 1/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0                                                                                                  
                                  |
| +++Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1                                              |           | 0/22          | 0/6           | 0/41          | 0/33          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1                                                
                                  |
| ++++Sync_FIFO_I.srl_fifo_i.FSL_FIFO                                                               |           | 22/22         | 6/6           | 41/41         | 33/33         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO                
                                  |
| +microblaze_0_to_tlb_bram_0                                                                       |           | 0/31          | 0/7           | 0/43          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0_to_tlb_bram_0                                                                                                                               
                                  |
| ++microblaze_0_to_tlb_bram_0                                                                      |           | 2/31          | 1/7           | 2/43          | 1/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0                                                                                                    
                                  |
| +++Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1                                              |           | 0/29          | 0/6           | 0/41          | 0/33          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1                                                  
                                  |
| ++++Sync_FIFO_I.srl_fifo_i.FSL_FIFO                                                               |           | 29/29         | 6/6           | 41/41         | 33/33         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO                  
                                  |
| +proc_sys_reset_0                                                                                 |           | 0/29          | 0/33          | 0/23          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/proc_sys_reset_0                                                                                                                                         
                                  |
| ++proc_sys_reset_0                                                                                |           | 3/29          | 3/33          | 0/23          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/proc_sys_reset_0/proc_sys_reset_0                                                                                                                        
                                  |
| +++EXT_LPF                                                                                        |           | 9/9           | 11/11         | 7/7           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF                                                                                                                
                                  |
| +++SEQ                                                                                            |           | 15/17         | 13/19         | 10/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/proc_sys_reset_0/proc_sys_reset_0/SEQ                                                                                                                    
                                  |
| ++++SEQ_COUNTER                                                                                   |           | 2/2           | 6/6           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER                                                                                                        
                                  |
| +tlb_bram_0                                                                                       |           | 0/54          | 0/53          | 0/92          | 0/0           | 0/6       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0   | system/tlb_bram_0                                                                                                                                               
                                  |
| ++tlb_bram_0                                                                                      |           | 54/54         | 53/53         | 92/92         | 0/0           | 6/6       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0   | system/tlb_bram_0/tlb_bram_0                                                                                                                                    
                                  |
| +tlb_bram_0_to_microblaze_0                                                                       |           | 0/26          | 0/7           | 0/43          | 0/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/tlb_bram_0_to_microblaze_0                                                                                                                               
                                  |
| ++tlb_bram_0_to_microblaze_0                                                                      |           | 2/26          | 1/7           | 2/43          | 1/34          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0                                                                                                    
                                  |
| +++Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1                                              |           | 0/24          | 0/6           | 0/41          | 0/33          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1                                                  
                                  |
| ++++Sync_FIFO_I.srl_fifo_i.FSL_FIFO                                                               |           | 24/24         | 6/6           | 41/41         | 33/33         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO                  
                                  |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
