// Seed: 2650072202
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output wand id_6
);
  wand id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  assign module_1.id_2 = 0;
  generate
    wire id_20;
  endgenerate
  assign id_6 = id_4;
  wire id_21;
  assign id_17 = id_11;
  assign id_11 = 1;
  wire id_22;
  tri0 id_23;
  assign id_10 = id_14;
  wire id_24;
  wire id_25;
  assign id_23 = 1;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input tri id_2,
    input supply1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_0
  );
endmodule
