;redcode
;assert 1
	SPL 0, #-52
	MOV -811, <-25
	CMP 16, @0
	CMP 16, @0
	ADD @130, 9
	SPL <0, #702
	MOV -11, <-25
	SPL 0, <-22
	SPL 0, <742
	MOV -9, <-20
	DJN -1, @-20
	MOV -9, <-20
	MOV -9, <-20
	JMZ -9, @-18
	JMZ 900, #764
	SPL 0, <-22
	SUB -124, 0
	SLT @0, 2
	SUB #0, 20
	SUB @0, 32
	SUB @0, 32
	DAT #16, <0
	SLT 204, 22
	SUB -7, <-107
	SUB <0, @2
	ADD #110, 9
	DAT #-127, #100
	MOV -127, 100
	CMP 0, 220
	SUB -7, <-107
	SLT <0, 20
	SUB @0, 10
	JMZ -9, @-18
	ADD @4, 2
	ADD #110, 9
	ADD @0, 2
	ADD @0, 2
	CMP -7, <-107
	CMP 16, @0
	MOV #-811, <-25
	ADD <100, 95
	ADD <100, 95
	MOV #-811, <-25
	SUB @0, 10
	SPL 0, #-52
	SUB @0, 10
	CMP 16, @0
	CMP 16, @0
	JMN 211, 560
	SPL 0, #-52
