verilog work  "D:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/bin2seg.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_reg_map.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_regc.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocmc.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_gen_reset.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_gen_clock.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ddrc.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_master.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v"
verilog work  "d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v"
verilog work  "D:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/hdl/system.v"
verilog work  "D:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/seven_seg.v"
verilog work  "D:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/clock.v"
verilog work  "D:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/imports/hdl/system_wrapper.v"
verilog work  "D:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/top.v"
verilog work "C:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v"
