/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 304 160)
	(text "UART_damp_data" (rect 5 0 85 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "rdout_fifo[9..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "rdout_fifo[9..0]" (rect 21 27 80 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "data_fifo_stm[23..0]" (rect 0 0 81 12)(font "Arial" ))
		(text "data_fifo_stm[23..0]" (rect 21 43 102 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "reset" (rect 0 0 20 12)(font "Arial" ))
		(text "reset" (rect 21 59 41 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "CLK" (rect 0 0 20 12)(font "Arial" ))
		(text "CLK" (rect 21 75 41 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "ready" (rect 0 0 23 12)(font "Arial" ))
		(text "ready" (rect 21 91 44 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 288 32)
		(output)
		(text "rdreq_fifo_stm" (rect 0 0 61 12)(font "Arial" ))
		(text "rdreq_fifo_stm" (rect 206 27 267 39)(font "Arial" ))
		(line (pt 288 32)(pt 272 32)(line_width 1))
	)
	(port
		(pt 288 48)
		(output)
		(text "rdy" (rect 0 0 14 12)(font "Arial" ))
		(text "rdy" (rect 253 43 267 55)(font "Arial" ))
		(line (pt 288 48)(pt 272 48)(line_width 1))
	)
	(port
		(pt 288 64)
		(output)
		(text "UART_data[7..0]" (rect 0 0 71 12)(font "Arial" ))
		(text "UART_data[7..0]" (rect 196 59 267 71)(font "Arial" ))
		(line (pt 288 64)(pt 272 64)(line_width 3))
	)
	(port
		(pt 288 80)
		(output)
		(text "signal_to_diods_fifio_delay" (rect 0 0 107 12)(font "Arial" ))
		(text "signal_to_diods_fifio_delay" (rect 160 75 267 87)(font "Arial" ))
		(line (pt 288 80)(pt 272 80)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 272 128)(line_width 1))
	)
)
