


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; Interrupt control
                                                             state register.
    3 00000000 E000ED22 
                       NVIC_SYSPRI14
                               EQU              0xE000ED22  ; System priority r
                                                            egister (priority 1
                                                            4).
    4 00000000 000000FF 
                       NVIC_PENDSV_PRI
                               EQU              0xFF        ; PendSV priority v
                                                            alue (lowest).
    5 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; Value to trigger 
                                                            PendSV exception.
    6 00000000         
    7 00000000         ;*******************************************************
                       *************************************************
    8 00000000         ;                                     CODE GENERATION DI
                       RECTIVES
    9 00000000         ;*******************************************************
                       *************************************************
   10 00000000         
   11 00000000                 PRESERVE8
   12 00000000                 THUMB
   13 00000000         
   14 00000000                 AREA             CODE, CODE, READONLY
   15 00000000         
   16 00000000         
   17 00000000                 IMPORT           OS_CPU_ExceptStkBase
   18 00000000         
   19 00000000                 IMPORT           OS_Tcb_CurP
   20 00000000                 IMPORT           OS_Tcb_HighRdyP
   21 00000000                 IMPORT           Prio_Cur
   22 00000000                 IMPORT           Prio_HighRdy
   23 00000000         
   24 00000000                 EXPORT           OSStart_Asm
   25 00000000                 EXPORT           PendSV_Handler
   26 00000000                 EXPORT           OSCtxSw
   27 00000000                 EXPORT           OS_CPU_SR_Save
   28 00000000                 EXPORT           OS_CPU_SR_Restore
   29 00000000         
   30 00000000         OS_CPU_SR_Save
   31 00000000 F3EF 8010       MRS              R0, PRIMASK ; Set prio int mask
                                                             to mask all (excep
                                                            t faults)
   32 00000004 B672            CPSID            I
   33 00000006 4770            BX               LR
   34 00000008         
   35 00000008         OS_CPU_SR_Restore
   36 00000008 F380 8810       MSR              PRIMASK, R0
   37 0000000C 4770            BX               LR
   38 0000000E         
   39 0000000E         OSCtxSw
   40 0000000E 4819            LDR              R0, =NVIC_INT_CTRL
   41 00000010 F04F 5180       LDR              R1, =NVIC_PENDSVSET



ARM Macro Assembler    Page 2 


   42 00000014 6001            STR              R1, [R0]
   43 00000016 4770            BX               LR          ; Enable interrupts
                                                             at processor level
                                                            
   44 00000018         
   45 00000018         OSStart_Asm
   46 00000018 4817            LDR              R0, =NVIC_SYSPRI14 ; Set the Pe
                                                            ndSV exception prio
                                                            rity
   47 0000001A F04F 01FF       LDR              R1, =NVIC_PENDSV_PRI
   48 0000001E 7001            STRB             R1, [R0]
   49 00000020         
   50 00000020 2000            MOVS             R0, #0      ; Set the PSP to 0 
                                                            for initial context
                                                             switch call
   51 00000022 F380 8809       MSR              PSP, R0
   52 00000026         
   53 00000026 4815            LDR              R0, =OS_CPU_ExceptStkBase ; Ini
                                                            tialize the MSP to 
                                                            the OS_CPU_ExceptSt
                                                            kBase
   54 00000028 6801            LDR              R1, [R0]
   55 0000002A F381 8808       MSR              MSP, R1
   56 0000002E         
   57 0000002E 4811            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
   58 00000030 F04F 5180       LDR              R1, =NVIC_PENDSVSET
   59 00000034 6001            STR              R1, [R0]
   60 00000036         
   61 00000036 B662            CPSIE            I           ; Enable interrupts
                                                             at processor level
                                                            
   62 00000038         
   63 00000038         OSStartHang
   64 00000038 E7FE            B                OSStartHang ; Should never get 
                                                            here
   65 0000003A         
   66 0000003A         
   67 0000003A         
   68 0000003A         PendSV_Handler
   69 0000003A B672            CPSID            I           ; Prevent interrupt
                                                            ion during context 
                                                            switch
   70 0000003C F3EF 8009       MRS              R0, PSP     ; PSP is process st
                                                            ack pointer
   71 00000040 B128            CBZ              R0, OS_CPU_PendSVHandler_nosave
 
                                                            ; Skip register sav
                                                            e the first time
   72 00000042         
   73 00000042 3820            SUBS             R0, R0, #0x20 ; Save remaining 
                                                            regs r4-11 on proce
                                                            ss stack
   74 00000044 E880 0FF0       STM              R0, {R4-R11}
   75 00000048         
   76 00000048 490D            LDR              R1, =OS_Tcb_CurP ; OSTCBCur->OS
                                                            TCBStkPtr = SP;



ARM Macro Assembler    Page 3 


   77 0000004A 6809            LDR              R1, [R1]
   78 0000004C 6008            STR              R0, [R1]    ; R0 is SP of proce
                                                            ss being switched o
                                                            ut
   79 0000004E         
   80 0000004E         ; At this point, entire context of process has been save
                       d
   81 0000004E         OS_CPU_PendSVHandler_nosave
   82 0000004E         
   83 0000004E 480D            LDR              R0, =Prio_Cur ; OSPrioCur = OSP
                                                            rioHighRdy;
   84 00000050 490D            LDR              R1, =Prio_HighRdy
   85 00000052 780A            LDRB             R2, [R1]
   86 00000054 7002            STRB             R2, [R0]
   87 00000056         
   88 00000056 480A            LDR              R0, =OS_Tcb_CurP ; OSTCBCur  = 
                                                            OSTCBHighRdy;
   89 00000058 490C            LDR              R1, =OS_Tcb_HighRdyP
   90 0000005A 680A            LDR              R2, [R1]
   91 0000005C 6002            STR              R2, [R0]
   92 0000005E         
   93 0000005E 6810            LDR              R0, [R2]    ; R0 is new process
                                                             SP; SP = OSTCBHigh
                                                            Rdy->OSTCBStkPtr;
   94 00000060         
   95 00000060 E890 0FF0       LDM              R0, {R4-R11} ; Restore r4-11 fr
                                                            om new process stac
                                                            k
   96 00000064 3020            ADDS             R0, R0, #0x20
   97 00000066         
   98 00000066 F380 8809       MSR              PSP, R0     ; Load PSP with new
                                                             process SP
   99 0000006A F04E 0E04       ORR              LR, LR, #0x04 ; Ensure exceptio
                                                            n return uses proce
                                                            ss stack
  100 0000006E         
  101 0000006E B662            CPSIE            I
  102 00000070 4770            BX               LR          ; Exception return 
                                                            will restore remain
                                                            ing context
  103 00000072         
  104 00000072                 END
              00 00 E000ED04 
              E000ED22 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=..\obj\os_cpu_a.d -o..\obj\os_cpu_a.o -IC:\Users\heyuan\Desktop\ba
se\USER\RTE -ID:\Keil_v5\ARM\PACK\Keil\STM32F1xx_DFP\2.2.0\Device\Include -ID:\
Keil_v5\ARM\CMSIS\Include --predefine="__UVISION_VERSION SETA 521" --predefine=
"STM32F10X_HD SETA 1" --list=.\os_cpu_a.lst ..\OS\os_cpu_a.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

CODE 00000000

Symbol: CODE
   Definitions
      At line 14 in file ..\OS\os_cpu_a.s
   Uses
      None
Comment: CODE unused
OSCtxSw 0000000E

Symbol: OSCtxSw
   Definitions
      At line 39 in file ..\OS\os_cpu_a.s
   Uses
      At line 26 in file ..\OS\os_cpu_a.s
Comment: OSCtxSw used once
OSStartHang 00000038

Symbol: OSStartHang
   Definitions
      At line 63 in file ..\OS\os_cpu_a.s
   Uses
      At line 64 in file ..\OS\os_cpu_a.s
Comment: OSStartHang used once
OSStart_Asm 00000018

Symbol: OSStart_Asm
   Definitions
      At line 45 in file ..\OS\os_cpu_a.s
   Uses
      At line 24 in file ..\OS\os_cpu_a.s
Comment: OSStart_Asm used once
OS_CPU_PendSVHandler_nosave 0000004E

Symbol: OS_CPU_PendSVHandler_nosave
   Definitions
      At line 81 in file ..\OS\os_cpu_a.s
   Uses
      At line 71 in file ..\OS\os_cpu_a.s
Comment: OS_CPU_PendSVHandler_nosave used once
OS_CPU_SR_Restore 00000008

Symbol: OS_CPU_SR_Restore
   Definitions
      At line 35 in file ..\OS\os_cpu_a.s
   Uses
      At line 28 in file ..\OS\os_cpu_a.s
Comment: OS_CPU_SR_Restore used once
OS_CPU_SR_Save 00000000

Symbol: OS_CPU_SR_Save
   Definitions
      At line 30 in file ..\OS\os_cpu_a.s
   Uses
      At line 27 in file ..\OS\os_cpu_a.s
Comment: OS_CPU_SR_Save used once
PendSV_Handler 0000003A

Symbol: PendSV_Handler



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 68 in file ..\OS\os_cpu_a.s
   Uses
      At line 25 in file ..\OS\os_cpu_a.s
Comment: PendSV_Handler used once
8 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 2 in file ..\OS\os_cpu_a.s
   Uses
      At line 40 in file ..\OS\os_cpu_a.s
      At line 57 in file ..\OS\os_cpu_a.s

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 5 in file ..\OS\os_cpu_a.s
   Uses
      At line 41 in file ..\OS\os_cpu_a.s
      At line 58 in file ..\OS\os_cpu_a.s

NVIC_PENDSV_PRI 000000FF

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 4 in file ..\OS\os_cpu_a.s
   Uses
      At line 47 in file ..\OS\os_cpu_a.s
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI14 E000ED22

Symbol: NVIC_SYSPRI14
   Definitions
      At line 3 in file ..\OS\os_cpu_a.s
   Uses
      At line 46 in file ..\OS\os_cpu_a.s
Comment: NVIC_SYSPRI14 used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

OS_CPU_ExceptStkBase 00000000

Symbol: OS_CPU_ExceptStkBase
   Definitions
      At line 17 in file ..\OS\os_cpu_a.s
   Uses
      At line 53 in file ..\OS\os_cpu_a.s
Comment: OS_CPU_ExceptStkBase used once
OS_Tcb_CurP 00000000

Symbol: OS_Tcb_CurP
   Definitions
      At line 19 in file ..\OS\os_cpu_a.s
   Uses
      At line 76 in file ..\OS\os_cpu_a.s
      At line 88 in file ..\OS\os_cpu_a.s

OS_Tcb_HighRdyP 00000000

Symbol: OS_Tcb_HighRdyP
   Definitions
      At line 20 in file ..\OS\os_cpu_a.s
   Uses
      At line 89 in file ..\OS\os_cpu_a.s
Comment: OS_Tcb_HighRdyP used once
Prio_Cur 00000000

Symbol: Prio_Cur
   Definitions
      At line 21 in file ..\OS\os_cpu_a.s
   Uses
      At line 83 in file ..\OS\os_cpu_a.s
Comment: Prio_Cur used once
Prio_HighRdy 00000000

Symbol: Prio_HighRdy
   Definitions
      At line 22 in file ..\OS\os_cpu_a.s
   Uses
      At line 84 in file ..\OS\os_cpu_a.s
Comment: Prio_HighRdy used once
5 symbols
351 symbols in table
