/* -*- Mode: c -*- */
####################################################################################################
Core 0
####################################################################################################
Cumulative:        Cycles: 3629867               Instructions: 10000002              IPC: 2.75492

Periodic:          Cycles: 3629867               Instructions: 10000002              IPC: 2.75492

ICACHE_MISS                                        301        0.043%              301        0.043%
ICACHE_HIT                                      700601       99.957%           700601       99.957%
                                                700902      100.000%           700902      100.000%
                                                  1.00         1.00              1.00         1.00

ICACHE_MISS_ONPATH                                 104       34.551%              104       34.551%
ICACHE_MISS_OFFPATH                                197       65.449%              197       65.449%
                                                   301      100.000%              301      100.000%
                                                  0.65         0.60              0.65         0.60

ICACHE_MISS_NOT_PREFETCHED                           4        1.533%                4        1.533%
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IFETCH             0        0.000%                0        0.000%
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FDIP             0        0.000%                0        0.000%
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH             16        6.130%               16        6.130%
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH             241       92.337%              241       92.337%
                                                   261      100.000%              261      100.000%
                                                  3.88         3.74              3.88         3.74

ICACHE_HIT_ONPATH                               662728       94.594%           662728       94.594%
ICACHE_HIT_OFFPATH                               37873        5.406%            37873        5.406%
                                                700601      100.000%           700601      100.000%
                                                  0.05         0.22              0.05         0.22

ICACHE_HIT_ONPATH_SAT_BY_OFFPATH                    90        0.003%               90        0.003%
ICACHE_HIT_ONPATH_SAT_BY_ONPATH                3133928       99.997%          3133928       99.997%
                                               3134018      100.000%          3134018      100.000%
                                                  1.00         1.00              1.00         1.00

ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH                 1878        1.816%             1878        1.816%
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH                101553       98.184%           101553       98.184%
                                                103431      100.000%           103431      100.000%
                                                  0.98         0.97              0.98         0.97

ICACHE_HIT_BY_FDIP_ONPATH                          122       63.542%              122       63.542%
ICACHE_HIT_BY_FDIP_OFFPATH                          70       36.458%               70       36.458%
                                                   192      100.000%              192      100.000%
                                                  0.36         0.44              0.36         0.44

ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH                 72       28.458%               72       28.458%
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH               181       71.542%              181       71.542%
                                                   253      100.000%              253      100.000%
                                                  0.72         0.65              0.72         0.65

ICACHE_HIT_ONPATH_BY_FDIP                          192        8.811%              192        8.811%
ICACHE_HIT_OFFPATH_BY_FDIP                        1690       77.559%             1690       77.559%
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP                100        4.589%              100        4.589%
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP               153        7.022%              153        7.022%
ICACHE_MISS_TOO_EARLY_ONPATH                         0        0.000%                0        0.000%
ICACHE_MISS_TOO_EARLY_OFFPATH                        0        0.000%                0        0.000%
ICACHE_MISS_NOT_PREFETCHED_ONPATH                    4        0.184%                4        0.184%
ICACHE_MISS_NOT_PREFETCHED_OFFPATH                  40        1.836%               40        1.836%
                                                  2179      100.000%             2179      100.000%
                                                  1.22         0.99              1.22         0.99

ICACHE_UNIQUE_MISSED_LINES                           0                              0              

ICACHE_UNIQUE_HIT_LINES                              0                              0              

ICACHE_OVERTAKE_FDIP                                 0                              0              

UOP_CACHE_MISS                                       0         -nan%                0         -nan%
UOP_CACHE_HIT                                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_MISS_ONPATH                                0         -nan%                0         -nan%
UOP_CACHE_MISS_OFFPATH                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_HIT_ONPATH                                 0         -nan%                0         -nan%
UOP_CACHE_HIT_OFFPATH                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_PWS_INSERTED_ONPATH                        0         -nan%                0         -nan%
UOP_CACHE_PWS_INSERTED_OFFPATH                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_LINES_INSERTED_ONPATH                      0         -nan%                0         -nan%
UOP_CACHE_LINES_INSERTED_OFFPATH                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_LINES_INSERTED_ONPATH_USED_ONPATH             0                              0              

UOP_CACHE_LINES_INSERTED_OFFPATH_USED_ONPATH             0                              0              

UOP_CACHE_PREFETCH                                   0                              0              

UOP_CACHE_HIT_NO_PREFETCH                            0                              0              

UOP_CACHE_PW_INSERT_FAILED_OFFPATH                   0                              0              

UOP_CACHE_PW_INSERT_FAILED_TOO_LONG                  0                              0              

UOP_CACHE_PW_INSERT_FAILED_CACHE_HIT                 0                              0              

RECOVER_AT_DECODE_BR_FROM_UOC                        0                              0              

RECOVERED_FROM_UOC                                   0                              0              

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RESTEERED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_CORRECT_PRED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEERED             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_0             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_1             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_2             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_3             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_4             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_5             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_6             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_7             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_8             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_9             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_10             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_11             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_12             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_13             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_14             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_15             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_16             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_17             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_18             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_19             0         -nan%                0         -nan%
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9                 0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19                0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_0             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_1             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_2             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_3             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_4             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_5             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_6             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_7             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_8             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_9             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_10             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_11             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_12             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_13             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_14             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_15             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_16             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_17             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_18             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_19             0         -nan%                0         -nan%
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_PW_LENGTH_1                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_2                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_3                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_4                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_5                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_6                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_7                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_8                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_9                                0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_10                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_11                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_12                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_13                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_14                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_15                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_16                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_17                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_18                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_19                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_20                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_21                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_22                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_23                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_24                               0         -nan%                0         -nan%
UOP_CACHE_PW_LENGTH_MAX                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_1                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_2                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_3                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_4                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_5                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_6                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_7                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_8                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_9                       0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_10                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_11                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_12                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_13                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_14                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_15                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_16                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_17                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_18                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_19                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_20                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_21                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_22                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_23                      0         -nan%                0         -nan%
UOP_CACHE_PREFETCH_PW_LENGTH_24                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DCACHE_MISS                                     405130       20.151%           405130       20.151%
DCACHE_ST_BUFFER_HIT                               554        0.028%              554        0.028%
DCACHE_HIT                                     1604753       79.821%          1604753       79.821%
                                               2010437      100.000%          2010437      100.000%
                                                  1.60         1.47              1.60         1.47

DCACHE_MISS_ONPATH                              405130       97.840%           405130       97.840%
DCACHE_MISS_OFFPATH                               8942        2.160%             8942        2.160%
                                                414072      100.000%           414072      100.000%
                                                  0.02         0.14              0.02         0.14

DCACHE_ST_BUFFER_HIT_ONPATH                        554       56.073%              554       56.073%
DCACHE_ST_BUFFER_HIT_OFFPATH                       434       43.927%              434       43.927%
                                                   988      100.000%              988      100.000%
                                                  0.44         0.47              0.44         0.47

DCACHE_HIT_ONPATH                              1604753       96.395%          1604753       96.395%
DCACHE_HIT_OFFPATH                               60013        3.605%            60013        3.605%
                                               1664766      100.000%          1664766      100.000%
                                                  0.04         0.18              0.04         0.18

DCACHE_HIT_ONPATH_SAT_BY_OFFPATH                  3346        0.209%             3346        0.209%
DCACHE_HIT_ONPATH_SAT_BY_ONPATH                1601407       99.791%          1601407       99.791%
                                               1604753      100.000%          1604753      100.000%
                                                  1.00         1.00              1.00         1.00

DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH                 3704        6.172%             3704        6.172%
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH                 56309       93.828%            56309       93.828%
                                                 60013      100.000%            60013      100.000%
                                                  0.94         0.91              0.94         0.91

DCACHE_MISS_LD                                  396733       97.927%           396733       97.927%
DCACHE_MISS_ST                                    8397        2.073%             8397        2.073%
                                                405130      100.000%           405130      100.000%
                                                  0.02         0.14              0.02         0.14

DCACHE_MISS_LD_ONPATH                           396733       97.999%           396733       97.999%
DCACHE_MISS_LD_OFFPATH                            8099        2.001%             8099        2.001%
                                                404832      100.000%           404832      100.000%
                                                  0.02         0.14              0.02         0.14

DCACHE_MISS_ST_ONPATH                             8397       90.877%             8397       90.877%
DCACHE_MISS_ST_OFFPATH                             843        9.123%              843        9.123%
                                                  9240      100.000%             9240      100.000%
                                                  0.09         0.28              0.09         0.28

DCACHE_MISS_WAITMEM                                  3                              3              

MEM_REQ_ROW_BUFFER_HITS                              0         -nan%                0         -nan%
MEM_REQ_ROW_BUFFER_MISSES                            0         -nan%                0         -nan%
MEM_REQ_ROW_BUFFER_CONFLICTS                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

SHADOW_ROW_BUFFER_HITS                               0                              0              

SHADOW_ROW_HIT_STALL_TIME                            0                              0              

CHANNEL0_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL1_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL2_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL3_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL4_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL5_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL6_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
CHANNEL7_BUS_BUSY_CYCLES                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CHANNEL_IDLE_DESPITE_READY_CMD                       0                              0              

MEM_NUM_TOTAL_BUS_CYCLES                             0                              0              

MEM_NUM_BANK_BUSY_PER_BUS_CYCLE                      0          -nan                0          -nan

CORE_NUM_BANK_BUSY_PER_BUS_CYCLE                     0          -nan                0          -nan

CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE             0          -nan                0          -nan

BUS_DEMAND_ACCESS                                 8182                           8182              

BUS_PREF_ACCESS                                   3177                           3177              

BUS_ACCESS                                           0                              0              

L1_DEMAND_ACCESS                                 22295                          22295              

L1_PREF_ACCESS                                   10137                          10137              

L1_ACCESS                                        28562                          28562              

MLC_DEMAND_ACCESS                               354029                         354029              

MLC_PREF_ACCESS                                2820021                        2820021              

MLC_ACCESS                                     3174050                        3174050              

L1_HIT                                            2779       26.522%             2779       26.522%
L1_MISS                                           7699       73.478%             7699       73.478%
                                                 10478      100.000%            10478      100.000%
                                                  0.73         0.67              0.73         0.67

L1_HIT_ALL                                        3486       23.483%             3486       23.483%
L1_MISS_ALL                                      11359       76.517%            11359       76.517%
                                                 14845      100.000%            14845      100.000%
                                                  0.77         0.70              0.77         0.70

L1_DEMAND_MISS                                    7673       67.550%             7673       67.550%
L1_PREF_REQ_MISS                                  3179       27.987%             3179       27.987%
L1_WB_MISS                                         507        4.463%              507        4.463%
                                                 11359      100.000%            11359      100.000%
                                                  0.37         0.49              0.37         0.49

L1_DEMAND_HIT                                     2779       79.719%             2779       79.719%
L1_PREF_REQ_HIT                                    445       12.765%              445       12.765%
L1_WB_HIT                                          262        7.516%              262        7.516%
                                                  3486      100.000%             3486      100.000%
                                                  0.28         0.54              0.28         0.54

L1_MISS_ONPATH                                    7659       99.480%             7659       99.480%
L1_MISS_OFFPATH                                     40        0.520%               40        0.520%
                                                  7699      100.000%             7699      100.000%
                                                  0.01         0.07              0.01         0.07

L1_MISS_ALL_ONPATH                               10826       95.308%            10826       95.308%
L1_MISS_ALL_OFFPATH                                533        4.692%              533        4.692%
                                                 11359      100.000%            11359      100.000%
                                                  0.05         0.21              0.05         0.21

L1_HIT_ONPATH                                     2772       99.748%             2772       99.748%
L1_HIT_OFFPATH                                       7        0.252%                7        0.252%
                                                  2779      100.000%             2779      100.000%
                                                  0.00         0.05              0.00         0.05

L1_HIT_ALL_ONPATH                                 3479       99.799%             3479       99.799%
L1_HIT_ALL_OFFPATH                                   7        0.201%                7        0.201%
                                                  3486      100.000%             3486      100.000%
                                                  0.00         0.04              0.00         0.04

L1_HIT_ONPATH_SAT_BY_OFFPATH                         0        0.000%                0        0.000%
L1_HIT_ONPATH_SAT_BY_ONPATH                       3479      100.000%             3479      100.000%
                                                  3479      100.000%             3479      100.000%
                                                  1.00         1.00              1.00         1.00

L1_HIT_OFFPATH_SAT_BY_OFFPATH                        0        0.000%                0        0.000%
L1_HIT_OFFPATH_SAT_BY_ONPATH                         7      100.000%                7      100.000%
                                                     7      100.000%                7      100.000%
                                                  1.00         1.08              1.00         1.08

L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH                  0         -nan%                0         -nan%
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH                    0        0.000%                0        0.000%
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH                  2772      100.000%             2772      100.000%
                                                  2772      100.000%             2772      100.000%
                                                  1.00         1.00              1.00         1.00

L1_FILL_OFFPATH_IFETCH                              39                             39              

L1_FILL_OFFPATH_DATA                                 1                              1              

L1_FILL_OFFPATH                                    533                            533              

L1_USE_OFFPATH_IFETCH                               83        2.1282               83        2.1282

L1_USE_OFFPATH_DATA                                  1        1.0000                1        1.0000

L1_USE_OFFPATH                                      84        0.1576               84        0.1576

JUST_L1_USE_OFFPATH                                  1        0.0019                1        0.0019

L1_FILL_ONPATH_IFETCH                               62                             62              

L1_FILL_ONPATH_DATA                               7686                           7686              

L1_FILL_ONPATH                                    7764                           7764              

L1_USE_ONPATH_IFETCH                                 0        0.0000                0        0.0000

L1_USE_ONPATH_DATA                                2772        0.3607             2772        0.3607

L1_USE_ONPATH                                     3479        0.4481             3479        0.4481

L1_CYCLE                                       3629867                        3629867              

L1_LINES                                   25050053063     6901.0939      25050053063     6901.0939

MLC_HIT                                         339371       97.012%           339371       97.012%
MLC_MISS                                         10451        2.988%            10451        2.988%
                                                349822      100.000%           349822      100.000%
                                                  0.03         0.17              0.03         0.17

MLC_HIT_ALL                                    2419716       99.548%          2419716       99.548%
MLC_MISS_ALL                                     10975        0.452%            10975        0.452%
                                               2430691      100.000%          2430691      100.000%
                                                  0.00         0.07              0.00         0.07

MLC_DEMAND_MISS                                  10451       95.226%            10451       95.226%
MLC_PREF_REQ_MISS                                   16        0.146%               16        0.146%
MLC_WB_MISS                                        508        4.629%              508        4.629%
                                                 10975      100.000%            10975      100.000%
                                                  0.09         0.41              0.09         0.41

MLC_DEMAND_HIT                                  339371       14.025%           339371       14.025%
MLC_PREF_REQ_HIT                               2076109       85.800%          2076109       85.800%
MLC_WB_HIT                                        4236        0.175%             4236        0.175%
                                               2419716      100.000%          2419716      100.000%
                                                  0.86         0.14              0.86         0.14

MLC_MISS_ONPATH                                  10401       99.522%            10401       99.522%
MLC_MISS_OFFPATH                                    50        0.478%               50        0.478%
                                                 10451      100.000%            10451      100.000%
                                                  0.00         0.07              0.00         0.07

MLC_MISS_ALL_ONPATH                              10431       95.043%            10431       95.043%
MLC_MISS_ALL_OFFPATH                               544        4.957%              544        4.957%
                                                 10975      100.000%            10975      100.000%
                                                  0.05         0.21              0.05         0.21

MLC_HIT_ONPATH                                  335216       98.776%           335216       98.776%
MLC_HIT_OFFPATH                                   4155        1.224%             4155        1.224%
                                                339371      100.000%           339371      100.000%
                                                  0.01         0.11              0.01         0.11

MLC_HIT_ALL_ONPATH                             2415426       99.823%          2415426       99.823%
MLC_HIT_ALL_OFFPATH                               4290        0.177%             4290        0.177%
                                               2419716      100.000%          2419716      100.000%
                                                  0.00         0.04              0.00         0.04

DCACHE_FILL_OFFPATH                               4162                           4162              

DCACHE_USE_OFFPATH                                3346        0.8039             3346        0.8039

DCACHE_FILL_ONPATH                              345647                         345647              

DCACHE_USE_ONPATH                              1601407        4.6331          1601407        4.6331

ICACHE_FILL_OFFPATH                                580                            580              

ICACHE_USE_OFFPATH                                  90        0.1552               90        0.1552

ICACHE_FILL_ONPATH                                 164                            164              

ICACHE_USE_ONPATH                              3133928    19109.3171          3133928    19109.3171

REQBUF_CREATE_ONPATH                           2429702                        2429702              

REQBUF_ONPATH_MATCH_OFFPATH                         42        0.0000               42        0.0000

REQBUF_CREATE_ONPATH_DATA                       345495                         345495              

REQBUF_ONPATH_MATCH_OFFPATH_DATA                    38        0.0001               38        0.0001

REQBUF_CREATE_ONPATH_IFETCH                          4                              4              

REQBUF_ONPATH_MATCH_OFFPATH_IFETCH                   4        1.0000                4        1.0000

REQBUF_CREATE_OFFPATH                             4872                           4872              

ONPATH_KICKED_OUT_OFFPATH                            0                              0              

ONPATH_KICKED_OUT_PREFETCH                           0                              0              

DIST_ICACHE_FILL_OFFPATH_USED                       90       35.433%               90       35.433%
DIST_ICACHE_FILL_OFFPATH_NOTUSED                     0        0.000%                0        0.000%
DIST_ICACHE_FILL_ONPATH_PARTIAL                      4        1.575%                4        1.575%
DIST_ICACHE_FILL_ONPATH                            160       62.992%              160       62.992%
                                                   254      100.000%              254      100.000%
                                                  1.92         1.75              1.92         1.75

DIST_DCACHE_FILL_OFFPATH_USED                     3346        0.959%             3346        0.959%
DIST_DCACHE_FILL_OFFPATH_NOTUSED                     0        0.000%                0        0.000%
DIST_DCACHE_FILL_ONPATH_PARTIAL                     38        0.011%               38        0.011%
DIST_DCACHE_FILL_ONPATH                         345609       99.030%           345609       99.030%
                                                348993      100.000%           348993      100.000%
                                                  2.97         2.96              2.97         2.96

DIST_L1_FILL_OFFPATH_USED                           84        1.070%               84        1.070%
DIST_L1_FILL_OFFPATH_NOTUSED                         0        0.000%                0        0.000%
DIST_L1_FILL_ONPATH_PARTIAL                         27        0.344%               27        0.344%
DIST_L1_FILL_ONPATH                               7737       98.586%             7737       98.586%
                                                  7848      100.000%             7848      100.000%
                                                  2.96         2.94              2.96         2.94

DIST_JUST_L1_FILL_OFFPATH_USED                       0         -nan%                0         -nan%
DIST_JUST_L1_FILL_OFFPATH_NOTUSED                    0         -nan%                0         -nan%
DIST_JUST_L1_FILL_ONPATH_PARTIAL                     0         -nan%                0         -nan%
DIST_JUST_L1_FILL_ONPATH                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_REQBUF_OFFPATH_USED                          3478        0.143%             3478        0.143%
DIST_REQBUF_OFFPATH_NOTUSED                          0        0.000%                0        0.000%
DIST_REQBUF_ONPATH                             2425312       99.857%          2425312       99.857%
                                               2428790      100.000%          2428790      100.000%
                                                  2.00         2.00              2.00         2.00

DIST2_REQBUF_OFFPATH_USED_PARTIAL                   42        0.002%               42        0.002%
DIST2_REQBUF_OFFPATH_USED_FULL                    3436        0.141%             3436        0.141%
DIST2_REQBUF_OFFPATH_NOTUSED                         0        0.000%                0        0.000%
DIST2_REQBUF_ONPATH                            2425312       99.857%          2425312       99.857%
                                               2428790      100.000%          2428790      100.000%
                                                  3.00         3.00              3.00         3.00

DIST_ICACHE_FILL                                   744                            744              

DIST_DCACHE_FILL                                349809                         349809              

DIST_L1_FILL                                      8297                           8297              

DIST_USED_OFFPATH_ICACHE                             0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_ICACHE                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_DCACHE                             0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_DCACHE                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_L1                                 0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_L1                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_USED_OFFPATH_JUST_L1                            0         -nan%                0         -nan%
DIST_NOTUSED_OFFPATH_JUST_L1                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_ICACHE_FULL                             0         -nan%                0         -nan%
DIST_OFFPATH_ICACHE_PARTIAL                          0         -nan%                0         -nan%
DIST_OFFPATH_ICACHE_NOTUSED                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_DCACHE_FULL                             0         -nan%                0         -nan%
DIST_OFFPATH_DCACHE_PARTIAL                          0         -nan%                0         -nan%
DIST_OFFPATH_DCACHE_NOTUSED                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_L1_FULL                                 0         -nan%                0         -nan%
DIST_OFFPATH_L1_PARTIAL                              0         -nan%                0         -nan%
DIST_OFFPATH_L1_NOTUSED                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIST_OFFPATH_JUST_L1_FULL                            0         -nan%                0         -nan%
DIST_OFFPATH_JUST_L1_PARTIAL                         0         -nan%                0         -nan%
DIST_OFFPATH_JUST_L1_NOTUSED                         0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_MISS_ONPATH_IFETCH                              60        0.575%               60        0.575%
MLC_MISS_ONPATH_DFETCH                           10296       98.706%            10296       98.706%
MLC_MISS_ONPATH_DSTORE                              45        0.431%               45        0.431%
MLC_MISS_ONPATH_IPRF                                16        0.153%               16        0.153%
MLC_MISS_ONPATH_DPRF                                 0        0.000%                0        0.000%
MLC_MISS_ONPATH_WB                                  14        0.134%               14        0.134%
MLC_MISS_ONPATH_WB_NODIRTY                           0        0.000%                0        0.000%
                                                 10431      100.000%            10431      100.000%
                                                  1.01         0.18              1.01         0.18

MLC_MISS_OFFPATH_IFETCH                             40        7.353%               40        7.353%
MLC_MISS_OFFPATH_DFETCH                             10        1.838%               10        1.838%
MLC_MISS_OFFPATH_DSTORE                              0        0.000%                0        0.000%
MLC_MISS_OFFPATH_IPRF                                0        0.000%                0        0.000%
MLC_MISS_OFFPATH_DPRF                                0        0.000%                0        0.000%
MLC_MISS_OFFPATH_WB                                494       90.809%              494       90.809%
MLC_MISS_OFFPATH_WB_NODIRTY                          0        0.000%                0        0.000%
                                                   544      100.000%              544      100.000%
                                                  4.56         0.64              4.56         0.64

MLC_HIT_ONPATH_IFETCH                               27        0.001%               27        0.001%
MLC_HIT_ONPATH_DFETCH                           333810       13.820%           333810       13.820%
MLC_HIT_ONPATH_DSTORE                             1379        0.057%             1379        0.057%
MLC_HIT_ONPATH_IPRF                            2076022       85.948%          2076022       85.948%
MLC_HIT_ONPATH_DPRF                                  0        0.000%                0        0.000%
MLC_HIT_ONPATH_WB                                   60        0.002%               60        0.002%
MLC_HIT_ONPATH_WB_NODIRTY                         4128        0.171%             4128        0.171%
                                               2415426      100.000%          2415426      100.000%
                                                  2.73         0.71              2.73         0.71

MLC_HIT_OFFPATH_IFETCH                               1        0.023%                1        0.023%
MLC_HIT_OFFPATH_DFETCH                            3951       92.098%             3951       92.098%
MLC_HIT_OFFPATH_DSTORE                             203        4.732%              203        4.732%
MLC_HIT_OFFPATH_IPRF                                87        2.028%               87        2.028%
MLC_HIT_OFFPATH_DPRF                                 0        0.000%                0        0.000%
MLC_HIT_OFFPATH_WB                                  45        1.049%               45        1.049%
MLC_HIT_OFFPATH_WB_NODIRTY                           3        0.070%                3        0.070%
                                                  4290      100.000%             4290      100.000%
                                                  1.13         0.54              1.13         0.54

L1_MISS_ONPATH_IFETCH                               62        0.573%               62        0.573%
L1_MISS_ONPATH_DFETCH                             7553       69.767%             7553       69.767%
L1_MISS_ONPATH_DSTORE                               44        0.406%               44        0.406%
L1_MISS_ONPATH_IPRF                                  2        0.018%                2        0.018%
L1_MISS_ONPATH_DPRF                                  0        0.000%                0        0.000%
L1_MISS_ONPATH_WB                                   14        0.129%               14        0.129%
L1_MISS_ONPATH_WB_NODIRTY                         3151       29.106%             3151       29.106%
                                                 10826      100.000%            10826      100.000%
                                                  2.46         2.63              2.46         2.63

L1_MISS_OFFPATH_IFETCH                              39        7.317%               39        7.317%
L1_MISS_OFFPATH_DFETCH                               1        0.188%                1        0.188%
L1_MISS_OFFPATH_DSTORE                               0        0.000%                0        0.000%
L1_MISS_OFFPATH_IPRF                                 0        0.000%                0        0.000%
L1_MISS_OFFPATH_DPRF                                 0        0.000%                0        0.000%
L1_MISS_OFFPATH_WB                                 493       92.495%              493       92.495%
L1_MISS_OFFPATH_WB_NODIRTY                           0        0.000%                0        0.000%
                                                   533      100.000%              533      100.000%
                                                  4.63         0.39              4.63         0.39

L1_HIT_ONPATH_IFETCH                                 0        0.000%                0        0.000%
L1_HIT_ONPATH_DFETCH                              2771       79.649%             2771       79.649%
L1_HIT_ONPATH_DSTORE                                 1        0.029%                1        0.029%
L1_HIT_ONPATH_IPRF                                  14        0.402%               14        0.402%
L1_HIT_ONPATH_DPRF                                   0        0.000%                0        0.000%
L1_HIT_ONPATH_WB                                     0        0.000%                0        0.000%
L1_HIT_ONPATH_WB_NODIRTY                           693       19.920%              693       19.920%
                                                  3479      100.000%             3479      100.000%
                                                  2.00         2.19              2.00         2.19

L1_HIT_OFFPATH_IFETCH                                0        0.000%                0        0.000%
L1_HIT_OFFPATH_DFETCH                                7      100.000%                7      100.000%
L1_HIT_OFFPATH_DSTORE                                0        0.000%                0        0.000%
L1_HIT_OFFPATH_IPRF                                  0        0.000%                0        0.000%
L1_HIT_OFFPATH_DPRF                                  0        0.000%                0        0.000%
L1_HIT_OFFPATH_WB                                    0        0.000%                0        0.000%
L1_HIT_OFFPATH_WB_NODIRTY                            0        0.000%                0        0.000%
                                                     7      100.000%                7      100.000%
                                                  1.00         0.00              1.00         0.00

DRAM_CYCLES                                          0                              0              

DRAM_UNBLOCK_CYCLES                                  0          -nan                0          -nan

DRAM_UNBLOCK_PERIODS                                 0                              0              

MEM_REQ_BUFFER_FULL                              14983                          14983              

MEM_REQ_BUFFER_FULL_DENIED_DEMAND                    3                              3              

CORE_MEM_BLOCKED                                     3                              3              

MEM_REQ_BUFFER_FULL_DENIED_IFETCH                    0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_DFETCH                    3        0.020%                3        0.020%
MEM_REQ_BUFFER_FULL_DENIED_DSTORE                    0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_IPRF                  14953       99.980%            14953       99.980%
MEM_REQ_BUFFER_FULL_DENIED_DPRF                      0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_WB                        0        0.000%                0        0.000%
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY                0        0.000%                0        0.000%
                                                 14956      100.000%            14956      100.000%
                                                  3.00         0.03              3.00         0.03

MEM_QUEUE_FULL                                      27                             27              

MEM_REQ_BUFFER_MISS                            2434574       56.475%          2434574       56.475%
MEM_REQ_BUFFER_HIT                             1876343       43.525%          1876343       43.525%
                                               4310917      100.000%          4310917      100.000%
                                                  0.44         0.47              0.44         0.47

MEM_REQ_FDIP_BUFFER_HIT                            620                            620              

MEM_REQ_FDIP_CYCLE_DELTA                         72235                          72235              

MEM_REQ_DEMAND_ICACHE_BUFFER_HIT                    13                             13              

MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA                  563                            563              

MEM_REQ_IFETCH                                      44        0.002%               44        0.002%
MEM_REQ_DFETCH                                  348068       14.297%           348068       14.297%
MEM_REQ_DSTORE                                    1627        0.067%             1627        0.067%
MEM_REQ_IPRF                                   2076005       85.272%          2076005       85.272%
MEM_REQ_DPRF                                         0        0.000%                0        0.000%
MEM_REQ_WB                                         825        0.034%              825        0.034%
MEM_REQ_WB_NODIRTY                                8005        0.329%             8005        0.329%
                                               2434574      100.000%          2434574      100.000%
                                                  2.72         0.74              2.72         0.74

LD_NO_FORWARD                                  1939619       96.706%          1939619       96.706%
FORWARDED_LD                                     66069        3.294%            66069        3.294%
                                               2005688      100.000%          2005688      100.000%
                                                  0.03         0.18              0.03         0.18

WRONGPATH_L1Q_REMOVALS                               0         -nan%                0         -nan%
WRONGPATH_BUSQ_REMOVALS                              0         -nan%                0         -nan%
WRONGPATH_MEMQ_REMOVALS                              0         -nan%                0         -nan%
WRONGPATH_L1FILLQ_REMOVALS                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

WRONGPATH_L1Q_DEMOTIONS                              0         -nan%                0         -nan%
WRONGPATH_BUSQ_DEMOTIONS                             0         -nan%                0         -nan%
WRONGPATH_MEMQ_DEMOTIONS                             0         -nan%                0         -nan%
WRONGPATH_L1FILLQ_DEMOTIONS                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PROMOTION_QMLC                                     243       90.000%              243       90.000%
PROMOTION_QL1                                       27       10.000%               27       10.000%
                                                   270      100.000%              270      100.000%
                                                  0.10         0.29              0.10         0.29

PROMOTION_QBUSOUT                                    0                              0              

PROMOTION_QMEM                                       0                              0              

PROMOTION_QL1FILL                                    5                              5              

PROMOTION_QMLC_FILL                                  3                              3              

NOPROMOTION_QMEM                                     0                              0              

NOPROMOTION_QL1FILL                                  0         -nan%                0         -nan%
NOPROMOTION_QMLC_FILL                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PROMOTION_FROM_FDIP_OFF_TO_ON                        0                              0              

ICACHE_FILL_CORRECT_REQ                            245        0.012%              245        0.012%
ICACHE_FILL_INCORRECT_REQ                      2076624       99.988%          2076624       99.988%
                                               2076869      100.000%          2076869      100.000%
                                                  1.00         1.00              1.00         1.00

ICACHE_FILL_CORRECT_REQ_BY_FDIP                    193       22.032%              193       22.032%
ICACHE_FILL_INCORRECT_REQ_BY_FDIP                  639       72.945%              639       72.945%
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND            25        2.854%               25        2.854%
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND            19        2.169%               19        2.169%
                                                   876      100.000%              876      100.000%
                                                  0.85         0.41              0.85         0.41

ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD            65                             65              

ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD            12                             12              

ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA           51286506                       51286506              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND          3961                           3961              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_FDIP         45945                          45945              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD         11018                          11018              

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA    3766940648588                  3766940648588              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND          2586                           2586              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_FDIP        114214                         114214              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD             0                              0              

MEM_REQ_INIT                                   2434574                        2434574              

MEM_REQ_COMPLETE                               2434561        1.0000          2434561        1.0000

MEM_REQ_KILLED                                       0        0.0000                0        0.0000

MEM_REQ_COMPLETE_MLC                           2419716        0.9939          2419716        0.9939

MEM_REQ_COMPLETE_L1                                693        0.0003              693        0.0003

MEM_REQ_COMPLETE_MEM                             14152        0.0058            14152        0.0058

MEM_REQ_INIT_ONPATH                            2429702        0.9980          2429702        0.9980

MEM_REQ_INIT_OFFPATH                              4872        0.0020             4872        0.0020

MEM_REQ_COMPLETE_ONPATH                        2429732        0.9980          2429732        0.9980

MEM_REQ_COMPLETE_OFFPATH                          4829        0.0020             4829        0.0020

MEM_REQ_INIT_IFETCH                                 44        0.002%               44        0.002%
MEM_REQ_INIT_DFETCH                             348068       14.344%           348068       14.344%
MEM_REQ_INIT_DSTORE                               1627        0.067%             1627        0.067%
MEM_REQ_INIT_IPRF                              2076005       85.553%          2076005       85.553%
MEM_REQ_INIT_DPRF                                    0        0.000%                0        0.000%
MEM_REQ_INIT_WB                                    825        0.034%              825        0.034%
MEM_REQ_INIT_WB_NODIRTY                              7        0.000%                7        0.000%
                                               2426576      100.000%          2426576      100.000%
                                                  2.71         0.70              2.71         0.70

MEM_REQ_COMPLETE_IFETCH                           3740        0.154%             3740        0.154%
MEM_REQ_COMPLETE_DFETCH                         352572       14.481%           352572       14.481%
MEM_REQ_COMPLETE_DSTORE                           1627        0.067%             1627        0.067%
MEM_REQ_COMPLETE_IPRF                          2076125       85.273%          2076125       85.273%
MEM_REQ_COMPLETE_DPRF                                0        0.000%                0        0.000%
MEM_REQ_COMPLETE_WB                                609        0.025%              609        0.025%
MEM_REQ_COMPLETE_WB_NODIRTY                          3        0.000%                3        0.000%
                                               2434676      100.000%          2434676      100.000%
                                                  2.71         0.70              2.71         0.70

MEM_REQ_KILLED_IFETCH                             7883      100.000%             7883      100.000%
MEM_REQ_KILLED_DFETCH                                0        0.000%                0        0.000%
MEM_REQ_KILLED_DSTORE                                0        0.000%                0        0.000%
MEM_REQ_KILLED_IPRF                                  0        0.000%                0        0.000%
MEM_REQ_KILLED_DPRF                                  0        0.000%                0        0.000%
MEM_REQ_KILLED_WB                                    0        0.000%                0        0.000%
MEM_REQ_KILLED_WB_NODIRTY                            0        0.000%                0        0.000%
                                                  7883      100.000%             7883      100.000%
                                                  0.00         0.00              0.00         0.00

MEM_REQ_INIT_OFFPATH_IFETCH                         40        0.821%               40        0.821%
MEM_REQ_INIT_OFFPATH_DFETCH                       3997       82.040%             3997       82.040%
MEM_REQ_INIT_OFFPATH_DSTORE                        203        4.167%              203        4.167%
MEM_REQ_INIT_OFFPATH_IPRF                            0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_DPRF                            0        0.000%                0        0.000%
MEM_REQ_INIT_OFFPATH_WB                            629       12.911%              629       12.911%
MEM_REQ_INIT_OFFPATH_WB_NODIRTY                      3        0.062%                3        0.062%
                                                  4872      100.000%             4872      100.000%
                                                  1.55         1.34              1.55         1.34

MEM_REQ_INIT_ONPATH_IFETCH                           4        0.000%                4        0.000%
MEM_REQ_INIT_ONPATH_DFETCH                      344071       14.208%           344071       14.208%
MEM_REQ_INIT_ONPATH_DSTORE                        1424        0.059%             1424        0.059%
MEM_REQ_INIT_ONPATH_IPRF                       2076005       85.725%          2076005       85.725%
MEM_REQ_INIT_ONPATH_DPRF                             0        0.000%                0        0.000%
MEM_REQ_INIT_ONPATH_WB                             196        0.008%              196        0.008%
MEM_REQ_INIT_ONPATH_WB_NODIRTY                       4        0.000%                4        0.000%
                                               2421704      100.000%          2421704      100.000%
                                                  2.72         0.70              2.72         0.70

MEM_REQ_MATCH_IFETCH                              3646        0.193%             3646        0.193%
MEM_REQ_MATCH_DFETCH                             59977        3.169%            59977        3.169%
MEM_REQ_MATCH_DSTORE                              6713        0.355%             6713        0.355%
MEM_REQ_MATCH_IPRF                             1821772       96.261%          1821772       96.261%
MEM_REQ_MATCH_DPRF                                   0        0.000%                0        0.000%
MEM_REQ_MATCH_WB                                   397        0.021%              397        0.021%
MEM_REQ_MATCH_WB_NODIRTY                            32        0.002%               32        0.002%
                                               1892537      100.000%          1892537      100.000%
                                                  2.93         0.36              2.93         0.36

MEM_REQ_COMPLETE_OFFPATH_IFETCH                     42        0.870%               42        0.870%
MEM_REQ_COMPLETE_OFFPATH_DFETCH                   3959       81.984%             3959       81.984%
MEM_REQ_COMPLETE_OFFPATH_DSTORE                    203        4.204%              203        4.204%
MEM_REQ_COMPLETE_OFFPATH_IPRF                       87        1.802%               87        1.802%
MEM_REQ_COMPLETE_OFFPATH_DPRF                        0        0.000%                0        0.000%
MEM_REQ_COMPLETE_OFFPATH_WB                        535       11.079%              535       11.079%
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY                  3        0.062%                3        0.062%
                                                  4829      100.000%             4829      100.000%
                                                  1.52         1.28              1.52         1.28

MEM_REQ_COMPLETE_ONPATH_IFETCH                      90        0.004%               90        0.004%
MEM_REQ_COMPLETE_ONPATH_DFETCH                  344223       14.213%           344223       14.213%
MEM_REQ_COMPLETE_ONPATH_DSTORE                    1424        0.059%             1424        0.059%
MEM_REQ_COMPLETE_ONPATH_IPRF                   2076038       85.721%          2076038       85.721%
MEM_REQ_COMPLETE_ONPATH_DPRF                         0        0.000%                0        0.000%
MEM_REQ_COMPLETE_ONPATH_WB                          74        0.003%               74        0.003%
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY                   0        0.000%                0        0.000%
                                               2421849      100.000%          2421849      100.000%
                                                  2.72         0.70              2.72         0.70

MEM_REQ_COMPLETE_MEM_IFETCH                       7987       42.097%             7987       42.097%
MEM_REQ_COMPLETE_MEM_DFETCH                      10421       54.925%            10421       54.925%
MEM_REQ_COMPLETE_MEM_DSTORE                         45        0.237%               45        0.237%
MEM_REQ_COMPLETE_MEM_IPRF                           16        0.084%               16        0.084%
MEM_REQ_COMPLETE_MEM_DPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MEM_WB                            504        2.656%              504        2.656%
MEM_REQ_COMPLETE_MEM_WB_NODIRTY                      0        0.000%                0        0.000%
                                                 18973      100.000%            18973      100.000%
                                                  0.69         0.75              0.69         0.75

MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE              4043                           4043              

MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF                44                             44              

MEM_REQ_COMPLETE_L1_IFETCH                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DFETCH                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DSTORE                           0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_IPRF                             0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_DPRF                             0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_WB                               0         -nan%                0         -nan%
MEM_REQ_COMPLETE_L1_WB_NODIRTY                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_COMPLETE_MLC_IFETCH                        721        0.030%              721        0.030%
MEM_REQ_COMPLETE_MLC_DFETCH                     337761       13.979%           337761       13.979%
MEM_REQ_COMPLETE_MLC_DSTORE                       1582        0.065%             1582        0.065%
MEM_REQ_COMPLETE_MLC_IPRF                      2076109       85.922%          2076109       85.922%
MEM_REQ_COMPLETE_MLC_DPRF                            0        0.000%                0        0.000%
MEM_REQ_COMPLETE_MLC_WB                            105        0.004%              105        0.004%
MEM_REQ_COMPLETE_MLC_WB_NODIRTY                      3        0.000%                3        0.000%
                                               2416281      100.000%          2416281      100.000%
                                                  2.72         0.69              2.72         0.69

CORE_MLP_CLUSTERS                                 4128                           4128              

CORE_MLP                                       1594099                        1594099              

CORE_MLP_IFETCH                                      0                              0              

CORE_MLP_DFETCH                                      0                              0              

CORE_MLP_DSTORE                                      0                              0              

CORE_MLP_IPRF                                        0                              0              

CORE_MLP_DPRF                                        0                              0              

CORE_MLP_WB                                          0                              0              

CORE_MLP_WB_NODIRTY                                  0                              0              

CORE_MLP_0                                     3212416       88.500%          3212416       88.500%
CORE_MLP_1                                      132735        3.657%           132735        3.657%
CORE_MLP_2                                       87776        2.418%            87776        2.418%
CORE_MLP_3                                       51566        1.421%            51566        1.421%
CORE_MLP_4                                       38456        1.059%            38456        1.059%
CORE_MLP_5                                       24231        0.668%            24231        0.668%
CORE_MLP_6                                       20113        0.554%            20113        0.554%
CORE_MLP_7                                       15356        0.423%            15356        0.423%
CORE_MLP_8                                       11191        0.308%            11191        0.308%
CORE_MLP_9                                        8767        0.242%             8767        0.242%
CORE_MLP_10                                       4343        0.120%             4343        0.120%
CORE_MLP_11                                       4205        0.116%             4205        0.116%
CORE_MLP_12                                       2064        0.057%             2064        0.057%
CORE_MLP_13                                       1403        0.039%             1403        0.039%
CORE_MLP_14                                       1793        0.049%             1793        0.049%
CORE_MLP_15                                       1311        0.036%             1311        0.036%
CORE_MLP_16                                       1267        0.035%             1267        0.035%
CORE_MLP_17                                       1750        0.048%             1750        0.048%
CORE_MLP_18                                        613        0.017%              613        0.017%
CORE_MLP_19                                        547        0.015%              547        0.015%
CORE_MLP_20                                        465        0.013%              465        0.013%
CORE_MLP_21                                        499        0.014%              499        0.014%
CORE_MLP_22                                        601        0.017%              601        0.017%
CORE_MLP_23                                        722        0.020%              722        0.020%
CORE_MLP_24                                        736        0.020%              736        0.020%
CORE_MLP_25                                        711        0.020%              711        0.020%
CORE_MLP_26                                        631        0.017%              631        0.017%
CORE_MLP_27                                        540        0.015%              540        0.015%
CORE_MLP_28                                        477        0.013%              477        0.013%
CORE_MLP_29                                        566        0.016%              566        0.016%
CORE_MLP_30                                        505        0.014%              505        0.014%
CORE_MLP_31                                        404        0.011%              404        0.011%
CORE_MLP_32                                       1107        0.030%             1107        0.030%
                                               3629867      100.000%          3629867      100.000%
                                                  0.44         1.87              0.44         1.87

MEM_QUEUE_OCC_0                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_4                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_8                                      0         -nan%                0         -nan%
MEM_QUEUE_OCC_12                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_16                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_20                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_24                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_28                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_32                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_36                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_40                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_44                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_48                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_52                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_56                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_60                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_64                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_68                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_72                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_76                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_80                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_84                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_88                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_92                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_96                                     0         -nan%                0         -nan%
MEM_QUEUE_OCC_100                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_104                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_108                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_112                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_116                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_120                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_124                                    0         -nan%                0         -nan%
MEM_QUEUE_OCC_128                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

OPEN_PAGE_HIT                                        0         -nan%                0         -nan%
CLOSED_PAGE_MISS                                     0         -nan%                0         -nan%
WRONG_PAGE_MISS                                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_LD_BANK_BLOCK                                     0         -nan%                0         -nan%
L0_LD_BANK_AVAIL                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_ST_BANK_BLOCK                                     0         -nan%                0         -nan%
L0_ST_BANK_AVAIL                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_LD_CACHE_BLOCK                                    0         -nan%                0         -nan%
L0_LD_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_LD_BANK_BLOCK                               743346       23.450%           743346       23.450%
MLC_LD_BANK_AVAIL                              2426576       76.550%          2426576       76.550%
                                               3169922      100.000%          3169922      100.000%
                                                  0.77         0.70              0.77         0.70

MLC_ST_BANK_BLOCK                                    0        0.000%                0        0.000%
MLC_ST_BANK_AVAIL                                 4128      100.000%             4128      100.000%
                                                  4128      100.000%             4128      100.000%
                                                  1.00         1.00              1.00         1.00

MLC_LD_CACHE_BLOCK                                   0         -nan%                0         -nan%
MLC_LD_CACHE_AVAIL                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MLC_ST_CACHE_BLOCK                                   0         -nan%                0         -nan%
MLC_ST_CACHE_AVAIL                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_LD_BANK_BLOCK                                  2742       15.827%             2742       15.827%
L1_LD_BANK_AVAIL                                 14583       84.173%            14583       84.173%
                                                 17325      100.000%            17325      100.000%
                                                  0.84         0.79              0.84         0.79

L1_ST_BANK_BLOCK                                     0        0.000%                0        0.000%
L1_ST_BANK_AVAIL                                   262      100.000%              262      100.000%
                                                   262      100.000%              262      100.000%
                                                  1.00         1.00              1.00         1.00

L1_LD_CACHE_BLOCK                                    0         -nan%                0         -nan%
L1_LD_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_ST_CACHE_BLOCK                                    0         -nan%                0         -nan%
L1_ST_CACHE_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_LD_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_LD_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_ST_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_ST_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_PF_BANK_BLOCK                                    0         -nan%                0         -nan%
MEM_PF_BANK_AVAIL                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L0_FILL                                              0                              0              

L1_FILL                                          11359      100.000%            11359      100.000%
L1_WB_FILL                                           0        0.000%                0        0.000%
                                                 11359      100.000%            11359      100.000%
                                                  0.00         0.00              0.00         0.00

L1_DEMAND_FILL                                    8180       72.013%             8180       72.013%
L1_PREF_FILL                                      3179       27.987%             3179       27.987%
                                                 11359      100.000%            11359      100.000%
                                                  0.28         0.41              0.28         0.41

MLC_FILL                                         11090      100.000%            11090      100.000%
MLC_WB_FILL                                          0        0.000%                0        0.000%
                                                 11090      100.000%            11090      100.000%
                                                  0.00         0.00              0.00         0.00

MLC_DEMAND_FILL                                  10959       98.819%            10959       98.819%
MLC_PREF_FILL                                      131        1.181%              131        1.181%
                                                 11090      100.000%            11090      100.000%
                                                  0.01         0.11              0.01         0.11

NORESET_L1_FILL                                  11359                          11359              

NORESET_L1_FILL_NONPREF                           7673                           7673              

NORESET_L1_FILL_PREF                              3686                           3686              

NORESET_L1_EVICT                                     0                              0              

NORESET_L1_EVICT_NONPREF                             0                              0              

NORESET_L1_EVICT_PREF_USED                           0                              0              

NORESET_L1_EVICT_PREF_UNUSED                         0                              0              

NORESET_L1_PREF_USED                              1277                           1277              

ORACLE_OFFPATH_DC_FILL                               0                              0              

ORACLE_OFFPATH_IC_FILL                               0                              0              

ORACLE_OFFPATH_L1_FILL                               0                              0              

UPDATE_EVENT_QUEUE_PROCESS                           0                              0              

INSERT_EVENT_QUEUE_PROCESS                           0                              0              

ICFILL_AFTER_REDIRECT                                0                              0              

EVENT_QUEUE_MATCH_ADD_REQ                            0                              0              

DC_PREF_CACHE_INSERT_REQ                             0                              0              

DC_PREF_REQ_DCACHE_HIT                               0         -nan%                0         -nan%
DC_PREF_REQ_PREF_CACHE_HIT                           0         -nan%                0         -nan%
DC_PREF_REQ_L1_MISS                                  0         -nan%                0         -nan%
DC_PREF_REQ_CORR                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DC_PREF_CACHE_INSERT                                 0                              0              

DC_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

DC_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

DC_PREF_CACHE_HIT                                    0                              0              

DC_PREF_CACHE_HIT_OFFPATH                            0                              0              

DC_PREF_HIT_L1_MISS                                  0                              0              

IC_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

IC_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

IC_PREF_CACHE_HIT                                    0                              0              

IC_PREF_CACHE_HIT_OFFPATH                            0                              0              

L1_PREF_CACHE_HIT_PER                                0        0.000%                0        0.000%

L1_PREF_CACHE_HIT_PER_OFFPATH                        0        0.000%                0        0.000%

L1_PREF_CACHE_HIT                                    0                              0              

L1_PREF_CACHE_HIT_OFFPATH                            0                              0              

DC_PREF_CACHE_FILL                                   0                              0              

DC_PREF_MOVE_DC                                      0         -nan%                0         -nan%

DC_PREF_MOVE_L1                                      0         -nan%                0         -nan%

IC_PREF_CACHE_FILL                                   0                              0              

IC_PREF_MOVE_IC                                      0         -nan%                0         -nan%

IC_PREF_MOVE_L1                                      0         -nan%                0         -nan%

L1_PREF_CACHE_FILL                                   0                              0              

L1_PREF_MOVE_L1                                      0         -nan%                0         -nan%

OFF_PATH_CONFIRMED                               26509                          26509              

OFF_PATH_NO_FILL_L1                                  0                              0              

WB_L1_MISS_FILL_L1                                   0                              0              

WB_MLC_MISS_FILL_MLC                                 0                              0              

ICACHE_EVICT_REQ_WB_L1                               0                              0              

DCACHE_EVICT_REQ_WB_L1                               0                              0              

DCACHE_EVICT_REQ_WB_L1_NOREAD                        0                              0              

L1_FILL_SKIPPED                                      0                              0              

MLC_FILL_SKIPPED                                     0                              0              

DCACHE_FILL                                     349809                         349809              

DCACHE_WB_REQ                                     4128        0.0118             4128        0.0118

DCACHE_WB_REQ_DIRTY                               4128      100.000%             4128      100.000%
DCACHE_WB_REQ_NODIRTY                                0        0.000%                0        0.000%
                                                  4128      100.000%             4128      100.000%
                                                  0.00         0.00              0.00         0.00

ICACHE_FILL                                    2076869                        2076869              

ICACHE_WB_REQ                                        0        0.0000                0        0.0000

L1_FILL_DIRTY                                        0        0.0000                0        0.0000

MLC_FILL_DIRTY                                     262        0.0236              262        0.0236

ICACHE_UNUSEFUL_CL_CYC                        15419166                       15419166              

ICACHE_UNUSEFUL_CL                                 784                            784              

ICACHE_EVICT_MISS_ONPATH_BY_FDIP                    51       36.691%               51       36.691%
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP                   88       63.309%               88       63.309%
                                                   139      100.000%              139      100.000%
                                                  0.63         0.58              0.63         0.58

ICACHE_EVICT_MISS_BY_FDIP_ONPATH                     0        0.000%                0        0.000%
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH                  139      100.000%              139      100.000%
                                                   139      100.000%              139      100.000%
                                                  1.00         1.00              1.00         1.00

ICACHE_EVICT_HIT_ONPATH_BY_FDIP                     22      100.000%               22      100.000%
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP                     0        0.000%                0        0.000%
                                                    22      100.000%               22      100.000%
                                                  0.00         0.00              0.00         0.00

ICACHE_EVICT_HIT_BY_FDIP_ONPATH                     21       95.455%               21       95.455%
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH                     1        4.545%                1        4.545%
                                                    22      100.000%               22      100.000%
                                                  0.05         0.21              0.05         0.21

MEM_REQ_DENIED_NULL                                  0         -nan%                0         -nan%
MEM_REQ_DENIED_INST_OUTOF_CS                         0         -nan%                0         -nan%
MEM_REQ_DENIED_DATA_IN_CS                            0         -nan%                0         -nan%
MEM_REQ_DENIED_DATA_OUTOF_RANGE                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DENIED                                       0         -nan%                0         -nan%
MEM_REQ_NOT_DENIED                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_HIT_WB_STALL                                  0                              0              

EXCLUSION_VIOLATED_OSR                               0         -nan%                0         -nan%
EXCLUSION_VIOLATED_NOTOSR                            0         -nan%                0         -nan%
EXCLUSION_NOT_VIOLATED                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DIRTY_WRITE_TO_ICACHE                                0                              0              

STREAM_DC_HIT_NOSEND                                 0         -nan%                0         -nan%
STREAM_WBQDC_HIT_NOSEND                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

STREAM_DCACHE_PREF_HIT                               0                              0              

PREF_DC_HIT_ON_INSERT                                0         -nan%                0         -nan%
PREF_L1_HIT_ON_INSERT                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_NEWREQ_MATCHED_MLC_REQ                           34                             34              

MLC_NEWREQ_MATCHED_L2_PREF                         115                            115              

MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT                   0        0.0000                0        0.0000

NEWREQ_WB_MATCH_IGNORED                              0                              0              

DEMAND_MATCH_WB_NEW_DONE_FUNC                        0         -nan%                0         -nan%
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_DONE_FUNC_SAME                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB                                      0         -nan%                0         -nan%
DEMAND_MATCH_WB_NODIRTY                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WBALL_IFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DSTORE                            0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_IPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_DPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_WB                                0         -nan%                0         -nan%
DEMAND_MATCH_WBALL_WB_NODIRTY                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB_IFETCH                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_DFETCH                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_DSTORE                               0         -nan%                0         -nan%
DEMAND_MATCH_WB_IPRF                                 0         -nan%                0         -nan%
DEMAND_MATCH_WB_DPRF                                 0         -nan%                0         -nan%
DEMAND_MATCH_WB_WB                                   0         -nan%                0         -nan%
DEMAND_MATCH_WB_WB_NODIRTY                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DEMAND_MATCH_WB_ND_IFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DFETCH                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DSTORE                            0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_IPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_DPRF                              0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_WB                                0         -nan%                0         -nan%
DEMAND_MATCH_WB_ND_WB_NODIRTY                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

WB_MATCH_DEMAND                                      0        0.000%                0        0.000%
WB_MATCH_PREF                                        0        0.000%                0        0.000%
WB_MATCH_WB                                          0        0.000%                0        0.000%
WB_MATCH_WB_FILTERED                           1872641      100.000%          1872641      100.000%
                                               1872641      100.000%          1872641      100.000%
                                                  3.00         3.00              3.00         3.00

WB_COMING_BACK_FROM_MEM                              0                              0              

WB_COMING_BACK_FROM_L1                               0                              0              

WB_COMING_BACK_FROM_MLC                              0                              0              

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH               38        0.059%               38        0.059%
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC         64339       99.941%            64339       99.941%
                                                 64377      100.000%            64377      100.000%
                                                  1.00         1.00              1.00         1.00

TOTAL_ONPATH_ICACHE_FILLS                            0                              0              

TOTAL_ONPATH_DCACHE_FILLS                            0                              0              

TOTAL_ONPATH_L1_FILLS                                0                              0              

PER1K_ONPATH_ICACHE_FILLS                            0        0.0000                0        0.0000

PER1K_ONPATH_DCACHE_FILLS                            0        0.0000                0        0.0000

PER1K_ONPATH_L1_FILLS                                0        0.0000                0        0.0000

PER1K_L1_DEMAND_MISS_ONPATH                       7659        0.7659             7659        0.7659

PER1K_L1_DEMAND_MISS_OFFPATH                        40        0.0040               40        0.0040

L2_IDEAL_FILL_L1                                     0         -nan%                0         -nan%
L2_IDEAL_MISS_L2                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L2_IDEAL_FILL_ICACHE                                 0         -nan%                0         -nan%
L2_IDEAL_MISS_ICACHE                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

HPS_MISS_DELTA__0                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__1                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__2                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__3                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__4                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__5                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__6                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__7                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__8                                    0         -nan%                0         -nan%
HPS_MISS_DELTA__9                                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

HPS_HIT_DELTA__0                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__1                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__2                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__3                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__4                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__5                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__6                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__7                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__8                                     0         -nan%                0         -nan%
HPS_HIT_DELTA__9                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DC_MISS_DELTA__0                                     0         -nan%                0         -nan%
DC_MISS_DELTA__1                                     0         -nan%                0         -nan%
DC_MISS_DELTA__2                                     0         -nan%                0         -nan%
DC_MISS_DELTA__3                                     0         -nan%                0         -nan%
DC_MISS_DELTA__4                                     0         -nan%                0         -nan%
DC_MISS_DELTA__5                                     0         -nan%                0         -nan%
DC_MISS_DELTA__6                                     0         -nan%                0         -nan%
DC_MISS_DELTA__7                                     0         -nan%                0         -nan%
DC_MISS_DELTA__8                                     0         -nan%                0         -nan%
DC_MISS_DELTA__9                                     0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ONE_MORE_SUCESS                                      0         -nan%                0         -nan%
ONE_MORE_DISCARDED_L0CACHE                           0         -nan%                0         -nan%
ONE_MORE_DISCARDED_MEM_REQ_FULL                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

PREF_L1_TOTAL_SENT                                3177                           3177              

PREF_L1_TOTAL_USED                                1277       91.739%             1277       91.739%
PREF_L1_TOTAL_PARTIAL_USED                         115        8.261%              115        8.261%
PREF_L1_TOTAL_NOT_USED                               0        0.000%                0        0.000%
PREF_L1_TOTAL_DROPPED                                0        0.000%                0        0.000%
                                                  1392      100.000%             1392      100.000%
                                                  0.08         0.26              0.08         0.26

PREF_MLC_TOTAL_SENT                                  0                              0              

PREF_MLC_TOTAL_USED                                281       70.960%              281       70.960%
PREF_MLC_TOTAL_PARTIAL_USED                        115       29.040%              115       29.040%
PREF_MLC_TOTAL_NOT_USED                              0        0.000%                0        0.000%
PREF_MLC_TOTAL_DROPPED                               0        0.000%                0        0.000%
                                                   396      100.000%              396      100.000%
                                                  0.29         0.38              0.29         0.38

CORE_MLC_PREF_REQ_MISS                              16        0.146%               16        0.146%
CORE_MLC_DEMAND_MISS                             10451       95.226%            10451       95.226%
CORE_MLC_WB_MISS                                   508        4.629%              508        4.629%
                                                 10975      100.000%            10975      100.000%
                                                  1.04         0.31              1.04         0.31

CORE_MLC_PREF_REQ_HIT                          2076109       85.800%          2076109       85.800%
CORE_MLC_DEMAND_HIT                             339371       14.025%           339371       14.025%
CORE_MLC_WB_HIT                                   4236        0.175%             4236        0.175%
                                               2419716      100.000%          2419716      100.000%
                                                  0.14         0.33              0.14         0.33

CORE_MLC_HIT                                    339371       97.012%           339371       97.012%
CORE_MLC_MISS                                    10451        2.988%            10451        2.988%
                                                349822      100.000%           349822      100.000%
                                                  0.03         0.17              0.03         0.17

CORE_MLC_FILL                                    11090      100.000%            11090      100.000%
CORE_MLC_WB_FILL                                     0        0.000%                0        0.000%
                                                 11090      100.000%            11090      100.000%
                                                  0.00         0.00              0.00         0.00

CORE_MLC_DEMAND_FILL                             10959       98.819%            10959       98.819%
CORE_MLC_PREF_FILL                                 131        1.181%              131        1.181%
                                                 11090      100.000%            11090      100.000%
                                                  0.01         0.11              0.01         0.11

CORE_MLC_PREF_FILL_USED                            281       70.960%              281       70.960%
CORE_MLC_PREF_FILL_PARTIAL_USED                    115       29.040%              115       29.040%
CORE_MLC_PREF_FILL_NOT_USED                          0        0.000%                0        0.000%
                                                   396      100.000%              396      100.000%
                                                  0.29         0.38              0.29         0.38

CORE_L1_PREF_REQ_MISS                             3179       27.987%             3179       27.987%
CORE_L1_DEMAND_MISS                               7673       67.550%             7673       67.550%
CORE_L1_WB_MISS                                    507        4.463%              507        4.463%
                                                 11359      100.000%            11359      100.000%
                                                  0.76         0.36              0.76         0.36

CORE_L1_PREF_REQ_HIT                               445       12.765%              445       12.765%
CORE_L1_DEMAND_HIT                                2779       79.719%             2779       79.719%
CORE_L1_WB_HIT                                     262        7.516%              262        7.516%
                                                  3486      100.000%             3486      100.000%
                                                  0.95         0.39              0.95         0.39

CORE_L1_HIT                                       2779       26.522%             2779       26.522%
CORE_L1_MISS                                      7699       73.478%             7699       73.478%
                                                 10478      100.000%            10478      100.000%
                                                  0.73         0.67              0.73         0.67

CORE_L1_FILL                                     11359      100.000%            11359      100.000%
CORE_L1_WB_FILL                                      0        0.000%                0        0.000%
                                                 11359      100.000%            11359      100.000%
                                                  0.00         0.00              0.00         0.00

CORE_L1_DEMAND_FILL                               8180       72.013%             8180       72.013%
CORE_L1_PREF_FILL                                 3179       27.987%             3179       27.987%
                                                 11359      100.000%            11359      100.000%
                                                  0.28         0.41              0.28         0.41

CORE_L1_PREF_FILL_USED                            1277       91.739%             1277       91.739%
CORE_L1_PREF_FILL_PARTIAL_USED                     115        8.261%              115        8.261%
CORE_L1_PREF_FILL_NOT_USED                           0        0.000%                0        0.000%
                                                  1392      100.000%             1392      100.000%
                                                  0.08         0.26              0.08         0.26

CORE_L1_DEMAND_USED_POS0                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS1                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS2                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS3                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS4                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS5                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS6                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS7                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS8                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS9                             0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS10                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS11                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS12                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS13                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS14                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS15                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS16                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS17                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS18                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS19                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS20                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS21                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS22                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS23                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS24                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS25                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS26                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS27                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS28                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS29                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS30                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS31                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS32                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS33                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS34                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS35                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS36                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS37                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS38                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS39                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS40                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS41                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS42                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS43                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS44                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS45                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS46                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS47                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS48                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS49                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS50                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS51                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS52                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS53                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS54                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS55                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS56                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS57                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS58                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS59                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS60                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS61                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS62                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS63                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS64                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS65                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS66                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS67                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS68                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS69                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS70                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS71                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS72                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS73                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS74                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS75                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS76                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS77                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS78                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS79                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS80                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS81                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS82                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS83                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS84                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS85                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS86                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS87                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS88                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS89                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS90                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS91                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS92                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS93                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS94                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS95                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS96                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS97                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS98                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS99                            0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS100                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS101                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS102                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS103                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS104                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS105                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS106                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS107                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS108                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS109                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS110                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS111                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS112                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS113                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS114                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS115                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS116                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS117                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS118                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS119                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS120                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS121                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS122                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS123                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS124                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS125                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS126                           0         -nan%                0         -nan%
CORE_L1_DEMAND_USED_POS127                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_L1_PREF_USED_POS0                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS1                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS2                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS3                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS4                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS5                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS6                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS7                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS8                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS9                               0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS10                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS11                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS12                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS13                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS14                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS15                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS16                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS17                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS18                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS19                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS20                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS21                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS22                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS23                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS24                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS25                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS26                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS27                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS28                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS29                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS30                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS31                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS32                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS33                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS34                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS35                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS36                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS37                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS38                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS39                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS40                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS41                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS42                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS43                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS44                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS45                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS46                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS47                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS48                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS49                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS50                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS51                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS52                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS53                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS54                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS55                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS56                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS57                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS58                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS59                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS60                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS61                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS62                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS63                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS64                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS65                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS66                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS67                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS68                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS69                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS70                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS71                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS72                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS73                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS74                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS75                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS76                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS77                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS78                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS79                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS80                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS81                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS82                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS83                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS84                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS85                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS86                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS87                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS88                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS89                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS90                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS91                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS92                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS93                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS94                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS95                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS96                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS97                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS98                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS99                              0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS100                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS101                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS102                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS103                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS104                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS105                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS106                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS107                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS108                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS109                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS110                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS111                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS112                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS113                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS114                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS115                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS116                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS117                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS118                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS119                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS120                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS121                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS122                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS123                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS124                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS125                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS126                             0         -nan%                0         -nan%
CORE_L1_PREF_USED_POS127                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_TOTAL_SETS_ALL_INTERVALS                        0                              0              

CORE_L1_AVG_NUM_WAYS                                 0          -nan                0          -nan

L1_PARTITION_INTERVALS                               0                              0              

NORESET_L1_PARTITION                                 0                              0              

L1_SHADOW_ACCESS                                     0                              0              

L1_SHADOW_ACCESS_STALLING                            0                              0              

L1_SHADOW_ACCESS_DEMAND                              0                              0              

L1_SHADOW_HIT                                        0                              0              

L1_SHADOW_HIT_STALLING                               0                              0              

L1_SHADOW_HIT_DEMAND                                 0                              0              

L1_SHADOW_UNTIMELY_HIT                               0                              0              

L1_SHADOW_UNTIMELY_HIT_STALLING                      0                              0              

L1_SHADOW_UNTIMELY_HIT_DEMAND                        0                              0              

L1_SHADOW_HIT_POS0                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS1                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS2                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS3                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS4                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS5                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS6                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS7                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS8                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS9                                   0         -nan%                0         -nan%
L1_SHADOW_HIT_POS10                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS11                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS12                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS13                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS14                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS15                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS16                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS17                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS18                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS19                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS20                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS21                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS22                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS23                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS24                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS25                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS26                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS27                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS28                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS29                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS30                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS31                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS32                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS33                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS34                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS35                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS36                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS37                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS38                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS39                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS40                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS41                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS42                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS43                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS44                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS45                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS46                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS47                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS48                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS49                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS50                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS51                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS52                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS53                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS54                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS55                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS56                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS57                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS58                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS59                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS60                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS61                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS62                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS63                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS64                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS65                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS66                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS67                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS68                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS69                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS70                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS71                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS72                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS73                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS74                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS75                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS76                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS77                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS78                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS79                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS80                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS81                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS82                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS83                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS84                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS85                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS86                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS87                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS88                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS89                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS90                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS91                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS92                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS93                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS94                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS95                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS96                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS97                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS98                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS99                                  0         -nan%                0         -nan%
L1_SHADOW_HIT_POS100                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS101                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS102                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS103                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS104                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS105                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS106                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS107                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS108                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS109                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS110                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS111                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS112                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS113                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS114                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS115                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS116                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS117                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS118                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS119                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS120                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS121                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS122                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS123                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS124                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS125                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS126                                 0         -nan%                0         -nan%
L1_SHADOW_HIT_POS127                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_SHADOW_STALLING_HIT_POS0                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS1                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS2                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS3                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS4                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS5                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS6                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS7                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS8                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS9                          0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS10                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS11                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS12                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS13                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS14                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS15                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS16                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS17                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS18                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS19                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS20                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS21                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS22                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS23                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS24                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS25                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS26                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS27                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS28                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS29                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS30                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS31                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS32                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS33                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS34                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS35                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS36                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS37                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS38                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS39                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS40                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS41                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS42                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS43                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS44                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS45                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS46                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS47                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS48                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS49                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS50                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS51                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS52                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS53                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS54                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS55                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS56                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS57                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS58                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS59                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS60                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS61                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS62                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS63                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS64                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS65                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS66                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS67                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS68                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS69                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS70                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS71                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS72                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS73                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS74                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS75                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS76                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS77                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS78                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS79                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS80                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS81                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS82                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS83                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS84                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS85                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS86                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS87                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS88                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS89                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS90                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS91                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS92                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS93                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS94                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS95                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS96                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS97                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS98                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS99                         0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS100                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS101                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS102                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS103                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS104                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS105                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS106                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS107                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS108                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS109                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS110                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS111                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS112                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS113                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS114                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS115                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS116                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS117                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS118                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS119                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS120                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS121                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS122                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS123                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS124                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS125                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS126                        0         -nan%                0         -nan%
L1_SHADOW_STALLING_HIT_POS127                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

L1_SHADOW_DEMAND_HIT_POS0                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS1                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS2                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS3                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS4                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS5                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS6                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS7                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS8                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS9                            0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS10                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS11                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS12                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS13                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS14                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS15                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS16                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS17                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS18                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS19                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS20                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS21                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS22                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS23                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS24                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS25                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS26                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS27                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS28                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS29                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS30                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS31                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS32                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS33                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS34                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS35                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS36                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS37                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS38                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS39                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS40                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS41                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS42                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS43                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS44                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS45                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS46                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS47                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS48                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS49                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS50                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS51                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS52                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS53                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS54                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS55                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS56                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS57                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS58                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS59                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS60                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS61                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS62                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS63                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS64                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS65                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS66                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS67                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS68                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS69                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS70                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS71                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS72                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS73                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS74                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS75                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS76                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS77                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS78                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS79                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS80                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS81                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS82                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS83                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS84                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS85                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS86                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS87                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS88                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS89                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS90                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS91                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS92                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS93                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS94                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS95                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS96                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS97                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS98                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS99                           0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS100                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS101                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS102                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS103                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS104                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS105                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS106                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS107                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS108                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS109                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS110                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS111                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS112                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS113                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS114                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS115                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS116                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS117                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS118                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS119                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS120                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS121                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS122                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS123                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS124                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS125                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS126                          0         -nan%                0         -nan%
L1_SHADOW_DEMAND_HIT_POS127                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_MLC_SENT                                   0                              0              

CORE_PREF_MLC_USED                                 281       70.960%              281       70.960%
CORE_PREF_MLC_PARTIAL_USED                         115       29.040%              115       29.040%
CORE_PREF_MLC_NOT_USED                               0        0.000%                0        0.000%
CORE_PREF_MLC_DROPPED                                0        0.000%                0        0.000%
                                                   396      100.000%              396      100.000%
                                                  0.29         0.38              0.29         0.38

CORE_PREF_L1_SENT                                 3177                           3177              

CORE_PREF_L1_USED                                 1277       91.739%             1277       91.739%
CORE_PREF_L1_PARTIAL_USED                          115        8.261%              115        8.261%
CORE_PREF_L1_NOT_USED                                0        0.000%                0        0.000%
CORE_PREF_L1_DROPPED                                 0        0.000%                0        0.000%
                                                  1392      100.000%             1392      100.000%
                                                  0.08         0.26              0.08         0.26

TOTAL_MEM_LATENCY                              3232056      284.5370          3232056      284.5370

TOTAL_MEM_LATENCY_DEMAND                       2693986      329.3381          2693986      329.3381

TOTAL_MEM_LATENCY_PREF                          538070      169.2576           538070      169.2576

CORE_MEM_LATENCY                               3232056      284.5370          3232056      284.5370

CORE_MEM_LATENCY_DEMAND                        2693986      329.3381          2693986      329.3381

CORE_MEM_LATENCY_PREF                           538070      169.2576           538070      169.2576

CORE_MEM_LATENCY_IFETCH                          12492        0.778%            12492        0.778%
CORE_MEM_LATENCY_DFETCH                        1075128       66.967%          1075128       66.967%
CORE_MEM_LATENCY_DSTORE                           5993        0.373%             5993        0.373%
CORE_MEM_LATENCY_IPRF                              303        0.019%              303        0.019%
CORE_MEM_LATENCY_UOCPRF                              0        0.000%                0        0.000%
CORE_MEM_LATENCY_FDIPPRF                        117453        7.316%           117453        7.316%
CORE_MEM_LATENCY_DPRF                                0        0.000%                0        0.000%
CORE_MEM_LATENCY_WB                             394089       24.547%           394089       24.547%
CORE_MEM_LATENCY_WB_NODIRTY                          0        0.000%                0        0.000%
                                               1605458      100.000%          1605458      100.000%
                                                  2.76         2.62              2.76         2.62

CORE_MEM_STALLING_LATENCY_IFETCH                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DFETCH                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DSTORE                     0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_IPRF                       0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_DPRF                       0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_WB                         0         -nan%                0         -nan%
CORE_MEM_STALLING_LATENCY_WB_NODIRTY                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

TOTAL_L1_MISS_LATENCY                          1605458      141.3380          1605458      141.3380

TOTAL_L1_MISS_LATENCY_DEMAND                   1193229      145.8715          1193229      145.8715

TOTAL_L1_MISS_LATENCY_PREF                      412229      129.6725           412229      129.6725

CORE_L1_MISS_LATENCY                           1605458      141.3380          1605458      141.3380

CORE_L1_MISS_LATENCY_DEMAND                    1193229      145.8715          1193229      145.8715

CORE_L1_MISS_LATENCY_PREF                       412229      129.6725           412229      129.6725

CORE_EVICTED_L1_DEMAND                               0         -nan%                0         -nan%
CORE_EVICTED_L1_PREF_USED                            0         -nan%                0         -nan%
CORE_EVICTED_L1_PREF_NOT_USED                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_EVICTED_MLC_DEMAND                           3983       94.451%             3983       94.451%
CORE_EVICTED_MLC_PREF_USED                          97        2.300%               97        2.300%
CORE_EVICTED_MLC_PREF_NOT_USED                     137        3.249%              137        3.249%
                                                  4217      100.000%             4217      100.000%
                                                  0.09         0.37              0.09         0.37

CORE_MEM_LATENCY_AVE_DEMAND                     420242           inf           420242           inf

CORE_MEM_LATENCY_AVE_PREF_USED                   18359           inf            18359           inf

CORE_MEM_LATENCY_AVE_PREF_NOT_USED               36384           inf            36384           inf

DRAM_LATENCY                                         0                              0              

TOTAL_DRAM_LATENCY                                   0                              0              

DRAM_CLOSED_PAGE_POLICY_CMD                          0                              0              

DRAM_ACTIVATE_STALLING                               0                              0              

DRAM_PRECHARGE_STALLING                              0                              0              

DRAM_PRECHARGE_STALLING_WAIT_CYCLES                  0                              0              

L1_STAY_DEMAND                                       0          -nan                0          -nan

L1_STAY_PREF_USED                                    0          -nan                0          -nan

L1_STAY_PREF_NOT_USED                                0          -nan                0          -nan

TOTAL_DATA_MISS_LATENCY                        2545387                        2545387              

TOTAL_DATA_MISS_COUNT                            18108                          18108              

CORE_PREF_L1_NOT_USED_LATENCY200                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY400                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY600                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY800                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY1000                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY1200                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY1400                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY1600                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_LATENCY1600MORE                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_L1_NOT_USED_DISTANCE_1                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_2                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_4                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_8                     0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_16                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_32                    0         -nan%                0         -nan%
CORE_PREF_L1_NOT_USED_DISTANCE_MORE                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_L1_USED_LATENCY200                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY400                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY600                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY800                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY1000                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY1200                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY1400                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY1600                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_LATENCY1600MORE                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_L1_USED_DISTANCE_1                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_2                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_4                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_8                         0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_16                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_32                        0         -nan%                0         -nan%
CORE_PREF_L1_USED_DISTANCE_MORE                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_L1_DEMAND_LATENCY300                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY400                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY500                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY600                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY700                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY800                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY900                       0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY1000                      0         -nan%                0         -nan%
CORE_PREF_L1_DEMAND_LATENCY1000MORE                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_PREF_MLC_NOT_USED_LATENCY200                   26       18.978%               26       18.978%
CORE_PREF_MLC_NOT_USED_LATENCY400                  105       76.642%              105       76.642%
CORE_PREF_MLC_NOT_USED_LATENCY600                    6        4.380%                6        4.380%
CORE_PREF_MLC_NOT_USED_LATENCY800                    0        0.000%                0        0.000%
CORE_PREF_MLC_NOT_USED_LATENCY1000                   0        0.000%                0        0.000%
CORE_PREF_MLC_NOT_USED_LATENCY1200                   0        0.000%                0        0.000%
CORE_PREF_MLC_NOT_USED_LATENCY1400                   0        0.000%                0        0.000%
CORE_PREF_MLC_NOT_USED_LATENCY1600                   0        0.000%                0        0.000%
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE               0        0.000%                0        0.000%
                                                   137      100.000%              137      100.000%
                                                  0.85         0.27              0.85         0.27

CORE_PREF_MLC_USED_LATENCY200                       52       53.608%               52       53.608%
CORE_PREF_MLC_USED_LATENCY400                       41       42.268%               41       42.268%
CORE_PREF_MLC_USED_LATENCY600                        4        4.124%                4        4.124%
CORE_PREF_MLC_USED_LATENCY800                        0        0.000%                0        0.000%
CORE_PREF_MLC_USED_LATENCY1000                       0        0.000%                0        0.000%
CORE_PREF_MLC_USED_LATENCY1200                       0        0.000%                0        0.000%
CORE_PREF_MLC_USED_LATENCY1400                       0        0.000%                0        0.000%
CORE_PREF_MLC_USED_LATENCY1600                       0        0.000%                0        0.000%
CORE_PREF_MLC_USED_LATENCY1600MORE                   0        0.000%                0        0.000%
                                                    97      100.000%               97      100.000%
                                                  0.51         0.44              0.51         0.44

CORE_PREF_MLC_DEMAND_LATENCY300                   3883       97.489%             3883       97.489%
CORE_PREF_MLC_DEMAND_LATENCY400                     67        1.682%               67        1.682%
CORE_PREF_MLC_DEMAND_LATENCY500                     13        0.326%               13        0.326%
CORE_PREF_MLC_DEMAND_LATENCY600                      2        0.050%                2        0.050%
CORE_PREF_MLC_DEMAND_LATENCY700                      1        0.025%                1        0.025%
CORE_PREF_MLC_DEMAND_LATENCY800                      1        0.025%                1        0.025%
CORE_PREF_MLC_DEMAND_LATENCY900                      1        0.025%                1        0.025%
CORE_PREF_MLC_DEMAND_LATENCY1000                     2        0.050%                2        0.050%
CORE_PREF_MLC_DEMAND_LATENCY1000MORE                13        0.326%               13        0.326%
                                                  3983      100.000%             3983      100.000%
                                                  0.06         0.53              0.06         0.53

TOTAL_BATCH_FORMED                                   0                              0              

TOTAL_BATCH_MEM_REQ_MARKED                           0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED                            0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED_DEMAND                     0          -nan                0          -nan

CORE_BATCH_MEM_REQ_MARKED_PREF                       0          -nan                0          -nan

DRAM_ROW_BATCHES                                     0                              0              

REJECTED_QUEUE_MLC                                   0                              0              

REJECTED_QUEUE_L1                                    0                              0              

REJECTED_QUEUE_BUS_OUT                               0                              0              

LEADING_LOAD_LATENCY                                 0        0.0000                0        0.0000

LEADING_LOADS                                        0        0.0000                0        0.0000

MEM_REQ_CRITICAL_PATH_LENGTH                         0        0.0000                0        0.0000

TOTAL_MEM_REQ_LATENCY                                0                              0              

TOTAL_CRITICAL_MEM_REQ_LATENCY                       0          -nan                0          -nan

TOTAL_CRITICAL_BANK_LATENCY                          0          -nan                0          -nan

TOTAL_MEMORY_SLACK                                   0        0.0000                0        0.0000

TOTAL_CHIP_UTILIZATION                               0        0.0000                0        0.0000

CHIP_BUSY_UNDER_CRITICAL_REQS                        0        0.0000                0        0.0000

PERF_PRED_NUM_STAT_RESETS                            0                              0              

PERF_PRED_RESET_STATS_CYCLE                          0                              0              

PERF_PRED_CYCLE                                3629867                        3629867              

ESTIMATED_ALONE_CYCLES                               0        0.0000                0        0.0000

NUM_WINDOWS_WITH_DCACHE_MISS                     28853                          28853              

LONGEST_DCACHE_MISS_CHAIN                       142779                         142779              

NUM_DCACHE_MISSES_IN_WINDOW_1                       84        0.291%               84        0.291%
NUM_DCACHE_MISSES_IN_WINDOW_2                       71        0.246%               71        0.246%
NUM_DCACHE_MISSES_IN_WINDOW_3                       81        0.281%               81        0.281%
NUM_DCACHE_MISSES_IN_WINDOW_4                       93        0.322%               93        0.322%
NUM_DCACHE_MISSES_IN_WINDOW_5                      112        0.388%              112        0.388%
NUM_DCACHE_MISSES_IN_WINDOW_6                      137        0.475%              137        0.475%
NUM_DCACHE_MISSES_IN_WINDOW_7                      166        0.575%              166        0.575%
NUM_DCACHE_MISSES_IN_WINDOW_8                      201        0.697%              201        0.697%
NUM_DCACHE_MISSES_IN_WINDOW_9                      467        1.619%              467        1.619%
NUM_DCACHE_MISSES_IN_WINDOW_10                     412        1.428%              412        1.428%
NUM_DCACHE_MISSES_IN_WINDOW_11                    7518       26.056%             7518       26.056%
NUM_DCACHE_MISSES_IN_WINDOW_12                   11148       38.637%            11148       38.637%
NUM_DCACHE_MISSES_IN_WINDOW_13                    7020       24.330%             7020       24.330%
NUM_DCACHE_MISSES_IN_WINDOW_14                     325        1.126%              325        1.126%
NUM_DCACHE_MISSES_IN_WINDOW_15                     326        1.130%              326        1.130%
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE             692        2.398%              692        2.398%
                                                 28853      100.000%            28853      100.000%
                                                 10.84         2.31             10.84         2.31

DCACHE_MLP_IN_WINDOW_1_0                           136        0.471%              136        0.471%
DCACHE_MLP_IN_WINDOW_1_5                           174        0.603%              174        0.603%
DCACHE_MLP_IN_WINDOW_2_0                          7850       27.207%             7850       27.207%
DCACHE_MLP_IN_WINDOW_2_5                         19659       68.135%            19659       68.135%
DCACHE_MLP_IN_WINDOW_3_0                           460        1.594%              460        1.594%
DCACHE_MLP_IN_WINDOW_3_5                           136        0.471%              136        0.471%
DCACHE_MLP_IN_WINDOW_4_0                            87        0.302%               87        0.302%
DCACHE_MLP_IN_WINDOW_4_5                            94        0.326%               94        0.326%
DCACHE_MLP_IN_WINDOW_5_0                            54        0.187%               54        0.187%
DCACHE_MLP_IN_WINDOW_5_5                            18        0.062%               18        0.062%
DCACHE_MLP_IN_WINDOW_6_0                            35        0.121%               35        0.121%
DCACHE_MLP_IN_WINDOW_6_5                            12        0.042%               12        0.042%
DCACHE_MLP_IN_WINDOW_7_0                             7        0.024%                7        0.024%
DCACHE_MLP_IN_WINDOW_7_5                             2        0.007%                2        0.007%
DCACHE_MLP_IN_WINDOW_8_0                             5        0.017%                5        0.017%
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE                   124        0.430%              124        0.430%
                                                 28853      100.000%            28853      100.000%
                                                  2.83         1.11              2.83         1.11

PARAM_CHIP_CYCLE_TIME                                0                              0              

PARAM_CORE_CYCLE_TIME                           312500                         312500              

PARAM_L1_CYCLE_TIME                             312500                         312500              

PARAM_MEMORY_CYCLE_TIME                         833333                         833333              

MEM_REQ_NON_SCHEDULED__0                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED__4                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED__8                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_12                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_16                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_20                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_24                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_28                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_32                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_36                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_40                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_44                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_48                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_52                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_56                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_60                             0         -nan%                0         -nan%
MEM_REQ_NON_SCHEDULED_64                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_REQ_DEMANDS__0                             3468087       95.543%          3468087       95.543%
MEM_REQ_DEMANDS__4                              102339        2.819%           102339        2.819%
MEM_REQ_DEMANDS__8                               48884        1.347%            48884        1.347%
MEM_REQ_DEMANDS_12                                2050        0.056%             2050        0.056%
MEM_REQ_DEMANDS_16                                1579        0.044%             1579        0.044%
MEM_REQ_DEMANDS_20                                2194        0.060%             2194        0.060%
MEM_REQ_DEMANDS_24                                2298        0.063%             2298        0.063%
MEM_REQ_DEMANDS_28                                1447        0.040%             1447        0.040%
MEM_REQ_DEMANDS_32                                 959        0.026%              959        0.026%
MEM_REQ_DEMANDS_36                                  30        0.001%               30        0.001%
MEM_REQ_DEMANDS_40                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_44                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_48                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_52                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_56                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_60                                   0        0.000%                0        0.000%
MEM_REQ_DEMANDS_64                                   0        0.000%                0        0.000%
                                               3629867      100.000%          3629867      100.000%
                                                  0.07         0.40              0.07         0.40

MEM_REQ_PREFS__0                               1157097       31.877%          1157097       31.877%
MEM_REQ_PREFS__4                                260998        7.190%           260998        7.190%
MEM_REQ_PREFS__8                                 78790        2.171%            78790        2.171%
MEM_REQ_PREFS_12                               1992233       54.884%          1992233       54.884%
MEM_REQ_PREFS_16                                 33328        0.918%            33328        0.918%
MEM_REQ_PREFS_20                                 16969        0.467%            16969        0.467%
MEM_REQ_PREFS_24                                 17682        0.487%            17682        0.487%
MEM_REQ_PREFS_28                                 19184        0.529%            19184        0.529%
MEM_REQ_PREFS_32                                 16481        0.454%            16481        0.454%
MEM_REQ_PREFS_36                                  7425        0.205%             7425        0.205%
MEM_REQ_PREFS_40                                  7736        0.213%             7736        0.213%
MEM_REQ_PREFS_44                                  6323        0.174%             6323        0.174%
MEM_REQ_PREFS_48                                  7335        0.202%             7335        0.202%
MEM_REQ_PREFS_52                                  3783        0.104%             3783        0.104%
MEM_REQ_PREFS_56                                  3590        0.099%             3590        0.099%
MEM_REQ_PREFS_60                                   913        0.025%              913        0.025%
MEM_REQ_PREFS_64                                     0        0.000%                0        0.000%
                                               3629867      100.000%          3629867      100.000%
                                                  2.04         1.38              2.04         1.38

MEM_REQ_WRITEBACKS__0                          3629867      100.000%          3629867      100.000%
MEM_REQ_WRITEBACKS__4                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS__8                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_12                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_16                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_20                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_24                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_28                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_32                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_36                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_40                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_44                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_48                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_52                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_56                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_60                                0        0.000%                0        0.000%
MEM_REQ_WRITEBACKS_64                                0        0.000%                0        0.000%
                                               3629867      100.000%          3629867      100.000%
                                                  0.00         0.00              0.00         0.00

MEM_REQ_DEMAND_CYCLES                          7097766                        7097766              

MEM_REQ_PREF_CYCLES                           30503935                       30503935              

MEM_REQ_WB_CYCLES                                67486                          67486              

DRAM_CHANNEL_REQS                                    0                              0              

DRAM_CHANNEL_CRIT_REQS                               0                              0              

DRAM_CHANNEL_CRIT_DIR_SWITCHES                       0                              0              

DRAM_BANK_CRIT_REQS                                  0                              0              

DRAM_INSTA_MLP_SAMPLES                               0                              0              

DRAM_INSTA_MLP_UNIQUE_REQS                           0          -nan                0          -nan

DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000             0          -nan                0          -nan

DRAM_GLOBAL_MLP                                      0          -nan                0          -nan

DRAM_GLOBAL_MLP_0                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_1                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_2                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_3                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_4                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_5                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_6                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_7                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_8                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_9                                    0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_10                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_11                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_12                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_13                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_14                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_15                                   0         -nan%                0         -nan%
DRAM_GLOBAL_MLP_16                                   0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_TOTAL_GLOBAL_MLP_0                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_1                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_2                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_3                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_4                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_5                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_6                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_7                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_8                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_9                              0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_10                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_11                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_12                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_13                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_14                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_15                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_16                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_17                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_18                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_19                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_20                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_21                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_22                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_23                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_24                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_25                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_26                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_27                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_28                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_29                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_30                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_31                             0         -nan%                0         -nan%
DRAM_TOTAL_GLOBAL_MLP_32                             0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

UNIQUE_ROWS_PER_BANK_0                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_1                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_2                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_3                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_4                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_5                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_6                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_7                               0         -nan%                0         -nan%
UNIQUE_ROWS_PER_BANK_MORE                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORE_UNIQUE_ROWS_PER_BANK_0                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_1                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_2                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_3                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_4                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_5                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_6                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_7                          0         -nan%                0         -nan%
CORE_UNIQUE_ROWS_PER_BANK_MORE                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

CORES_PER_BANK_0                                     0         -nan%                0         -nan%
CORES_PER_BANK_1                                     0         -nan%                0         -nan%
CORES_PER_BANK_2                                     0         -nan%                0         -nan%
CORES_PER_BANK_3                                     0         -nan%                0         -nan%
CORES_PER_BANK_4                                     0         -nan%                0         -nan%
CORES_PER_BANK_5                                     0         -nan%                0         -nan%
CORES_PER_BANK_6                                     0         -nan%                0         -nan%
CORES_PER_BANK_7                                     0         -nan%                0         -nan%
CORES_PER_BANK_MORE                                  0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANKS_WITH_REQS_0                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_1                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_2                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_3                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_4                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_5                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_6                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_7                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_8                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_9                                0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_10                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_11                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_12                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_13                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_14                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_15                               0         -nan%                0         -nan%
MEM_BANKS_WITH_REQS_16                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANKS_WITH_REQS                                  0                              0              

DRAM_CHANNEL_IN_DEMAND                               0                              0              

DRAM_BUS_IN_DEMAND                                   0                              0              

DRAM_BANK_IN_DEMAND                                  0                              0              

DRAM_BANK_IN_DEMAND_STALLING                         0                              0              

DRAM_ANY_BANK_IN_DEMAND                              0                              0              

DRAM_BANK_IN_DEMAND_BANK_0                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_1                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_2                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_3                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_4                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_5                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_6                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_7                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_8                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_9                           0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_10                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_11                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_12                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_13                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_14                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_15                          0         -nan%                0         -nan%
DRAM_BANK_IN_DEMAND_BANK_16                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_CONTENTION_BUS                                  0          -nan                0          -nan

DRAM_CONTENTION_BANKS                                0          -nan                0          -nan

DRAM_CONTENTION_FAW                                  0          -nan                0          -nan

DRAM_CONTENTION_BANKS_TIMES_1000                     0          -nan                0          -nan

DRAM_STALL_OTHER_CORE                                0                              0              

DRAM_STALLED_BY_OTHER_CORE                           0                              0              

DRAM_MP_CRIT_PATH                                    0                              0              

DRAM_MP_CRIT_PATH_BUS                                0          -nan                0          -nan

DRAM_MP_CRIT_PATH_BANK                               0          -nan                0          -nan

DRAM_MP_CRIT_PATH_BANK_TRAS                          0          -nan                0          -nan

DRAM_MP_CRIT_PATH_FAW                                0          -nan                0          -nan

DRAM_BLACK_BOX_SERVICE_TIMES_1000                    0                              0              

DRAM_BLACK_BOX_REQS_BUSY_0                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_1                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_2                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_3                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_4                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_5                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_6                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_7                           0         -nan%                0         -nan%
DRAM_BLACK_BOX_REQS_BUSY_8                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

NUM_MEM_SCHED_DECISIONS                              0                              0              

MEM_REQ_NON_SCHEDULED_CANDIDATES                     0          -nan                0          -nan

NUM_MEM_SCHED_DECISIONS_PER_BANK                     0                              0              

MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK             0          -nan                0          -nan

ROW_BUFFER_HITS_BANK_0                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_1                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_2                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_3                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_4                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_5                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_6                               0         -nan%                0         -nan%
ROW_BUFFER_HITS_BANK_7                               0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

ROW_BUFFER_CONFLICTS_BANK_0                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_1                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_2                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_3                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_4                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_5                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_6                          0         -nan%                0         -nan%
ROW_BUFFER_CONFLICTS_BANK_7                          0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

MEM_BANK_WAITING_CYCLES                              0                              0              

MEM_WAITING_CYCLES_TIMES_840                         0                              0              

MEM_PROB_WAITING_CYCLES                              0                              0              

DRAM_SCHED_QUANTA                                    0                              0              

DRAM_SCHED_CORE_PRIORITY_0                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_1                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_2                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_3                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_4                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_5                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_6                           0         -nan%                0         -nan%
DRAM_SCHED_CORE_PRIORITY_7                           0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_SCHED_CMD_SCHEDULED                             0          -nan                0          -nan

DRAM_SCHED_DIFF_CORE_AVAILABLE                       0          -nan                0          -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7                0         -nan%                0         -nan%
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT                   0                              0              

DRAM_BANK_WAIT_CYCLES_ROW_MISS                       0                              0              

DRAM_BANK_WAIT_CYCLES_ROW_HIT                        0                              0              

DRAM_ROW_OPEN_WAIT                                   0                              0              

MEM_QUEUE_ARRIVAL_DISTANCE_0                         0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_10                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_20                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_30                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_40                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_50                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_60                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_70                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_80                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_90                        0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_100                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_110                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_120                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_130                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_140                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_150                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_160                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_170                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_180                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_190                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_200                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_210                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_220                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_230                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_240                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_250                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_260                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_270                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_280                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_290                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_300                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_310                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_320                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_330                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_340                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_350                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_360                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_370                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_380                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_390                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_400                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_410                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_420                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_430                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_440                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_450                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_460                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_470                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_480                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_490                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_500                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_510                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_520                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_530                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_540                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_550                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_560                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_570                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_580                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_590                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_600                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_610                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_620                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_630                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_640                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_650                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_660                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_670                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_680                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_690                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_700                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_710                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_720                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_730                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_740                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_750                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_760                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_770                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_780                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_790                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_800                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_810                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_820                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_830                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_840                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_850                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_860                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_870                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_880                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_890                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_900                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_910                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_920                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_930                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_940                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_950                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_960                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_970                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_980                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_990                       0         -nan%                0         -nan%
MEM_QUEUE_ARRIVAL_DISTANCE_1000                      0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

EQUAL_USE_QUANTUMS                                   0                              0              

EQUAL_USE_BW_MEASURE_PERIODS                         0                              0              

EQUAL_USE_BW                                         0                              0              

EQUAL_USE_BOTTLENECK_BUS                             0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_BANK                            0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_FAW                             0         -nan%                0         -nan%
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW                    0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

EQUAL_USE_BW_BUS                                     0                              0              

EQUAL_USE_BW_BANK                                    0                              0              

EQUAL_USE_BW_FAW                                     0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW                            0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW2                           0                              0              

EQUAL_USE_BW_BUS_PLUS_FAW3                           0                              0              

EQUAL_USE_BW_CRIT_PATH                               0                              0              

EQUAL_USE_BW_BLACK_BOX                               0                              0              

DRAM_BANK_SERVICE                                    0                              0              

DRAM_CONTENDED_BANK_SERVICE                          0                              0              

DRAM_BUS_DIR_SWITCHES                                0                              0              

DRAM_ACTIVATE_TO_COLUMN_LATENCY                      0                              0              

DRAM_ACTIVATE_TO_READ                                0                              0              

DRAM_ACTIVATE_TO_READ_LATENCY                        0          -nan                0          -nan

DRAM_ACTIVATE_TO_WRITE                               0                              0              

DRAM_ACTIVATE_TO_WRITE_LATENCY                       0          -nan                0          -nan

EQUAL_USE_PRIORITY_0                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_1                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_2                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_3                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_4                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_5                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_6                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_7                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_8                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_9                                 0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_10                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_11                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_12                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_13                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_14                                0         -nan%                0         -nan%
EQUAL_USE_PRIORITY_15                                0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_ROW_ACCESSES_0                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_1                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_2                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_3                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_4                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_5                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_6                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_7                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_8                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_9                                  0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_10                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_11                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_12                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_13                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_14                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_15                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_16                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_17                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_18                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_19                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_20                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_21                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_22                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_23                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_24                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_25                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_26                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_27                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_28                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_29                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_30                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_31                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_32                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_33                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_34                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_35                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_36                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_37                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_38                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_39                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_40                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_41                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_42                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_43                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_44                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_45                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_46                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_47                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_48                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_49                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_50                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_51                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_52                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_53                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_54                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_55                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_56                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_57                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_58                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_59                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_60                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_61                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_62                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_63                                 0         -nan%                0         -nan%
DRAM_ROW_ACCESSES_64                                 0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_NUM_REQS_0_TOTAL                                0                              0              

DRAM_NUM_REQS_1_TOTAL                                0                              0              

DRAM_NUM_REQS_2_TOTAL                                0                              0              

DRAM_NUM_REQS_3_TOTAL                                0                              0              

DRAM_NUM_REQS_4_TOTAL                                0                              0              

DRAM_NUM_REQS_5_TOTAL                                0                              0              

DRAM_NUM_REQS_6_TOTAL                                0                              0              

DRAM_NUM_REQS_7_TOTAL                                0                              0              

DRAM_NUM_REQS_8_TOTAL                                0                              0              

DRAM_NUM_REQS_9_TOTAL                                0                              0              

DRAM_NUM_REQS_10_TOTAL                               0                              0              

DRAM_NUM_REQS_11_TOTAL                               0                              0              

DRAM_NUM_REQS_12_TOTAL                               0                              0              

DRAM_NUM_REQS_13_TOTAL                               0                              0              

DRAM_NUM_REQS_14_TOTAL                               0                              0              

DRAM_NUM_REQS_15_TOTAL                               0                              0              

DRAM_NUM_REQS_16_TOTAL                               0                              0              

DRAM_NUM_REQS_17_TOTAL                               0                              0              

DRAM_NUM_REQS_18_TOTAL                               0                              0              

DRAM_NUM_REQS_19_TOTAL                               0                              0              

DRAM_NUM_REQS_20_TOTAL                               0                              0              

DRAM_NUM_REQS_21_TOTAL                               0                              0              

DRAM_NUM_REQS_22_TOTAL                               0                              0              

DRAM_NUM_REQS_23_TOTAL                               0                              0              

DRAM_NUM_REQS_24_TOTAL                               0                              0              

DRAM_NUM_REQS_25_TOTAL                               0                              0              

DRAM_NUM_REQS_26_TOTAL                               0                              0              

DRAM_NUM_REQS_27_TOTAL                               0                              0              

DRAM_NUM_REQS_28_TOTAL                               0                              0              

DRAM_NUM_REQS_29_TOTAL                               0                              0              

DRAM_NUM_REQS_30_TOTAL                               0                              0              

DRAM_NUM_REQS_31_TOTAL                               0                              0              

DRAM_NUM_REQS_32_TOTAL                               0                              0              

DRAM_NUM_REQS_0_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_0_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_0_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_0_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_0_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_0_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_0_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_1_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_1_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_1_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_1_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_1_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_1_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_1_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_2_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_2_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_2_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_2_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_2_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_2_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_2_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_3_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_3_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_3_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_3_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_3_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_3_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_3_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_4_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_4_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_4_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_4_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_4_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_4_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_4_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_5_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_5_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_5_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_5_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_5_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_5_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_5_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_6_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_6_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_6_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_6_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_6_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_6_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_6_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_7_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_7_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_7_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_7_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_7_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_7_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_7_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_8_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_8_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_8_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_8_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_8_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_8_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_8_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_9_IFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_9_DFETCH                               0          -nan                0          -nan

DRAM_NUM_REQS_9_DSTORE                               0          -nan                0          -nan

DRAM_NUM_REQS_9_IPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_9_DPRF                                 0          -nan                0          -nan

DRAM_NUM_REQS_9_WB                                   0          -nan                0          -nan

DRAM_NUM_REQS_9_WB_NODIRTY                           0          -nan                0          -nan

DRAM_NUM_REQS_10_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_10_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_10_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_10_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_10_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_10_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_10_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_11_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_11_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_11_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_11_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_11_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_11_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_11_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_12_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_12_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_12_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_12_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_12_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_12_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_12_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_13_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_13_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_13_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_13_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_13_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_13_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_13_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_14_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_14_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_14_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_14_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_14_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_14_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_14_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_15_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_15_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_15_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_15_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_15_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_15_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_15_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_16_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_16_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_16_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_16_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_16_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_16_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_16_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_17_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_17_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_17_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_17_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_17_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_17_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_17_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_18_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_18_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_18_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_18_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_18_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_18_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_18_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_19_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_19_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_19_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_19_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_19_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_19_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_19_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_20_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_20_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_20_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_20_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_20_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_20_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_20_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_21_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_21_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_21_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_21_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_21_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_21_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_21_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_22_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_22_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_22_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_22_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_22_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_22_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_22_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_23_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_23_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_23_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_23_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_23_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_23_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_23_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_24_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_24_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_24_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_24_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_24_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_24_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_24_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_25_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_25_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_25_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_25_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_25_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_25_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_25_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_26_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_26_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_26_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_26_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_26_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_26_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_26_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_27_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_27_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_27_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_27_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_27_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_27_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_27_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_28_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_28_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_28_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_28_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_28_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_28_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_28_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_29_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_29_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_29_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_29_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_29_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_29_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_29_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_30_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_30_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_30_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_30_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_30_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_30_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_30_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_31_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_31_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_31_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_31_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_31_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_31_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_31_WB_NODIRTY                          0          -nan                0          -nan

DRAM_NUM_REQS_32_IFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_32_DFETCH                              0          -nan                0          -nan

DRAM_NUM_REQS_32_DSTORE                              0          -nan                0          -nan

DRAM_NUM_REQS_32_IPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_32_DPRF                                0          -nan                0          -nan

DRAM_NUM_REQS_32_WB                                  0          -nan                0          -nan

DRAM_NUM_REQS_32_WB_NODIRTY                          0          -nan                0          -nan

DRAM_BOTTLENECK_BUS_0                                0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_10                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_20                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_30                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_40                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_50                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_60                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_70                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_80                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_90                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_BUS_100                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BOTTLENECK_BANKS_0                              0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_10                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_20                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_30                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_40                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_50                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_60                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_70                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_80                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_90                             0         -nan%                0         -nan%
DRAM_BOTTLENECK_BANKS_100                            0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_BOTTLENECK_FAW_0                                0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_10                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_20                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_30                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_40                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_50                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_60                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_70                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_80                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_90                               0         -nan%                0         -nan%
DRAM_BOTTLENECK_FAW_100                              0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING             0                              0              

KNOWN_BAD_ADDRESS                                    0        0.000%                0        0.000%
GOOD_ADDRESS                                   8216594      100.000%          8216594      100.000%
                                               8216594      100.000%          8216594      100.000%
                                                  1.00         1.00              1.00         1.00

BBL_LENGTH_1                                         0         -nan%                0         -nan%
BBL_LENGTH_2                                         0         -nan%                0         -nan%
BBL_LENGTH_3                                         0         -nan%                0         -nan%
BBL_LENGTH_4                                         0         -nan%                0         -nan%
BBL_LENGTH_5                                         0         -nan%                0         -nan%
BBL_LENGTH_6                                         0         -nan%                0         -nan%
BBL_LENGTH_7                                         0         -nan%                0         -nan%
BBL_LENGTH_8                                         0         -nan%                0         -nan%
BBL_LENGTH_9                                         0         -nan%                0         -nan%
BBL_LENGTH_10                                        0         -nan%                0         -nan%
BBL_LENGTH_11                                        0         -nan%                0         -nan%
BBL_LENGTH_12                                        0         -nan%                0         -nan%
BBL_LENGTH_13                                        0         -nan%                0         -nan%
BBL_LENGTH_14                                        0         -nan%                0         -nan%
BBL_LENGTH_15                                        0         -nan%                0         -nan%
BBL_LENGTH_16                                        0         -nan%                0         -nan%
BBL_LENGTH_17                                        0         -nan%                0         -nan%
BBL_LENGTH_18                                        0         -nan%                0         -nan%
BBL_LENGTH_19                                        0         -nan%                0         -nan%
BBL_LENGTH_20                                        0         -nan%                0         -nan%
BBL_LENGTH_21                                        0         -nan%                0         -nan%
BBL_LENGTH_22                                        0         -nan%                0         -nan%
BBL_LENGTH_23                                        0         -nan%                0         -nan%
BBL_LENGTH_24                                        0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan

BBL_DONT_END_PRED_NT_LENGTH_1                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_2                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_3                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_4                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_5                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_6                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_7                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_8                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_9                        0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_10                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_11                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_12                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_13                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_14                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_15                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_16                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_17                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_18                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_19                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_20                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_21                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_22                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_23                       0         -nan%                0         -nan%
BBL_DONT_END_PRED_NT_LENGTH_24                       0         -nan%                0         -nan%
                                                     0         -nan%                0         -nan%
                                                  -nan         -nan              -nan         -nan



