:=:=:=>HIER
::ign;::gen;::variants;::parent;::inst;::lang;::entity;::config;::comment
;;;testbench;inst_t;VHDL;inst_t_e;inst_t_e_rtl_conf;
;;;inst_t;inst_a;VHDL;inst_a_e;inst_a_e_rtl_conf;
;;Off;inst_a;inst_aa;VHDL;inst_aa_e;inst_aa_e_rtl_conf;
;;Off;inst_a;inst_ab;VHDL;inst_ab_e;inst_ab_e_rtl_conf;
;;Off;inst_a;inst_ac;VHDL;inst_ac_e;inst_ac_e_rtl_conf;
;;Off;inst_a;inst_ad;VHDL;inst_ad_e;inst_ad_e_rtl_conf;
;;Off;inst_a;inst_ae;VHDL;inst_ae_e;inst_ae_e_rtl_conf;
;;;inst_t;inst_b;VHDL;inst_b_e;inst_b_e_rtl_conf;
;;Off;inst_t;inst_c;VHDL;inst_c_e;inst_c_e_rtl_conf;
;;Off;inst_t;inst_d;VHDL;inst_d_e;inst_d_e_rtl_conf;
;;Off;inst_t;inst_e;VHDL;inst_e_e;inst_e_e_rtl_conf;
;;Off;inst_e;inst_ea;VHDL;inst_ea_e;inst_ea_e_rtl_conf;
;;Off;inst_e;inst_eb;VHDL;inst_eb_e;inst_eb_e_rtl_conf;
;;Off;inst_e;inst_ec;VHDL;inst_ec_e;inst_ec_e_rtl_conf;
;;Off;inst_e;inst_ed;VHDL;inst_ed_e;inst_ed_e_rtl_conf;
;;Off;inst_e;inst_ee;Verilog;inst_ee_e;inst_ee_e_rtl_conf;
;;Off;inst_e;inst_ef;Verilog;inst_ef_e;inst_ef_e_rtl_conf;
;;Off;inst_e;inst_eg;Verilog;inst_eg_e;inst_eg_e_rtl_conf;
;;Off;inst_ea;inst_eaa;VHDL;inst_eaa_e;inst_eaa_e_rtl_conf;
;;Off;inst_ea;inst_eab;Verilog;inst_eab_e;inst_eab_e_rtl_conf;
;;Off;inst_ea;inst_eac;Verilog;inst_eac_e;inst_eac_e_rtl_conf;
;;Off;inst_eb;inst_eba;VHDL;inst_eba_e;inst_eba_e_rtl_conf;
;;Off;inst_eb;inst_ebb;VHDL;inst_ebb_e;inst_ebb_e_rtl_conf;
;;Off;inst_eb;inst_ebc;Verilog;inst_ebc_e;inst_ebc_e_rtl_conf;
;;Off;inst_ec;inst_eca;Verilog;inst_eca_e;inst_eca_e_rtl_conf;
;;Off;inst_ec;inst_ecb;Verilog;inst_ecb_e;inst_ecb_e_rtl_conf;
;;Off;inst_ec;inst_ecc;Verilog;inst_ecc_e;inst_ecc_e_rtl_conf;
;;Off;inst_ed;inst_eda;Verilog;inst_eda_e;inst_eda_e_rtl_conf;
;;Off;inst_ed;inst_edb;Verilog;inst_edb_e;inst_edb_e_rtl_conf;
#;Generate 10 instances;;inst_a;inst_1;Verilog;inst_1_e;inst_1_e_rtl_conf;
#;$i(1..10);;inst_a;inst_$i;VHDL;inst_$i_e;inst_$i_e_rtl_conf;
:=:=:=>CONN
::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::out;::in;::descr;::comment
#;;Bundle Name;Class;Clk Domain;Type;High;Low;;Signal;Outputs;Inputs;Description;
#;bug20030516.xls;20030516;wilfried.gaensheimer@micronas.com;;;;;;;Drivers;;;
# Bad wiring of single bit to port ...;;;;;;;;;;;;;
# MIX needs to recognize that and expand the entitiy definition accordingly ....;;;;;;;;;;;;;
;;portsel;portsel1;clk;std_ulogic;;;S;iosel_0;;"inst_a/sel(0:0)=(0:0), 
inst_b/sel(0:0)=(0:0)";;
;;portsel;portsel1;clk;std_ulogic;;;S;iosel_1;;"inst_a/sel(1:1)=(0:0), 
inst_b/sel(1:1)=(0:0)";;
;;portsel;portsel1;clk;std_ulogic;;;S;iosel_2;;"inst_a/sel(2:2)=(0:0), 
inst_b/sel(2:2)=(0:0)";;
;;portsel;portsel1;clk;std_ulogic;;;S;iosel_3;;"inst_a/sel(3:3)=(0:0), 
inst_b/sel(3:3)=(0:0)";;
;;portsel;portsel1;clk;std_ulogic;;;S;iosel_4;;"inst_a/sel(4:4)=(0:0), 
inst_b/sel(4:4)=(0:0)";;
;;portsel;portsel1;clk;std_ulogic;;;S;iosel_5;;"inst_a/sel(5:5)=(0:0), 
inst_b/sel(5:5)=(0:0)";;
;;portsel;portsel1;clk;std_ulogic;;;S;iosel_6;;"inst_a/sel(6:6)=(0:0), 
inst_b/sel(6:6)=(0:0)";;
;;portsel;portsel1;clk;std_ulogic;;;S;iosel_7;;"inst_a/sel(7:7)=(0:0), 
inst_b/sel(7:7)=(0:0)";;
