[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847223 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847223 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847223 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11339522 heartbeat IPC: 1.178 cumulative IPC: 1.178 (Simulation time: 00 hr 01 min 47 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18407245 heartbeat IPC: 1.415 cumulative IPC: 1.285 (Simulation time: 00 hr 02 min 44 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26237185 heartbeat IPC: 1.277 cumulative IPC: 1.283 (Simulation time: 00 hr 03 min 46 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 30808559 cumulative IPC: 1.298 (Simulation time: 00 hr 04 min 44 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 30808559 cumulative IPC: 1.298 (Simulation time: 00 hr 04 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.298 instructions: 40000000 cycles: 30808559
CPU 0 Branch Prediction Accuracy: 95.61% MPKI: 9.903 Average ROB Occupancy at Mispredict: 48.76
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.03
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197760 HIT:     194151 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197760 HIT:     194151 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568533 HIT:     460874 MISS:     107659 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430566 HIT:     343608 MISS:      86958 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35417 HIT:      21775 MISS:      13642 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95472 HIT:      95232 MISS:        240 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        259 MISS:       6819 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.12 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3344115 HIT:    3072798 MISS:     271317 MSHR_MERGE:      71616
cpu0->cpu0_L1I LOAD         ACCESS:    3344115 HIT:    3072798 MISS:     271317 MSHR_MERGE:      71616
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.413 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13237780 HIT:   12818330 MISS:     419450 MSHR_MERGE:     146086
cpu0->cpu0_L1D LOAD         ACCESS:    7345408 HIT:    7047357 MISS:     298051 MSHR_MERGE:      67184
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884629 HIT:    5770329 MISS:     114300 MSHR_MERGE:      78881
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7743 HIT:        644 MISS:       7099 MSHR_MERGE:         21
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2956784 HIT:    2911755 MISS:      45029 MSHR_MERGE:      29156
cpu0->cpu0_ITLB LOAD         ACCESS:    2956784 HIT:    2911755 MISS:      45029 MSHR_MERGE:      29156
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.36 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12506244 HIT:   12264369 MISS:     241875 MSHR_MERGE:      59988
cpu0->cpu0_DTLB LOAD         ACCESS:   12506244 HIT:   12264369 MISS:     241875 MSHR_MERGE:      59988
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.841 cycles
cpu0->LLC TOTAL        ACCESS:     135909 HIT:     128570 MISS:       7339 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86958 HIT:      83786 MISS:       3172 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13642 HIT:      10931 MISS:       2711 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28490 HIT:      28378 MISS:        112 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6819 HIT:       5475 MISS:       1344 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        488
  ROW_BUFFER_MISS:       6739
  AVG DBUS CONGESTED CYCLE: 5.247
Channel 0 WQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:        132
  FULL:          0
Channel 0 REFRESHES ISSUED:       2567
