#define __STDC__ 1
#define __STDC_VERSION__ 199901L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
#define __STDC_HOSTED__ 1
#define __GNUC__ 10
#define __GNUC_MINOR__ 2
#define __GNUC_PATCHLEVEL__ 1
#define __VERSION__ "10.2.1 20201103 (release)"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __OPTIMIZE_SIZE__ 1
#define __OPTIMIZE__ 1
#define __FINITE_MATH_ONLY__ 0
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 8
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ unsigned int
#define __PTRDIFF_TYPE__ int
#define __WCHAR_TYPE__ unsigned int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ long unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ long unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ int
#define __UINTPTR_TYPE__ unsigned int
#define __GXX_ABI_VERSION 1014
#define __SCHAR_MAX__ 0x7f
#define __SHRT_MAX__ 0x7fff
#define __INT_MAX__ 0x7fffffff
#define __LONG_MAX__ 0x7fffffffL
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
#define __WCHAR_MAX__ 0xffffffffU
#define __WCHAR_MIN__ 0U
#define __WINT_MAX__ 0xffffffffU
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 0x7fffffff
#define __SIZE_MAX__ 0xffffffffU
#define __SCHAR_WIDTH__ 8
#define __SHRT_WIDTH__ 16
#define __INT_WIDTH__ 32
#define __LONG_WIDTH__ 32
#define __LONG_LONG_WIDTH__ 64
#define __WCHAR_WIDTH__ 32
#define __WINT_WIDTH__ 32
#define __PTRDIFF_WIDTH__ 32
#define __SIZE_WIDTH__ 32
#define __INTMAX_MAX__ 0x7fffffffffffffffLL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 0xffffffffffffffffULL
#define __UINTMAX_C(c) c ## ULL
#define __INTMAX_WIDTH__ 64
#define __SIG_ATOMIC_MAX__ 0x7fffffff
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __SIG_ATOMIC_WIDTH__ 32
#define __INT8_MAX__ 0x7f
#define __INT16_MAX__ 0x7fff
#define __INT32_MAX__ 0x7fffffffL
#define __INT64_MAX__ 0x7fffffffffffffffLL
#define __UINT8_MAX__ 0xff
#define __UINT16_MAX__ 0xffff
#define __UINT32_MAX__ 0xffffffffUL
#define __UINT64_MAX__ 0xffffffffffffffffULL
#define __INT_LEAST8_MAX__ 0x7f
#define __INT8_C(c) c
#define __INT_LEAST8_WIDTH__ 8
#define __INT_LEAST16_MAX__ 0x7fff
#define __INT16_C(c) c
#define __INT_LEAST16_WIDTH__ 16
#define __INT_LEAST32_MAX__ 0x7fffffffL
#define __INT32_C(c) c ## L
#define __INT_LEAST32_WIDTH__ 32
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
#define __INT64_C(c) c ## LL
#define __INT_LEAST64_WIDTH__ 64
#define __UINT_LEAST8_MAX__ 0xff
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 0xffff
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 0xffffffffUL
#define __UINT32_C(c) c ## UL
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 0x7fffffff
#define __INT_FAST8_WIDTH__ 32
#define __INT_FAST16_MAX__ 0x7fffffff
#define __INT_FAST16_WIDTH__ 32
#define __INT_FAST32_MAX__ 0x7fffffff
#define __INT_FAST32_WIDTH__ 32
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
#define __INT_FAST64_WIDTH__ 64
#define __UINT_FAST8_MAX__ 0xffffffffU
#define __UINT_FAST16_MAX__ 0xffffffffU
#define __UINT_FAST32_MAX__ 0xffffffffU
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
#define __INTPTR_MAX__ 0x7fffffff
#define __INTPTR_WIDTH__ 32
#define __UINTPTR_MAX__ 0xffffffffU
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __FLT_EVAL_METHOD_TS_18661_3__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_NORM_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_DIG__ 15
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX_10_EXP__ 308
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_NORM_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_NORM_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __FLT32_MANT_DIG__ 24
#define __FLT32_DIG__ 6
#define __FLT32_MIN_EXP__ (-125)
#define __FLT32_MIN_10_EXP__ (-37)
#define __FLT32_MAX_EXP__ 128
#define __FLT32_MAX_10_EXP__ 38
#define __FLT32_DECIMAL_DIG__ 9
#define __FLT32_MAX__ 3.4028234663852886e+38F32
#define __FLT32_NORM_MAX__ 3.4028234663852886e+38F32
#define __FLT32_MIN__ 1.1754943508222875e-38F32
#define __FLT32_EPSILON__ 1.1920928955078125e-7F32
#define __FLT32_DENORM_MIN__ 1.4012984643248171e-45F32
#define __FLT32_HAS_DENORM__ 1
#define __FLT32_HAS_INFINITY__ 1
#define __FLT32_HAS_QUIET_NAN__ 1
#define __FLT64_MANT_DIG__ 53
#define __FLT64_DIG__ 15
#define __FLT64_MIN_EXP__ (-1021)
#define __FLT64_MIN_10_EXP__ (-307)
#define __FLT64_MAX_EXP__ 1024
#define __FLT64_MAX_10_EXP__ 308
#define __FLT64_DECIMAL_DIG__ 17
#define __FLT64_MAX__ 1.7976931348623157e+308F64
#define __FLT64_NORM_MAX__ 1.7976931348623157e+308F64
#define __FLT64_MIN__ 2.2250738585072014e-308F64
#define __FLT64_EPSILON__ 2.2204460492503131e-16F64
#define __FLT64_DENORM_MIN__ 4.9406564584124654e-324F64
#define __FLT64_HAS_DENORM__ 1
#define __FLT64_HAS_INFINITY__ 1
#define __FLT64_HAS_QUIET_NAN__ 1
#define __FLT32X_MANT_DIG__ 53
#define __FLT32X_DIG__ 15
#define __FLT32X_MIN_EXP__ (-1021)
#define __FLT32X_MIN_10_EXP__ (-307)
#define __FLT32X_MAX_EXP__ 1024
#define __FLT32X_MAX_10_EXP__ 308
#define __FLT32X_DECIMAL_DIG__ 17
#define __FLT32X_MAX__ 1.7976931348623157e+308F32x
#define __FLT32X_NORM_MAX__ 1.7976931348623157e+308F32x
#define __FLT32X_MIN__ 2.2250738585072014e-308F32x
#define __FLT32X_EPSILON__ 2.2204460492503131e-16F32x
#define __FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32x
#define __FLT32X_HAS_DENORM__ 1
#define __FLT32X_HAS_INFINITY__ 1
#define __FLT32X_HAS_QUIET_NAN__ 1
#define __SFRACT_FBIT__ 7
#define __SFRACT_IBIT__ 0
#define __SFRACT_MIN__ (-0.5HR-0.5HR)
#define __SFRACT_MAX__ 0X7FP-7HR
#define __SFRACT_EPSILON__ 0x1P-7HR
#define __USFRACT_FBIT__ 8
#define __USFRACT_IBIT__ 0
#define __USFRACT_MIN__ 0.0UHR
#define __USFRACT_MAX__ 0XFFP-8UHR
#define __USFRACT_EPSILON__ 0x1P-8UHR
#define __FRACT_FBIT__ 15
#define __FRACT_IBIT__ 0
#define __FRACT_MIN__ (-0.5R-0.5R)
#define __FRACT_MAX__ 0X7FFFP-15R
#define __FRACT_EPSILON__ 0x1P-15R
#define __UFRACT_FBIT__ 16
#define __UFRACT_IBIT__ 0
#define __UFRACT_MIN__ 0.0UR
#define __UFRACT_MAX__ 0XFFFFP-16UR
#define __UFRACT_EPSILON__ 0x1P-16UR
#define __LFRACT_FBIT__ 31
#define __LFRACT_IBIT__ 0
#define __LFRACT_MIN__ (-0.5LR-0.5LR)
#define __LFRACT_MAX__ 0X7FFFFFFFP-31LR
#define __LFRACT_EPSILON__ 0x1P-31LR
#define __ULFRACT_FBIT__ 32
#define __ULFRACT_IBIT__ 0
#define __ULFRACT_MIN__ 0.0ULR
#define __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
#define __ULFRACT_EPSILON__ 0x1P-32ULR
#define __LLFRACT_FBIT__ 63
#define __LLFRACT_IBIT__ 0
#define __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
#define __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
#define __LLFRACT_EPSILON__ 0x1P-63LLR
#define __ULLFRACT_FBIT__ 64
#define __ULLFRACT_IBIT__ 0
#define __ULLFRACT_MIN__ 0.0ULLR
#define __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
#define __ULLFRACT_EPSILON__ 0x1P-64ULLR
#define __SACCUM_FBIT__ 7
#define __SACCUM_IBIT__ 8
#define __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
#define __SACCUM_MAX__ 0X7FFFP-7HK
#define __SACCUM_EPSILON__ 0x1P-7HK
#define __USACCUM_FBIT__ 8
#define __USACCUM_IBIT__ 8
#define __USACCUM_MIN__ 0.0UHK
#define __USACCUM_MAX__ 0XFFFFP-8UHK
#define __USACCUM_EPSILON__ 0x1P-8UHK
#define __ACCUM_FBIT__ 15
#define __ACCUM_IBIT__ 16
#define __ACCUM_MIN__ (-0X1P15K-0X1P15K)
#define __ACCUM_MAX__ 0X7FFFFFFFP-15K
#define __ACCUM_EPSILON__ 0x1P-15K
#define __UACCUM_FBIT__ 16
#define __UACCUM_IBIT__ 16
#define __UACCUM_MIN__ 0.0UK
#define __UACCUM_MAX__ 0XFFFFFFFFP-16UK
#define __UACCUM_EPSILON__ 0x1P-16UK
#define __LACCUM_FBIT__ 31
#define __LACCUM_IBIT__ 32
#define __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
#define __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
#define __LACCUM_EPSILON__ 0x1P-31LK
#define __ULACCUM_FBIT__ 32
#define __ULACCUM_IBIT__ 32
#define __ULACCUM_MIN__ 0.0ULK
#define __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
#define __ULACCUM_EPSILON__ 0x1P-32ULK
#define __LLACCUM_FBIT__ 31
#define __LLACCUM_IBIT__ 32
#define __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
#define __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
#define __LLACCUM_EPSILON__ 0x1P-31LLK
#define __ULLACCUM_FBIT__ 32
#define __ULLACCUM_IBIT__ 32
#define __ULLACCUM_MIN__ 0.0ULLK
#define __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
#define __ULLACCUM_EPSILON__ 0x1P-32ULLK
#define __QQ_FBIT__ 7
#define __QQ_IBIT__ 0
#define __HQ_FBIT__ 15
#define __HQ_IBIT__ 0
#define __SQ_FBIT__ 31
#define __SQ_IBIT__ 0
#define __DQ_FBIT__ 63
#define __DQ_IBIT__ 0
#define __TQ_FBIT__ 127
#define __TQ_IBIT__ 0
#define __UQQ_FBIT__ 8
#define __UQQ_IBIT__ 0
#define __UHQ_FBIT__ 16
#define __UHQ_IBIT__ 0
#define __USQ_FBIT__ 32
#define __USQ_IBIT__ 0
#define __UDQ_FBIT__ 64
#define __UDQ_IBIT__ 0
#define __UTQ_FBIT__ 128
#define __UTQ_IBIT__ 0
#define __HA_FBIT__ 7
#define __HA_IBIT__ 8
#define __SA_FBIT__ 15
#define __SA_IBIT__ 16
#define __DA_FBIT__ 31
#define __DA_IBIT__ 32
#define __TA_FBIT__ 63
#define __TA_IBIT__ 64
#define __UHA_FBIT__ 8
#define __UHA_IBIT__ 8
#define __USA_FBIT__ 16
#define __USA_IBIT__ 16
#define __UDA_FBIT__ 32
#define __UDA_IBIT__ 32
#define __UTA_FBIT__ 64
#define __UTA_IBIT__ 64
#define __REGISTER_PREFIX__ 
#define __USER_LABEL_PREFIX__ 
#define __GNUC_STDC_INLINE__ 1
#define __NO_INLINE__ 1
#define __CHAR_UNSIGNED__ 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define __HAVE_SPECULATION_SAFE_VALUE 1
#define __GCC_HAVE_DWARF2_CFI_ASM 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#undef __ARM_FEATURE_DSP
#define __ARM_FEATURE_QBIT 1
#define __ARM_FEATURE_SAT 1
#undef __ARM_FEATURE_CRYPTO
#define __ARM_FEATURE_UNALIGNED 1
#undef __ARM_FEATURE_QRDMX
#undef __ARM_FEATURE_CRC32
#undef __ARM_FEATURE_DOTPROD
#undef __ARM_FEATURE_COMPLEX
#define __ARM_32BIT_STATE 1
#undef __ARM_FEATURE_MVE
#undef __ARM_FEATURE_CMSE
#undef __ARM_FEATURE_LDREX
#define __ARM_FEATURE_LDREX 7
#define __ARM_FEATURE_CLZ 1
#undef __ARM_FEATURE_NUMERIC_MAXMIN
#undef __ARM_FEATURE_SIMD32
#define __ARM_SIZEOF_MINIMAL_ENUM 1
#define __ARM_SIZEOF_WCHAR_T 4
#undef __ARM_ARCH_PROFILE
#define __ARM_ARCH_PROFILE 77
#define __arm__ 1
#undef __ARM_ARCH
#define __ARM_ARCH 7
#define __APCS_32__ 1
#define __GCC_ASM_FLAG_OUTPUTS__ 1
#define __thumb__ 1
#define __thumb2__ 1
#define __THUMBEL__ 1
#undef __ARM_ARCH_ISA_THUMB
#define __ARM_ARCH_ISA_THUMB 2
#define __ARMEL__ 1
#define __SOFTFP__ 1
#define __VFP_FP__ 1
#undef __ARM_FP
#undef __ARM_FP16_FORMAT_IEEE
#undef __ARM_FP16_FORMAT_ALTERNATIVE
#undef __ARM_FP16_ARGS
#undef __ARM_FEATURE_FP16_SCALAR_ARITHMETIC
#undef __ARM_FEATURE_FP16_VECTOR_ARITHMETIC
#undef __ARM_FEATURE_FP16_FML
#undef __ARM_FEATURE_FMA
#undef __ARM_NEON__
#undef __ARM_NEON
#undef __ARM_NEON_FP
#define __THUMB_INTERWORK__ 1
#define __ARM_ARCH_7M__ 1
#define __ARM_PCS 1
#define __ARM_EABI__ 1
#undef __FDPIC__
#define __ARM_ARCH_EXT_IDIV__ 1
#define __ARM_FEATURE_IDIV 1
#define __ARM_ASM_SYNTAX_UNIFIED__ 1
#undef __ARM_FEATURE_COPROC
#define __ARM_FEATURE_COPROC 15
#undef __ARM_FEATURE_CDE
#undef __ARM_FEATURE_CDE_COPROC
#undef __ARM_FEATURE_MATMUL_INT8
#undef __ARM_FEATURE_BF16_SCALAR_ARITHMETIC
#undef __ARM_FEATURE_BF16_VECTOR_ARITHMETIC
#undef __ARM_BF16_FORMAT_ALTERNATIVE
#define __GXX_TYPEINFO_EQUALITY_INLINE 0
#define __ELF__ 1
#define __USES_INITFINI__ 1
#define __CUSTOMER_CODE__ 1
#define WDT_FEATURE_ENABLE 1
#define FEATURE_UART_HELP_DUMP_ENABLE 1
#define FEATURE_DUMP_CHECK 1
#define FEATURE_OPENCPU_ENABLE 1
#define CONFIG_SRV_WAKEUP_OUT_SUPPORT 1
#define CONFIG_MG_WAKEUP_IN_PAD_INDEX 2
#define CONFIG_SRV_WAKEUP_OUT_PAD_INDEX 42
#define CONFIG_SRV_WAKEUP_OUT_GPIO 22
#define CONFIG_MG_SIM_HOTPLUG_SUPPORT 1
#define CONFIG_MG_GPS_EN_PAD_INDEX 41
#define CONFIG_MG_GPS_EN_GPIO 21
#define CONFIG_UART_AT_SUPPORT 1
#define FEATURE_OPENCPU_AT_ENABLE 1
#define __CURRENT_FILE_NAME__ app_test
#define __EC618 1
#define CHIP_EC618 1
#define CORE_IS_AP 1
#define SDK_REL_BUILD 1
#define FEATURE_OS_ENABLE 1
#define configUSE_NEWLIB_REENTRANT 1
#define LWIP_CONFIG_FILE "lwip_config_ec6180h00.h"
#define MBEDTLS_CONFIG_FILE "config_ec_ssl_comm.h"
#define DEBUG_LOG_HEADER_FILE "debug_log_dummy.h"
#define TRACE_LEVEL 5
#define SOFTPACK_VERSION ""
#define HAVE_STRUCT_TIMESPEC 1
#define _STRING_H_ 
#define _ANSIDECL_H_ 
#define __NEWLIB_H__ 1
#define _NEWLIB_VERSION_H__ 1
#define _NEWLIB_VERSION "3.3.0"
#define __NEWLIB__ 3
#define __NEWLIB_MINOR__ 3
#define __NEWLIB_PATCHLEVEL__ 0
#define _WANT_REENT_SMALL 1
#define _REENT_CHECK_VERIFY 1
#define _MB_LEN_MAX 1
#define HAVE_INITFINI_ARRAY 1
#define _ATEXIT_DYNAMIC_ALLOC 1
#define _HAVE_LONG_DOUBLE 1
#define _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL 1
#define _LDBL_EQ_DBL 1
#define _LITE_EXIT 1
#define _REENT_GLOBAL_ATEXIT 1
#define _NANO_FORMATTED_IO 1
#define _RETARGETABLE_LOCKING 1
#define __SYS_CONFIG_H__ 
#define __IEEE_LITTLE_ENDIAN 
#define __OBSOLETE_MATH_DEFAULT 1
#define __OBSOLETE_MATH __OBSOLETE_MATH_DEFAULT
#define _SYS_FEATURES_H 
#define __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))
#define __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi)
#undef _DEFAULT_SOURCE
#define _DEFAULT_SOURCE 1
#undef _POSIX_SOURCE
#define _POSIX_SOURCE 1
#undef _POSIX_C_SOURCE
#define _POSIX_C_SOURCE 200809L
#undef _ATFILE_SOURCE
#define _ATFILE_SOURCE 1
#define __ATFILE_VISIBLE 1
#define __BSD_VISIBLE 1
#define __GNU_VISIBLE 0
#define __ISO_C_VISIBLE 1999
#define __LARGEFILE_VISIBLE 0
#define __MISC_VISIBLE 1
#define __POSIX_VISIBLE 200809
#define __SVID_VISIBLE 1
#define __XSI_VISIBLE 0
#define __SSP_FORTIFY_LEVEL 0
#define _POINTER_INT long
#undef __RAND_MAX
#define __RAND_MAX 0x7fffffff
#define __EXPORT 
#define __IMPORT 
#define _READ_WRITE_RETURN_TYPE int
#define _READ_WRITE_BUFSIZE_TYPE int
#define _REENT_SMALL 
#define _BEGIN_STD_C 
#define _END_STD_C 
#define _NOTHROW 
#define _LONG_DOUBLE long double
#define _ATTRIBUTE(attrs) __attribute__ (attrs)
#define _ELIDABLE_INLINE static __inline__
#define _NOINLINE __attribute__ ((__noinline__))
#define _NOINLINE_STATIC _NOINLINE static
#define _SYS_REENT_H_ 
#define _STDDEF_H 
#define _STDDEF_H_ 
#define _ANSI_STDDEF_H 
#define _PTRDIFF_T 
#define _T_PTRDIFF_ 
#define _T_PTRDIFF 
#define __PTRDIFF_T 
#define _PTRDIFF_T_ 
#define _BSD_PTRDIFF_T_ 
#define ___int_ptrdiff_t_h 
#define _GCC_PTRDIFF_T 
#define _PTRDIFF_T_DECLARED 
typedef int ptrdiff_t;
#undef __need_ptrdiff_t
#define __size_t__ 
#define __SIZE_T__ 
#define _SIZE_T 
#define _SYS_SIZE_T_H 
#define _T_SIZE_ 
#define _T_SIZE 
#define __SIZE_T 
#define _SIZE_T_ 
#define _BSD_SIZE_T_ 
#define _SIZE_T_DEFINED_ 
#define _SIZE_T_DEFINED 
#define _BSD_SIZE_T_DEFINED_ 
#define _SIZE_T_DECLARED 
#define ___int_size_t_h 
#define _GCC_SIZE_T 
#define _SIZET_ 
#define __size_t 
typedef unsigned int size_t;
#undef __need_size_t
#define __wchar_t__ 
#define __WCHAR_T__ 
#define _WCHAR_T 
#define _T_WCHAR_ 
#define _T_WCHAR 
#define __WCHAR_T 
#define _WCHAR_T_ 
#define _BSD_WCHAR_T_ 
#define _WCHAR_T_DEFINED_ 
#define _WCHAR_T_DEFINED 
#define _WCHAR_T_H 
#define ___int_wchar_t_h 
#define __INT_WCHAR_T_H 
#define _GCC_WCHAR_T 
#define _WCHAR_T_DECLARED 
#undef _BSD_WCHAR_T_
typedef unsigned int wchar_t;
#undef __need_wchar_t
#undef NULL
#define NULL ((void *)0)
#undef __need_NULL
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define _SYS__TYPES_H 
#define __need_size_t 
#define __need_wint_t 
#undef __need_ptrdiff_t
#undef __need_size_t
#undef __need_wchar_t
#define _WINT_T 
typedef unsigned int wint_t;
#undef __need_wint_t
#undef NULL
#define NULL ((void *)0)
#undef __need_NULL
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define _MACHINE__TYPES_H 
#define _MACHINE__DEFAULT_TYPES_H 
#define __EXP(x) __ ##x ##__
#define __have_longlong64 1
#define __have_long32 1
typedef signed char __int8_t;
typedef unsigned char __uint8_t;
#define ___int8_t_defined 1
typedef short int __int16_t;
typedef short unsigned int __uint16_t;
#define ___int16_t_defined 1
typedef long int __int32_t;
typedef long unsigned int __uint32_t;
#define ___int32_t_defined 1
typedef long long int __int64_t;
typedef long long unsigned int __uint64_t;
#define ___int64_t_defined 1
typedef signed char __int_least8_t;
typedef unsigned char __uint_least8_t;
#define ___int_least8_t_defined 1
typedef short int __int_least16_t;
typedef short unsigned int __uint_least16_t;
#define ___int_least16_t_defined 1
typedef long int __int_least32_t;
typedef long unsigned int __uint_least32_t;
#define ___int_least32_t_defined 1
typedef long long int __int_least64_t;
typedef long long unsigned int __uint_least64_t;
#define ___int_least64_t_defined 1
typedef long long int __intmax_t;
typedef long long unsigned int __uintmax_t;
typedef int __intptr_t;
typedef unsigned int __uintptr_t;
#undef __EXP
typedef long __blkcnt_t;
typedef long __blksize_t;
typedef __uint64_t __fsblkcnt_t;
typedef __uint32_t __fsfilcnt_t;
typedef long _off_t;
typedef int __pid_t;
typedef short __dev_t;
typedef unsigned short __uid_t;
typedef unsigned short __gid_t;
typedef __uint32_t __id_t;
typedef unsigned short __ino_t;
typedef __uint32_t __mode_t;
__extension__ typedef long long _off64_t;
typedef _off_t __off_t;
typedef _off64_t __loff_t;
typedef long __key_t;
typedef long _fpos_t;
#undef __size_t
typedef unsigned int __size_t;
#define unsigned signed
typedef signed int _ssize_t;
#undef unsigned
typedef _ssize_t __ssize_t;
typedef struct
{
  int __count;
  union
  {
    wint_t __wch;
    unsigned char __wchb[4];
  } __value;
} _mbstate_t;
typedef void *_iconv_t;
#define _CLOCK_T_ unsigned long
typedef unsigned long __clock_t;
#define _TIME_T_ __int_least64_t
typedef __int_least64_t __time_t;
#define _CLOCKID_T_ unsigned long
typedef unsigned long __clockid_t;
#define _TIMER_T_ unsigned long
typedef unsigned long __timer_t;
typedef __uint8_t __sa_family_t;
typedef __uint32_t __socklen_t;
typedef int __nl_item;
typedef unsigned short __nlink_t;
typedef long __suseconds_t;
typedef unsigned long __useconds_t;
typedef __builtin_va_list __va_list;
#define _NULL 0
#define __Long long
typedef unsigned long __ULong;
#define __SYS_LOCK_H__ 
struct __lock;
typedef struct __lock * _LOCK_T;
#define _LOCK_RECURSIVE_T _LOCK_T
#define __LOCK_INIT(class,lock) extern struct __lock __lock_ ## lock; class _LOCK_T lock = &__lock_ ## lock
#define __LOCK_INIT_RECURSIVE(class,lock) __LOCK_INIT(class,lock)
extern void __retarget_lock_init(_LOCK_T *lock);
#define __lock_init(lock) __retarget_lock_init(&lock)
extern void __retarget_lock_init_recursive(_LOCK_T *lock);
#define __lock_init_recursive(lock) __retarget_lock_init_recursive(&lock)
extern void __retarget_lock_close(_LOCK_T lock);
#define __lock_close(lock) __retarget_lock_close(lock)
extern void __retarget_lock_close_recursive(_LOCK_T lock);
#define __lock_close_recursive(lock) __retarget_lock_close_recursive(lock)
extern void __retarget_lock_acquire(_LOCK_T lock);
#define __lock_acquire(lock) __retarget_lock_acquire(lock)
extern void __retarget_lock_acquire_recursive(_LOCK_T lock);
#define __lock_acquire_recursive(lock) __retarget_lock_acquire_recursive(lock)
extern int __retarget_lock_try_acquire(_LOCK_T lock);
#define __lock_try_acquire(lock) __retarget_lock_try_acquire(lock)
extern int __retarget_lock_try_acquire_recursive(_LOCK_T lock);
#define __lock_try_acquire_recursive(lock) __retarget_lock_try_acquire_recursive(lock)
extern void __retarget_lock_release(_LOCK_T lock);
#define __lock_release(lock) __retarget_lock_release(lock)
extern void __retarget_lock_release_recursive(_LOCK_T lock);
#define __lock_release_recursive(lock) __retarget_lock_release_recursive(lock)
typedef _LOCK_T _flock_t;
struct _reent;
struct __locale_t;
struct _Bigint
{
  struct _Bigint *_next;
  int _k, _maxwds, _sign, _wds;
  __ULong _x[1];
};
struct __tm
{
  int __tm_sec;
  int __tm_min;
  int __tm_hour;
  int __tm_mday;
  int __tm_mon;
  int __tm_year;
  int __tm_wday;
  int __tm_yday;
  int __tm_isdst;
};
#define _ATEXIT_SIZE 32
struct _on_exit_args {
 void * _fnargs[32];
 void * _dso_handle[32];
 __ULong _fntypes;
 __ULong _is_cxa;
};
struct _atexit {
 struct _atexit *_next;
 int _ind;
 void (*_fns[32])(void);
        struct _on_exit_args * _on_exit_args_ptr;
};
#define _ATEXIT_INIT {_NULL, 0, {_NULL}, _NULL}
#define _REENT_INIT_ATEXIT 
struct __sbuf {
 unsigned char *_base;
 int _size;
};
struct __sFILE_fake {
  unsigned char *_p;
  int _r;
  int _w;
  short _flags;
  short _file;
  struct __sbuf _bf;
  int _lbfsize;
  struct _reent *_data;
};
extern void __sinit (struct _reent *);
#define _REENT_SMALL_CHECK_INIT(ptr) do { if ((ptr) && !(ptr)->__sdidinit) __sinit (ptr); } while (0)
struct __sFILE {
  unsigned char *_p;
  int _r;
  int _w;
  short _flags;
  short _file;
  struct __sbuf _bf;
  int _lbfsize;
  struct _reent *_data;
  void * _cookie;
  int (*_read) (struct _reent *, void *,
        char *, int);
  int (*_write) (struct _reent *, void *,
         const char *,
         int);
  _fpos_t (*_seek) (struct _reent *, void *, _fpos_t, int);
  int (*_close) (struct _reent *, void *);
  struct __sbuf _ub;
  unsigned char *_up;
  int _ur;
  unsigned char _ubuf[3];
  unsigned char _nbuf[1];
  struct __sbuf _lb;
  int _blksize;
  _off_t _offset;
  _flock_t _lock;
  _mbstate_t _mbstate;
  int _flags2;
};
typedef struct __sFILE __FILE;
struct _glue
{
  struct _glue *_next;
  int _niobs;
  __FILE *_iobs;
};
#define _RAND48_SEED_0 (0x330e)
#define _RAND48_SEED_1 (0xabcd)
#define _RAND48_SEED_2 (0x1234)
#define _RAND48_MULT_0 (0xe66d)
#define _RAND48_MULT_1 (0xdeec)
#define _RAND48_MULT_2 (0x0005)
#define _RAND48_ADD (0x000b)
struct _rand48 {
  unsigned short _seed[3];
  unsigned short _mult[3];
  unsigned short _add;
  __extension__ unsigned long long _rand_next;
};
#define _REENT_EMERGENCY_SIZE 25
#define _REENT_ASCTIME_SIZE 26
#define _REENT_SIGNAL_SIZE 24
struct _mprec
{
  struct _Bigint *_result;
  int _result_k;
  struct _Bigint *_p5s;
  struct _Bigint **_freelist;
};
struct _misc_reent
{
  char *_strtok_last;
  _mbstate_t _mblen_state;
  _mbstate_t _wctomb_state;
  _mbstate_t _mbtowc_state;
  char _l64a_buf[8];
  int _getdate_err;
  _mbstate_t _mbrlen_state;
  _mbstate_t _mbrtowc_state;
  _mbstate_t _mbsrtowcs_state;
  _mbstate_t _wcrtomb_state;
  _mbstate_t _wcsrtombs_state;
};
struct _reent
{
  int _errno;
  __FILE *_stdin, *_stdout, *_stderr;
  int _inc;
  char *_emergency;
  int __sdidinit;
  int _unspecified_locale_info;
  struct __locale_t *_locale;
  struct _mprec *_mp;
  void (*__cleanup) (struct _reent *);
  int _gamma_signgam;
  int _cvtlen;
  char *_cvtbuf;
  struct _rand48 *_r48;
  struct __tm *_localtime_buf;
  char *_asctime_buf;
  void (**(_sig_func))(int);
  struct _glue __sglue;
  __FILE *__sf;
  struct _misc_reent *_misc;
  char *_signal_buf;
};
extern const struct __sFILE_fake __sf_fake_stdin;
extern const struct __sFILE_fake __sf_fake_stdout;
extern const struct __sFILE_fake __sf_fake_stderr;
#define _REENT_INIT(var) { 0, (__FILE *)&__sf_fake_stdin, (__FILE *)&__sf_fake_stdout, (__FILE *)&__sf_fake_stderr, 0, _NULL, 0, 0, _NULL, _NULL, _NULL, 0, 0, _NULL, _NULL, _NULL, _NULL, _NULL, _REENT_INIT_ATEXIT {_NULL, 0, _NULL}, _NULL, _NULL, _NULL }
#define _REENT_INIT_PTR_ZEROED(var) { (var)->_stdin = (__FILE *)&__sf_fake_stdin; (var)->_stdout = (__FILE *)&__sf_fake_stdout; (var)->_stderr = (__FILE *)&__sf_fake_stderr; }
#undef assert
#define assert(__e) ((__e) ? (void)0 : __assert_func (__FILE__, __LINE__, __ASSERT_FUNC, #__e))
#define __ASSERT_FUNC __func__
void __assert (const char *, int, const char *)
     __attribute__ ((__noreturn__));
void __assert_func (const char *, int, const char *, const char *)
     __attribute__ ((__noreturn__));
#define __reent_assert(x) ((x) ? (void)0 : __assert_func(__FILE__, __LINE__, (char *)0, "REENT malloc succeeded"))
#define _REENT_CHECK(var,what,type,size,init) do { struct _reent *_r = (var); if (_r->what == NULL) { _r->what = (type)malloc(size); __reent_assert(_r->what); init; } } while (0)
#define _REENT_CHECK_TM(var) _REENT_CHECK(var, _localtime_buf, struct __tm *, sizeof *((var)->_localtime_buf), )
#define _REENT_CHECK_ASCTIME_BUF(var) _REENT_CHECK(var, _asctime_buf, char *, _REENT_ASCTIME_SIZE, memset((var)->_asctime_buf, 0, _REENT_ASCTIME_SIZE))
#define _REENT_INIT_RAND48(var) do { struct _reent *_r = (var); _r->_r48->_seed[0] = _RAND48_SEED_0; _r->_r48->_seed[1] = _RAND48_SEED_1; _r->_r48->_seed[2] = _RAND48_SEED_2; _r->_r48->_mult[0] = _RAND48_MULT_0; _r->_r48->_mult[1] = _RAND48_MULT_1; _r->_r48->_mult[2] = _RAND48_MULT_2; _r->_r48->_add = _RAND48_ADD; _r->_r48->_rand_next = 1; } while (0)
#define _REENT_CHECK_RAND48(var) _REENT_CHECK(var, _r48, struct _rand48 *, sizeof *((var)->_r48), _REENT_INIT_RAND48((var)))
#define _REENT_INIT_MP(var) do { struct _reent *_r = (var); _r->_mp->_result_k = 0; _r->_mp->_result = _r->_mp->_p5s = _NULL; _r->_mp->_freelist = _NULL; } while (0)
#define _REENT_CHECK_MP(var) _REENT_CHECK(var, _mp, struct _mprec *, sizeof *((var)->_mp), _REENT_INIT_MP(var))
#define _REENT_CHECK_EMERGENCY(var) _REENT_CHECK(var, _emergency, char *, _REENT_EMERGENCY_SIZE, )
#define _REENT_INIT_MISC(var) do { struct _reent *_r = (var); _r->_misc->_strtok_last = _NULL; _r->_misc->_mblen_state.__count = 0; _r->_misc->_mblen_state.__value.__wch = 0; _r->_misc->_wctomb_state.__count = 0; _r->_misc->_wctomb_state.__value.__wch = 0; _r->_misc->_mbtowc_state.__count = 0; _r->_misc->_mbtowc_state.__value.__wch = 0; _r->_misc->_mbrlen_state.__count = 0; _r->_misc->_mbrlen_state.__value.__wch = 0; _r->_misc->_mbrtowc_state.__count = 0; _r->_misc->_mbrtowc_state.__value.__wch = 0; _r->_misc->_mbsrtowcs_state.__count = 0; _r->_misc->_mbsrtowcs_state.__value.__wch = 0; _r->_misc->_wcrtomb_state.__count = 0; _r->_misc->_wcrtomb_state.__value.__wch = 0; _r->_misc->_wcsrtombs_state.__count = 0; _r->_misc->_wcsrtombs_state.__value.__wch = 0; _r->_misc->_l64a_buf[0] = '\0'; _r->_misc->_getdate_err = 0; } while (0)
#define _REENT_CHECK_MISC(var) _REENT_CHECK(var, _misc, struct _misc_reent *, sizeof *((var)->_misc), _REENT_INIT_MISC(var))
#define _REENT_CHECK_SIGNAL_BUF(var) _REENT_CHECK(var, _signal_buf, char *, _REENT_SIGNAL_SIZE, )
#define _REENT_SIGNGAM(ptr) ((ptr)->_gamma_signgam)
#define _REENT_RAND_NEXT(ptr) ((ptr)->_r48->_rand_next)
#define _REENT_RAND48_SEED(ptr) ((ptr)->_r48->_seed)
#define _REENT_RAND48_MULT(ptr) ((ptr)->_r48->_mult)
#define _REENT_RAND48_ADD(ptr) ((ptr)->_r48->_add)
#define _REENT_MP_RESULT(ptr) ((ptr)->_mp->_result)
#define _REENT_MP_RESULT_K(ptr) ((ptr)->_mp->_result_k)
#define _REENT_MP_P5S(ptr) ((ptr)->_mp->_p5s)
#define _REENT_MP_FREELIST(ptr) ((ptr)->_mp->_freelist)
#define _REENT_ASCTIME_BUF(ptr) ((ptr)->_asctime_buf)
#define _REENT_TM(ptr) ((ptr)->_localtime_buf)
#define _REENT_EMERGENCY(ptr) ((ptr)->_emergency)
#define _REENT_STRTOK_LAST(ptr) ((ptr)->_misc->_strtok_last)
#define _REENT_MBLEN_STATE(ptr) ((ptr)->_misc->_mblen_state)
#define _REENT_MBTOWC_STATE(ptr) ((ptr)->_misc->_mbtowc_state)
#define _REENT_WCTOMB_STATE(ptr) ((ptr)->_misc->_wctomb_state)
#define _REENT_MBRLEN_STATE(ptr) ((ptr)->_misc->_mbrlen_state)
#define _REENT_MBRTOWC_STATE(ptr) ((ptr)->_misc->_mbrtowc_state)
#define _REENT_MBSRTOWCS_STATE(ptr) ((ptr)->_misc->_mbsrtowcs_state)
#define _REENT_WCRTOMB_STATE(ptr) ((ptr)->_misc->_wcrtomb_state)
#define _REENT_WCSRTOMBS_STATE(ptr) ((ptr)->_misc->_wcsrtombs_state)
#define _REENT_L64A_BUF(ptr) ((ptr)->_misc->_l64a_buf)
#define _REENT_GETDATE_ERR_P(ptr) (&((ptr)->_misc->_getdate_err))
#define _REENT_SIGNAL_BUF(ptr) ((ptr)->_signal_buf)
#define _REENT_INIT_PTR(var) { memset((var), 0, sizeof(*(var))); _REENT_INIT_PTR_ZEROED(var); }
#define _Kmax (sizeof (size_t) << 3)
#define __ATTRIBUTE_IMPURE_PTR__ 
extern struct _reent *_impure_ptr ;
extern struct _reent *const _global_impure_ptr ;
void _reclaim_reent (struct _reent *);
#define _REENT _impure_ptr
#define _GLOBAL_REENT _global_impure_ptr
extern struct _atexit *_global_atexit;
#define _GLOBAL_ATEXIT _global_atexit
#define _SYS_CDEFS_H_ 
#define __PMT(args) args
#define __DOTS , ...
#define __THROW 
#define __ASMNAME(cname) __XSTRING (__USER_LABEL_PREFIX__) cname
#define __ptr_t void *
#define __long_double_t long double
#define __attribute_malloc__ 
#define __attribute_pure__ 
#define __attribute_format_strfmon__(a,b) 
#define __flexarr [0]
#define __bounded 
#define __unbounded 
#define __ptrvalue 
#define __has_extension __has_feature
#define __has_feature(x) 0
#define __BEGIN_DECLS 
#define __END_DECLS 
#define __GNUCLIKE_ASM 3
#define __GNUCLIKE_MATH_BUILTIN_CONSTANTS 
#define __GNUCLIKE___TYPEOF 1
#define __GNUCLIKE___OFFSETOF 1
#define __GNUCLIKE___SECTION 1
#define __GNUCLIKE_CTOR_SECTION_HANDLING 1
#define __GNUCLIKE_BUILTIN_CONSTANT_P 1
#define __GNUCLIKE_BUILTIN_VARARGS 1
#define __GNUCLIKE_BUILTIN_STDARG 1
#define __GNUCLIKE_BUILTIN_VAALIST 1
#define __GNUC_VA_LIST_COMPATIBILITY 1
#define __compiler_membar() __asm __volatile(" " : : : "memory")
#define __GNUCLIKE_BUILTIN_NEXT_ARG 1
#define __GNUCLIKE_MATH_BUILTIN_RELOPS 
#define __GNUCLIKE_BUILTIN_MEMCPY 1
#define __CC_SUPPORTS_INLINE 1
#define __CC_SUPPORTS___INLINE 1
#define __CC_SUPPORTS___INLINE__ 1
#define __CC_SUPPORTS___FUNC__ 1
#define __CC_SUPPORTS_WARNING 1
#define __CC_SUPPORTS_VARADIC_XXX 1
#define __CC_SUPPORTS_DYNAMIC_ARRAY_INIT 1
#define __P(protos) protos
#define __CONCAT1(x,y) x ## y
#define __CONCAT(x,y) __CONCAT1(x,y)
#define __STRING(x) #x
#define __XSTRING(x) __STRING(x)
#define __const const
#define __signed signed
#define __volatile volatile
#define __weak_symbol __attribute__((__weak__))
#define __dead2 __attribute__((__noreturn__))
#define __pure2 __attribute__((__const__))
#define __unused __attribute__((__unused__))
#define __used __attribute__((__used__))
#define __packed __attribute__((__packed__))
#define __aligned(x) __attribute__((__aligned__(x)))
#define __section(x) __attribute__((__section__(x)))
#define __alloc_size(x) __attribute__((__alloc_size__(x)))
#define __alloc_size2(n,x) __attribute__((__alloc_size__(n, x)))
#define __alloc_align(x) __attribute__((__alloc_align__(x)))
#define _Alignas(x) __aligned(x)
#define _Alignof(x) __alignof(x)
#define _Atomic(T) struct { T volatile __val; }
#define _Noreturn __dead2
#define _Thread_local __thread
#define __generic(expr,t,yes,no) __builtin_choose_expr( __builtin_types_compatible_p(__typeof(expr), t), yes, no)
#define __min_size(x) static (x)
#define __malloc_like __attribute__((__malloc__))
#define __pure __attribute__((__pure__))
#define __always_inline __inline__ __attribute__((__always_inline__))
#define __noinline __attribute__ ((__noinline__))
#define __nonnull(x) __attribute__((__nonnull__ x))
#define __nonnull_all __attribute__((__nonnull__))
#define __fastcall __attribute__((__fastcall__))
#define __result_use_check __attribute__((__warn_unused_result__))
#define __returns_twice __attribute__((__returns_twice__))
#define __unreachable() __builtin_unreachable()
#define __restrict restrict
#define __predict_true(exp) __builtin_expect((exp), 1)
#define __predict_false(exp) __builtin_expect((exp), 0)
#define __null_sentinel __attribute__((__sentinel__))
#define __exported __attribute__((__visibility__("default")))
#define __hidden __attribute__((__visibility__("hidden")))
#define __offsetof(type,field) offsetof(type, field)
#define __rangeof(type,start,end) (__offsetof(type, end) - __offsetof(type, start))
#define __containerof(x,s,m) ({ const volatile __typeof(((s *)0)->m) *__x = (x); __DEQUALIFY(s *, (const volatile char *)__x - __offsetof(s, m));})
#define __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg)))
#define __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg)))
#define __format_arg(fmtarg) __attribute__((__format_arg__ (fmtarg)))
#define __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg)))
#define __strftimelike(fmtarg,firstvararg) __attribute__((__format__ (__strftime__, fmtarg, firstvararg)))
#define __printf0like(fmtarg,firstvararg) 
#define __strong_reference(sym,aliassym) extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym)))
#define __weak_reference(sym,alias) __asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym)
#define __warn_references(sym,msg) __asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous")
#define __sym_compat(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@" #verid)
#define __sym_default(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@@" #verid)
#define __FBSDID(s) struct __hack
#define __RCSID(s) struct __hack
#define __RCSID_SOURCE(s) struct __hack
#define __SCCSID(s) struct __hack
#define __COPYRIGHT(s) struct __hack
#define __DECONST(type,var) ((type)(__uintptr_t)(const void *)(var))
#define __DEVOLATILE(type,var) ((type)(__uintptr_t)(volatile void *)(var))
#define __DEQUALIFY(type,var) ((type)(__uintptr_t)(const volatile void *)(var))
#define _Nonnull 
#define _Nullable 
#define _Null_unspecified 
#define __NULLABILITY_PRAGMA_PUSH 
#define __NULLABILITY_PRAGMA_POP 
#define __arg_type_tag(arg_kind,arg_idx,type_tag_idx) 
#define __datatype_type_tag(kind,type) 
#define __lock_annotate(x) 
#define __lockable __lock_annotate(lockable)
#define __locks_exclusive(...) __lock_annotate(exclusive_lock_function(__VA_ARGS__))
#define __locks_shared(...) __lock_annotate(shared_lock_function(__VA_ARGS__))
#define __trylocks_exclusive(...) __lock_annotate(exclusive_trylock_function(__VA_ARGS__))
#define __trylocks_shared(...) __lock_annotate(shared_trylock_function(__VA_ARGS__))
#define __unlocks(...) __lock_annotate(unlock_function(__VA_ARGS__))
#define __asserts_exclusive(...) __lock_annotate(assert_exclusive_lock(__VA_ARGS__))
#define __asserts_shared(...) __lock_annotate(assert_shared_lock(__VA_ARGS__))
#define __requires_exclusive(...) __lock_annotate(exclusive_locks_required(__VA_ARGS__))
#define __requires_shared(...) __lock_annotate(shared_locks_required(__VA_ARGS__))
#define __requires_unlocked(...) __lock_annotate(locks_excluded(__VA_ARGS__))
#define __no_lock_analysis __lock_annotate(no_thread_safety_analysis)
#define __guarded_by(x) __lock_annotate(guarded_by(x))
#define __pt_guarded_by(x) __lock_annotate(pt_guarded_by(x))
#define __need_size_t 
#define __need_NULL 
#undef __need_ptrdiff_t
#undef __need_size_t
#undef __need_wchar_t
#undef NULL
#define NULL ((void *)0)
#undef __need_NULL
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define _SYS__LOCALE_H 
struct __locale_t;
typedef struct __locale_t *locale_t;
#define _STRINGS_H_ 

int bcmp(const void *, const void *, size_t) __attribute__((__pure__));
void bcopy(const void *, void *, size_t);
void bzero(void *, size_t);
void explicit_bzero(void *, size_t);
int ffs(int) __attribute__((__const__));
int ffsl(long) __attribute__((__const__));
int ffsll(long long) __attribute__((__const__));
int fls(int) __attribute__((__const__));
int flsl(long) __attribute__((__const__));
int flsll(long long) __attribute__((__const__));
char *index(const char *, int) __attribute__((__pure__));
char *rindex(const char *, int) __attribute__((__pure__));
int strcasecmp(const char *, const char *) __attribute__((__pure__));
int strncasecmp(const char *, const char *, size_t) __attribute__((__pure__));
int strcasecmp_l (const char *, const char *, locale_t);
int strncasecmp_l (const char *, const char *, size_t, locale_t);


void * memchr (const void *, int, size_t);
int memcmp (const void *, const void *, size_t);
void * memcpy (void *restrict, const void *restrict, size_t);
void * memmove (void *, const void *, size_t);
void * memset (void *, int, size_t);
char *strcat (char *restrict, const char *restrict);
char *strchr (const char *, int);
int strcmp (const char *, const char *);
int strcoll (const char *, const char *);
char *strcpy (char *restrict, const char *restrict);
size_t strcspn (const char *, const char *);
char *strerror (int);
size_t strlen (const char *);
char *strncat (char *restrict, const char *restrict, size_t);
int strncmp (const char *, const char *, size_t);
char *strncpy (char *restrict, const char *restrict, size_t);
char *strpbrk (const char *, const char *);
char *strrchr (const char *, int);
size_t strspn (const char *, const char *);
char *strstr (const char *, const char *);
char *strtok (char *restrict, const char *restrict);
size_t strxfrm (char *restrict, const char *restrict, size_t);
int strcoll_l (const char *, const char *, locale_t);
char *strerror_l (int, locale_t);
size_t strxfrm_l (char *restrict, const char *restrict, size_t, locale_t);
char *strtok_r (char *restrict, const char *restrict, char **restrict);
int timingsafe_bcmp (const void *, const void *, size_t);
int timingsafe_memcmp (const void *, const void *, size_t);
void * memccpy (void *restrict, const void *restrict, int, size_t);
char *stpcpy (char *restrict, const char *restrict);
char *stpncpy (char *restrict, const char *restrict, size_t);
char *strdup (const char *) __attribute__((__malloc__)) __attribute__((__warn_unused_result__));
char *_strdup_r (struct _reent *, const char *);
char *strndup (const char *, size_t) __attribute__((__malloc__)) __attribute__((__warn_unused_result__));
char *_strndup_r (struct _reent *, const char *, size_t);
int strerror_r (int, char *, size_t)
             __asm__ ("" "__xpg_strerror_r")
  ;
char * _strerror_r (struct _reent *, int, int, int *);
size_t strlcat (char *, const char *, size_t);
size_t strlcpy (char *, const char *, size_t);
size_t strnlen (const char *, size_t);
char *strsep (char **, const char *);
char *strnstr(const char *, const char *, size_t) __attribute__((__pure__));
char *strlwr (char *);
char *strupr (char *);
char *strsignal (int __signo);

#define BSP_H 
#define SDK_MAJOR_VERSION "001"
#define SDK_MINOR_VERSION "000"
#define SDK_RA_VERSION "xxx"
#define SDK_PATCH_VERSION "pb6.011"
#define EVB_MAJOR_VERSION "1"
#define EVB_MINOR_VERSION "0"
#define EC_CHIP_VERSION "EcChipVerEc618CoreAp"
#define DRIVER_COMMON_H_ 
#define _STDINT_H 
#define _SYS__INTSUP_H 
#define __STDINT_EXP(x) __ ##x ##__
       
       
       
       
       
       
       
       
#undef signed
#undef unsigned
#undef char
#undef short
#undef int
#undef __int20
#undef __int20__
#undef long
#define signed +0
#define unsigned +0
#define char +0
#define short +1
#define __int20 +2
#define __int20__ +2
#define int +2
#define long +4
#define _INTPTR_EQ_INT 
#define _INT32_EQ_LONG 
#define __INT8 "hh"
#define __INT16 "h"
#define __INT32 "l"
#define __INT64 "ll"
#define __FAST8 
#define __FAST16 
#define __FAST32 
#define __FAST64 "ll"
#define __LEAST8 "hh"
#define __LEAST16 "h"
#define __LEAST32 "l"
#define __LEAST64 "ll"
#undef signed
#undef unsigned
#undef char
#undef short
#undef int
#undef long
       
       
       
       
       
#undef __int20
       
#undef __int20__
       
       
#define _SYS__STDINT_H 
typedef __int8_t int8_t ;
#define _INT8_T_DECLARED 
typedef __uint8_t uint8_t ;
#define _UINT8_T_DECLARED 
#define __int8_t_defined 1
typedef __int16_t int16_t ;
#define _INT16_T_DECLARED 
typedef __uint16_t uint16_t ;
#define _UINT16_T_DECLARED 
#define __int16_t_defined 1
typedef __int32_t int32_t ;
#define _INT32_T_DECLARED 
typedef __uint32_t uint32_t ;
#define _UINT32_T_DECLARED 
#define __int32_t_defined 1
typedef __int64_t int64_t ;
#define _INT64_T_DECLARED 
typedef __uint64_t uint64_t ;
#define _UINT64_T_DECLARED 
#define __int64_t_defined 1
typedef __intmax_t intmax_t;
#define _INTMAX_T_DECLARED 
typedef __uintmax_t uintmax_t;
#define _UINTMAX_T_DECLARED 
typedef __intptr_t intptr_t;
#define _INTPTR_T_DECLARED 
typedef __uintptr_t uintptr_t;
#define _UINTPTR_T_DECLARED 
typedef __int_least8_t int_least8_t;
typedef __uint_least8_t uint_least8_t;
#define __int_least8_t_defined 1
typedef __int_least16_t int_least16_t;
typedef __uint_least16_t uint_least16_t;
#define __int_least16_t_defined 1
typedef __int_least32_t int_least32_t;
typedef __uint_least32_t uint_least32_t;
#define __int_least32_t_defined 1
typedef __int_least64_t int_least64_t;
typedef __uint_least64_t uint_least64_t;
#define __int_least64_t_defined 1
  typedef int int_fast8_t;
  typedef unsigned int uint_fast8_t;
#define __int_fast8_t_defined 1
  typedef int int_fast16_t;
  typedef unsigned int uint_fast16_t;
#define __int_fast16_t_defined 1
  typedef int int_fast32_t;
  typedef unsigned int uint_fast32_t;
#define __int_fast32_t_defined 1
  typedef long long int int_fast64_t;
  typedef long long unsigned int uint_fast64_t;
#define __int_fast64_t_defined 1
#define INTPTR_MIN (-__INTPTR_MAX__ - 1)
#define INTPTR_MAX (__INTPTR_MAX__)
#define UINTPTR_MAX (__UINTPTR_MAX__)
#define INT8_MIN (-__INT8_MAX__ - 1)
#define INT8_MAX (__INT8_MAX__)
#define UINT8_MAX (__UINT8_MAX__)
#define INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1)
#define INT_LEAST8_MAX (__INT_LEAST8_MAX__)
#define UINT_LEAST8_MAX (__UINT_LEAST8_MAX__)
#define INT16_MIN (-__INT16_MAX__ - 1)
#define INT16_MAX (__INT16_MAX__)
#define UINT16_MAX (__UINT16_MAX__)
#define INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1)
#define INT_LEAST16_MAX (__INT_LEAST16_MAX__)
#define UINT_LEAST16_MAX (__UINT_LEAST16_MAX__)
#define INT32_MIN (-__INT32_MAX__ - 1)
#define INT32_MAX (__INT32_MAX__)
#define UINT32_MAX (__UINT32_MAX__)
#define INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1)
#define INT_LEAST32_MAX (__INT_LEAST32_MAX__)
#define UINT_LEAST32_MAX (__UINT_LEAST32_MAX__)
#define INT64_MIN (-__INT64_MAX__ - 1)
#define INT64_MAX (__INT64_MAX__)
#define UINT64_MAX (__UINT64_MAX__)
#define INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1)
#define INT_LEAST64_MAX (__INT_LEAST64_MAX__)
#define UINT_LEAST64_MAX (__UINT_LEAST64_MAX__)
#define INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1)
#define INT_FAST8_MAX (__INT_FAST8_MAX__)
#define UINT_FAST8_MAX (__UINT_FAST8_MAX__)
#define INT_FAST16_MIN (-__INT_FAST16_MAX__ - 1)
#define INT_FAST16_MAX (__INT_FAST16_MAX__)
#define UINT_FAST16_MAX (__UINT_FAST16_MAX__)
#define INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1)
#define INT_FAST32_MAX (__INT_FAST32_MAX__)
#define UINT_FAST32_MAX (__UINT_FAST32_MAX__)
#define INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1)
#define INT_FAST64_MAX (__INT_FAST64_MAX__)
#define UINT_FAST64_MAX (__UINT_FAST64_MAX__)
#define INTMAX_MAX (__INTMAX_MAX__)
#define INTMAX_MIN (-INTMAX_MAX - 1)
#define UINTMAX_MAX (__UINTMAX_MAX__)
#define SIZE_MAX (__SIZE_MAX__)
#define SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1)
#define SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX))
#define PTRDIFF_MAX (__PTRDIFF_MAX__)
#define PTRDIFF_MIN (-PTRDIFF_MAX - 1)
#define WCHAR_MIN (__WCHAR_MIN__)
#define WCHAR_MAX (__WCHAR_MAX__)
#define WINT_MAX (__WINT_MAX__)
#define WINT_MIN (__WINT_MIN__)
#define INT8_C(x) __INT8_C(x)
#define UINT8_C(x) __UINT8_C(x)
#define INT16_C(x) __INT16_C(x)
#define UINT16_C(x) __UINT16_C(x)
#define INT32_C(x) __INT32_C(x)
#define UINT32_C(x) __UINT32_C(x)
#define INT64_C(x) __INT64_C(x)
#define UINT64_C(x) __UINT64_C(x)
#define INTMAX_C(x) __INTMAX_C(x)
#define UINTMAX_C(x) __UINTMAX_C(x)
#define _GCC_WRAP_STDINT_H 
#define _STDBOOL_H 
#define bool _Bool
#define true 1
#define false 0
#define __bool_true_false_are_defined 1
#undef assert
#define assert(__e) ((__e) ? (void)0 : __assert_func (__FILE__, __LINE__, __ASSERT_FUNC, #__e))
void __assert (const char *, int, const char *)
     __attribute__ ((__noreturn__));
void __assert_func (const char *, int, const char *, const char *)
     __attribute__ ((__noreturn__));
#define SCT_DEF_H 
#define RAM_BOOT_AP 
#define RAM_BOOT_CODE __attribute__((__section__(".ramBootCode")))
#define QSPI_XIPSTART_IN_AP_RAM __attribute__((__section__(".XIPStartRamCode")))
#define PS_PA_RAMCODE __attribute__((__section__(".psPARamcode")))
#define PS_PM_RAMCODE __attribute__((__section__(".psPMRamcode")))
#define PS_FA_RAMCODE __attribute__((__section__(".psFARamcode")))
#define PS_FM_RAMCODE __attribute__((__section__(".psFMRamcode")))
#define PLAT_BOOT_RAMCODE_FLASHCLK __attribute__((__section__(".platBootRamcodeFCLK")))
#define PLAT_PA_RAMCODE __attribute__((__section__(".platPARamcode")))
#define PLAT_PM_RAMCODE __attribute__((__section__(".platPMRamcode")))
#define PLAT_FA_RAMCODE __attribute__((__section__(".platFARamcode")))
#define PLAT_FM_RAMCODE __attribute__((__section__(".platFMRamcode")))
#define PLAT_PM_RAMCODE_FLASHCLK __attribute__((__section__(".platPMRamcodeFCLK")))
#define PLAT_FA_ZI __attribute__((__section__(".platFAZIData")))
#define PLAT_FA_DATA __attribute__((__section__(".platFARWData")))
#define PS_FA_ZI __attribute__((__section__(".psFAZIData")))
#define PS_FA_DATA __attribute__((__section__(".psFARWData")))
#define CAT_PSPHY_SHAREDATA __attribute__((__section__(".catShareBuf")))
#define CP_PLAT_CODE_IN_CSMB __attribute__((__section__(".cpPlatCodeCsmb")))
#define CP_PLAT_CODE_IN_MSMB __attribute__((__section__(".cpPlatCodeMsmb")))
#define CP_PLAT_CODE_IN_FLASH __attribute__((__section__(".cpPlatCodeFlash")))
#define CP_PLAT_DATA_IN_MSMB __attribute__((__section__(".cpPlatDataMsmb")))
#define CP_PLAT_DATA_IN_FLASH __attribute__((__section__(".cpPlatDataFlash")))
#define USED __attribute__((used))
#define _EXCEPTION_PROCESS_H 
#define __CMSIS_COMPILER_H 
#define __CMSIS_GCC_H 
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wsign-conversion"
#pragma GCC diagnostic ignored "-Wconversion"
#pragma GCC diagnostic ignored "-Wunused-parameter"
#define __ASM __asm
#define __INLINE inline
#define __STATIC_INLINE static inline
#define __NO_RETURN __attribute__((noreturn))
#define __USED __attribute__((used))
#define __WEAK __attribute__((weak))
#define __PACKED __attribute__((packed, aligned(1)))
#define __PACKED_STRUCT struct __attribute__((packed, aligned(1)))
#define __PACKED_UNION union __attribute__((packed, aligned(1)))
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed)) T_UINT32 { uint32_t v; };
#pragma GCC diagnostic pop
#define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT16_WRITE { uint16_t v; };
#pragma GCC diagnostic pop
#define __UNALIGNED_UINT16_WRITE(addr,val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT16_READ { uint16_t v; };
#pragma GCC diagnostic pop
#define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v)
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT32_WRITE { uint32_t v; };
#pragma GCC diagnostic pop
#define __UNALIGNED_UINT32_WRITE(addr,val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT32_READ { uint32_t v; };
#pragma GCC diagnostic pop
#define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v)
#define __ALIGNED(x) __attribute__((aligned(x)))
#define __RESTRICT __restrict
__attribute__((always_inline)) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i" : : : "memory");
}
__attribute__((always_inline)) static inline void __disable_irq(void)
{
  __asm volatile ("cpsid i" : : : "memory");
}
__attribute__((always_inline)) static inline uint32_t __get_CONTROL(void)
{
  uint32_t result;
  __asm volatile ("MRS %0, control" : "=r" (result) );
  return(result);
}
__attribute__((always_inline)) static inline void __set_CONTROL(uint32_t control)
{
  __asm volatile ("MSR control, %0" : : "r" (control) : "memory");
}
__attribute__((always_inline)) static inline uint32_t __get_IPSR(void)
{
  uint32_t result;
  __asm volatile ("MRS %0, ipsr" : "=r" (result) );
  return(result);
}
__attribute__((always_inline)) static inline uint32_t __get_APSR(void)
{
  uint32_t result;
  __asm volatile ("MRS %0, apsr" : "=r" (result) );
  return(result);
}
__attribute__((always_inline)) static inline uint32_t __get_xPSR(void)
{
  uint32_t result;
  __asm volatile ("MRS %0, xpsr" : "=r" (result) );
  return(result);
}
__attribute__((always_inline)) static inline uint32_t __get_SP(void)
{
  register uint32_t result;
  __asm volatile ("MOV %0, r13" : "=r" (result) );
  return(result);
}
__attribute__((always_inline)) static inline uint32_t __get_PSP(void)
{
  register uint32_t result;
  __asm volatile ("MRS %0, psp" : "=r" (result) );
  return(result);
}
__attribute__((always_inline)) static inline void __set_PSP(uint32_t topOfProcStack)
{
  __asm volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
}
__attribute__((always_inline)) static inline uint32_t __get_MSP(void)
{
  register uint32_t result;
  __asm volatile ("MRS %0, msp" : "=r" (result) );
  return(result);
}
__attribute__((always_inline)) static inline void __set_MSP(uint32_t topOfMainStack)
{
  __asm volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
}
__attribute__((always_inline)) static inline uint32_t __get_PRIMASK(void)
{
  uint32_t result;
  __asm volatile ("MRS %0, primask" : "=r" (result) );
  return(result);
}
__attribute__((always_inline)) static inline void __set_PRIMASK(uint32_t priMask)
{
  __asm volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
}
__attribute__((always_inline)) static inline void __enable_fault_irq(void)
{
  __asm volatile ("cpsie f" : : : "memory");
}
__attribute__((always_inline)) static inline void __disable_fault_irq(void)
{
  __asm volatile ("cpsid f" : : : "memory");
}
__attribute__((always_inline)) static inline uint32_t __get_BASEPRI(void)
{
  uint32_t result;
  __asm volatile ("MRS %0, basepri" : "=r" (result) );
  return(result);
}
__attribute__((always_inline)) static inline void __set_BASEPRI(uint32_t basePri)
{
  __asm volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
}
__attribute__((always_inline)) static inline void __set_BASEPRI_MAX(uint32_t basePri)
{
  __asm volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
}
__attribute__((always_inline)) static inline uint32_t __get_FAULTMASK(void)
{
  uint32_t result;
  __asm volatile ("MRS %0, faultmask" : "=r" (result) );
  return(result);
}
__attribute__((always_inline)) static inline void __set_FAULTMASK(uint32_t faultMask)
{
  __asm volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
}
#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
#define __CMSIS_GCC_RW_REG(r) "+r" (r)
#define __CMSIS_GCC_USE_REG(r) "r" (r)
#define __NOP() __ASM volatile ("nop")
#define __WFI() __ASM volatile ("wfi")
#define __WFE() __ASM volatile ("wfe")
#define __SEV() __ASM volatile ("sev")
__attribute__((always_inline)) static inline void __ISB(void)
{
  __asm volatile ("isb 0xF":::"memory");
}
__attribute__((always_inline)) static inline void __DSB(void)
{
  __asm volatile ("dsb 0xF":::"memory");
}
__attribute__((always_inline)) static inline void __DMB(void)
{
  __asm volatile ("dmb 0xF":::"memory");
}
__attribute__((always_inline)) static inline uint32_t __REV(uint32_t value)
{
  return __builtin_bswap32(value);
}
__attribute__((always_inline)) static inline uint32_t __REV16(uint32_t value)
{
  uint32_t result;
  __asm volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
__attribute__((always_inline)) static inline int32_t __REVSH(int32_t value)
{
  return (short)__builtin_bswap16(value);
}
__attribute__((always_inline)) static inline uint32_t __ROR(uint32_t op1, uint32_t op2)
{
  return (op1 >> op2) | (op1 << (32U - op2));
}
#define __BKPT(value) __ASM volatile ("bkpt "#value)
__attribute__((always_inline)) static inline uint32_t __RBIT(uint32_t value)
{
  uint32_t result;
   __asm volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
#define __CLZ __builtin_clz
__attribute__((always_inline)) static inline uint8_t __LDREXB(volatile uint8_t *addr)
{
    uint32_t result;
   __asm volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
   return ((uint8_t) result);
}
__attribute__((always_inline)) static inline uint16_t __LDREXH(volatile uint16_t *addr)
{
    uint32_t result;
   __asm volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
   return ((uint16_t) result);
}
__attribute__((always_inline)) static inline uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;
   __asm volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
   return(result);
}
__attribute__((always_inline)) static inline uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
{
   uint32_t result;
   __asm volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
   return(result);
}
__attribute__((always_inline)) static inline uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
{
   uint32_t result;
   __asm volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
   return(result);
}
__attribute__((always_inline)) static inline uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;
   __asm volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
   return(result);
}
__attribute__((always_inline)) static inline void __CLREX(void)
{
  __asm volatile ("clrex" ::: "memory");
}
#define __SSAT(ARG1,ARG2) ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })
#define __USAT(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })
__attribute__((always_inline)) static inline uint32_t __RRX(uint32_t value)
{
  uint32_t result;
  __asm volatile ("rrx %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
__attribute__((always_inline)) static inline uint8_t __LDRBT(volatile uint8_t *ptr)
{
    uint32_t result;
   __asm volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
   return ((uint8_t) result);
}
__attribute__((always_inline)) static inline uint16_t __LDRHT(volatile uint16_t *ptr)
{
    uint32_t result;
   __asm volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
   return ((uint16_t) result);
}
__attribute__((always_inline)) static inline uint32_t __LDRT(volatile uint32_t *ptr)
{
    uint32_t result;
   __asm volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
   return(result);
}
__attribute__((always_inline)) static inline void __STRBT(uint8_t value, volatile uint8_t *ptr)
{
   __asm volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
}
__attribute__((always_inline)) static inline void __STRHT(uint16_t value, volatile uint16_t *ptr)
{
   __asm volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
}
__attribute__((always_inline)) static inline void __STRT(uint32_t value, volatile uint32_t *ptr)
{
   __asm volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
}
#pragma GCC diagnostic pop
#define __FORCEINLINE __attribute__((always_inline)) inline
#define __GET_RETURN_ADDRESS() __builtin_return_address(0)
#define _COMMON_TYPEDEF_H 
typedef signed char INT8;
typedef unsigned char UINT8;
typedef signed short INT16;
typedef unsigned short UINT16;
typedef signed long INT32;
typedef unsigned long UINT32;
typedef long long INT64;
typedef unsigned long long UINT64;
typedef unsigned char BOOL;
typedef char CHAR;
typedef void ( *PhyCBFunc_T )(void* sigBody);
typedef struct
{
    INT32 integer;
    INT32 fwl;
} DCXODouble;
#define FALSE ((BOOL)0)
#define TRUE ((BOOL)1)
#define PNULL ((void*) NULL)
#define PPNULL ((void*)((void*) NULL))
#define MEM_MAP_H 
#define AP_VIEW_CPFLASH_XIP_ADDR (0x08800000)
#define AP_FLASH_XIP_ADDR (0x00800000)
#define BOOTLOADER_FLASH_LOAD_ADDR (0x00804000)
#define BOOTLOADER_FLASH_LOAD_SIZE (0x20000)
#define AP_FLASH_LOAD_ADDR (0x00824000)
#define AP_FLASH_LOAD_SIZE (0x280000)
#define FLASH_FOTA_REGION_START (0x2a4000)
#define FLASH_FOTA_REGION_LEN (0xE0000)
#define FLASH_FOTA_REGION_END (0x384000)
#define FLASH_FS_REGION_START (0x384000)
#define FLASH_FS_REGION_END (0x3cc000)
#define FLASH_FS_REGION_SIZE (FLASH_FS_REGION_END-FLASH_FS_REGION_START)
#define SOFTSIM_FLASH_PHYSICAL_BASEADDR (0x3cc000)
#define SOFTSIM_FLASH_MAX_SIZE (0x10000)
#define NVRAM_FACTORY_PHYSICAL_BASE (0x3dc000)
#define NVRAM_FACTORY_PHYSICAL_SIZE (0x4000)
#define NVRAM_PHYSICAL_BASE (0x3e0000)
#define NVRAM_PHYSICAL_SIZE (0x4000)
#define FLASH_MEM_BACKUP_ADDR (AP_FLASH_XIP_ADDR+0x3e4000)
#define FLASH_MEM_BACKUP_NONXIP_ADDR (FLASH_MEM_BACKUP_ADDR-AP_FLASH_XIP_ADDR)
#define FLASH_MEM_BLOCK_SIZE (0x6000)
#define FLASH_MEM_BLOCK_CNT (0x4)
#define FLASH_MEM_BACKUP_SIZE (0x18000)
#define FLASH_MEM_PLAT_INFO_ADDR (AP_FLASH_XIP_ADDR+0x3fc000)
#define FLASH_MEM_PLAT_INFO_SIZE (0x1000)
#define FLASH_MEM_PLAT_INFO_NONXIP_ADDR (FLASH_MEM_PLAT_INFO_ADDR - AP_FLASH_XIP_ADDR)
#define FLASH_MEM_RESET_INFO_ADDR (AP_FLASH_XIP_ADDR+0x3fd000)
#define FLASH_MEM_RESET_INFO_SIZE (0x1000)
#define FLASH_MEM_RESET_INFO_NONXIP_ADDR (FLASH_MEM_RESET_INFO_ADDR - AP_FLASH_XIP_ADDR)
#define CP_FLASH_XIP_ADDR (0x00800000)
#define CP_FLASH_LOAD_ADDR (0x00800000)
#define CP_FLASH_LOAD_SIZE (0x80000)
#define CP_FLASH_RESV_ADDR (0x00880000)
#define CP_FLASH_RESV_SIZE (0x4d000)
#define FLASH_EXCEP_DUMP_ADDR (0x80000)
#define FLASH_EXCEP_DUMP_SECTOR_NUM (77)
#define CP_FLASH_IP2_ADDR (0x008cd000)
#define CP_FLASH_IP2_SIZE (0x1000)
#define CP_NVRAM_FACTORY_PHYSICAL_BASE (0xce000)
#define CP_NVRAM_FACTORY_PHYSICAL_SIZE (0x19000)
#define CP_NVRAM_PHYSICAL_BASE (0xe7000)
#define CP_NVRAM_PHYSICAL_SIZE (0x19000)
#define AP_IMG_MERGE_ADDR (0x00024000)
#define CP_IMG_MERGE_ADDR (0x00000000)
#define BL_IMG_MERGE_ADDR (0x00004000)
#define CSMB_START_ADDR (0x0)
#define CSMB_END_ADDR (0x10000)
#define CSMB_PHY_AONMEM_ADDR (0xf000)
#define MSMB_START_ADDR (0x00400000)
#define MSMB_END_ADDR (0x00540000)
#define MSMB_APMEM_END_ADDR (0x00500000)
#define CP_AONMEMBACKUP_START_ADDR (0x0053D000)
#define XP_SHAREINFO_BASE_ADDR (0x0053E000)
#define XP_DBGRESERVED_BASE_ADDR (0x0053EF00)
#define IPC_SHAREDMEM_START_ADDR (0x0053F000)
#define ASMB_START_ADDR (0x00000000)
#define ASMB_END_ADDR (0x00010000)
#define ASMB_IRAM_START_ADDR (0x00001000)
#define ASMB_RRCMEM_START_ADDR (0x0000C000)
#define ASMB_FLASHMEM_START_ADDR (0x0000D000)
#define EC_FUNC_CALL_ADDR_DEPTH 4
#define EC_ASSERT_FUNC_CALL_ADDR_DEPTH 4
#define EC_EXCEP_STACK_DEPTH 32
#define EC_EXCEP_SECTOR_SIZE 4096
#define EC_EXCEP_MAGIC_NUMBER (0x00ec00ec)
#define EC_EXCEP_FLASH_SECTOR_BASE EC_EXCEPTION_FLASH_BASE
#define EC_EXCEP_TASK_NAME_LEN 12
#define EC_SP_PSP_FLAG 0x4
#define EC_REG_SYS_CTRL_STATE (*(volatile unsigned int *) (0xE000ED24u))
#define EC_REG_MFSR (*(volatile unsigned int *) (0xE000ED28u))
#define EC_REG_MMAR (*(volatile unsigned int *) (0xE000ED34u))
#define EC_REG_BFSR (*(volatile unsigned int *) (0xE000ED29u))
#define EC_REG_BFAR (*(volatile unsigned int *) (0xE000ED38u))
#define EC_REG_UFSR (*(volatile unsigned int *) (0xE000ED2Au))
#define EC_REG_HFSR (*(volatile unsigned int *) (0xE000ED2Cu))
#define EC_REG_DFSR (*(volatile unsigned int *) (0xE000ED30u))
#define EC_REG_AFSR (*(volatile unsigned int *) (0xE000ED3Cu))
#define EC_FS_ASSERT_MAGIC_NUMBER0 (0x46535F41)
#define EC_FS_ASSERT_MAGIC_NUMBER1 (0x73736572)
#define EC_FS_ASSERT_MAGIC_NUMBER2 (0x745F7346)
#define EC_FS_ASSERT_REFORMAT_THRESHOLD (10)
#define AT_PORT_UART_INSTANCE (1)
#define RESET_REASON_MAGIC (0xACD20E00)
#define RESET_REASON_MASK (0xFFFFFF00)
#define ACTIVE_RESET_MAGIC (0x5)
#define ACTIVE_RESET_MASK (0xF)
#define FUNC_CALL_TRACE 
#define EC_EXCEP_COMPRESS_SIZE 4096
#define EC_EXCEP_COMPRESS_HEAD_OFFSET 4
#define EC_AP_64K_RAM_START_ADDR 0x000
#define EC_AP_64K_RAM_END_ADDR 0x10000
#define EC_AP_64K_RAM_LEN (EC_AP_64K_RAM_END_ADDR - EC_AP_64K_RAM_START_ADDR)
#define EC_AP_125M_RAM_START_ADDR 0x400000
#define EC_AP_125M_RAM_END_ADDR 0x4B0000
#define EC_AP_125M_RAM_CODE_START_ADDR 0x400000
#define EC_AP_125M_RAM_CODE_END_ADDR 0x8000
#define EC_AP_125M_RAM_CODE_LEN (EC_AP_125M_RAM_CODE_END_ADDR - EC_AP_125M_RAM_CODE_START_ADDR)
#define EC_AP_125M_RAM_RW_START_ADDR 0x400000
#define EC_AP_125M_RAM_RW_END_ADDR 0x4B0000
#define EC_AP_125M_RAM_RW_LEN (EC_AP_125M_RAM_RW_END_ADDR - EC_AP_125M_RAM_RW_START_ADDR)
#define EC_CP_64K_RAM_START_ADDR 0x200000
#define EC_CP_64K_RAM_END_ADDR 0x210000
#define EC_CP_64K_RAM_LEN (EC_CP_64K_RAM_END_ADDR - EC_CP_64K_RAM_START_ADDR)
#define EC_CP_125M_RAM_START_ADDR 0x4B0000
#define EC_CP_125M_RAM_END_ADDR 0x4B0000
#define EC_CP_125M_RAM_CODE_START_ADDR 0x4B0000
#define EC_CP_125M_RAM_CODE_END_ADDR 0x4B0000
#define EC_CP_125M_RAM_CODE_LEN (EC_CP_125M_RAM_CODE_END_ADDR - EC_CP_125M_RAM_CODE_START_ADDR)
#define EC_CP_125M_RAM_RW_START_ADDR 0x4B0000
#define EC_CP_125M_RAM_RW_END_ADDR 0x4B0000
#define EC_CP_125M_RAM_RW_LEN (EC_CP_125M_RAM_RW_END_ADDR - EC_CP_125M_RAM_RW_START_ADDR)
#define EC_EXCEPTION_FLASH_BASE FLASH_EXCEP_DUMP_ADDR
#define EC_EXCEPTION_FLASH_BLOCK_NUMBS FLASH_EXCEP_DUMP_SECTOR_NUM
#define EC_EXCEPTION_FLASH_MAX_LEN (EC_EXCEPTION_FLASH_BLOCK_NUMBS*EC_EXCEP_COMPRESS_SIZE)
#define EC_EXCEPTION_AP_RAM_BASE (0x00000)
#define EC_EXCEPTION_AP_RAM_END (0x10000)
#define EC_EXCEPTION_AP_RAM_LEN (EC_EXCEPTION_AP_RAM_END - EC_EXCEPTION_AP_RAM_BASE)
#define EC_EXCEPTION_CP_RAM_BASE (0x200000)
#define EC_EXCEPTION_CP_RAM_END (0x210000)
#define EC_EXCEPTION_CP_RAM_LEN (EC_EXCEPTION_CP_RAM_END - EC_EXCEPTION_CP_RAM_BASE)
#define EC_EXCEPTION_APCP_RAM_BASE (0x400000)
#define EC_EXCEPTION_APCP_RAM_END (0x540000)
#define EC_EXCEPTION_APCP_RAM_LEN (EC_EXCEPTION_APCP_RAM_END - EC_EXCEPTION_APCP_RAM_BASE)
#define EC_EXCEPTION_CP_SHARED_RAM_LEN (0x14000)
#define EC_SHAREDINFO_RAM_END_ADDR (0x53F000)
#define EC_ASSERT_PC_ADDR (EC_SHAREDINFO_RAM_END_ADDR-0x20)
#define EC_ASSERT_LR_ADDR (EC_SHAREDINFO_RAM_END_ADDR-0x18)
#define EC_EXCEPTION_MAGIC_ADDR (EC_SHAREDINFO_RAM_END_ADDR-0x10)
#define EC_EXCEPTION_STORE_RAM_ADDR (EC_SHAREDINFO_RAM_END_ADDR-0x8)
#define EC_COMPRESS_FLAG_AP_64K "ec_comp_ap_64k"
#define EC_COMPRESS_FLAG_AP_125M "ec_comp_ap_125m"
#define EC_COMPRESS_FLAG_CP_64K "ec_comp_cp_64k"
#define EC_COMPRESS_FLAG_CP_125M "ec_comp_cp_125m"
#define EC_COMPRESS_ADDR_AP_64K "ec_comp_addr_ap:"
#define EC_COMPRESS_ADDR_CP_64K "ec_comp_addr_cp:"
#define EC_COMPRESS_ADDR_125M "ec_comp_addr_all:"
#define EC_COMPRESS_ADDR_AP_125M "ec_comp_addr_share_ap:"
#define EC_COMPRESS_ADDR_CP_125M "ec_comp_addr_share_cp:"
#define EC_AP_HARDFAULT_TASK_FLAG 0xAF012013
#define EC_AP_ASSERT_TASK_FLAG 0xAA012013
#define EC_AP_HARDFAULT_INT_FLAG 0xAF010129
#define EC_AP_ASSERT_INT_FLAG 0xAA010129
#define EC_AP_HARDFAULT_SMALLIMAGE_FLAG 0xAF019527
#define EC_AP_ASSERT_SMALLIMAGE_FLAG 0xAA019527
#define EC_CP_HARDFAULT_TASK_FLAG 0xCF012013
#define EC_CP_ASSERT_TASK_FLAG 0xCA012013
#define EC_CP_HARDFAULT_INT_FLAG 0xCF010129
#define EC_CP_ASSERT_INT_FLAG 0xCA010129
#define EC_CP_HARDFAULT_SMALLIMAGE_FLAG 0xCF019527
#define EC_CP_ASSERT_SMALLIMAGE_FLAG 0xCA019527
#define EC_EXCEP_TYPE_AP_TASK_HARDFAULT EC_AP_HARDFAULT_TASK_FLAG
#define EC_EXCEP_TYPE_AP_TASK_ASSERT EC_AP_ASSERT_TASK_FLAG
#define EC_EXCEP_TYPE_CP_TASK_HARDFAULT EC_CP_HARDFAULT_TASK_FLAG
#define EC_EXCEP_TYPE_CP_TASK_ASSERT EC_CP_ASSERT_TASK_FLAG
#define EC_EXCEP_TYPE_AP_INT_HARDFAULT EC_AP_HARDFAULT_INT_FLAG
#define EC_EXCEP_TYPE_AP_INT_ASSERT EC_AP_ASSERT_INT_FLAG
#define EC_EXCEP_TYPE_CP_INT_HARDFAULT EC_CP_HARDFAULT_INT_FLAG
#define EC_EXCEP_TYPE_CP_INT_ASSERT EC_CP_ASSERT_INT_FLAG
#define EC_EXCEP_TYPE_AP_SMALLIMAGE_HARDFAULT EC_AP_HARDFAULT_SMALLIMAGE_FLAG
#define EC_EXCEP_TYPE_AP_SMALLIMAGE_ASSERT EC_AP_ASSERT_SMALLIMAGE_FLAG
#define EC_EXCEP_TYPE_CP_SMALLIMAGE_HARDFAULT EC_CP_HARDFAULT_SMALLIMAGE_FLAG
#define EC_EXCEP_TYPE_CP_SMALLIMAGE_ASSERT EC_CP_ASSERT_SMALLIMAGE_FLAG
#define EC_EXCEPTION_START_FLAG 0xEC112013
#define EC_EXCEPTION_END_FLAG 0xEC990129
#define EC_EXCEP_ASSERT_BUFF_LEN 120
typedef struct ec_exception_comp_tag
{
    uint32_t needCompressAddr;
    uint32_t needCompressTotalLen;
    uint32_t needCompressOnceLen;
    uint32_t compressedBufAddr;
    uint32_t compressedBufLen;
    uint32_t writeFlashAddr;
    uint32_t compressType;
}ec_comp_input;
typedef struct ec_exception_data_tag
{
    UINT32 startAddr;
    UINT32 compressedLen;
}ec_exception_data;
typedef struct ec_exception_addr_tag
{
    uint32_t ap_ram_start_addr;
    uint32_t ap_ram_end_addr;
    uint32_t cp_ram_start_addr;
    uint32_t cp_ram_end_addr;
    uint32_t apcp_ram_start_addr;
    uint32_t apcp_ram_end_addr;
    uint32_t ec_stack_start_addr;
    uint32_t ec_stack_end_addr;
    uint32_t ec_code_start_addr;
    uint32_t ec_code_end_addr;
}ec_exception_addr;
typedef struct _ec_m3_exception_regs
{
    struct
    {
        uint32_t r0;
        uint32_t r1;
        uint32_t r2;
        uint32_t r3;
        uint32_t r4;
        uint32_t r5;
        uint32_t r6;
        uint32_t r7;
        uint32_t r8;
        uint32_t r9;
        uint32_t r10;
        uint32_t r11;
        uint32_t r12;
        uint32_t sp;
        uint32_t lr;
        uint32_t pc;
        union
        {
            uint32_t value;
            struct
            {
                uint32_t IPSR : 8;
                uint32_t EPSR : 8;
                uint32_t APSR : 8;
            }bits;
        }psr;
        uint32_t exc_return;
        uint32_t msp;
        uint32_t psp;
        uint32_t CONTROL;
        uint32_t BASEPRI;
        uint32_t PRIMASK;
        uint32_t FAULTMASK;
    }stack_frame;
    union
    {
        uint32_t value;
        struct
        {
            uint32_t MEM_FAULT_ACT : 1;
            uint32_t BUS_FAULT_ACT : 1;
            uint32_t UNUSED_BITS1 : 1;
            uint32_t USAGE_FAULT_ACT : 1;
            uint32_t UNUSED_BITS2 : 3;
            uint32_t SVCALLACT : 1;
            uint32_t MONITORACT : 1;
            uint32_t UNUSED_BITS3 : 1;
            uint32_t PENDSVACT : 1;
            uint32_t SYSTICKACT : 1;
            uint32_t USAGEFAULTPENDED : 1;
            uint32_t MEMFAULTPENDED : 1;
            uint32_t BUSFAULTPENDED : 1;
            uint32_t SVCALLPENDED : 1;
            uint32_t MEMFAULT_EN : 1;
            uint32_t BUSFAULT_EN : 1;
            uint32_t USAGEFAULT_EN : 1;
        }bits;
    }sys_ctrl_stat;
    union
    {
        uint8_t value;
        struct
        {
            uint8_t IACCVIOL : 1;
            uint8_t DACCVIOL : 1;
            uint8_t UNUSED_BIT : 1;
            uint8_t MUNSTKERR : 1;
            uint8_t MSTKERR : 1;
            uint8_t MLSPERR : 1;
            uint8_t UNUSED_BIT2 : 1;
            uint8_t MMARVALID : 1;
        }bits;
    }mfsr;
    union
    {
        uint8_t value;
        struct
        {
            uint8_t IBUSERR : 1;
            uint8_t PRECISEER : 1;
            uint8_t IMPREISEER : 1;
            uint8_t UNSTKERR : 1;
            uint8_t STKERR : 1;
            uint8_t LSPERR : 1;
            uint8_t UNUSED_BIT : 1;
            uint8_t BFARVALID : 1;
        }bits;
    }bfsr;
    union
    {
        unsigned short value;
        struct
        {
            unsigned short UNDEFINSTR : 1;
            unsigned short INVSTATE : 1;
            unsigned short INVPC : 1;
            unsigned short NOCP : 1;
            unsigned short UNUSED_BITS : 4;
            unsigned short UNALIGNED : 1;
            unsigned short DIVBYZERO : 1;
        }bits;
    }ufsr;
    union
    {
        uint32_t value;
        struct
        {
            uint32_t UNUSED_BIT1 : 1;
            uint32_t VECTBL : 1;
            uint32_t UNUSED_BIT2 : 28;
            uint32_t FORCED : 1;
            uint32_t DEBUGEVT : 1;
        }bits;
    }hfsr;
    union
    {
        uint32_t value;
        struct
        {
            uint32_t HALTED : 1;
            uint32_t BKPT : 1;
            uint32_t DWTTRAP : 1;
            uint32_t VCATCH : 1;
            uint32_t EXTERNAL : 1;
        }bits;
    }dfsr;
    uint32_t mmfar;
    uint32_t bfar;
    uint32_t afar;
}ec_m3_exception_regs;
typedef struct _ec_exception_store
{
    uint32_t ec_start_flag;
    uint32_t ec_exception_flag;
    uint32_t ec_exception_count;
    ec_m3_exception_regs excep_regs;
    ec_exception_addr excep_addr;
    uint32_t func_call_stack[4];
    uint32_t curr_time;
    uint32_t excep_step;
    uint8_t curr_task_name[12];
    uint8_t ec_assert_buff[120];
    uint32_t ec_end_flag;
}ec_exception_store;
enum
{
    excep_r0 = 0,
    excep_r1 = 1,
    excep_r2 = 2,
    excep_r3 = 3,
    excep_r12 = 4,
    excep_lr = 5,
    excep_pc = 6,
    excep_psr = 7,
};
typedef enum EXCEPTION_CONFIG_OPTION
{
    EXCEP_OPTION_DUMP_FLASH_EPAT_LOOP,
    EXCEP_OPTION_PRINT_RESET,
    EXCEP_OPTION_DUMP_FLASH_RESET,
    EXCEP_OPTION_DUMP_FLASH_EPAT_RESET,
    EXCEP_OPTION_SILENT_RESET,
    EXCEP_OPTION_DUMP_FLASH_EPAT_LOOP_AND_UART_HELP_DUMP = 10,
    EXCEP_OPTION_DUMP_FLASH_EPAT_RESET_AND_UART_HELP_DUMP = 13,
    EXCEP_OPTION_MAX
}ExcepConfigOp;
enum
{
    reg_r0 = 0,
    reg_r1,
    reg_r2,
    reg_r3,
    reg_r4,
    reg_r5,
    reg_r6,
    reg_r7,
    reg_r8,
    reg_r9,
    reg_r10,
    reg_r11,
    reg_r12,
    reg_sp,
    reg_lr,
    reg_pc,
};
typedef enum
{
    EC_RAM_COMP_NORMAL = 0,
    EC_AP_64K_RAM_COMP = 1,
    EC_AP_125M_RAM_COMP,
    EC_CP_64K_RAM_COMP,
    EC_CP_125M_RAM_COMP,
}ecRamCompType;
typedef enum
{
    EC_CORE_TYPE_AP = 1,
    EC_CORE_TYPE_CP = 2,
}ecCoreType;
typedef enum
{
    EC_CHIP_TYPE_EC616 = 0x616,
    EC_CHIP_TYPE_EC618 = 0x618,
}ecChipType;
void *__current_pc(void);
void ecRecordNodeInit(void);
void excepCheckFaultType(ec_m3_exception_regs *excep_regs);
void excepShowStackFrame(ec_m3_exception_regs *excep_regs);
extern void excepEcAssert(const char *func, uint32_t line, uint32_t v1, uint32_t v2, uint32_t v3);
void excepGetTaskInfo(void);
void excepCleanInExcephandler(void);
BOOL excepIsInExcephandler(void);
BOOL excepIsFsAssert(void);
BOOL excepDumpCheckPoint(uint8_t id);
extern void ec_assert_regs(void);
#define EC_ASSERT(x,v1,v2,v3) do { { if((x) == 0) { ec_assert_regs(); excepEcAssert(__FUNCTION__, __LINE__, (uint32_t)(v1),(uint32_t)(v2),(uint32_t)(v3)); while(1); } } } while(0)
#define EXCEP_CHECK_POINT(ID) excepDumpCheckPoint(ID)
#define ARM_DRIVER_VERSION_MAJOR_MINOR(major,minor) (((major) << 8) | (minor))
typedef struct _ARM_DRIVER_VERSION {
  uint16_t api;
  uint16_t drv;
} ARM_DRIVER_VERSION;
#define ARM_DRIVER_OK 0
#define ARM_DRIVER_ERROR -1
#define ARM_DRIVER_ERROR_BUSY -2
#define ARM_DRIVER_ERROR_TIMEOUT -3
#define ARM_DRIVER_ERROR_UNSUPPORTED -4
#define ARM_DRIVER_ERROR_PARAMETER -5
#define ARM_DRIVER_ERROR_SPECIFIC -6
typedef enum _ARM_POWER_STATE {
  ARM_POWER_OFF,
  ARM_POWER_LOW,
  ARM_POWER_FULL
} ARM_POWER_STATE;
typedef struct _PIN {
  uint8_t pinNum;
  uint8_t funcNum;
} PIN;
#define ASSERT(X) EC_ASSERT(X,0,0,0)
#define BIT(n) ((unsigned int) 1 << (n))
#define BITS2(m,n) (BIT(m) | BIT(n))
#define BITS(m,n) (~(BIT(m) - 1) & ((BIT(n) - 1) | BIT(n)))
#define MIN(a,b) (((a)<(b) ? (a) : (b)))
#define DRIVER_I2C_H_ 
#define ARM_I2C_API_VERSION ARM_DRIVER_VERSION_MAJOR_MINOR(2,3)
#define ARM_I2C_OWN_ADDRESS (0x01)
#define ARM_I2C_BUS_SPEED (0x02)
#define ARM_I2C_BUS_CLEAR (0x03)
#define ARM_I2C_ABORT_TRANSFER (0x04)
#define ARM_I2C_BUS_SPEED_STANDARD (0x01)
#define ARM_I2C_BUS_SPEED_FAST (0x02)
#define ARM_I2C_BUS_SPEED_FAST_PLUS (0x03)
#define ARM_I2C_BUS_SPEED_HIGH (0x04)
#define ARM_I2C_ADDRESS_10BIT (0x0400)
#define ARM_I2C_ADDRESS_GC (0x8000)
typedef volatile struct _ARM_I2C_STATUS {
  uint32_t busy : 1;
  uint32_t mode : 1;
  uint32_t direction : 1;
  uint32_t general_call : 1;
  uint32_t arbitration_lost : 1;
  uint32_t bus_error : 1;
  uint32_t rx_nack : 1;
  uint32_t reserved : 25;
} ARM_I2C_STATUS;
#define ARM_I2C_EVENT_TRANSFER_DONE (1UL << 0)
#define ARM_I2C_EVENT_TRANSFER_INCOMPLETE (1UL << 1)
#define ARM_I2C_EVENT_SLAVE_TRANSMIT (1UL << 2)
#define ARM_I2C_EVENT_SLAVE_RECEIVE (1UL << 3)
#define ARM_I2C_EVENT_ADDRESS_NACK (1UL << 4)
#define ARM_I2C_EVENT_GENERAL_CALL (1UL << 5)
#define ARM_I2C_EVENT_ARBITRATION_LOST (1UL << 6)
#define ARM_I2C_EVENT_BUS_ERROR (1UL << 7)
#define ARM_I2C_EVENT_BUS_CLEAR (1UL << 8)
typedef void (*ARM_I2C_SignalEvent_t) (uint32_t event);
typedef struct _ARM_I2C_CAPABILITIES {
  uint32_t address_10_bit : 1;
  uint32_t reserved : 31;
} ARM_I2C_CAPABILITIES;
typedef struct _ARM_DRIVER_I2C {
  ARM_DRIVER_VERSION (*GetVersion) (void);
  ARM_I2C_CAPABILITIES (*GetCapabilities)(void);
  int32_t (*Initialize) (ARM_I2C_SignalEvent_t cb_event);
  int32_t (*Uninitialize) (void);
  int32_t (*PowerControl) (ARM_POWER_STATE state);
  int32_t (*MasterTransmit) (uint32_t addr, const uint8_t *data, uint32_t num, _Bool xfer_pending);
  int32_t (*MasterReceive) (uint32_t addr, uint8_t *data, uint32_t num, _Bool xfer_pending);
  int32_t (*SlaveTransmit) ( const uint8_t *data, uint32_t num);
  int32_t (*SlaveReceive) ( uint8_t *data, uint32_t num);
  int32_t (*GetDataCount) (void);
  int32_t (*Control) (uint32_t control, uint32_t arg);
  ARM_I2C_STATUS (*GetStatus) (void);
} const ARM_DRIVER_I2C;
#define DRIVER_SPI_H_ 
#define ARM_SPI_API_VERSION ARM_DRIVER_VERSION_MAJOR_MINOR(2,2)
#define ARM_SPI_CONTROL_Pos 0
#define ARM_SPI_CONTROL_Msk (0xFFUL << ARM_SPI_CONTROL_Pos)
#define ARM_SPI_MODE_INACTIVE (0x00UL << ARM_SPI_CONTROL_Pos)
#define ARM_SPI_MODE_MASTER (0x01UL << ARM_SPI_CONTROL_Pos)
#define ARM_SPI_MODE_SLAVE (0x02UL << ARM_SPI_CONTROL_Pos)
#define ARM_SPI_MODE_MASTER_SIMPLEX (0x03UL << ARM_SPI_CONTROL_Pos)
#define ARM_SPI_MODE_SLAVE_SIMPLEX (0x04UL << ARM_SPI_CONTROL_Pos)
#define ARM_SPI_FRAME_FORMAT_Pos 8
#define ARM_SPI_FRAME_FORMAT_Msk (7UL << ARM_SPI_FRAME_FORMAT_Pos)
#define ARM_SPI_CPOL0_CPHA0 (0UL << ARM_SPI_FRAME_FORMAT_Pos)
#define ARM_SPI_CPOL0_CPHA1 (1UL << ARM_SPI_FRAME_FORMAT_Pos)
#define ARM_SPI_CPOL1_CPHA0 (2UL << ARM_SPI_FRAME_FORMAT_Pos)
#define ARM_SPI_CPOL1_CPHA1 (3UL << ARM_SPI_FRAME_FORMAT_Pos)
#define ARM_SPI_TI_SSI (4UL << ARM_SPI_FRAME_FORMAT_Pos)
#define ARM_SPI_MICROWIRE (5UL << ARM_SPI_FRAME_FORMAT_Pos)
#define ARM_SPI_DATA_BITS_Pos 12
#define ARM_SPI_DATA_BITS_Msk (0x3FUL << ARM_SPI_DATA_BITS_Pos)
#define ARM_SPI_DATA_BITS(n) (((n) & 0x3F) << ARM_SPI_DATA_BITS_Pos)
#define ARM_SPI_BIT_ORDER_Pos 18
#define ARM_SPI_BIT_ORDER_Msk (1UL << ARM_SPI_BIT_ORDER_Pos)
#define ARM_SPI_MSB_LSB (0UL << ARM_SPI_BIT_ORDER_Pos)
#define ARM_SPI_LSB_MSB (1UL << ARM_SPI_BIT_ORDER_Pos)
#define ARM_SPI_SS_MASTER_MODE_Pos 19
#define ARM_SPI_SS_MASTER_MODE_Msk (3UL << ARM_SPI_SS_MASTER_MODE_Pos)
#define ARM_SPI_SS_MASTER_UNUSED (0UL << ARM_SPI_SS_MASTER_MODE_Pos)
#define ARM_SPI_SS_MASTER_SW (1UL << ARM_SPI_SS_MASTER_MODE_Pos)
#define ARM_SPI_SS_MASTER_HW_OUTPUT (2UL << ARM_SPI_SS_MASTER_MODE_Pos)
#define ARM_SPI_SS_MASTER_HW_INPUT (3UL << ARM_SPI_SS_MASTER_MODE_Pos)
#define ARM_SPI_SS_SLAVE_MODE_Pos 21
#define ARM_SPI_SS_SLAVE_MODE_Msk (1UL << ARM_SPI_SS_SLAVE_MODE_Pos)
#define ARM_SPI_SS_SLAVE_HW (0UL << ARM_SPI_SS_SLAVE_MODE_Pos)
#define ARM_SPI_SS_SLAVE_SW (1UL << ARM_SPI_SS_SLAVE_MODE_Pos)
#define ARM_SPI_SET_BUS_SPEED (0x10UL << ARM_SPI_CONTROL_Pos)
#define ARM_SPI_GET_BUS_SPEED (0x11UL << ARM_SPI_CONTROL_Pos)
#define ARM_SPI_SET_DEFAULT_TX_VALUE (0x12UL << ARM_SPI_CONTROL_Pos)
#define ARM_SPI_CONTROL_SS (0x13UL << ARM_SPI_CONTROL_Pos)
#define ARM_SPI_ABORT_TRANSFER (0x14UL << ARM_SPI_CONTROL_Pos)
#define ARM_SPI_SS_INACTIVE 0
#define ARM_SPI_SS_ACTIVE 1
#define ARM_SPI_ERROR_MODE (ARM_DRIVER_ERROR_SPECIFIC - 1)
#define ARM_SPI_ERROR_FRAME_FORMAT (ARM_DRIVER_ERROR_SPECIFIC - 2)
#define ARM_SPI_ERROR_DATA_BITS (ARM_DRIVER_ERROR_SPECIFIC - 3)
#define ARM_SPI_ERROR_BIT_ORDER (ARM_DRIVER_ERROR_SPECIFIC - 4)
#define ARM_SPI_ERROR_SS_MODE (ARM_DRIVER_ERROR_SPECIFIC - 5)
typedef volatile struct _ARM_SPI_STATUS {
  uint32_t busy : 1;
  uint32_t data_lost : 1;
  uint32_t mode_fault : 1;
  uint32_t reserved : 29;
} ARM_SPI_STATUS;
#define ARM_SPI_EVENT_TRANSFER_COMPLETE (1UL << 0)
#define ARM_SPI_EVENT_DATA_LOST (1UL << 1)
#define ARM_SPI_EVENT_MODE_FAULT (1UL << 2)
typedef void (*ARM_SPI_SignalEvent_t) (uint32_t event);
typedef struct _ARM_SPI_CAPABILITIES {
  uint32_t simplex : 1;
  uint32_t ti_ssi : 1;
  uint32_t microwire : 1;
  uint32_t event_mode_fault : 1;
  uint32_t reserved : 28;
} ARM_SPI_CAPABILITIES;
typedef struct _ARM_DRIVER_SPI {
  ARM_DRIVER_VERSION (*GetVersion) (void);
  ARM_SPI_CAPABILITIES (*GetCapabilities) (void);
  int32_t (*Initialize) (ARM_SPI_SignalEvent_t cb_event);
  int32_t (*Uninitialize) (void);
  int32_t (*PowerControl) (ARM_POWER_STATE state);
  int32_t (*Send) (const void *data, uint32_t num);
  int32_t (*Receive) ( void *data, uint32_t num);
  int32_t (*Transfer) (const void *data_out,
                                                 void *data_in,
                                           uint32_t num);
  uint32_t (*GetDataCount) (void);
  int32_t (*Control) (uint32_t control, uint32_t arg);
  ARM_SPI_STATUS (*GetStatus) (void);
} const ARM_DRIVER_SPI;
#define DRIVER_USART_H_ 
#define ARM_USART_API_VERSION ARM_DRIVER_VERSION_MAJOR_MINOR(2,3)
#define ARM_USART_CONTROL_Pos 0
#define ARM_USART_CONTROL_Msk (0xFFUL << ARM_USART_CONTROL_Pos)
#define ARM_USART_MODE_ASYNCHRONOUS (0x01UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_MODE_SYNCHRONOUS_MASTER (0x02UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_MODE_SYNCHRONOUS_SLAVE (0x03UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_MODE_SINGLE_WIRE (0x04UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_MODE_IRDA (0x05UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_MODE_SMART_CARD (0x06UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_DATA_BITS_Pos 8
#define ARM_USART_DATA_BITS_Msk (7UL << ARM_USART_DATA_BITS_Pos)
#define ARM_USART_DATA_BITS_5 (5UL << ARM_USART_DATA_BITS_Pos)
#define ARM_USART_DATA_BITS_6 (6UL << ARM_USART_DATA_BITS_Pos)
#define ARM_USART_DATA_BITS_7 (7UL << ARM_USART_DATA_BITS_Pos)
#define ARM_USART_DATA_BITS_8 (0UL << ARM_USART_DATA_BITS_Pos)
#define ARM_USART_DATA_BITS_9 (1UL << ARM_USART_DATA_BITS_Pos)
#define ARM_USART_PARITY_Pos 12
#define ARM_USART_PARITY_Msk (3UL << ARM_USART_PARITY_Pos)
#define ARM_USART_PARITY_NONE (0UL << ARM_USART_PARITY_Pos)
#define ARM_USART_PARITY_EVEN (1UL << ARM_USART_PARITY_Pos)
#define ARM_USART_PARITY_ODD (2UL << ARM_USART_PARITY_Pos)
#define ARM_USART_STOP_BITS_Pos 14
#define ARM_USART_STOP_BITS_Msk (3UL << ARM_USART_STOP_BITS_Pos)
#define ARM_USART_STOP_BITS_1 (0UL << ARM_USART_STOP_BITS_Pos)
#define ARM_USART_STOP_BITS_2 (1UL << ARM_USART_STOP_BITS_Pos)
#define ARM_USART_STOP_BITS_1_5 (2UL << ARM_USART_STOP_BITS_Pos)
#define ARM_USART_STOP_BITS_0_5 (3UL << ARM_USART_STOP_BITS_Pos)
#define ARM_USART_FLOW_CONTROL_Pos 16
#define ARM_USART_FLOW_CONTROL_Msk (3UL << ARM_USART_FLOW_CONTROL_Pos)
#define ARM_USART_FLOW_CONTROL_NONE (0UL << ARM_USART_FLOW_CONTROL_Pos)
#define ARM_USART_FLOW_CONTROL_RTS (1UL << ARM_USART_FLOW_CONTROL_Pos)
#define ARM_USART_FLOW_CONTROL_CTS (2UL << ARM_USART_FLOW_CONTROL_Pos)
#define ARM_USART_FLOW_CONTROL_RTS_CTS (3UL << ARM_USART_FLOW_CONTROL_Pos)
#define ARM_USART_CPOL_Pos 18
#define ARM_USART_CPOL_Msk (1UL << ARM_USART_CPOL_Pos)
#define ARM_USART_CPOL0 (0UL << ARM_USART_CPOL_Pos)
#define ARM_USART_CPOL1 (1UL << ARM_USART_CPOL_Pos)
#define ARM_USART_CPHA_Pos 19
#define ARM_USART_CPHA_Msk (1UL << ARM_USART_CPHA_Pos)
#define ARM_USART_CPHA0 (0UL << ARM_USART_CPHA_Pos)
#define ARM_USART_CPHA1 (1UL << ARM_USART_CPHA_Pos)
#define ARM_USART_SET_DEFAULT_TX_VALUE (0x10UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_SET_IRDA_PULSE (0x11UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_SET_SMART_CARD_GUARD_TIME (0x12UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_SET_SMART_CARD_CLOCK (0x13UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_CONTROL_SMART_CARD_NACK (0x14UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_CONTROL_TX (0x15UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_CONTROL_RX (0x16UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_CONTROL_BREAK (0x17UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_ABORT_SEND (0x18UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_ABORT_RECEIVE (0x19UL << ARM_USART_CONTROL_Pos)
#define ARM_USART_ABORT_TRANSFER (0x1AUL << ARM_USART_CONTROL_Pos)
#define ARM_USART_CONTROL_FLUSH_TX (0x1BUL << ARM_USART_CONTROL_Pos)
#define ARM_USART_CONTROL_PURGE_COMM (0x1CUL << ARM_USART_CONTROL_Pos)
#define ARM_USART_ERROR_MODE (ARM_DRIVER_ERROR_SPECIFIC - 1)
#define ARM_USART_ERROR_BAUDRATE (ARM_DRIVER_ERROR_SPECIFIC - 2)
#define ARM_USART_ERROR_DATA_BITS (ARM_DRIVER_ERROR_SPECIFIC - 3)
#define ARM_USART_ERROR_PARITY (ARM_DRIVER_ERROR_SPECIFIC - 4)
#define ARM_USART_ERROR_STOP_BITS (ARM_DRIVER_ERROR_SPECIFIC - 5)
#define ARM_USART_ERROR_FLOW_CONTROL (ARM_DRIVER_ERROR_SPECIFIC - 6)
#define ARM_USART_ERROR_CPOL (ARM_DRIVER_ERROR_SPECIFIC - 7)
#define ARM_USART_ERROR_CPHA (ARM_DRIVER_ERROR_SPECIFIC - 8)
typedef volatile struct _ARM_USART_STATUS {
  uint32_t tx_busy : 1;
  uint32_t rx_busy : 1;
  uint32_t tx_underflow : 1;
  uint32_t rx_overflow : 1;
  uint32_t rx_break : 1;
  uint32_t rx_framing_error : 1;
  uint32_t rx_parity_error : 1;
  uint32_t is_send_block : 1;
  uint32_t reserved : 24;
} ARM_USART_STATUS;
typedef enum _ARM_USART_MODEM_CONTROL {
  ARM_USART_RTS_CLEAR,
  ARM_USART_RTS_SET,
  ARM_USART_DTR_CLEAR,
  ARM_USART_DTR_SET
} ARM_USART_MODEM_CONTROL;
typedef volatile struct _ARM_USART_MODEM_STATUS {
  uint32_t cts : 1;
  uint32_t dsr : 1;
  uint32_t dcd : 1;
  uint32_t ri : 1;
  uint32_t reserved : 28;
} ARM_USART_MODEM_STATUS;
#define ARM_USART_EVENT_SEND_COMPLETE (1UL << 0)
#define ARM_USART_EVENT_RECEIVE_COMPLETE (1UL << 1)
#define ARM_USART_EVENT_TRANSFER_COMPLETE (1UL << 2)
#define ARM_USART_EVENT_TX_COMPLETE (1UL << 3)
#define ARM_USART_EVENT_TX_UNDERFLOW (1UL << 4)
#define ARM_USART_EVENT_RX_OVERFLOW (1UL << 5)
#define ARM_USART_EVENT_RX_TIMEOUT (1UL << 6)
#define ARM_USART_EVENT_RX_BREAK (1UL << 7)
#define ARM_USART_EVENT_RX_FRAMING_ERROR (1UL << 8)
#define ARM_USART_EVENT_RX_PARITY_ERROR (1UL << 9)
#define ARM_USART_EVENT_CTS (1UL << 10)
#define ARM_USART_EVENT_DSR (1UL << 11)
#define ARM_USART_EVENT_DCD (1UL << 12)
#define ARM_USART_EVENT_RI (1UL << 13)
#define ARM_USART_EVENT_AUTO_BAUDRATE_DONE (1UL << 14)
typedef void (*ARM_USART_SignalEvent_t) (uint32_t event);
typedef struct _ARM_USART_CAPABILITIES {
  uint32_t asynchronous : 1;
  uint32_t synchronous_master : 1;
  uint32_t synchronous_slave : 1;
  uint32_t single_wire : 1;
  uint32_t irda : 1;
  uint32_t smart_card : 1;
  uint32_t smart_card_clock : 1;
  uint32_t flow_control_rts : 1;
  uint32_t flow_control_cts : 1;
  uint32_t event_tx_complete : 1;
  uint32_t event_rx_timeout : 1;
  uint32_t rts : 1;
  uint32_t cts : 1;
  uint32_t dtr : 1;
  uint32_t dsr : 1;
  uint32_t dcd : 1;
  uint32_t ri : 1;
  uint32_t event_cts : 1;
  uint32_t event_dsr : 1;
  uint32_t event_dcd : 1;
  uint32_t event_ri : 1;
  uint32_t reserved : 11;
} ARM_USART_CAPABILITIES;
typedef struct _ARM_DRIVER_USART {
  ARM_DRIVER_VERSION (*GetVersion) (void);
  ARM_USART_CAPABILITIES (*GetCapabilities) (void);
  int32_t (*Initialize) (ARM_USART_SignalEvent_t cb_event);
  int32_t (*Uninitialize) (void);
  int32_t (*PowerControl) (ARM_POWER_STATE state);
  int32_t (*Send) (const void *data, uint32_t num);
  int32_t (*Receive) ( void *data, uint32_t num);
  int32_t (*Transfer) (const void *data_out,
                                                   void *data_in,
                                             uint32_t num);
  uint32_t (*GetTxCount) (void);
  uint32_t (*GetRxCount) (void);
  int32_t (*Control) (uint32_t control, uint32_t arg);
  ARM_USART_STATUS (*GetStatus) (void);
  int32_t (*SetModemControl) (ARM_USART_MODEM_CONTROL control);
  ARM_USART_MODEM_STATUS (*GetModemStatus) (void);
  uint32_t (*GetBaudRate) (void);
  int32_t (*SendPolling) (const void *data, uint32_t num);
} const ARM_DRIVER_USART;
#define __RTE_DEVICE_H 
#define EC618_H 
#define APIRQ_NUMBER_DEFINED 
typedef enum IRQn
{
    NonMaskableInt_IRQn = -14,
    HardFault_IRQn = -13,
    MemoryManagement_IRQn = -12,
    BusFault_IRQn = -11,
    UsageFault_IRQn = -10,
    SVCall_IRQn = -5,
    DebugMonitor_IRQn = -4,
    PendSV_IRQn = -2,
    SysTick_IRQn = -1,
    PadWakeup0_IRQn = 0,
    PadWakeup1_IRQn = 1,
    PadWakeup2_IRQn = 2,
    PadWakeup3_IRQn = 3,
    PadWakeup4_IRQn = 4,
    PadWakeup5_IRQn = 5,
    LpuartWakeup_IRQn = 6,
    LpusbWakeup_IRQn = 7,
    PwrkeyWakeup_IRQn = 8,
    ChrgpadWakeup_IRQn = 9,
    RtcWakeup_IRQn = 10,
    Usb_IRQn = 11,
    APXIC0_Normal_IRQn = 12,
    APXIC1_Normal_IRQn = 13,
    APXIC2_Normal_IRQn = 14,
    APXIC3_Normal_IRQn = 15,
    PXIC0_OVF_IRQn = 32,
    PXIC0_PM_VBAT_LOW_IRQn = 33,
    PXIC0_I2S1_IRQn = 34,
    PXIC0_I2S0_IRQn = 35,
    PXIC0_SSP1_IRQn = 36,
    PXIC0_SSP0_IRQn = 37,
    PXIC0_UART2_IRQn = 38,
    PXIC0_UART1_IRQn = 39,
    PXIC0_UART0_IRQn = 40,
    PXIC0_LPUC_IRQn = 41,
    PXIC0_TIMER5_IRQn = 42,
    PXIC0_TIMER4_IRQn = 43,
    PXIC0_TIMER3_IRQn = 44,
    PXIC0_TIMER2_IRQn = 45,
    PXIC0_TIMER1_IRQn = 46,
    PXIC0_TIMER0_IRQn = 47,
    PXIC0_KPC_DIRECT_IRQn = 48,
    PXIC0_KPC_KEYPAD_IRQn = 49,
    PXIC0_ONEW_IRQn = 50,
    PXIC0_I2C1_IRQn = 51,
    PXIC0_I2C0_IRQn = 52,
    PXIC0_USIM1_IRQn = 53,
    PXIC0_USIM0_IRQn = 54,
    PXIC0_UTFC_ERR_IRQn = 55,
    PXIC0_RESV1_IRQn = 56,
    PXIC0_RESV2_IRQn = 57,
    PXIC0_RESV3_IRQn = 58,
    PXIC0_USB_IRQn = 59,
    PXIC0_IPC_Merge_IRQn = 60,
    PXIC0_IPC_Alone1_IRQn = 61,
    PXIC0_IPC_Alone0_IRQn = 62,
    PXIC0_Sipc_IRQn = 63,
    PXIC1_OVF_IRQn = 64,
    PXIC1_CPMU_SLEEP_END_IRQn = 65,
    PXIC1_CPMU_WAKEUP_END_IRQn = 66,
    PXIC1_CPMU_ASSIST_REQ_IRQn = 67,
    PXIC1_CP_CPU_RST_REQ_IRQn = 68,
    PXIC1_SCT_CH0_IRQn = 69,
    PXIC1_SCT_CH1_IRQn = 70,
    PXIC1_SCT_CH2_IRQn = 71,
    PXIC1_SCT_CH3_IRQn = 72,
    PXIC1_SCT_CH4_IRQn = 73,
    PXIC1_SCT_CH5_IRQn = 74,
    PXIC1_SCT_ERR_IRQn = 75,
    PXIC1_TMU_BASECNT_CP_RT_IRQn = 76,
    PXIC1_TMU_BASECNT_CP_BC_IRQn = 77,
    PXIC1_TMU_BASECNT_AP_BC_IRQn = 78,
    PXIC1_TMU_BASECNT_BC_LD_IRQn = 79,
    PXIC1_TMU_CALCAL_LTCH_IRQn = 80,
    PXIC1_RFFE_CP_IRQn = 81,
    PXIC1_FUSE_FAIL_IRQn = 82,
    PXIC1_FUSE_BURN_IRQn = 83,
    PXIC1_FUSE_READ_IRQn = 84,
    PXIC1_DMA_AP_IRQn = 85,
    PXIC1_DMA_CP_IRQn = 86,
    PXIC1_DMA_MP_IRQn = 87,
    PXIC1_GPIO_IRQn = 88,
    PXIC1_TRNG_IRQn = 89,
    PXIC1_PSRAM_IRQn = 90,
    PXIC1_FLASH_IRQn = 91,
    PXIC1_ULOG_ERR_IRQn = 92,
    PXIC1_ULOG_IRQn = 93,
    PXIC1_THM_HI_IRQn = 94,
    PXIC1_AUXADC_IRQn = 95,
} IRQn_Type;
#define __CM3_REV 0x0201U
#define __MPU_PRESENT 1U
#define __VTOR_PRESENT 1U
#define __NVIC_PRIO_BITS 3U
#define __Vendor_SysTickConfig 0U
#define __CORE_CM3_H_GENERIC 
#define __CMSIS_VERSION_H 
#define __CM_CMSIS_VERSION_MAIN ( 5U)
#define __CM_CMSIS_VERSION_SUB ( 0U)
#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | __CM_CMSIS_VERSION_SUB )
#define __CM3_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)
#define __CM3_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB)
#define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16U) | __CM3_CMSIS_VERSION_SUB )
#define __CORTEX_M (3U)
#define __FPU_USED 0U
#define __CORE_CM3_H_DEPENDANT 
#define __I volatile const
#define __O volatile
#define __IO volatile
#define __IM volatile const
#define __OM volatile
#define __IOM volatile
typedef union
{
  struct
  {
    uint32_t _reserved0:27;
    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} APSR_Type;
#define APSR_N_Pos 31U
#define APSR_N_Msk (1UL << APSR_N_Pos)
#define APSR_Z_Pos 30U
#define APSR_Z_Msk (1UL << APSR_Z_Pos)
#define APSR_C_Pos 29U
#define APSR_C_Msk (1UL << APSR_C_Pos)
#define APSR_V_Pos 28U
#define APSR_V_Msk (1UL << APSR_V_Pos)
#define APSR_Q_Pos 27U
#define APSR_Q_Msk (1UL << APSR_Q_Pos)
typedef union
{
  struct
  {
    uint32_t ISR:9;
    uint32_t _reserved0:23;
  } b;
  uint32_t w;
} IPSR_Type;
#define IPSR_ISR_Pos 0U
#define IPSR_ISR_Msk (0x1FFUL )
typedef union
{
  struct
  {
    uint32_t ISR:9;
    uint32_t _reserved0:1;
    uint32_t ICI_IT_1:6;
    uint32_t _reserved1:8;
    uint32_t T:1;
    uint32_t ICI_IT_2:2;
    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} xPSR_Type;
#define xPSR_N_Pos 31U
#define xPSR_N_Msk (1UL << xPSR_N_Pos)
#define xPSR_Z_Pos 30U
#define xPSR_Z_Msk (1UL << xPSR_Z_Pos)
#define xPSR_C_Pos 29U
#define xPSR_C_Msk (1UL << xPSR_C_Pos)
#define xPSR_V_Pos 28U
#define xPSR_V_Msk (1UL << xPSR_V_Pos)
#define xPSR_Q_Pos 27U
#define xPSR_Q_Msk (1UL << xPSR_Q_Pos)
#define xPSR_ICI_IT_2_Pos 25U
#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos)
#define xPSR_T_Pos 24U
#define xPSR_T_Msk (1UL << xPSR_T_Pos)
#define xPSR_ICI_IT_1_Pos 10U
#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos)
#define xPSR_ISR_Pos 0U
#define xPSR_ISR_Msk (0x1FFUL )
typedef union
{
  struct
  {
    uint32_t nPRIV:1;
    uint32_t SPSEL:1;
    uint32_t _reserved1:30;
  } b;
  uint32_t w;
} CONTROL_Type;
#define CONTROL_SPSEL_Pos 1U
#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos)
#define CONTROL_nPRIV_Pos 0U
#define CONTROL_nPRIV_Msk (1UL )
typedef struct
{
  volatile uint32_t ISER[8U];
        uint32_t RESERVED0[24U];
  volatile uint32_t ICER[8U];
        uint32_t RSERVED1[24U];
  volatile uint32_t ISPR[8U];
        uint32_t RESERVED2[24U];
  volatile uint32_t ICPR[8U];
        uint32_t RESERVED3[24U];
  volatile uint32_t IABR[8U];
        uint32_t RESERVED4[56U];
  volatile uint8_t IP[240U];
        uint32_t RESERVED5[644U];
  volatile uint32_t STIR;
} NVIC_Type;
#define NVIC_STIR_INTID_Pos 0U
#define NVIC_STIR_INTID_Msk (0x1FFUL )
typedef struct
{
  volatile const uint32_t CPUID;
  volatile uint32_t ICSR;
  volatile uint32_t VTOR;
  volatile uint32_t AIRCR;
  volatile uint32_t SCR;
  volatile uint32_t CCR;
  volatile uint8_t SHP[12U];
  volatile uint32_t SHCSR;
  volatile uint32_t CFSR;
  volatile uint32_t HFSR;
  volatile uint32_t DFSR;
  volatile uint32_t MMFAR;
  volatile uint32_t BFAR;
  volatile uint32_t AFSR;
  volatile const uint32_t PFR[2U];
  volatile const uint32_t DFR;
  volatile const uint32_t ADR;
  volatile const uint32_t MMFR[4U];
  volatile const uint32_t ISAR[5U];
        uint32_t RESERVED0[5U];
  volatile uint32_t CPACR;
} SCB_Type;
#define SCB_CPUID_IMPLEMENTER_Pos 24U
#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)
#define SCB_CPUID_VARIANT_Pos 20U
#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)
#define SCB_CPUID_ARCHITECTURE_Pos 16U
#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)
#define SCB_CPUID_PARTNO_Pos 4U
#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)
#define SCB_CPUID_REVISION_Pos 0U
#define SCB_CPUID_REVISION_Msk (0xFUL )
#define SCB_ICSR_NMIPENDSET_Pos 31U
#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)
#define SCB_ICSR_PENDSVSET_Pos 28U
#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)
#define SCB_ICSR_PENDSVCLR_Pos 27U
#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)
#define SCB_ICSR_PENDSTSET_Pos 26U
#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)
#define SCB_ICSR_PENDSTCLR_Pos 25U
#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)
#define SCB_ICSR_ISRPREEMPT_Pos 23U
#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)
#define SCB_ICSR_ISRPENDING_Pos 22U
#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)
#define SCB_ICSR_VECTPENDING_Pos 12U
#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)
#define SCB_ICSR_RETTOBASE_Pos 11U
#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos)
#define SCB_ICSR_VECTACTIVE_Pos 0U
#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL )
#define SCB_VTOR_TBLOFF_Pos 7U
#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)
#define SCB_AIRCR_VECTKEY_Pos 16U
#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)
#define SCB_AIRCR_VECTKEYSTAT_Pos 16U
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)
#define SCB_AIRCR_ENDIANESS_Pos 15U
#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)
#define SCB_AIRCR_PRIGROUP_Pos 8U
#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos)
#define SCB_AIRCR_SYSRESETREQ_Pos 2U
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)
#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)
#define SCB_AIRCR_VECTRESET_Pos 0U
#define SCB_AIRCR_VECTRESET_Msk (1UL )
#define SCB_SCR_SEVONPEND_Pos 4U
#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)
#define SCB_SCR_SLEEPDEEP_Pos 2U
#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)
#define SCB_SCR_SLEEPONEXIT_Pos 1U
#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)
#define SCB_CCR_STKALIGN_Pos 9U
#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)
#define SCB_CCR_BFHFNMIGN_Pos 8U
#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos)
#define SCB_CCR_DIV_0_TRP_Pos 4U
#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos)
#define SCB_CCR_UNALIGN_TRP_Pos 3U
#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)
#define SCB_CCR_USERSETMPEND_Pos 1U
#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos)
#define SCB_CCR_NONBASETHRDENA_Pos 0U
#define SCB_CCR_NONBASETHRDENA_Msk (1UL )
#define SCB_SHCSR_USGFAULTENA_Pos 18U
#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos)
#define SCB_SHCSR_BUSFAULTENA_Pos 17U
#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos)
#define SCB_SHCSR_MEMFAULTENA_Pos 16U
#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos)
#define SCB_SHCSR_SVCALLPENDED_Pos 15U
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)
#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U
#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)
#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U
#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)
#define SCB_SHCSR_USGFAULTPENDED_Pos 12U
#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)
#define SCB_SHCSR_SYSTICKACT_Pos 11U
#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos)
#define SCB_SHCSR_PENDSVACT_Pos 10U
#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos)
#define SCB_SHCSR_MONITORACT_Pos 8U
#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos)
#define SCB_SHCSR_SVCALLACT_Pos 7U
#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos)
#define SCB_SHCSR_USGFAULTACT_Pos 3U
#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos)
#define SCB_SHCSR_BUSFAULTACT_Pos 1U
#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos)
#define SCB_SHCSR_MEMFAULTACT_Pos 0U
#define SCB_SHCSR_MEMFAULTACT_Msk (1UL )
#define SCB_CFSR_USGFAULTSR_Pos 16U
#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)
#define SCB_CFSR_BUSFAULTSR_Pos 8U
#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)
#define SCB_CFSR_MEMFAULTSR_Pos 0U
#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL )
#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U)
#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos)
#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U)
#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos)
#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U)
#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos)
#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U)
#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos)
#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U)
#define SCB_CFSR_IACCVIOL_Msk (1UL )
#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U)
#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos)
#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U)
#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos)
#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U)
#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos)
#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U)
#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos)
#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U)
#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos)
#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U)
#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos)
#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U)
#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos)
#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U)
#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos)
#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U)
#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos)
#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U)
#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos)
#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U)
#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos)
#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U)
#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos)
#define SCB_HFSR_DEBUGEVT_Pos 31U
#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos)
#define SCB_HFSR_FORCED_Pos 30U
#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos)
#define SCB_HFSR_VECTTBL_Pos 1U
#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos)
#define SCB_DFSR_EXTERNAL_Pos 4U
#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos)
#define SCB_DFSR_VCATCH_Pos 3U
#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos)
#define SCB_DFSR_DWTTRAP_Pos 2U
#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)
#define SCB_DFSR_BKPT_Pos 1U
#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos)
#define SCB_DFSR_HALTED_Pos 0U
#define SCB_DFSR_HALTED_Msk (1UL )
typedef struct
{
        uint32_t RESERVED0[1U];
  volatile const uint32_t ICTR;
  volatile uint32_t ACTLR;
} SCnSCB_Type;
#define SCnSCB_ICTR_INTLINESNUM_Pos 0U
#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL )
#define SCnSCB_ACTLR_DISFOLD_Pos 2U
#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos)
#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U
#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)
#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U
#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL )
typedef struct
{
  volatile uint32_t CTRL;
  volatile uint32_t LOAD;
  volatile uint32_t VAL;
  volatile const uint32_t CALIB;
} SysTick_Type;
#define SysTick_CTRL_COUNTFLAG_Pos 16U
#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)
#define SysTick_CTRL_CLKSOURCE_Pos 2U
#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)
#define SysTick_CTRL_TICKINT_Pos 1U
#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)
#define SysTick_CTRL_ENABLE_Pos 0U
#define SysTick_CTRL_ENABLE_Msk (1UL )
#define SysTick_LOAD_RELOAD_Pos 0U
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL )
#define SysTick_VAL_CURRENT_Pos 0U
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL )
#define SysTick_CALIB_NOREF_Pos 31U
#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)
#define SysTick_CALIB_SKEW_Pos 30U
#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)
#define SysTick_CALIB_TENMS_Pos 0U
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL )
typedef struct
{
  volatile union
  {
    volatile uint8_t u8;
    volatile uint16_t u16;
    volatile uint32_t u32;
  } PORT [32U];
        uint32_t RESERVED0[864U];
  volatile uint32_t TER;
        uint32_t RESERVED1[15U];
  volatile uint32_t TPR;
        uint32_t RESERVED2[15U];
  volatile uint32_t TCR;
        uint32_t RESERVED3[29U];
  volatile uint32_t IWR;
  volatile const uint32_t IRR;
  volatile uint32_t IMCR;
        uint32_t RESERVED4[43U];
  volatile uint32_t LAR;
  volatile const uint32_t LSR;
        uint32_t RESERVED5[6U];
  volatile const uint32_t PID4;
  volatile const uint32_t PID5;
  volatile const uint32_t PID6;
  volatile const uint32_t PID7;
  volatile const uint32_t PID0;
  volatile const uint32_t PID1;
  volatile const uint32_t PID2;
  volatile const uint32_t PID3;
  volatile const uint32_t CID0;
  volatile const uint32_t CID1;
  volatile const uint32_t CID2;
  volatile const uint32_t CID3;
} ITM_Type;
#define ITM_TPR_PRIVMASK_Pos 0U
#define ITM_TPR_PRIVMASK_Msk (0xFUL )
#define ITM_TCR_BUSY_Pos 23U
#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos)
#define ITM_TCR_TraceBusID_Pos 16U
#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos)
#define ITM_TCR_GTSFREQ_Pos 10U
#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)
#define ITM_TCR_TSPrescale_Pos 8U
#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos)
#define ITM_TCR_SWOENA_Pos 4U
#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos)
#define ITM_TCR_DWTENA_Pos 3U
#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos)
#define ITM_TCR_SYNCENA_Pos 2U
#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos)
#define ITM_TCR_TSENA_Pos 1U
#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos)
#define ITM_TCR_ITMENA_Pos 0U
#define ITM_TCR_ITMENA_Msk (1UL )
#define ITM_IWR_ATVALIDM_Pos 0U
#define ITM_IWR_ATVALIDM_Msk (1UL )
#define ITM_IRR_ATREADYM_Pos 0U
#define ITM_IRR_ATREADYM_Msk (1UL )
#define ITM_IMCR_INTEGRATION_Pos 0U
#define ITM_IMCR_INTEGRATION_Msk (1UL )
#define ITM_LSR_ByteAcc_Pos 2U
#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos)
#define ITM_LSR_Access_Pos 1U
#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos)
#define ITM_LSR_Present_Pos 0U
#define ITM_LSR_Present_Msk (1UL )
typedef struct
{
  volatile uint32_t CTRL;
  volatile uint32_t CYCCNT;
  volatile uint32_t CPICNT;
  volatile uint32_t EXCCNT;
  volatile uint32_t SLEEPCNT;
  volatile uint32_t LSUCNT;
  volatile uint32_t FOLDCNT;
  volatile const uint32_t PCSR;
  volatile uint32_t COMP0;
  volatile uint32_t MASK0;
  volatile uint32_t FUNCTION0;
        uint32_t RESERVED0[1U];
  volatile uint32_t COMP1;
  volatile uint32_t MASK1;
  volatile uint32_t FUNCTION1;
        uint32_t RESERVED1[1U];
  volatile uint32_t COMP2;
  volatile uint32_t MASK2;
  volatile uint32_t FUNCTION2;
        uint32_t RESERVED2[1U];
  volatile uint32_t COMP3;
  volatile uint32_t MASK3;
  volatile uint32_t FUNCTION3;
} DWT_Type;
#define DWT_CTRL_NUMCOMP_Pos 28U
#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos)
#define DWT_CTRL_NOTRCPKT_Pos 27U
#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos)
#define DWT_CTRL_NOEXTTRIG_Pos 26U
#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)
#define DWT_CTRL_NOCYCCNT_Pos 25U
#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos)
#define DWT_CTRL_NOPRFCNT_Pos 24U
#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos)
#define DWT_CTRL_CYCEVTENA_Pos 22U
#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos)
#define DWT_CTRL_FOLDEVTENA_Pos 21U
#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)
#define DWT_CTRL_LSUEVTENA_Pos 20U
#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos)
#define DWT_CTRL_SLEEPEVTENA_Pos 19U
#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)
#define DWT_CTRL_EXCEVTENA_Pos 18U
#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos)
#define DWT_CTRL_CPIEVTENA_Pos 17U
#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos)
#define DWT_CTRL_EXCTRCENA_Pos 16U
#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos)
#define DWT_CTRL_PCSAMPLENA_Pos 12U
#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)
#define DWT_CTRL_SYNCTAP_Pos 10U
#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos)
#define DWT_CTRL_CYCTAP_Pos 9U
#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos)
#define DWT_CTRL_POSTINIT_Pos 5U
#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos)
#define DWT_CTRL_POSTPRESET_Pos 1U
#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos)
#define DWT_CTRL_CYCCNTENA_Pos 0U
#define DWT_CTRL_CYCCNTENA_Msk (0x1UL )
#define DWT_CPICNT_CPICNT_Pos 0U
#define DWT_CPICNT_CPICNT_Msk (0xFFUL )
#define DWT_EXCCNT_EXCCNT_Pos 0U
#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL )
#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U
#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL )
#define DWT_LSUCNT_LSUCNT_Pos 0U
#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL )
#define DWT_FOLDCNT_FOLDCNT_Pos 0U
#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL )
#define DWT_MASK_MASK_Pos 0U
#define DWT_MASK_MASK_Msk (0x1FUL )
#define DWT_FUNCTION_MATCHED_Pos 24U
#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos)
#define DWT_FUNCTION_DATAVADDR1_Pos 16U
#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)
#define DWT_FUNCTION_DATAVADDR0_Pos 12U
#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)
#define DWT_FUNCTION_DATAVSIZE_Pos 10U
#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)
#define DWT_FUNCTION_LNK1ENA_Pos 9U
#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)
#define DWT_FUNCTION_DATAVMATCH_Pos 8U
#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)
#define DWT_FUNCTION_CYCMATCH_Pos 7U
#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)
#define DWT_FUNCTION_EMITRANGE_Pos 5U
#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)
#define DWT_FUNCTION_FUNCTION_Pos 0U
#define DWT_FUNCTION_FUNCTION_Msk (0xFUL )
typedef struct
{
  volatile uint32_t SSPSR;
  volatile uint32_t CSPSR;
        uint32_t RESERVED0[2U];
  volatile uint32_t ACPR;
        uint32_t RESERVED1[55U];
  volatile uint32_t SPPR;
        uint32_t RESERVED2[131U];
  volatile const uint32_t FFSR;
  volatile uint32_t FFCR;
  volatile const uint32_t FSCR;
        uint32_t RESERVED3[759U];
  volatile const uint32_t TRIGGER;
  volatile const uint32_t FIFO0;
  volatile const uint32_t ITATBCTR2;
        uint32_t RESERVED4[1U];
  volatile const uint32_t ITATBCTR0;
  volatile const uint32_t FIFO1;
  volatile uint32_t ITCTRL;
        uint32_t RESERVED5[39U];
  volatile uint32_t CLAIMSET;
  volatile uint32_t CLAIMCLR;
        uint32_t RESERVED7[8U];
  volatile const uint32_t DEVID;
  volatile const uint32_t DEVTYPE;
} TPI_Type;
#define TPI_ACPR_PRESCALER_Pos 0U
#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL )
#define TPI_SPPR_TXMODE_Pos 0U
#define TPI_SPPR_TXMODE_Msk (0x3UL )
#define TPI_FFSR_FtNonStop_Pos 3U
#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos)
#define TPI_FFSR_TCPresent_Pos 2U
#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos)
#define TPI_FFSR_FtStopped_Pos 1U
#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos)
#define TPI_FFSR_FlInProg_Pos 0U
#define TPI_FFSR_FlInProg_Msk (0x1UL )
#define TPI_FFCR_TrigIn_Pos 8U
#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos)
#define TPI_FFCR_EnFCont_Pos 1U
#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos)
#define TPI_TRIGGER_TRIGGER_Pos 0U
#define TPI_TRIGGER_TRIGGER_Msk (0x1UL )
#define TPI_FIFO0_ITM_ATVALID_Pos 29U
#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)
#define TPI_FIFO0_ITM_bytecount_Pos 27U
#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)
#define TPI_FIFO0_ETM_ATVALID_Pos 26U
#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)
#define TPI_FIFO0_ETM_bytecount_Pos 24U
#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)
#define TPI_FIFO0_ETM2_Pos 16U
#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos)
#define TPI_FIFO0_ETM1_Pos 8U
#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos)
#define TPI_FIFO0_ETM0_Pos 0U
#define TPI_FIFO0_ETM0_Msk (0xFFUL )
#define TPI_ITATBCTR2_ATREADY_Pos 0U
#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL )
#define TPI_FIFO1_ITM_ATVALID_Pos 29U
#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)
#define TPI_FIFO1_ITM_bytecount_Pos 27U
#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)
#define TPI_FIFO1_ETM_ATVALID_Pos 26U
#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)
#define TPI_FIFO1_ETM_bytecount_Pos 24U
#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)
#define TPI_FIFO1_ITM2_Pos 16U
#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos)
#define TPI_FIFO1_ITM1_Pos 8U
#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos)
#define TPI_FIFO1_ITM0_Pos 0U
#define TPI_FIFO1_ITM0_Msk (0xFFUL )
#define TPI_ITATBCTR0_ATREADY_Pos 0U
#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL )
#define TPI_ITCTRL_Mode_Pos 0U
#define TPI_ITCTRL_Mode_Msk (0x1UL )
#define TPI_DEVID_NRZVALID_Pos 11U
#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos)
#define TPI_DEVID_MANCVALID_Pos 10U
#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos)
#define TPI_DEVID_PTINVALID_Pos 9U
#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos)
#define TPI_DEVID_MinBufSz_Pos 6U
#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos)
#define TPI_DEVID_AsynClkIn_Pos 5U
#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos)
#define TPI_DEVID_NrTraceInput_Pos 0U
#define TPI_DEVID_NrTraceInput_Msk (0x1FUL )
#define TPI_DEVTYPE_MajorType_Pos 4U
#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos)
#define TPI_DEVTYPE_SubType_Pos 0U
#define TPI_DEVTYPE_SubType_Msk (0xFUL )
typedef struct
{
  volatile const uint32_t TYPE;
  volatile uint32_t CTRL;
  volatile uint32_t RNR;
  volatile uint32_t RBAR;
  volatile uint32_t RASR;
  volatile uint32_t RBAR_A1;
  volatile uint32_t RASR_A1;
  volatile uint32_t RBAR_A2;
  volatile uint32_t RASR_A2;
  volatile uint32_t RBAR_A3;
  volatile uint32_t RASR_A3;
} MPU_Type;
#define MPU_TYPE_IREGION_Pos 16U
#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)
#define MPU_TYPE_DREGION_Pos 8U
#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)
#define MPU_TYPE_SEPARATE_Pos 0U
#define MPU_TYPE_SEPARATE_Msk (1UL )
#define MPU_CTRL_PRIVDEFENA_Pos 2U
#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)
#define MPU_CTRL_HFNMIENA_Pos 1U
#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)
#define MPU_CTRL_ENABLE_Pos 0U
#define MPU_CTRL_ENABLE_Msk (1UL )
#define MPU_RNR_REGION_Pos 0U
#define MPU_RNR_REGION_Msk (0xFFUL )
#define MPU_RBAR_ADDR_Pos 5U
#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)
#define MPU_RBAR_VALID_Pos 4U
#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)
#define MPU_RBAR_REGION_Pos 0U
#define MPU_RBAR_REGION_Msk (0xFUL )
#define MPU_RASR_ATTRS_Pos 16U
#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)
#define MPU_RASR_XN_Pos 28U
#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)
#define MPU_RASR_AP_Pos 24U
#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)
#define MPU_RASR_TEX_Pos 19U
#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)
#define MPU_RASR_S_Pos 18U
#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)
#define MPU_RASR_C_Pos 17U
#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)
#define MPU_RASR_B_Pos 16U
#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)
#define MPU_RASR_SRD_Pos 8U
#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)
#define MPU_RASR_SIZE_Pos 1U
#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)
#define MPU_RASR_ENABLE_Pos 0U
#define MPU_RASR_ENABLE_Msk (1UL )
typedef struct
{
  volatile uint32_t DHCSR;
  volatile uint32_t DCRSR;
  volatile uint32_t DCRDR;
  volatile uint32_t DEMCR;
} CoreDebug_Type;
#define CoreDebug_DHCSR_DBGKEY_Pos 16U
#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)
#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U
#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)
#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U
#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)
#define CoreDebug_DHCSR_S_SLEEP_Pos 18U
#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)
#define CoreDebug_DHCSR_S_HALT_Pos 17U
#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos)
#define CoreDebug_DHCSR_S_REGRDY_Pos 16U
#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)
#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U
#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)
#define CoreDebug_DHCSR_C_STEP_Pos 2U
#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos)
#define CoreDebug_DHCSR_C_HALT_Pos 1U
#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos)
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U
#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL )
#define CoreDebug_DCRSR_REGWnR_Pos 16U
#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos)
#define CoreDebug_DCRSR_REGSEL_Pos 0U
#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL )
#define CoreDebug_DEMCR_TRCENA_Pos 24U
#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos)
#define CoreDebug_DEMCR_MON_REQ_Pos 19U
#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos)
#define CoreDebug_DEMCR_MON_STEP_Pos 18U
#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos)
#define CoreDebug_DEMCR_MON_PEND_Pos 17U
#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)
#define CoreDebug_DEMCR_MON_EN_Pos 16U
#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos)
#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U
#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)
#define CoreDebug_DEMCR_VC_INTERR_Pos 9U
#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)
#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U
#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)
#define CoreDebug_DEMCR_VC_STATERR_Pos 7U
#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)
#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U
#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U
#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)
#define CoreDebug_DEMCR_VC_MMERR_Pos 4U
#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)
#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U
#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL )
#define _VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
#define _FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
#define SCS_BASE (0xE000E000UL)
#define ITM_BASE (0xE0000000UL)
#define DWT_BASE (0xE0001000UL)
#define TPI_BASE (0xE0040000UL)
#define CoreDebug_BASE (0xE000EDF0UL)
#define SysTick_BASE (SCS_BASE + 0x0010UL)
#define NVIC_BASE (SCS_BASE + 0x0100UL)
#define SCB_BASE (SCS_BASE + 0x0D00UL)
#define SCnSCB ((SCnSCB_Type *) SCS_BASE )
#define SCB ((SCB_Type *) SCB_BASE )
#define SysTick ((SysTick_Type *) SysTick_BASE )
#define NVIC ((NVIC_Type *) NVIC_BASE )
#define ITM ((ITM_Type *) ITM_BASE )
#define DWT ((DWT_Type *) DWT_BASE )
#define TPI ((TPI_Type *) TPI_BASE )
#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)
#define MPU_BASE (SCS_BASE + 0x0D90UL)
#define MPU ((MPU_Type *) MPU_BASE )
#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping
#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping
#define NVIC_EnableIRQ __NVIC_EnableIRQ
#define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ
#define NVIC_DisableIRQ __NVIC_DisableIRQ
#define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ
#define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ
#define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ
#define NVIC_GetActive __NVIC_GetActive
#define NVIC_SetPriority __NVIC_SetPriority
#define NVIC_GetPriority __NVIC_GetPriority
#define NVIC_SystemReset __NVIC_SystemReset
#define NVIC_SetVector __NVIC_SetVector
#define NVIC_GetVector __NVIC_GetVector
#define NVIC_USER_IRQ_OFFSET 16
static inline void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);
  reg_value = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR;
  reg_value &= ~((uint32_t)((0xFFFFUL << 16U) | (7UL << 8U)));
  reg_value = (reg_value |
                ((uint32_t)0x5FAUL << 16U) |
                (PriorityGroupTmp << 8U) );
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR = reg_value;
}
static inline uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) >> 8U));
}
static inline void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  }
}
static inline uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}
static inline void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    __DSB();
    __ISB();
  }
}
static inline uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}
static inline void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  }
}
static inline void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  }
}
static inline uint32_t __NVIC_GetActive(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}
static inline void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)(int32_t)IRQn)] = (uint8_t)((priority << (8U - 3U)) & (uint32_t)0xFFUL);
  }
  else
  {
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - 3U)) & (uint32_t)0xFFUL);
  }
}
static inline uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return(((uint32_t)((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)(int32_t)IRQn)] >> (8U - 3U)));
  }
  else
  {
    return(((uint32_t)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - 3U)));
  }
}
static inline uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(3U)) ? (uint32_t)(3U) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(3U)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(3U));
  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
         );
}
static inline void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(3U)) ? (uint32_t)(3U) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(3U)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(3U));
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
  *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL);
}
static inline void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
{
  uint32_t *vectors = (uint32_t *)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->VTOR;
  vectors[(int32_t)IRQn + 16] = vector;
}
static inline uint32_t __NVIC_GetVector(IRQn_Type IRQn)
{
  uint32_t *vectors = (uint32_t *)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->VTOR;
  return vectors[(int32_t)IRQn + 16];
}
static inline void __NVIC_SystemReset(void)
{
  __DSB();
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR = (uint32_t)((0x5FAUL << 16U) |
                           (((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) |
                            (1UL << 2U) );
  __DSB();
  for(;;)
  {
    __asm volatile ("nop");
  }
}
#define ARM_MPU_ARMV7_H 
#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U)
#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U)
#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U)
#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U)
#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U)
#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U)
#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU)
#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU)
#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU)
#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU)
#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU)
#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU)
#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U)
#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U)
#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U)
#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U)
#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U)
#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U)
#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U)
#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U)
#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U)
#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U)
#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU)
#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU)
#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU)
#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU)
#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU)
#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU)
#define ARM_MPU_AP_NONE 0u
#define ARM_MPU_AP_PRIV 1u
#define ARM_MPU_AP_URO 2u
#define ARM_MPU_AP_FULL 3u
#define ARM_MPU_AP_PRO 5u
#define ARM_MPU_AP_RO 6u
#define ARM_MPU_RBAR(Region,BaseAddress) ((BaseAddress & MPU_RBAR_ADDR_Msk) | (Region & MPU_RBAR_REGION_Msk) | (1UL << MPU_RBAR_VALID_Pos))
#define ARM_MPU_RASR(DisableExec,AccessPermission,TypeExtField,IsShareable,IsCacheable,IsBufferable,SubRegionDisable,Size) ((DisableExec << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((AccessPermission << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | ((TypeExtField << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((IsShareable << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | ((IsCacheable << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((IsBufferable << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) | ((SubRegionDisable << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((Size << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) | ((1UL << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk)
typedef struct _ARM_MPU_Region_t {
  uint32_t RBAR;
  uint32_t RASR;
} ARM_MPU_Region_t;
static inline void ARM_MPU_Enable(uint32_t MPU_Control)
{
  __DSB();
  __ISB();
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->CTRL = MPU_Control | (1UL );
}
static inline void ARM_MPU_Disable()
{
  __DSB();
  __ISB();
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHCSR &= ~(1UL << 16U);
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->CTRL &= ~(1UL );
}
static inline void ARM_MPU_ClrRegion(uint32_t rnr)
{
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RNR = rnr;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RASR = 0u;
}
static inline void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr)
{
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR = rbar;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RASR = rasr;
}
static inline void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr)
{
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RNR = rnr;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR = rbar;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RASR = rasr;
}
static inline void orderedCpy(volatile uint32_t* dst, const uint32_t* restrict src, uint32_t len)
{
  uint32_t i;
  for (i = 0u; i < len; ++i)
  {
    dst[i] = src[i];
  }
}
static inline void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt)
{
  orderedCpy(&(((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR), &(table->RBAR), cnt*sizeof(ARM_MPU_Region_t)/4u);
}
static inline uint32_t SCB_GetFPUType(void)
{
    return 0U;
}
static inline uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > (0xFFFFFFUL ))
  {
    return (1UL);
  }
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD = (uint32_t)(ticks - 1UL);
  __NVIC_SetPriority (SysTick_IRQn, (1UL << 3U) - 1UL);
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL = 0UL;
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL = (1UL << 2U) |
                   (1UL << 1U) |
                   (1UL );
  return (0UL);
}
static inline uint32_t SysTick_32KSetup(uint32_t ticks)
{
  if ((ticks - 1UL) > (0xFFFFFFUL ))
  {
    return (1UL);
  }
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD = (uint32_t)(ticks - 1UL);
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL = 0UL;
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL =(1UL );
  return (0UL);
}
static inline uint32_t SysTick_Get_CurrentVal()
{
  return ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL;
}
static inline uint32_t SysTick_Disable()
{
    ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL =0;
    return 0;
}
extern volatile int32_t ITM_RxBuffer;
#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U)
static inline uint32_t ITM_SendChar (uint32_t ch)
{
  if (((((ITM_Type *) (0xE0000000UL) )->TCR & (1UL )) != 0UL) &&
      ((((ITM_Type *) (0xE0000000UL) )->TER & 1UL ) != 0UL) )
  {
    while (((ITM_Type *) (0xE0000000UL) )->PORT[0U].u32 == 0UL)
    {
      __asm volatile ("nop");
    }
    ((ITM_Type *) (0xE0000000UL) )->PORT[0U].u8 = (uint8_t)ch;
  }
  return (ch);
}
static inline int32_t ITM_ReceiveChar (void)
{
  int32_t ch = -1;
  if (ITM_RxBuffer != ((int32_t)0x5AA55AA5U))
  {
    ch = ITM_RxBuffer;
    ITM_RxBuffer = ((int32_t)0x5AA55AA5U);
  }
  return (ch);
}
static inline int32_t ITM_CheckChar (void)
{
  if (ITM_RxBuffer == ((int32_t)0x5AA55AA5U))
  {
    return (0);
  }
  else
  {
    return (1);
  }
}
#define SYSTEM_CATERPILLER_H 
#define XTAL (204800000U)
#define DEFAULT_SYSTEM_CLOCK (XTAL)
#define SYSTICK_CLOCK (3250000)
extern uint32_t SystemCoreClock;
void SystemInit (void);
void SystemCoreClockUpdate (void);
static __attribute__((always_inline)) inline uint32_t SaveAndSetIRQMask(void)
{
    uint32_t mask = __get_PRIMASK();
    __disable_irq();
    return mask;
}
static __attribute__((always_inline)) inline void RestoreIRQMask(uint32_t mask)
{
    __DSB();
    __ISB();
    __set_PRIMASK(mask);
}
#define APXIC_BASE_ADDR ((unsigned int)0x40020000)
#define APXIC0_BASE_ADDR (APXIC_BASE_ADDR+0x0000)
#define APXIC1_BASE_ADDR (APXIC_BASE_ADDR+0x1000)
#define APXIC2_BASE_ADDR (APXIC_BASE_ADDR+0x2000)
#define APXIC3_BASE_ADDR (APXIC_BASE_ADDR+0x3000)
#define APB_AP_PERIPH_BASE ((unsigned int)0x4C000000)
#define RMI_AP_PERIPH_BASE ((unsigned int)0x40000000)
#define APB_CP_PERIPH_BASE ((unsigned int)0x5C000000)
#define RMI_CP_PERIPH_BASE ((unsigned int)0x50000000)
#define APB_MP_PERIPH_BASE ((unsigned int)0x4D000000)
#define AP_WDG_BASE_ADDR (APB_AP_PERIPH_BASE + 0x010000)
#define AP_TIMER0_BASE_ADDR (APB_AP_PERIPH_BASE + 0x020000)
#define AP_TIMER1_BASE_ADDR (APB_AP_PERIPH_BASE + 0x021000)
#define AP_TIMER2_BASE_ADDR (APB_AP_PERIPH_BASE + 0x022000)
#define AP_TIMER3_BASE_ADDR (APB_AP_PERIPH_BASE + 0x023000)
#define AP_TIMER4_BASE_ADDR (APB_AP_PERIPH_BASE + 0x024000)
#define AP_TIMER5_BASE_ADDR (APB_AP_PERIPH_BASE + 0x025000)
#define AP_IPC_BASE_ADDR (APB_AP_PERIPH_BASE + 0x030000)
#define AP_I2C0_BASE_ADDR (APB_AP_PERIPH_BASE + 0x060000)
#define AP_I2C1_BASE_ADDR (APB_AP_PERIPH_BASE + 0x061000)
#define AP_USIM0_BASE_ADDR (APB_AP_PERIPH_BASE + 0x070000)
#define AP_USIM1_BASE_ADDR (APB_AP_PERIPH_BASE + 0x071000)
#define AP_KPC_BASE_ADDR (APB_AP_PERIPH_BASE + 0x080000)
#define AP_ONEWIRE_BASE_ADDR (APB_AP_PERIPH_BASE + 0x090000)
#define MP_GPR_BASE_ADDR (APB_MP_PERIPH_BASE + 0x000000)
#define MP_GPR_SC_BASE_ADDR (APB_MP_PERIPH_BASE + 0x000100)
#define MP_SIPC_BASE_ADDR (APB_MP_PERIPH_BASE + 0x010000)
#define MP_AON_BASE_ADDR (APB_MP_PERIPH_BASE + 0x020000)
#define MP_CPMU_BASE_ADDR (APB_MP_PERIPH_BASE + 0x030000)
#define MP_PMDIG_BASE_ADDR (APB_MP_PERIPH_BASE + 0x040000)
#define MP_RFDIG_BASE_ADDR (APB_MP_PERIPH_BASE + 0x050000)
#define MP_PAD_BASE_ADDR (APB_MP_PERIPH_BASE + 0x060000)
#define MP_GPIO_BASE_ADDR (APB_MP_PERIPH_BASE + 0x070000)
#define MP_FUSE_BASE_ADDR (APB_MP_PERIPH_BASE + 0x090000)
#define MP_TRNG_BASE_ADDR (APB_MP_PERIPH_BASE + 0x0A0000)
#define MP_USB_BASE_ADDR (APB_MP_PERIPH_BASE + 0x0B0000)
#define MP_LPUART_BASE_ADDR (APB_MP_PERIPH_BASE + 0x100040)
#define MP_UART0_BASE_ADDR (APB_MP_PERIPH_BASE + 0x110000)
#define MP_UART1_BASE_ADDR (APB_MP_PERIPH_BASE + 0x111000)
#define MP_UART2_BASE_ADDR (APB_MP_PERIPH_BASE + 0x112000)
#define MP_SSP0_BASE_ADDR (APB_MP_PERIPH_BASE + 0x120000)
#define MP_SSP1_BASE_ADDR (APB_MP_PERIPH_BASE + 0x121000)
#define MP_I2S0_BASE_ADDR (APB_MP_PERIPH_BASE + 0x130000)
#define MP_I2S1_BASE_ADDR (APB_MP_PERIPH_BASE + 0x131000)
#define MP_DMA_BASE_ADDR (APB_MP_PERIPH_BASE + 0x1F0000)
#define LPUSARTAON_BASE_ADDR (MP_AON_BASE_ADDR + 0x000154)
typedef struct {
    volatile uint32_t CTRL;
    volatile uint32_t CFG;
    volatile uint32_t AIOCFG;
    volatile const uint32_t STATUS;
    volatile const uint32_t RESULT;
} ADC_TypeDef;
#define ADC_CTRL_RSTN_Pos (0)
#define ADC_CTRL_RSTN_Msk (0x1UL << ADC_CTRL_RSTN_Pos)
#define ADC_CTRL_EN_Pos (1)
#define ADC_CTRL_EN_Msk (0x1UL << ADC_CTRL_EN_Pos)
#define ADC_CTRL_LDO_EN_Pos (2)
#define ADC_CTRL_LDO_EN_Msk (0x1UL << ADC_CTRL_LDO_EN_Pos)
#define ADC_CFG_WAIT_CTRL_Pos (1)
#define ADC_CFG_WAIT_CTRL_Msk (0x3UL << ADC_CFG_WAIT_CTRL_Pos)
#define ADC_CFG_OFFSET_CTRL_Pos (3)
#define ADC_CFG_OFFSET_CTRL_Msk (0x7UL << ADC_CFG_OFFSET_CTRL_Pos)
#define ADC_CFG_SAMPLE_AVG_Pos (6)
#define ADC_CFG_SAMPLE_AVG_Msk (0x1UL << ADC_CFG_SAMPLE_AVG_Pos)
#define ADC_CFG_CLKIN_DIV_Pos (7)
#define ADC_CFG_CLKIN_DIV_Msk (0x3UL << ADC_CFG_CLKIN_DIV_Pos)
#define ADC_CFG_VREF_BS_Pos (9)
#define ADC_CFG_VREF_BS_Msk (0x1UL << ADC_CFG_VREF_BS_Pos)
#define ADC_CFG_VREF_SEL_Pos (10)
#define ADC_CFG_VREF_SEL_Msk (0x7UL << ADC_CFG_VREF_SEL_Pos)
#define ADC_CFG_LDO_SEL_Pos (13)
#define ADC_CFG_LDO_SEL_Msk (0x7UL << ADC_CFG_LDO_SEL_Pos)
#define ADC_CFG_IBIAS_SEL_Pos (16)
#define ADC_CFG_IBIAS_SEL_Msk (0x3UL << ADC_CFG_IBIAS_SEL_Pos)
#define ADC_AIOCFG_THM_SEL_Pos (0)
#define ADC_AIOCFG_THM_SEL_Msk (0x3UL << ADC_AIOCFG_THM_SEL_Pos)
#define ADC_AIOCFG_VBATSEN_RDIV_Pos (2)
#define ADC_AIOCFG_VBATSEN_RDIV_Msk (0x7UL << ADC_AIOCFG_VBATSEN_RDIV_Pos)
#define ADC_AIOCFG_RDIV_Pos (5)
#define ADC_AIOCFG_RDIV_Msk (0x7UL << ADC_AIOCFG_RDIV_Pos)
#define ADC_AIOCFG_RDIV_BYP_Pos (8)
#define ADC_AIOCFG_RDIV_BYP_Msk (0x1UL << ADC_AIOCFG_RDIV_BYP_Pos)
#define ADC_AIOCFG_THM_EN_Pos (9)
#define ADC_AIOCFG_THM_EN_Msk (0x1UL << ADC_AIOCFG_THM_EN_Pos)
#define ADC_AIOCFG_BATSENS_EN_Pos (10)
#define ADC_AIOCFG_BATSENS_EN_Msk (0x1UL << ADC_AIOCFG_BATSENS_EN_Pos)
#define ADC_AIOCFG_AIO4_EN_Pos (11)
#define ADC_AIOCFG_AIO4_EN_Msk (0x1UL << ADC_AIOCFG_AIO4_EN_Pos)
#define ADC_AIOCFG_AIO3_EN_Pos (12)
#define ADC_AIOCFG_AIO3_EN_Msk (0x1UL << ADC_AIOCFG_AIO3_EN_Pos)
#define ADC_AIOCFG_AIO2_EN_Pos (13)
#define ADC_AIOCFG_AIO2_EN_Msk (0x1UL << ADC_AIOCFG_AIO2_EN_Pos)
#define ADC_AIOCFG_AIO1_EN_Pos (14)
#define ADC_AIOCFG_AIO1_EN_Msk (0x1UL << ADC_AIOCFG_AIO1_EN_Pos)
#define ADC_AIOCFG_AIO4_NO_DIVR_EN_Pos (15)
#define ADC_AIOCFG_AIO4_NO_DIVR_EN_Msk (0x1UL << ADC_AIOCFG_AIO4_NO_DIVR_EN_Pos)
#define ADC_AIOCFG_AIO3_NO_DIVR_EN_Pos (16)
#define ADC_AIOCFG_AIO3_NO_DIVR_EN_Msk (0x1UL << ADC_AIOCFG_AIO3_NO_DIVR_EN_Pos)
#define ADC_AIOCFG_AIO2_NO_DIVR_EN_Pos (17)
#define ADC_AIOCFG_AIO2_NO_DIVR_EN_Msk (0x1UL << ADC_AIOCFG_AIO2_NO_DIVR_EN_Pos)
#define ADC_AIOCFG_AIO1_NO_DIVR_EN_Pos (18)
#define ADC_AIOCFG_AIO1_NO_DIVR_EN_Msk (0x1UL << ADC_AIOCFG_AIO1_NO_DIVR_EN_Pos)
#define ADC_AIOCFG_VREF2AIO1_EN_Pos (19)
#define ADC_AIOCFG_VREF2AIO1_EN_Msk (0x1UL << ADC_AIOCFG_VREF2AIO1_EN_Pos)
#define ADC_STATUS_DATA_VALID_Pos (0)
#define ADC_STATUS_DATA_VALID_Msk (0x1UL << ADC_STATUS_DATA_VALID_Pos)
#define ADC_RESULT_DATA_Pos (0)
#define ADC_RESULT_DATA_Msk (0xFFFUL << ADC_RESULT_DATA_Pos)
#define ADC_BASE_ADDR (MP_RFDIG_BASE_ADDR + 0x600)
#define ADC ((ADC_TypeDef *)ADC_BASE_ADDR)
typedef struct {
    volatile uint32_t DATA;
    volatile uint32_t DATAOUT;
         uint32_t RESERVED_0[2];
    volatile uint32_t OUTENSET;
    volatile uint32_t OUTENCLR;
         uint32_t RESERVED_1[2];
    volatile uint32_t INTENSET;
    volatile uint32_t INTENCLR;
    volatile uint32_t INTTYPESET;
    volatile uint32_t INTTYPECLR;
    volatile uint32_t INTPOLSET;
    volatile uint32_t INTPOLCLR;
    volatile uint32_t INTSTATUS;
         uint32_t RESERVED_3[241];
    volatile uint32_t MASKLOWBYTE[256];
    volatile uint32_t MASKHIGHBYTE[256];
} GPIO_TypeDef;
#define GPIO_DATA_DVAL_Pos (0)
#define GPIO_DATA_DVAL_Msk (0xFFFFUL << GPIO_DATA_DVAL_Pos)
#define GPIO_DATAOUT_DOVAL_Pos (0)
#define GPIO_DATAOUT_DOVAL_Msk (0xFFFFUL << GPIO_DATAOUT_DOVAL_Pos)
#define GPIO_OUTENSET_OEN_Pos (0)
#define GPIO_OUTENSET_OEN_Msk (0xFFFFUL << GPIO_OUTENSET_OEN_Pos)
#define GPIO_OUTENCLR_OCLR_Pos (0)
#define GPIO_OUTENCLR_OCLR_Msk (0xFFFFUL << GPIO_OUTENCLR_OCLR_Pos)
#define GPIO_INTENSET_INEN_Pos (0)
#define GPIO_INTENSET_INEN_Msk (0xFFFFUL << GPIO_INTENSET_INEN_Pos)
#define GPIO_INTENCLR_INCLR_Pos (0)
#define GPIO_INTENCLR_INCLR_Msk (0xFFFFUL << GPIO_INTENCLR_INCLR_Pos)
#define GPIO_INTTYPESET_INTYPE_Pos (0)
#define GPIO_INTTYPESET_INTYPE_Msk (0xFFFFUL << GPIO_INTTYPESET_INTYPE_Pos)
#define GPIO_INTTYPECLR_INTYPECLR_Pos (0)
#define GPIO_INTTYPECLR_INTYPECLR_Msk (0xFFFFUL << GPIO_INTTYPECLR_INTYPECLR_Pos)
#define GPIO_INTPOLSET_INPOL_Pos (0)
#define GPIO_INTPOLSET_INPOL_Msk (0xFFFFUL << GPIO_INTPOLSET_INPOL_Pos)
#define GPIO_INTPOLCLR_INPOLCLR_Pos (0)
#define GPIO_INTPOLCLR_INPOLCLR_Msk (0xFFFFUL << GPIO_INTPOLCLR_INPOLCLR_Pos)
#define GPIO_INTSTATUS_INSTAT_Pos (0)
#define GPIO_INTSTATUS_INSTAT_Msk (0xFFFFUL << GPIO_INTSTATUS_INSTAT_Pos)
#define GPIO_MASKLOWBYTE_MASK_Pos (0)
#define GPIO_MASKLOWBYTE_MASK_Msk (0xFFFFUL << GPIO_MASKLOWBYTE_MASK_Pos)
#define GPIO_MASKHIGHBYTE_MASK_Pos (0)
#define GPIO_MASKHIGHBYTE_MASK_Msk (0xFFFFUL << GPIO_MASKHIGHBYTE_MASK_Pos)
#define GPIO0_BASE_ADDR (MP_GPIO_BASE_ADDR + 0x0000)
#define GPIO_0 ((GPIO_TypeDef *) GPIO0_BASE_ADDR)
#define GPIO1_BASE_ADDR (MP_GPIO_BASE_ADDR + 0x1000)
#define GPIO_1 ((GPIO_TypeDef *) GPIO1_BASE_ADDR)
#define GPIO_INSTANCE_NUM (2)
typedef struct {
    volatile uint32_t MCR;
    volatile uint32_t SCR;
    volatile uint32_t SAR;
    volatile uint32_t TPR;
    union{
    volatile uint32_t TDR;
    volatile uint32_t RDR;
    };
    volatile uint32_t TOR;
    volatile uint32_t ISR;
    volatile uint32_t IER;
    volatile uint32_t IMR;
    volatile uint32_t STR;
    volatile uint32_t FSR;
} I2C_TypeDef;
#define I2C_MCR_I2C_EN_Pos (0)
#define I2C_MCR_I2C_EN_Msk (0x1UL << I2C_MCR_I2C_EN_Pos)
#define I2C_MCR_DISABLE_SCL_STRETCH_Pos (1)
#define I2C_MCR_DISABLE_SCL_STRETCH_Msk (0x1UL << I2C_MCR_DISABLE_SCL_STRETCH_Pos)
#define I2C_MCR_START_BYTE_EN_Pos (2)
#define I2C_MCR_START_BYTE_EN_Msk (0x1UL << I2C_MCR_START_BYTE_EN_Pos)
#define I2C_MCR_CONTROL_MODE_Pos (3)
#define I2C_MCR_CONTROL_MODE_Msk (0x1UL << I2C_MCR_CONTROL_MODE_Pos)
#define I2C_MCR_TX_DMA_EN_Pos (4)
#define I2C_MCR_TX_DMA_EN_Msk (0x1UL << I2C_MCR_TX_DMA_EN_Pos)
#define I2C_MCR_RX_DMA_EN_Pos (5)
#define I2C_MCR_RX_DMA_EN_Msk (0x1UL << I2C_MCR_RX_DMA_EN_Pos)
#define I2C_MCR_AGGRESSIVE_MASTER_Pos (6)
#define I2C_MCR_AGGRESSIVE_MASTER_Msk (0x1UL << I2C_MCR_AGGRESSIVE_MASTER_Pos)
#define I2C_MCR_AUTOCG_EN_Pos (7)
#define I2C_MCR_AUTOCG_EN_Msk (0x1UL << I2C_MCR_AUTOCG_EN_Pos)
#define I2C_MCR_DISABLE_MASTER_Pos (8)
#define I2C_MCR_DISABLE_MASTER_Msk (0x1UL << I2C_MCR_DISABLE_MASTER_Pos)
#define I2C_MCR_TX_FIFO_THRESHOLD_Pos (16)
#define I2C_MCR_TX_FIFO_THRESHOLD_Msk (0xFUL << I2C_MCR_TX_FIFO_THRESHOLD_Pos)
#define I2C_MCR_RX_FIFO_THRESHOLD_Pos (20)
#define I2C_MCR_RX_FIFO_THRESHOLD_Msk (0xFUL << I2C_MCR_RX_FIFO_THRESHOLD_Pos)
#define I2C_SCR_TARGET_SLAVE_ADDR_Pos (0)
#define I2C_SCR_TARGET_SLAVE_ADDR_Msk (0x3FFUL << I2C_SCR_TARGET_SLAVE_ADDR_Pos)
#define I2C_SCR_TARGET_SLAVE_ADDR_MODE_Pos (13)
#define I2C_SCR_TARGET_SLAVE_ADDR_MODE_Msk (0x1UL << I2C_SCR_TARGET_SLAVE_ADDR_MODE_Pos)
#define I2C_SCR_TARGET_RWN_Pos (14)
#define I2C_SCR_TARGET_RWN_Msk (0x1UL << I2C_SCR_TARGET_RWN_Pos)
#define I2C_SCR_START_Pos (15)
#define I2C_SCR_START_Msk (0x1UL << I2C_SCR_START_Pos)
#define I2C_SCR_RESTART_Pos (16)
#define I2C_SCR_RESTART_Msk (0x1UL << I2C_SCR_RESTART_Pos)
#define I2C_SCR_STOP_Pos (17)
#define I2C_SCR_STOP_Msk (0x1UL << I2C_SCR_STOP_Pos)
#define I2C_SCR_ACK_Pos (18)
#define I2C_SCR_ACK_Msk (0x1UL << I2C_SCR_ACK_Pos)
#define I2C_SCR_ACK_VALUE_Pos (19)
#define I2C_SCR_ACK_VALUE_Msk (0x1UL << I2C_SCR_ACK_VALUE_Pos)
#define I2C_SCR_FLUSH_TX_FIFO_Pos (20)
#define I2C_SCR_FLUSH_TX_FIFO_Msk (0x1UL << I2C_SCR_FLUSH_TX_FIFO_Pos)
#define I2C_SCR_FLUSH_RX_FIFO_Pos (21)
#define I2C_SCR_FLUSH_RX_FIFO_Msk (0x1UL << I2C_SCR_FLUSH_RX_FIFO_Pos)
#define I2C_SCR_BYTE_NUM_UNKNOWN_Pos (22)
#define I2C_SCR_BYTE_NUM_UNKNOWN_Msk (0x1UL << I2C_SCR_BYTE_NUM_UNKNOWN_Pos)
#define I2C_SCR_BYTE_NUM_Pos (23)
#define I2C_SCR_BYTE_NUM_Msk (0x1FFUL << I2C_SCR_BYTE_NUM_Pos)
#define I2C_SAR_SLAVE_ADDR_Pos (0)
#define I2C_SAR_SLAVE_ADDR_Msk (0x3FFUL << I2C_SAR_SLAVE_ADDR_Pos)
#define I2C_SAR_SLAVE_ADDR_EN_Pos (12)
#define I2C_SAR_SLAVE_ADDR_EN_Msk (0x1UL << I2C_SAR_SLAVE_ADDR_EN_Pos)
#define I2C_SAR_SLAVE_ADDR_MODE_Pos (13)
#define I2C_SAR_SLAVE_ADDR_MODE_Msk (0x1UL << I2C_SAR_SLAVE_ADDR_MODE_Pos)
#define I2C_SAR_GENERAL_CALL_EN_Pos (16)
#define I2C_SAR_GENERAL_CALL_EN_Msk (0x1UL << I2C_SAR_GENERAL_CALL_EN_Pos)
#define I2C_TPR_SCLL_Pos (0)
#define I2C_TPR_SCLL_Msk (0xFFUL << I2C_TPR_SCLL_Pos)
#define I2C_TPR_SCLH_Pos (8)
#define I2C_TPR_SCLH_Msk (0xFFUL << I2C_TPR_SCLH_Pos)
#define I2C_TPR_SDA_SETUP_TIME_Pos (16)
#define I2C_TPR_SDA_SETUP_TIME_Msk (0x7UL << I2C_TPR_SDA_SETUP_TIME_Pos)
#define I2C_TPR_SDA_HOLD_TIME_Pos (20)
#define I2C_TPR_SDA_HOLD_TIME_Msk (0x7UL << I2C_TPR_SDA_HOLD_TIME_Pos)
#define I2C_TPR_SPIKE_FILTER_CNUM_Pos (24)
#define I2C_TPR_SPIKE_FILTER_CNUM_Msk (0xFUL << I2C_TPR_SPIKE_FILTER_CNUM_Pos)
#define I2C_TDR_TX_DATA_Pos (0)
#define I2C_TDR_TX_DATA_Msk (0xFFUL << I2C_TDR_TX_DATA_Pos)
#define I2C_RDR_RX_DATA_Pos (0)
#define I2C_RDR_RX_DATA_Msk (0xFFUL << I2C_RDR_RX_DATA_Pos)
#define I2C_TOR_WAIT_IDLE_TIMEOUT_TIME_Pos (0)
#define I2C_TOR_WAIT_IDLE_TIMEOUT_TIME_Msk (0x3FFUL << I2C_TOR_WAIT_IDLE_TIMEOUT_TIME_Pos)
#define I2C_TOR_SCL_STRETCH_TIMEOUT_TIME_Pos (16)
#define I2C_TOR_SCL_STRETCH_TIMEOUT_TIME_Msk (0x3FFUL << I2C_TOR_SCL_STRETCH_TIMEOUT_TIME_Pos)
#define I2C_ISR_TX_FIFO_EMPTY_Pos (0)
#define I2C_ISR_TX_FIFO_EMPTY_Msk (0x1UL << I2C_ISR_TX_FIFO_EMPTY_Pos)
#define I2C_ISR_TX_FIFO_UNDERRUN_Pos (1)
#define I2C_ISR_TX_FIFO_UNDERRUN_Msk (0x1UL << I2C_ISR_TX_FIFO_UNDERRUN_Pos)
#define I2C_ISR_TX_FIFO_OVERFLOW_Pos (2)
#define I2C_ISR_TX_FIFO_OVERFLOW_Msk (0x1UL << I2C_ISR_TX_FIFO_OVERFLOW_Pos)
#define I2C_ISR_RX_FIFO_FULL_Pos (3)
#define I2C_ISR_RX_FIFO_FULL_Msk (0x1UL << I2C_ISR_RX_FIFO_FULL_Pos)
#define I2C_ISR_RX_FIFO_OVERFLOW_Pos (4)
#define I2C_ISR_RX_FIFO_OVERFLOW_Msk (0x1UL << I2C_ISR_RX_FIFO_OVERFLOW_Pos)
#define I2C_ISR_TX_ONE_DATA_Pos (5)
#define I2C_ISR_TX_ONE_DATA_Msk (0x1UL << I2C_ISR_TX_ONE_DATA_Pos)
#define I2C_ISR_RX_ONE_DATA_Pos (6)
#define I2C_ISR_RX_ONE_DATA_Msk (0x1UL << I2C_ISR_RX_ONE_DATA_Pos)
#define I2C_ISR_RX_NACK_Pos (7)
#define I2C_ISR_RX_NACK_Msk (0x1UL << I2C_ISR_RX_NACK_Pos)
#define I2C_ISR_SLAVE_ADDR_MATCHED_Pos (8)
#define I2C_ISR_SLAVE_ADDR_MATCHED_Msk (0x1UL << I2C_ISR_SLAVE_ADDR_MATCHED_Pos)
#define I2C_ISR_TRANSFER_DONE_Pos (9)
#define I2C_ISR_TRANSFER_DONE_Msk (0x1UL << I2C_ISR_TRANSFER_DONE_Pos)
#define I2C_ISR_DETECT_STOP_Pos (10)
#define I2C_ISR_DETECT_STOP_Msk (0x1UL << I2C_ISR_DETECT_STOP_Pos)
#define I2C_ISR_BUS_ERROR_Pos (11)
#define I2C_ISR_BUS_ERROR_Msk (0x1UL << I2C_ISR_BUS_ERROR_Pos)
#define I2C_ISR_ARBITRATATION_LOST_Pos (12)
#define I2C_ISR_ARBITRATATION_LOST_Msk (0x1UL << I2C_ISR_ARBITRATATION_LOST_Pos)
#define I2C_ISR_WAIT_TX_FIFO_Pos (13)
#define I2C_ISR_WAIT_TX_FIFO_Msk (0x1UL << I2C_ISR_WAIT_TX_FIFO_Pos)
#define I2C_ISR_WAIT_RX_FIFO_Pos (14)
#define I2C_ISR_WAIT_RX_FIFO_Msk (0x1UL << I2C_ISR_WAIT_RX_FIFO_Pos)
#define I2C_ISR_WAIT_FOR_BUS_IDLE_TIMEOUT_Pos (15)
#define I2C_ISR_WAIT_FOR_BUS_IDLE_TIMEOUT_Msk (0x1UL << I2C_ISR_WAIT_FOR_BUS_IDLE_TIMEOUT_Pos)
#define I2C_ISR_STRETCH_SCL_TIMEOUT_Pos (16)
#define I2C_ISR_STRETCH_SCL_TIMEOUT_Msk (0x1UL << I2C_ISR_STRETCH_SCL_TIMEOUT_Pos)
#define I2C_ISR_DEDICATE_POINT_Pos (17)
#define I2C_ISR_DEDICATE_POINT_Msk (0x1UL << I2C_ISR_DEDICATE_POINT_Pos)
#define I2C_IER_TX_FIFO_EMPTY_Pos (0)
#define I2C_IER_TX_FIFO_EMPTY_Msk (0x1UL << I2C_IER_TX_FIFO_EMPTY_Pos)
#define I2C_IER_TX_FIFO_UNDERRUN_Pos (1)
#define I2C_IER_TX_FIFO_UNDERRUN_Msk (0x1UL << I2C_IER_TX_FIFO_UNDERRUN_Pos)
#define I2C_IER_TX_FIFO_OVERFLOW_Pos (2)
#define I2C_IER_TX_FIFO_OVERFLOW_Msk (0x1UL << I2C_IER_TX_FIFO_OVERFLOW_Pos)
#define I2C_IER_RX_FIFO_FULL_Pos (3)
#define I2C_IER_RX_FIFO_FULL_Msk (0x1UL << I2C_IER_RX_FIFO_FULL_Pos)
#define I2C_IER_RX_FIFO_OVERFLOW_Pos (4)
#define I2C_IER_RX_FIFO_OVERFLOW_Msk (0x1UL << I2C_IER_RX_FIFO_OVERFLOW_Pos)
#define I2C_IER_TX_ONE_DATA_Pos (5)
#define I2C_IER_TX_ONE_DATA_Msk (0x1UL << I2C_IER_TX_ONE_DATA_Pos)
#define I2C_IER_RX_ONE_DATA_Pos (6)
#define I2C_IER_RX_ONE_DATA_Msk (0x1UL << I2C_IER_RX_ONE_DATA_Pos)
#define I2C_IER_RX_NACK_Pos (7)
#define I2C_IER_RX_NACK_Msk (0x1UL << I2C_IER_RX_NACK_Pos)
#define I2C_IER_SLAVE_ADDR_MATCHED_Pos (8)
#define I2C_IER_SLAVE_ADDR_MATCHED_Msk (0x1UL << I2C_IER_SLAVE_ADDR_MATCHED_Pos)
#define I2C_IER_TRANSFER_DONE_Pos (9)
#define I2C_IER_TRANSFER_DONE_Msk (0x1UL << I2C_IER_TRANSFER_DONE_Pos)
#define I2C_IER_DETECT_STOP_Pos (10)
#define I2C_IER_DETECT_STOP_Msk (0x1UL << I2C_IER_DETECT_STOP_Pos)
#define I2C_IER_BUS_ERROR_Pos (11)
#define I2C_IER_BUS_ERROR_Msk (0x1UL << I2C_IER_BUS_ERROR_Pos)
#define I2C_IER_ARBITRATATION_LOST_Pos (12)
#define I2C_IER_ARBITRATATION_LOST_Msk (0x1UL << I2C_IER_ARBITRATATION_LOST_Pos)
#define I2C_IER_WAIT_TX_FIFO_Pos (13)
#define I2C_IER_WAIT_TX_FIFO_Msk (0x1UL << I2C_IER_WAIT_TX_FIFO_Pos)
#define I2C_IER_WAIT_RX_FIFO_Pos (14)
#define I2C_IER_WAIT_RX_FIFO_Msk (0x1UL << I2C_IER_WAIT_RX_FIFO_Pos)
#define I2C_IER_WAIT_FOR_BUS_IDLE_TIMEOUT_Pos (15)
#define I2C_IER_WAIT_FOR_BUS_IDLE_TIMEOUT_Msk (0x1UL << I2C_IER_WAIT_FOR_BUS_IDLE_TIMEOUT_Pos)
#define I2C_IER_STRETCH_SCL_TIMEOUT_Pos (16)
#define I2C_IER_STRETCH_SCL_TIMEOUT_Msk (0x1UL << I2C_IER_STRETCH_SCL_TIMEOUT_Pos)
#define I2C_IER_DEDICATE_POINT_Pos (17)
#define I2C_IER_DEDICATE_POINT_Msk (0x1UL << I2C_IER_DEDICATE_POINT_Pos)
#define I2C_IMR_TX_FIFO_EMPTY_Pos (0)
#define I2C_IMR_TX_FIFO_EMPTY_Msk (0x1UL << I2C_IMR_TX_FIFO_EMPTY_Pos)
#define I2C_IMR_TX_FIFO_UNDERRUN_Pos (1)
#define I2C_IMR_TX_FIFO_UNDERRUN_Msk (0x1UL << I2C_IMR_TX_FIFO_UNDERRUN_Pos)
#define I2C_IMR_TX_FIFO_OVERFLOW_Pos (2)
#define I2C_IMR_TX_FIFO_OVERFLOW_Msk (0x1UL << I2C_IMR_TX_FIFO_OVERFLOW_Pos)
#define I2C_IMR_RX_FIFO_FULL_Pos (3)
#define I2C_IMR_RX_FIFO_FULL_Msk (0x1UL << I2C_IMR_RX_FIFO_FULL_Pos)
#define I2C_IMR_RX_FIFO_OVERFLOW_Pos (4)
#define I2C_IMR_RX_FIFO_OVERFLOW_Msk (0x1UL << I2C_IMR_RX_FIFO_OVERFLOW_Pos)
#define I2C_IMR_TX_ONE_DATA_Pos (5)
#define I2C_IMR_TX_ONE_DATA_Msk (0x1UL << I2C_IMR_TX_ONE_DATA_Pos)
#define I2C_IMR_RX_ONE_DATA_Pos (6)
#define I2C_IMR_RX_ONE_DATA_Msk (0x1UL << I2C_IMR_RX_ONE_DATA_Pos)
#define I2C_IMR_RX_NACK_Pos (7)
#define I2C_IMR_RX_NACK_Msk (0x1UL << I2C_IMR_RX_NACK_Pos)
#define I2C_IMR_SLAVE_ADDR_MATCHED_Pos (8)
#define I2C_IMR_SLAVE_ADDR_MATCHED_Msk (0x1UL << I2C_IMR_SLAVE_ADDR_MATCHED_Pos)
#define I2C_IMR_TRANSFER_DONE_Pos (9)
#define I2C_IMR_TRANSFER_DONE_Msk (0x1UL << I2C_IMR_TRANSFER_DONE_Pos)
#define I2C_IMR_DETECT_STOP_Pos (10)
#define I2C_IMR_DETECT_STOP_Msk (0x1UL << I2C_IMR_DETECT_STOP_Pos)
#define I2C_IMR_BUS_ERROR_Pos (11)
#define I2C_IMR_BUS_ERROR_Msk (0x1UL << I2C_IMR_BUS_ERROR_Pos)
#define I2C_IMR_ARBITRATATION_LOST_Pos (12)
#define I2C_IMR_ARBITRATATION_LOST_Msk (0x1UL << I2C_IMR_ARBITRATATION_LOST_Pos)
#define I2C_IMR_WAIT_TX_FIFO_Pos (13)
#define I2C_IMR_WAIT_TX_FIFO_Msk (0x1UL << I2C_IMR_WAIT_TX_FIFO_Pos)
#define I2C_IMR_WAIT_RX_FIFO_Pos (14)
#define I2C_IMR_WAIT_RX_FIFO_Msk (0x1UL << I2C_IMR_WAIT_RX_FIFO_Pos)
#define I2C_IMR_WAIT_FOR_BUS_IDLE_TIMEOUT_Pos (15)
#define I2C_IMR_WAIT_FOR_BUS_IDLE_TIMEOUT_Msk (0x1UL << I2C_IMR_WAIT_FOR_BUS_IDLE_TIMEOUT_Pos)
#define I2C_IMR_STRETCH_SCL_TIMEOUT_Pos (16)
#define I2C_IMR_STRETCH_SCL_TIMEOUT_Msk (0x1UL << I2C_IMR_STRETCH_SCL_TIMEOUT_Pos)
#define I2C_IMR_DEDICATE_POINT_Pos (17)
#define I2C_IMR_DEDICATE_POINT_Msk (0x1UL << I2C_IMR_DEDICATE_POINT_Pos)
#define I2C_STR_BUSY_Pos (0)
#define I2C_STR_BUSY_Msk (0x1UL << I2C_STR_BUSY_Pos)
#define I2C_STR_ADDRESS_PHASE_Pos (1)
#define I2C_STR_ADDRESS_PHASE_Msk (0x1UL << I2C_STR_ADDRESS_PHASE_Pos)
#define I2C_STR_DATA_PHASE_Pos (2)
#define I2C_STR_DATA_PHASE_Msk (0x1UL << I2C_STR_DATA_PHASE_Pos)
#define I2C_STR_SLAVE_ADDRESSED_FLAG_Pos (8)
#define I2C_STR_SLAVE_ADDRESSED_FLAG_Msk (0x1UL << I2C_STR_SLAVE_ADDRESSED_FLAG_Pos)
#define I2C_STR_SLAVE_ADDRESSED_IND_Pos (9)
#define I2C_STR_SLAVE_ADDRESSED_IND_Msk (0x1UL << I2C_STR_SLAVE_ADDRESSED_IND_Pos)
#define I2C_STR_SLAVE_RWN_Pos (10)
#define I2C_STR_SLAVE_RWN_Msk (0x1UL << I2C_STR_SLAVE_RWN_Pos)
#define I2C_STR_TXRX_DATA_NUM_Pos (16)
#define I2C_STR_TXRX_DATA_NUM_Msk (0x1FFUL << I2C_STR_TXRX_DATA_NUM_Pos)
#define I2C_FSR_TX_FIFO_FREE_NUM_Pos (0)
#define I2C_FSR_TX_FIFO_FREE_NUM_Msk (0x1FUL << I2C_FSR_TX_FIFO_FREE_NUM_Pos)
#define I2C_FSR_RX_FIFO_DATA_NUM_Pos (8)
#define I2C_FSR_RX_FIFO_DATA_NUM_Msk (0x1FUL << I2C_FSR_RX_FIFO_DATA_NUM_Pos)
#define I2C0 ((I2C_TypeDef *)AP_I2C0_BASE_ADDR)
#define I2C1 ((I2C_TypeDef *)AP_I2C1_BASE_ADDR)
#define I2C_INSTANCE_NUM (2)
typedef struct {
    volatile uint32_t DFMT;
    volatile uint32_t SLOTCTL;
    volatile uint32_t CLKCTL;
    volatile uint32_t DMACTL;
    volatile uint32_t INTCTL;
    volatile uint32_t TIMEOUTCTL;
    volatile uint32_t STAS;
    volatile uint32_t RFIFO;
    volatile uint32_t TFIFO;
    volatile uint32_t I2SCTL;
} I2S_TypeDef;
#define I2S_DFMT_SLAVE_MODE_EN_Pos (0)
#define I2S_DFMT_SLAVE_MODE_EN_Msk (0x1UL << I2S_DFMT_SLAVE_MODE_EN_Pos)
#define I2S_DFMT_SLOT_SIZE_Pos (1)
#define I2S_DFMT_SLOT_SIZE_Msk (0x1FUL << I2S_DFMT_SLOT_SIZE_Pos)
#define I2S_DFMT_WORD_SIZE_Pos (6)
#define I2S_DFMT_WORD_SIZE_Msk (0x1FUL << I2S_DFMT_WORD_SIZE_Pos)
#define I2S_DFMT_ALIGN_MODE_Pos (11)
#define I2S_DFMT_ALIGN_MODE_Msk (0x1UL << I2S_DFMT_ALIGN_MODE_Pos)
#define I2S_DFMT_ENDIAN_MODE_Pos (12)
#define I2S_DFMT_ENDIAN_MODE_Msk (0x1UL << I2S_DFMT_ENDIAN_MODE_Pos)
#define I2S_DFMT_DATA_DLY_Pos (13)
#define I2S_DFMT_DATA_DLY_Msk (0x3UL << I2S_DFMT_DATA_DLY_Pos)
#define I2S_DFMT_TX_PAD_Pos (15)
#define I2S_DFMT_TX_PAD_Msk (0x3UL << I2S_DFMT_TX_PAD_Pos)
#define I2S_DFMT_RX_SIGN_EXT_Pos (17)
#define I2S_DFMT_RX_SIGN_EXT_Msk (0x1UL << I2S_DFMT_RX_SIGN_EXT_Pos)
#define I2S_DFMT_TX_PACK_Pos (18)
#define I2S_DFMT_TX_PACK_Msk (0x3UL << I2S_DFMT_TX_PACK_Pos)
#define I2S_DFMT_RX_PACK_Pos (20)
#define I2S_DFMT_RX_PACK_Msk (0x3UL << I2S_DFMT_RX_PACK_Pos)
#define I2S_DFMT_TX_FIFO_ENDIAN_MODE_Pos (22)
#define I2S_DFMT_TX_FIFO_ENDIAN_MODE_Msk (0x1UL << I2S_DFMT_TX_FIFO_ENDIAN_MODE_Pos)
#define I2S_DFMT_RX_FIFO_ENDIAN_MODE_Pos (23)
#define I2S_DFMT_RX_FIFO_ENDIAN_MODE_Msk (0x1UL << I2S_DFMT_RX_FIFO_ENDIAN_MODE_Pos)
#define I2S_SLOTCTL_SLOT_EN_Pos (0)
#define I2S_SLOTCTL_SLOT_EN_Msk (0xFFUL << I2S_SLOTCTL_SLOT_EN_Pos)
#define I2S_SLOTCTL_SLOT_NUM_Pos (8)
#define I2S_SLOTCTL_SLOT_NUM_Msk (0x7UL << I2S_SLOTCTL_SLOT_NUM_Pos)
#define I2S_CLKCTL_BCLK_POLARITY_Pos (0)
#define I2S_CLKCTL_BCLK_POLARITY_Msk (0x1UL << I2S_CLKCTL_BCLK_POLARITY_Pos)
#define I2S_CLKCTL_FS_POLARITY_Pos (1)
#define I2S_CLKCTL_FS_POLARITY_Msk (0x1UL << I2S_CLKCTL_FS_POLARITY_Pos)
#define I2S_CLKCTL_FS_WIDTH_Pos (2)
#define I2S_CLKCTL_FS_WIDTH_Msk (0x3FUL << I2S_CLKCTL_FS_WIDTH_Pos)
#define I2S_DMA_CTRL_RX_DMA_REQ_EN_Pos (0)
#define I2S_DMA_CTRL_RX_DMA_REQ_EN_Msk (0x1UL << I2S_DMA_CTRL_RX_DMA_REQ_EN_Pos)
#define I2S_DMA_CTRL_TX_DMA_REQ_EN_Pos (1)
#define I2S_DMA_CTRL_TX_DMA_REQ_EN_Msk (0x1UL << I2S_DMA_CTRL_TX_DMA_REQ_EN_Pos)
#define I2S_DMA_CTRL_RX_DMA_TIMEOUT_EN_Pos (2)
#define I2S_DMA_CTRL_RX_DMA_TIMEOUT_EN_Msk (0x1UL << I2S_DMA_CTRL_RX_DMA_TIMEOUT_EN_Pos)
#define I2S_DMA_CTRL_DMA_WORK_WAIT_CYCLE_Pos (3)
#define I2S_DMA_CTRL_DMA_WORK_WAIT_CYCLE_Msk (0x1FUL << I2S_DMA_CTRL_DMA_WORK_WAIT_CYCLE_Pos)
#define I2S_DMA_CTRL_RX_DMA_BURST_SIZE_SUB1_Pos (8)
#define I2S_DMA_CTRL_RX_DMA_BURST_SIZE_SUB1_Msk (0xFUL << I2S_DMA_CTRL_RX_DMA_BURST_SIZE_SUB1_Pos)
#define I2S_DMA_CTRL_TX_DMA_BURST_SIZE_SUB1_Pos (12)
#define I2S_DMA_CTRL_TX_DMA_BURST_SIZE_SUB1_Msk (0xFUL << I2S_DMA_CTRL_TX_DMA_BURST_SIZE_SUB1_Pos)
#define I2S_DMA_CTRL_RX_DMA_THRESHOLD_Pos (16)
#define I2S_DMA_CTRL_RX_DMA_THRESHOLD_Msk (0xFUL << I2S_DMA_CTRL_RX_DMA_THRESHOLD_Pos)
#define I2S_DMA_CTRL_TX_DMA_THRESHOLD_Pos (20)
#define I2S_DMA_CTRL_TX_DMA_THRESHOLD_Msk (0xFUL << I2S_DMA_CTRL_TX_DMA_THRESHOLD_Pos)
#define I2S_DMA_CTRL_RX_FIFO_FLUSH_Pos (24)
#define I2S_DMA_CTRL_RX_FIFO_FLUSH_Msk (0x1UL << I2S_DMA_CTRL_RX_FIFO_FLUSH_Pos)
#define I2S_DMA_CTRL_TX_FIFO_FLUSH_Pos (25)
#define I2S_DMA_CTRL_TX_FIFO_FLUSH_Msk (0x1UL << I2S_DMA_CTRL_TX_FIFO_FLUSH_Pos)
#define I2S_INT_CTRL_TX_UNDERRUN_INT_EN_Pos (0)
#define I2S_INT_CTRL_TX_UNDERRUN_INT_EN_Msk (0x1UL << I2S_INT_CTRL_TX_UNDERRUN_INT_EN_Pos)
#define I2S_INT_CTRL_TX_DMA_ERR_INT_EN_Pos (1)
#define I2S_INT_CTRL_TX_DMA_ERR_INT_EN_Msk (0x1UL << I2S_INT_CTRL_TX_DMA_ERR_INT_EN_Pos)
#define I2S_INT_CTRL_TX_DAT_INT_EN_Pos (2)
#define I2S_INT_CTRL_TX_DAT_INT_EN_Msk (0x1UL << I2S_INT_CTRL_TX_DAT_INT_EN_Pos)
#define I2S_INT_CTRL_RX_OVERFLOW_INT_EN_Pos (3)
#define I2S_INT_CTRL_RX_OVERFLOW_INT_EN_Msk (0x1UL << I2S_INT_CTRL_RX_OVERFLOW_INT_EN_Pos)
#define I2S_INT_CTRL_RX_DMA_ERR_INT_EN_Pos (4)
#define I2S_INT_CTRL_RX_DMA_ERR_INT_EN_Msk (0x1UL << I2S_INT_CTRL_RX_DMA_ERR_INT_EN_Pos)
#define I2S_INT_CTRL_RX_DAT_INT_EN_Pos (5)
#define I2S_INT_CTRL_RX_DAT_INT_EN_Msk (0x1UL << I2S_INT_CTRL_RX_DAT_INT_EN_Pos)
#define I2S_INT_CTRL_RX_TIMEOUT_INT_EN_Pos (6)
#define I2S_INT_CTRL_RX_TIMEOUT_INT_EN_Msk (0x1UL << I2S_INT_CTRL_RX_TIMEOUT_INT_EN_Pos)
#define I2S_INT_CTRL_FS_ERR_INT_EN_Pos (7)
#define I2S_INT_CTRL_FS_ERR_INT_EN_Msk (0x1UL << I2S_INT_CTRL_FS_ERR_INT_EN_Pos)
#define I2S_INT_CTRL_FRAME_START_INT_EN_Pos (8)
#define I2S_INT_CTRL_FRAME_START_INT_EN_Msk (0x1UL << I2S_INT_CTRL_FRAME_START_INT_EN_Pos)
#define I2S_INT_CTRL_FRAME_END_INT_EN_Pos (9)
#define I2S_INT_CTRL_FRAME_END_INT_EN_Msk (0x1UL << I2S_INT_CTRL_FRAME_END_INT_EN_Pos)
#define I2S_INT_CTRL_CSPI_BUS_TIMEOUT_INT_EN_Pos (10)
#define I2S_INT_CTRL_CSPI_BUS_TIMEOUT_INT_EN_Msk (0x1UL << I2S_INT_CTRL_CSPI_BUS_TIMEOUT_INT_EN_Pos)
#define I2S_INT_CTRL_RSVD1_Pos (11)
#define I2S_INT_CTRL_RSVD1_Msk (0x1UL << I2S_INT_CTRL_RSVD1_Pos)
#define I2S_INT_CTRL_RSVD2_Pos (12)
#define I2S_INT_CTRL_RSVD2_Msk (0x1UL << I2S_INT_CTRL_RSVD2_Pos)
#define I2S_INT_CTRL_RSVD3_Pos (13)
#define I2S_INT_CTRL_RSVD3_Msk (0x1UL << I2S_INT_CTRL_RSVD3_Pos)
#define I2S_INT_CTRL_RSVD4_Pos (14)
#define I2S_INT_CTRL_RSVD4_Msk (0x1UL << I2S_INT_CTRL_RSVD4_Pos)
#define I2S_INT_CTRL_RSVD5_Pos (15)
#define I2S_INT_CTRL_RSVD5_Msk (0x1UL << I2S_INT_CTRL_RSVD5_Pos)
#define I2S_INT_CTRL_TX_INT_THREASHOLD_Pos (16)
#define I2S_INT_CTRL_TX_INT_THREASHOLD_Msk (0xFUL << I2S_INT_CTRL_TX_INT_THREASHOLD_Pos)
#define I2S_INT_CTRL_RX_INT_THREASHOLD_Pos (20)
#define I2S_INT_CTRL_RX_INT_THREASHOLD_Msk (0xFUL << I2S_INT_CTRL_RX_INT_THREASHOLD_Pos)
#define I2S_TIMEOUT_CYCLE_RX_TIMEOUT_CYCLE_Pos (0)
#define I2S_TIMEOUT_CYCLE_RX_TIMEOUT_CYCLE_Msk (0xFFFFFFUL << I2S_TIMEOUT_CYCLE_RX_TIMEOUT_CYCLE_Pos)
#define I2S_STATS_CTRL_TX_UNDERRUN_RUN_Pos (0)
#define I2S_STATS_CTRL_TX_UNDERRUN_RUN_Msk (0x1UL << I2S_STATS_CTRL_TX_UNDERRUN_RUN_Pos)
#define I2S_STATS_CTRL_TX_DMA_ERR_Pos (1)
#define I2S_STATS_CTRL_TX_DMA_ERR_Msk (0x1UL << I2S_STATS_CTRL_TX_DMA_ERR_Pos)
#define I2S_STATS_CTRL_TX_DAT_RDY_Pos (2)
#define I2S_STATS_CTRL_TX_DAT_RDY_Msk (0x1UL << I2S_STATS_CTRL_TX_DAT_RDY_Pos)
#define I2S_STATS_CTRL_RX_OVERFLOW_Pos (3)
#define I2S_STATS_CTRL_RX_OVERFLOW_Msk (0x1UL << I2S_STATS_CTRL_RX_OVERFLOW_Pos)
#define I2S_STATS_CTRL_RX_DMA_ERR_Pos (4)
#define I2S_STATS_CTRL_RX_DMA_ERR_Msk (0x1UL << I2S_STATS_CTRL_RX_DMA_ERR_Pos)
#define I2S_STATS_CTRL_RX_DAT_RDY_Pos (5)
#define I2S_STATS_CTRL_RX_DAT_RDY_Msk (0x1UL << I2S_STATS_CTRL_RX_DAT_RDY_Pos)
#define I2S_STATS_CTRL_RX_FIFO_TIMEOUT_Pos (6)
#define I2S_STATS_CTRL_RX_FIFO_TIMEOUT_Msk (0x1UL << I2S_STATS_CTRL_RX_FIFO_TIMEOUT_Pos)
#define I2S_STATS_CTRL_FS_ERR_Pos (7)
#define I2S_STATS_CTRL_FS_ERR_Msk (0xFUL << I2S_STATS_CTRL_FS_ERR_Pos)
#define I2S_STATS_CTRL_FRAME_START_Pos (11)
#define I2S_STATS_CTRL_FRAME_START_Msk (0x1UL << I2S_STATS_CTRL_FRAME_START_Pos)
#define I2S_STATS_CTRL_FRAME_END_Pos (12)
#define I2S_STATS_CTRL_FRAME_END_Msk (0x1UL << I2S_STATS_CTRL_FRAME_END_Pos)
#define I2S_STATS_CTRL_TX_FIFO_LEVEL_Pos (13)
#define I2S_STATS_CTRL_TX_FIFO_LEVEL_Msk (0x3FUL << I2S_STATS_CTRL_TX_FIFO_LEVEL_Pos)
#define I2S_STATS_CTRL_RX_FIFO_LEVEL_Pos (19)
#define I2S_STATS_CTRL_RX_FIFO_LEVEL_Msk (0x3FUL << I2S_STATS_CTRL_RX_FIFO_LEVEL_Pos)
#define I2S_STATS_CTRL_CSPI_BUS_TIMEOUT_Pos (25)
#define I2S_STATS_CTRL_CSPI_BUS_TIMEOUT_Msk (0x1UL << I2S_STATS_CTRL_CSPI_BUS_TIMEOUT_Pos)
#define I2S_RFIFO_DATA_Pos (0)
#define I2S_RFIFO_DATA_Msk (0xFFFFFFFFUL << I2S_RFIFO_DATA_Pos)
#define I2S_TFIFO_DAT_Pos (0)
#define I2S_TFIFO_DAT_Msk (0xFFFFFFFFUL << I2S_TFIFO_DAT_Pos)
#define I2S_CTL_MODE_Pos (0)
#define I2S_CTL_MODE_Msk (0x3UL << I2S_CTL_MODE_Pos)
#define I2S0 ((I2S_TypeDef *)MP_I2S0_BASE_ADDR)
#define I2S1 ((I2S_TypeDef *)MP_I2S1_BASE_ADDR)
#define I2S_INSTANCE_NUM (2)
typedef struct {
    volatile uint32_t DFMT;
    volatile uint32_t SLOTCTL;
    volatile uint32_t CLKCTL;
    volatile uint32_t DMACTL;
    volatile uint32_t INTCTL;
    volatile uint32_t TIMEOUTCTL;
    volatile uint32_t STAS;
    volatile uint32_t RFIFO;
    volatile uint32_t TFIFO;
    volatile uint32_t RSVD;
    volatile uint32_t CSPICTL;
    volatile uint32_t CCTL;
    volatile uint32_t CSPIINFO0;
    volatile uint32_t CSPIINFO1;
    volatile uint32_t CSPIDBG;
    volatile uint32_t CSPINIT;
    volatile uint32_t CLSP;
    volatile uint32_t CDATP;
    volatile uint32_t CLINFO;
} CSPI_TypeDef;
#define CSPI_DFMT_SLAVE_MODE_EN_Pos (0)
#define CSPI_DFMT_SLAVE_MODE_EN_Msk (0x1UL << CSPI_DFMT_SLAVE_MODE_EN_Pos)
#define CSPI_DFMT_SLOT_SIZE_Pos (1)
#define CSPI_DFMT_SLOT_SIZE_Msk (0x1FUL << CSPI_DFMT_SLOT_SIZE_Pos)
#define CSPI_DFMT_WORD_SIZE_Pos (6)
#define CSPI_DFMT_WORD_SIZE_Msk (0x1FUL << CSPI_DFMT_WORD_SIZE_Pos)
#define CSPI_DFMT_ALIGN_MODE_Pos (11)
#define CSPI_DFMT_ALIGN_MODE_Msk (0x1UL << CSPI_DFMT_ALIGN_MODE_Pos)
#define CSPI_DFMT_ENDIAN_MODE_Pos (12)
#define CSPI_DFMT_ENDIAN_MODE_Msk (0x1UL << CSPI_DFMT_ENDIAN_MODE_Pos)
#define CSPI_DFMT_DATA_DLY_Pos (13)
#define CSPI_DFMT_DATA_DLY_Msk (0x3UL << CSPI_DFMT_DATA_DLY_Pos)
#define CSPI_DFMT_TX_PAD_Pos (15)
#define CSPI_DFMT_TX_PAD_Msk (0x3UL << CSPI_DFMT_TX_PAD_Pos)
#define CSPI_DFMT_RX_SIGN_EXT_Pos (17)
#define CSPI_DFMT_RX_SIGN_EXT_Msk (0x1UL << CSPI_DFMT_RX_SIGN_EXT_Pos)
#define CSPI_DFMT_TX_PACK_Pos (18)
#define CSPI_DFMT_TX_PACK_Msk (0x3UL << CSPI_DFMT_TX_PACK_Pos)
#define CSPI_DFMT_RX_PACK_Pos (20)
#define CSPI_DFMT_RX_PACK_Msk (0x3UL << CSPI_DFMT_RX_PACK_Pos)
#define CSPI_DFMT_TX_FIFO_ENDIAN_MODE_Pos (22)
#define CSPI_DFMT_TX_FIFO_ENDIAN_MODE_Msk (0x1UL << CSPI_DFMT_TX_FIFO_ENDIAN_MODE_Pos)
#define CSPI_DFMT_RX_FIFO_ENDIAN_MODE_Pos (23)
#define CSPI_DFMT_RX_FIFO_ENDIAN_MODE_Msk (0x1UL << CSPI_DFMT_RX_FIFO_ENDIAN_MODE_Pos)
#define CSPI_SLOTCTL_SLOT_EN_Pos (0)
#define CSPI_SLOTCTL_SLOT_EN_Msk (0xFFUL << CSPI_SLOTCTL_SLOT_EN_Pos)
#define CSPI_SLOTCTL_SLOT_NUM_Pos (8)
#define CSPI_SLOTCTL_SLOT_NUM_Msk (0x7UL << CSPI_SLOTCTL_SLOT_NUM_Pos)
#define CSPI_CLKCTL_BCLK_POLARITY_Pos (0)
#define CSPI_CLKCTL_BCLK_POLARITY_Msk (0x1UL << CSPI_CLKCTL_BCLK_POLARITY_Pos)
#define CSPI_CLKCTL_FS_POLARITY_Pos (1)
#define CSPI_CLKCTL_FS_POLARITY_Msk (0x1UL << CSPI_CLKCTL_FS_POLARITY_Pos)
#define CSPI_CLKCTL_FS_WIDTH_Pos (2)
#define CSPI_CLKCTL_FS_WIDTH_Msk (0x3FUL << CSPI_CLKCTL_FS_WIDTH_Pos)
#define CSPI_DMA_CTRL_RX_DMA_REQ_EN_Pos (0)
#define CSPI_DMA_CTRL_RX_DMA_REQ_EN_Msk (0x1UL << CSPI_DMA_CTRL_RX_DMA_REQ_EN_Pos)
#define CSPI_DMA_CTRL_TX_DMA_REQ_EN_Pos (1)
#define CSPI_DMA_CTRL_TX_DMA_REQ_EN_Msk (0x1UL << CSPI_DMA_CTRL_TX_DMA_REQ_EN_Pos)
#define CSPI_DMA_CTRL_RX_DMA_TIMEOUT_EN_Pos (2)
#define CSPI_DMA_CTRL_RX_DMA_TIMEOUT_EN_Msk (0x1UL << CSPI_DMA_CTRL_RX_DMA_TIMEOUT_EN_Pos)
#define CSPI_DMA_CTRL_DMA_WORK_WAIT_CYCLE_Pos (3)
#define CSPI_DMA_CTRL_DMA_WORK_WAIT_CYCLE_Msk (0x1FUL << CSPI_DMA_CTRL_DMA_WORK_WAIT_CYCLE_Pos)
#define CSPI_DMA_CTRL_RX_DMA_BURST_SIZE_SUB1_Pos (8)
#define CSPI_DMA_CTRL_RX_DMA_BURST_SIZE_SUB1_Msk (0xFUL << CSPI_DMA_CTRL_RX_DMA_BURST_SIZE_SUB1_Pos)
#define CSPI_DMA_CTRL_TX_DMA_BURST_SIZE_SUB1_Pos (12)
#define CSPI_DMA_CTRL_TX_DMA_BURST_SIZE_SUB1_Msk (0xFUL << CSPI_DMA_CTRL_TX_DMA_BURST_SIZE_SUB1_Pos)
#define CSPI_DMA_CTRL_RX_DMA_THRESHOLD_Pos (16)
#define CSPI_DMA_CTRL_RX_DMA_THRESHOLD_Msk (0xFUL << CSPI_DMA_CTRL_RX_DMA_THRESHOLD_Pos)
#define CSPI_DMA_CTRL_TX_DMA_THRESHOLD_Pos (20)
#define CSPI_DMA_CTRL_TX_DMA_THRESHOLD_Msk (0xFUL << CSPI_DMA_CTRL_TX_DMA_THRESHOLD_Pos)
#define CSPI_DMA_CTRL_RX_FIFO_FLUSH_Pos (24)
#define CSPI_DMA_CTRL_RX_FIFO_FLUSH_Msk (0x1UL << CSPI_DMA_CTRL_RX_FIFO_FLUSH_Pos)
#define CSPI_DMA_CTRL_TX_FIFO_FLUSH_Pos (25)
#define CSPI_DMA_CTRL_TX_FIFO_FLUSH_Msk (0x1UL << CSPI_DMA_CTRL_TX_FIFO_FLUSH_Pos)
#define CSPI_INT_CTRL_TX_UNDERRUN_INT_EN_Pos (0)
#define CSPI_INT_CTRL_TX_UNDERRUN_INT_EN_Msk (0x1UL << CSPI_INT_CTRL_TX_UNDERRUN_INT_EN_Pos)
#define CSPI_INT_CTRL_TX_DMA_ERR_INT_EN_Pos (1)
#define CSPI_INT_CTRL_TX_DMA_ERR_INT_EN_Msk (0x1UL << CSPI_INT_CTRL_TX_DMA_ERR_INT_EN_Pos)
#define CSPI_INT_CTRL_TX_DAT_INT_EN_Pos (2)
#define CSPI_INT_CTRL_TX_DAT_INT_EN_Msk (0x1UL << CSPI_INT_CTRL_TX_DAT_INT_EN_Pos)
#define CSPI_INT_CTRL_RX_OVERFLOW_INT_EN_Pos (3)
#define CSPI_INT_CTRL_RX_OVERFLOW_INT_EN_Msk (0x1UL << CSPI_INT_CTRL_RX_OVERFLOW_INT_EN_Pos)
#define CSPI_INT_CTRL_RX_DMA_ERR_INT_EN_Pos (4)
#define CSPI_INT_CTRL_RX_DMA_ERR_INT_EN_Msk (0x1UL << CSPI_INT_CTRL_RX_DMA_ERR_INT_EN_Pos)
#define CSPI_INT_CTRL_RX_DAT_INT_EN_Pos (5)
#define CSPI_INT_CTRL_RX_DAT_INT_EN_Msk (0x1UL << CSPI_INT_CTRL_RX_DAT_INT_EN_Pos)
#define CSPI_INT_CTRL_RX_TIMEOUT_INT_EN_Pos (6)
#define CSPI_INT_CTRL_RX_TIMEOUT_INT_EN_Msk (0x1UL << CSPI_INT_CTRL_RX_TIMEOUT_INT_EN_Pos)
#define CSPI_INT_CTRL_FS_ERR_INT_EN_Pos (7)
#define CSPI_INT_CTRL_FS_ERR_INT_EN_Msk (0x1UL << CSPI_INT_CTRL_FS_ERR_INT_EN_Pos)
#define CSPI_INT_CTRL_FRAME_START_INT_EN_Pos (8)
#define CSPI_INT_CTRL_FRAME_START_INT_EN_Msk (0x1UL << CSPI_INT_CTRL_FRAME_START_INT_EN_Pos)
#define CSPI_INT_CTRL_FRAME_END_INT_EN_Pos (9)
#define CSPI_INT_CTRL_FRAME_END_INT_EN_Msk (0x1UL << CSPI_INT_CTRL_FRAME_END_INT_EN_Pos)
#define CSPI_INT_CTRL_BUS_TIMEOUT_INT_EN_Pos (10)
#define CSPI_INT_CTRL_BUS_TIMEOUT_INT_EN_Msk (0x1UL << CSPI_INT_CTRL_BUS_TIMEOUT_INT_EN_Pos)
#define CSPI_INT_CTRL_TX_INT_THREASHOLD_Pos (16)
#define CSPI_INT_CTRL_TX_INT_THREASHOLD_Msk (0xFUL << CSPI_INT_CTRL_TX_INT_THREASHOLD_Pos)
#define CSPI_INT_CTRL_RX_INT_THREASHOLD_Pos (20)
#define CSPI_INT_CTRL_RX_INT_THREASHOLD_Msk (0xFUL << CSPI_INT_CTRL_RX_INT_THREASHOLD_Pos)
#define CSPI_TIMEOUT_CYCLE_RX_TIMEOUT_CYCLE_Pos (0)
#define CSPI_TIMEOUT_CYCLE_RX_TIMEOUT_CYCLE_Msk (0xFFFFFFUL << CSPI_TIMEOUT_CYCLE_RX_TIMEOUT_CYCLE_Pos)
#define CSPI_STATS_CTRL_TX_UNDERRUN_RUN_Pos (0)
#define CSPI_STATS_CTRL_TX_UNDERRUN_RUN_Msk (0x1UL << CSPI_STATS_CTRL_TX_UNDERRUN_RUN_Pos)
#define CSPI_STATS_CTRL_TX_DMA_ERR_Pos (1)
#define CSPI_STATS_CTRL_TX_DMA_ERR_Msk (0x1UL << CSPI_STATS_CTRL_TX_DMA_ERR_Pos)
#define CSPI_STATS_CTRL_TX_DAT_RDY_Pos (2)
#define CSPI_STATS_CTRL_TX_DAT_RDY_Msk (0x1UL << CSPI_STATS_CTRL_TX_DAT_RDY_Pos)
#define CSPI_STATS_CTRL_RX_OVERFLOW_Pos (3)
#define CSPI_STATS_CTRL_RX_OVERFLOW_Msk (0x1UL << CSPI_STATS_CTRL_RX_OVERFLOW_Pos)
#define CSPI_STATS_CTRL_RX_DMA_ERR_Pos (4)
#define CSPI_STATS_CTRL_RX_DMA_ERR_Msk (0x1UL << CSPI_STATS_CTRL_RX_DMA_ERR_Pos)
#define CSPI_STATS_CTRL_RX_DAT_RDY_Pos (5)
#define CSPI_STATS_CTRL_RX_DAT_RDY_Msk (0x1UL << CSPI_STATS_CTRL_RX_DAT_RDY_Pos)
#define CSPI_STATS_CTRL_RX_FIFO_TIMEOUT_Pos (6)
#define CSPI_STATS_CTRL_RX_FIFO_TIMEOUT_Msk (0x1UL << CSPI_STATS_CTRL_RX_FIFO_TIMEOUT_Pos)
#define CSPI_STATS_CTRL_FS_ERR_Pos (7)
#define CSPI_STATS_CTRL_FS_ERR_Msk (0xFUL << CSPI_STATS_CTRL_FS_ERR_Pos)
#define CSPI_STATS_CTRL_FRAME_START_Pos (11)
#define CSPI_STATS_CTRL_FRAME_START_Msk (0x1UL << CSPI_STATS_CTRL_FRAME_START_Pos)
#define CSPI_STATS_CTRL_FRAME_END_Pos (12)
#define CSPI_STATS_CTRL_FRAME_END_Msk (0x1UL << CSPI_STATS_CTRL_FRAME_END_Pos)
#define CSPI_STATS_CTRL_TX_FIFO_LEVEL_Pos (13)
#define CSPI_STATS_CTRL_TX_FIFO_LEVEL_Msk (0x3FUL << CSPI_STATS_CTRL_TX_FIFO_LEVEL_Pos)
#define CSPI_STATS_CTRL_RX_FIFO_LEVEL_Pos (19)
#define CSPI_STATS_CTRL_RX_FIFO_LEVEL_Msk (0x3FUL << CSPI_STATS_CTRL_RX_FIFO_LEVEL_Pos)
#define CSPI_STATS_CTRL_CSPI_BUS_TIMEOUT_Pos (25)
#define CSPI_STATS_CTRL_CSPI_BUS_TIMEOUT_Msk (0x1UL << CSPI_STATS_CTRL_CSPI_BUS_TIMEOUT_Pos)
#define CSPI_RFIFO_DATA_Pos (0)
#define CSPI_RFIFO_DATA_Msk (0xFFFFFFFFUL << CSPI_RFIFO_DATA_Pos)
#define CSPI_TFIFO_DAT_Pos (0)
#define CSPI_TFIFO_DAT_Msk (0xFFFFFFFFUL << CSPI_TFIFO_DAT_Pos)
#define CSPI_ENABLE_Pos (0)
#define CSPI_ENABLE_Msk (0x1UL << CSPI_ENABLE_Pos)
#define CSPI_CS_EN_Pos (1)
#define CSPI_CS_EN_Msk (0x1UL << CSPI_CS_EN_Pos)
#define CSPI_RXD_WID_Pos (2)
#define CSPI_RXD_WID_Msk (0x1UL << CSPI_RXD_WID_Pos)
#define CSPI_RXD_SEQ_Pos (3)
#define CSPI_RXD_SEQ_Msk (0x1UL << CSPI_RXD_SEQ_Pos)
#define CSPI_CPOL_Pos (4)
#define CSPI_CPOL_Msk (0x1UL << CSPI_CPOL_Pos)
#define CSPI_CPHA_Pos (5)
#define CSPI_CPHA_Msk (0x1UL << CSPI_CPHA_Pos)
#define CSPI_FRAME_PROC_EN_Pos (6)
#define CSPI_FRAME_PROC_EN_Msk (0x1UL << CSPI_FRAME_PROC_EN_Pos)
#define CSPI_FILL_Y_ONLY_Pos (7)
#define CSPI_FILL_Y_ONLY_Msk (0x1UL << CSPI_FILL_Y_ONLY_Pos)
#define CSPI_HW_INIT_EN_Pos (8)
#define CSPI_HW_INIT_EN_Msk (0x1UL << CSPI_HW_INIT_EN_Pos)
#define CSPI_LS_CHECK_EN_Pos (9)
#define CSPI_LS_CHECK_EN_Msk (0x1UL << CSPI_LS_CHECK_EN_Pos)
#define CSPI_DP_CHECK_EN_Pos (10)
#define CSPI_DP_CHECK_EN_Msk (0x1UL << CSPI_DP_CHECK_EN_Pos)
#define CSPI_FRAME_PROC_INIT_EN_Pos (11)
#define CSPI_FRAME_PROC_INIT_EN_Msk (0x1UL << CSPI_FRAME_PROC_INIT_EN_Pos)
#define CSPI_ROW_SCALE_RATIO_Pos (12)
#define CSPI_ROW_SCALE_RATIO_Msk (0xFUL << CSPI_ROW_SCALE_RATIO_Pos)
#define CSPI_COL_SCALE_RATIO_Pos (16)
#define CSPI_COL_SCALE_RATIO_Msk (0xFUL << CSPI_COL_SCALE_RATIO_Pos)
#define CSPI_SCALE_BYTES_Pos (20)
#define CSPI_SCALE_BYTES_Msk (0x3UL << CSPI_SCALE_BYTES_Pos)
#define AUTO_CG_CTRL_AUTOCG_EN_Pos (0)
#define AUTO_CG_CTRL_AUTOCG_EN_Msk (0x1UL << AUTO_CG_CTRL_AUTOCG_EN_Pos)
#define CSPI_FRAME_INFO0_BUS_TIMEOUT_CYCLE_Pos (0)
#define CSPI_FRAME_INFO0_BUS_TIMEOUT_CYCLE_Msk (0xFFFFFFUL << CSPI_FRAME_INFO0_BUS_TIMEOUT_CYCLE_Pos)
#define CSPI_FRAME_INFO0_DATA_ID_Pos (24)
#define CSPI_FRAME_INFO0_DATA_ID_Msk (0xFFUL << CSPI_FRAME_INFO0_DATA_ID_Pos)
#define CSPI_FRAME_INFO1_IMAGE_HEIGHT_Pos (0)
#define CSPI_FRAME_INFO1_IMAGE_HEIGHT_Msk (0xFFFFUL << CSPI_FRAME_INFO1_IMAGE_HEIGHT_Pos)
#define CSPI_FRAME_INFO1_IMAGE_WIDTH_Pos (16)
#define CSPI_FRAME_INFO1_IMAGE_WIDTH_Msk (0xFFFFUL << CSPI_FRAME_INFO1_IMAGE_WIDTH_Pos)
#define CSPI_DEBUG_INFO_CSPI_DEBUG_LINE_CNT_Pos (0)
#define CSPI_DEBUG_INFO_CSPI_DEBUG_LINE_CNT_Msk (0xFFFFUL << CSPI_DEBUG_INFO_CSPI_DEBUG_LINE_CNT_Pos)
#define CSPI_DEBUG_INFO_CSPI_CS_Pos (16)
#define CSPI_DEBUG_INFO_CSPI_CS_Msk (0x7UL << CSPI_DEBUG_INFO_CSPI_CS_Pos)
#define CSPI_INIT_CSPI_INIT_Pos (0)
#define CSPI_INIT_CSPI_INIT_Msk (0x1UL << CSPI_INIT_CSPI_INIT_Pos)
#define CSPI_LS_PACKET_LS_PACKET_Pos (0)
#define CSPI_LS_PACKET_LS_PACKET_Msk (0xFFFFFFFFUL << CSPI_LS_PACKET_LS_PACKET_Pos)
#define CSPI_DAT_PACKET_DAT_PACKET_Pos (0)
#define CSPI_DAT_PACKET_DAT_PACKET_Msk (0xFFFFFFFFUL << CSPI_DAT_PACKET_DAT_PACKET_Pos)
#define CSPI_LINE_INFO_DP_SIZE_Pos (0)
#define CSPI_LINE_INFO_DP_SIZE_Msk (0xFFFFUL << CSPI_LINE_INFO_DP_SIZE_Pos)
#define CSPI_LINE_INFO_LINE_ID_Pos (16)
#define CSPI_LINE_INFO_LINE_ID_Msk (0xFFFFUL << CSPI_LINE_INFO_LINE_ID_Pos)
#define CSPI0 ((CSPI_TypeDef *)MP_I2S0_BASE_ADDR)
#define CSPI1 ((CSPI_TypeDef *)MP_I2S1_BASE_ADDR)
#define CSPI_INSTANCE_NUM (2)
typedef struct {
    volatile uint32_t DEBCTL;
    volatile uint32_t KPCTL;
    volatile uint32_t DICTL;
    volatile uint32_t KPENCTL;
    volatile uint32_t DIENCTL;
    volatile uint32_t AUTOCG;
    volatile uint32_t CLRCTL;
    volatile const uint32_t KPSTAT;
    volatile const uint32_t DISTAT;
} KPC_TypeDef;
#define KPC_DEBCTL_DEBOUNCER_DEPTH_Pos (0)
#define KPC_DEBCTL_DEBOUNCER_DEPTH_Msk (0xFUL << KPC_DEBCTL_DEBOUNCER_DEPTH_Pos)
#define KPC_DEBCTL_DEBOUNCER_TO0_THRD_Pos (4)
#define KPC_DEBCTL_DEBOUNCER_TO0_THRD_Msk (0xFUL << KPC_DEBCTL_DEBOUNCER_TO0_THRD_Pos)
#define KPC_DEBCTL_DEBOUNCER_TO1_THRD_Pos (8)
#define KPC_DEBCTL_DEBOUNCER_TO1_THRD_Msk (0xFUL << KPC_DEBCTL_DEBOUNCER_TO1_THRD_Pos)
#define KPC_DEBCTL_DEBOUNCER_TO_MCLK_RATIO_Pos (12)
#define KPC_DEBCTL_DEBOUNCER_TO_MCLK_RATIO_Msk (0xFUL << KPC_DEBCTL_DEBOUNCER_TO_MCLK_RATIO_Pos)
#define KPC_KPCTL_POLARITY_Pos (0)
#define KPC_KPCTL_POLARITY_Msk (0x1UL << KPC_KPCTL_POLARITY_Pos)
#define KPC_KPCTL_ROW_VLD_BITMAP_Pos (1)
#define KPC_KPCTL_ROW_VLD_BITMAP_Msk (0x1FUL << KPC_KPCTL_ROW_VLD_BITMAP_Pos)
#define KPC_KPCTL_COL_VLD_BITMAP_Pos (6)
#define KPC_KPCTL_COL_VLD_BITMAP_Msk (0x1FUL << KPC_KPCTL_COL_VLD_BITMAP_Pos)
#define KPC_KPCTL_SCAN_TO_DEBOUNCE_RATIO_Pos (11)
#define KPC_KPCTL_SCAN_TO_DEBOUNCE_RATIO_Msk (0x7UL << KPC_KPCTL_SCAN_TO_DEBOUNCE_RATIO_Pos)
#define KPC_DICTL_INT_MODE_Pos (0)
#define KPC_DICTL_INT_MODE_Msk (0x3UL << KPC_DICTL_INT_MODE_Pos)
#define KPC_DICTL_INT_EN_Pos (2)
#define KPC_DICTL_INT_EN_Msk (0x3FFUL << KPC_DICTL_INT_EN_Pos)
#define KPC_KPENCTL_ENABLE_Pos (0)
#define KPC_KPENCTL_ENABLE_Msk (0x1UL << KPC_KPENCTL_ENABLE_Pos)
#define KPC_DIENCTL_ENABLE_Pos (0)
#define KPC_DIENCTL_ENABLE_Msk (0x1UL << KPC_DIENCTL_ENABLE_Pos)
#define KPC_AUTOCG_ENABLE_Pos (0)
#define KPC_AUTOCG_ENABLE_Msk (0x1UL << KPC_AUTOCG_ENABLE_Pos)
#define KPC_CLRCTL_INPUT_INT_CLR_Pos (0)
#define KPC_CLRCTL_INPUT_INT_CLR_Msk (0x3FFUL << KPC_CLRCTL_INPUT_INT_CLR_Pos)
#define KPC_CLRCTL_DEBOUNCER_CLR_Pos (10)
#define KPC_CLRCTL_DEBOUNCER_CLR_Msk (0x3FFUL << KPC_CLRCTL_DEBOUNCER_CLR_Pos)
#define KPC_KPSTAT_STATUS_Pos (0)
#define KPC_KPSTAT_STATUS_Msk (0x1FFFFFFUL << KPC_KPSTAT_STATUS_Pos)
#define KPC_DISTAT_INPUT_INT_NEG_STATUS_Pos (0)
#define KPC_DISTAT_INPUT_INT_NEG_STATUS_Msk (0x3FFUL << KPC_DISTAT_INPUT_INT_NEG_STATUS_Pos)
#define KPC_DISTAT_INPUT_INT_POS_STATUS_Pos (10)
#define KPC_DISTAT_INPUT_INT_POS_STATUS_Msk (0x3FFUL << KPC_DISTAT_INPUT_INT_POS_STATUS_Pos)
#define KPC_DISTAT_INPUT_STATUS_Pos (20)
#define KPC_DISTAT_INPUT_STATUS_Msk (0x3FFUL << KPC_DISTAT_INPUT_STATUS_Pos)
#define KPC ((KPC_TypeDef *) AP_KPC_BASE_ADDR)
typedef struct {
    volatile uint32_t CSR;
    volatile uint32_t TCR;
    volatile const uint32_t RBR;
    volatile uint32_t FCSR;
    volatile uint32_t IER;
    volatile uint32_t IIR;
    volatile uint32_t DCR;
    volatile uint32_t TSR;
} LPUSARTCORE_TypeDef;
typedef struct {
    volatile uint32_t CR0;
         uint32_t RESERVED_0[138];
    volatile uint32_t CR1;
    volatile uint32_t DLR;
    volatile uint32_t LCR;
    volatile uint32_t SCR;
    volatile uint32_t FSR;
    volatile uint32_t IIR;
    volatile uint32_t SR;
} LPUSARTAON_TypeDef;
#define LPUSARTCORE_CSR_AON_EN_Pos (0)
#define LPUSARTCORE_CSR_AON_EN_Msk (0x1UL << LPUSARTCORE_CSR_AON_EN_Pos)
#define LPUSARTCORE_CSR_AUTO_CG_EN_Pos (1)
#define LPUSARTCORE_CSR_AUTO_CG_EN_Msk (0x1UL << LPUSARTCORE_CSR_AUTO_CG_EN_Pos)
#define LPUSARTCORE_TCR_TIMEOUT_THRLD_Pos (0)
#define LPUSARTCORE_TCR_TIMEOUT_THRLD_Msk (0xFFFFFUL << LPUSARTCORE_TCR_TIMEOUT_THRLD_Pos)
#define LPUSARTCORE_TCR_TOCNT_SWCLR_Pos (30)
#define LPUSARTCORE_TCR_TOCNT_SWCLR_Msk (0x1UL << LPUSARTCORE_TCR_TOCNT_SWCLR_Pos)
#define LPUSARTCORE_TCR_TOCNT_SWTRG_Pos (31)
#define LPUSARTCORE_TCR_TOCNT_SWTRG_Msk (0x1UL << LPUSARTCORE_TCR_TOCNT_SWTRG_Pos)
#define LPUSARTCORE_RBR_RX_BUF_Pos (0)
#define LPUSARTCORE_RBR_RX_BUF_Msk (0xFFUL << LPUSARTCORE_RBR_RX_BUF_Pos)
#define LPUSARTCORE_FCSR_FLUSH_RXFIFO_Pos (0)
#define LPUSARTCORE_FCSR_FLUSH_RXFIFO_Msk (0x1UL << LPUSARTCORE_FCSR_FLUSH_RXFIFO_Pos)
#define LPUSARTCORE_FCSR_RXFIFO_EMPTY_Pos (1)
#define LPUSARTCORE_FCSR_RXFIFO_EMPTY_Msk (0x1UL << LPUSARTCORE_FCSR_RXFIFO_EMPTY_Pos)
#define LPUSARTCORE_FCSR_RXFIFO_FULL_Pos (2)
#define LPUSARTCORE_FCSR_RXFIFO_FULL_Msk (0x1UL << LPUSARTCORE_FCSR_RXFIFO_FULL_Pos)
#define LPUSARTCORE_FCSR_AON_RX_BUSY_Pos (3)
#define LPUSARTCORE_FCSR_AON_RX_BUSY_Msk (0x1UL << LPUSARTCORE_FCSR_AON_RX_BUSY_Pos)
#define LPUSARTCORE_FCSR_AON_RXFIFO_EMPTY_Pos (4)
#define LPUSARTCORE_FCSR_AON_RXFIFO_EMPTY_Msk (0x1UL << LPUSARTCORE_FCSR_AON_RXFIFO_EMPTY_Pos)
#define LPUSARTCORE_FCSR_AON_RXFIFO_FULL_Pos (5)
#define LPUSARTCORE_FCSR_AON_RXFIFO_FULL_Msk (0x1UL << LPUSARTCORE_FCSR_AON_RXFIFO_FULL_Pos)
#define LPUSARTCORE_FCSR_AON_STOP_FLAG_Pos (6)
#define LPUSARTCORE_FCSR_AON_STOP_FLAG_Msk (0x1UL << LPUSARTCORE_FCSR_AON_STOP_FLAG_Pos)
#define LPUSARTCORE_FCSR_RXFIFO_NUM_Pos (8)
#define LPUSARTCORE_FCSR_RXFIFO_NUM_Msk (0x7FUL << LPUSARTCORE_FCSR_RXFIFO_NUM_Pos)
#define LPUSARTCORE_FCSR_RXFIFO_THRLD_Pos (16)
#define LPUSARTCORE_FCSR_RXFIFO_THRLD_Msk (0x3FUL << LPUSARTCORE_FCSR_RXFIFO_THRLD_Pos)
#define LPUSARTCORE_IER_AON_RX_OVERRUN_Pos (1)
#define LPUSARTCORE_IER_AON_RX_OVERRUN_Msk (0x1UL << LPUSARTCORE_IER_AON_RX_OVERRUN_Pos)
#define LPUSARTCORE_IER_AON_RX_PARITY_Pos (2)
#define LPUSARTCORE_IER_AON_RX_PARITY_Msk (0x1UL << LPUSARTCORE_IER_AON_RX_PARITY_Pos)
#define LPUSARTCORE_IER_AON_RX_FRMERR_Pos (3)
#define LPUSARTCORE_IER_AON_RX_FRMERR_Msk (0x1UL << LPUSARTCORE_IER_AON_RX_FRMERR_Pos)
#define LPUSARTCORE_IER_RX_DATA_AVAIL_Pos (9)
#define LPUSARTCORE_IER_RX_DATA_AVAIL_Msk (0x1UL << LPUSARTCORE_IER_RX_DATA_AVAIL_Pos)
#define LPUSARTCORE_IER_RX_TIMEOUT_Pos (10)
#define LPUSARTCORE_IER_RX_TIMEOUT_Msk (0x1UL << LPUSARTCORE_IER_RX_TIMEOUT_Pos)
#define LPUSARTCORE_IER_RX_OVERRUN_Pos (11)
#define LPUSARTCORE_IER_RX_OVERRUN_Msk (0x1UL << LPUSARTCORE_IER_RX_OVERRUN_Pos)
#define LPUSARTCORE_IIR_CLR_Pos (0)
#define LPUSARTCORE_IIR_CLR_Msk (0x1UL << LPUSARTCORE_IIR_CLR_Pos)
#define LPUSARTCORE_IIR_AON_RX_OVERRUN_Pos (1)
#define LPUSARTCORE_IIR_AON_RX_OVERRUN_Msk (0x1UL << LPUSARTCORE_IIR_AON_RX_OVERRUN_Pos)
#define LPUSARTCORE_IIR_AON_RX_PARITY_Pos (2)
#define LPUSARTCORE_IIR_AON_RX_PARITY_Msk (0x1UL << LPUSARTCORE_IIR_AON_RX_PARITY_Pos)
#define LPUSARTCORE_IIR_AON_RX_FRMERR_Pos (3)
#define LPUSARTCORE_IIR_AON_RX_FRMERR_Msk (0x1UL << LPUSARTCORE_IIR_AON_RX_FRMERR_Pos)
#define LPUSARTCORE_IIR_RX_DATA_AVAIL_Pos (9)
#define LPUSARTCORE_IIR_RX_DATA_AVAIL_Msk (0x1UL << LPUSARTCORE_IIR_RX_DATA_AVAIL_Pos)
#define LPUSARTCORE_IIR_RX_TIMEOUT_Pos (10)
#define LPUSARTCORE_IIR_RX_TIMEOUT_Msk (0x1UL << LPUSARTCORE_IIR_RX_TIMEOUT_Pos)
#define LPUSARTCORE_IIR_RX_OVERRUN_Pos (11)
#define LPUSARTCORE_IIR_RX_OVERRUN_Msk (0x1UL << LPUSARTCORE_IIR_RX_OVERRUN_Pos)
#define LPUSARTCORE_DCR_RX_REQ_EN_Pos (0)
#define LPUSARTCORE_DCR_RX_REQ_EN_Msk (0x1UL << LPUSARTCORE_DCR_RX_REQ_EN_Pos)
#define LPUSARTCORE_DCR_RX_BUSY_Pos (1)
#define LPUSARTCORE_DCR_RX_BUSY_Msk (0x1UL << LPUSARTCORE_DCR_RX_BUSY_Pos)
#define LPUSARTCORE_TSR_TOCNT_Pos (0)
#define LPUSARTCORE_TSR_TOCNT_Msk (0xFFFFFUL << LPUSARTCORE_TSR_TOCNT_Pos)
#define LPUSARTCORE_TSR_TOCNT_REACH_Pos (31)
#define LPUSARTCORE_TSR_TOCNT_REACH_Msk (0x1UL << LPUSARTCORE_TSR_TOCNT_REACH_Pos)
#define LPUSARTAON_CR0_RX_ENABLE_Pos (0)
#define LPUSARTAON_CR0_RX_ENABLE_Msk (0x1UL << LPUSARTAON_CR0_RX_ENABLE_Pos)
#define LPUSARTAON_CR0_CLK_ENABLE_Pos (1)
#define LPUSARTAON_CR0_CLK_ENABLE_Msk (0x1UL << LPUSARTAON_CR0_CLK_ENABLE_Pos)
#define LPUSARTAON_CR1_ENABLE_Pos (0)
#define LPUSARTAON_CR1_ENABLE_Msk (0x1UL << LPUSARTAON_CR1_ENABLE_Pos)
#define LPUSARTAON_CR1_ACG_EN_Pos (1)
#define LPUSARTAON_CR1_ACG_EN_Msk (0x1UL << LPUSARTAON_CR1_ACG_EN_Pos)
#define LPUSARTAON_CR1_AUTO_ADJ_Pos (2)
#define LPUSARTAON_CR1_AUTO_ADJ_Msk (0x1UL << LPUSARTAON_CR1_AUTO_ADJ_Pos)
#define LPUSARTAON_DLR_DIVISOR_Pos (0)
#define LPUSARTAON_DLR_DIVISOR_Msk (0xFFFUL << LPUSARTAON_DLR_DIVISOR_Pos)
#define LPUSARTAON_LCR_CHAR_LEN_Pos (0)
#define LPUSARTAON_LCR_CHAR_LEN_Msk (0x3UL << LPUSARTAON_LCR_CHAR_LEN_Pos)
#define LPUSARTAON_LCR_STOPBIT_DETECT_EN_Pos (2)
#define LPUSARTAON_LCR_STOPBIT_DETECT_EN_Msk (0x1UL << LPUSARTAON_LCR_STOPBIT_DETECT_EN_Pos)
#define LPUSARTAON_LCR_PARITY_EN_Pos (3)
#define LPUSARTAON_LCR_PARITY_EN_Msk (0x1UL << LPUSARTAON_LCR_PARITY_EN_Pos)
#define LPUSARTAON_LCR_EVEN_PARITY_Pos (4)
#define LPUSARTAON_LCR_EVEN_PARITY_Msk (0x1UL << LPUSARTAON_LCR_EVEN_PARITY_Pos)
#define LPUSARTAON_SCR_STOP_SW_SET_Pos (0)
#define LPUSARTAON_SCR_STOP_SW_SET_Msk (0x1UL << LPUSARTAON_SCR_STOP_SW_SET_Pos)
#define LPUSARTAON_SCR_STOP_SW_CLR_Pos (1)
#define LPUSARTAON_SCR_STOP_SW_CLR_Msk (0x1UL << LPUSARTAON_SCR_STOP_SW_CLR_Pos)
#define LPUSARTAON_SCR_STOP_FLAG_Pos (3)
#define LPUSARTAON_SCR_STOP_FLAG_Msk (0x1UL << LPUSARTAON_SCR_STOP_FLAG_Pos)
#define LPUSARTAON_FSR_RXFIFO_EMPTY_Pos (1)
#define LPUSARTAON_FSR_RXFIFO_EMPTY_Msk (0x1UL << LPUSARTAON_FSR_RXFIFO_EMPTY_Pos)
#define LPUSARTAON_FSR_RXFIFO_FULL_Pos (2)
#define LPUSARTAON_FSR_RXFIFO_FULL_Msk (0x1UL << LPUSARTAON_FSR_RXFIFO_FULL_Pos)
#define LPUSARTAON_FSR_RX_BUSY_Pos (3)
#define LPUSARTAON_FSR_RX_BUSY_Msk (0x1UL << LPUSARTAON_FSR_RX_BUSY_Pos)
#define LPUSARTAON_FSR_RXFIFO_NUM_Pos (8)
#define LPUSARTAON_FSR_RXFIFO_NUM_Msk (0xFUL << LPUSARTAON_FSR_RXFIFO_NUM_Pos)
#define LPUSARTAON_IIR_RXFIFO_OVERRUN_Pos (1)
#define LPUSARTAON_IIR_RXFIFO_OVERRUN_Msk (0x1UL << LPUSARTAON_IIR_RXFIFO_OVERRUN_Pos)
#define LPUSARTAON_IIR_PARITY_ERR_Pos (2)
#define LPUSARTAON_IIR_PARITY_ERR_Msk (0x1UL << LPUSARTAON_IIR_PARITY_ERR_Pos)
#define LPUSARTAON_IIR_FRAME_ERR_Pos (3)
#define LPUSARTAON_IIR_FRAME_ERR_Msk (0x1UL << LPUSARTAON_IIR_FRAME_ERR_Pos)
#define LPUSARTAON_LSR_STATUS_Pos (0)
#define LPUSARTAON_LSR_STATUS_Msk (0xFFFFFFFFUL << LPUSARTAON_LSR_STATUS_Pos)
#define LPUSART_AON ((LPUSARTAON_TypeDef *) LPUSARTAON_BASE_ADDR)
#define LPUSART_CORE ((LPUSARTCORE_TypeDef *) MP_LPUART_BASE_ADDR)
typedef struct {
    volatile uint32_t ECR;
    volatile uint32_t CDR;
    volatile uint32_t IOR;
    volatile uint32_t DFR;
    volatile uint32_t OCR;
    volatile uint32_t TBR;
    volatile uint32_t RBR;
    volatile uint32_t IER;
    volatile uint32_t IIR;
    volatile uint32_t CSR;
    volatile uint32_t RTCR;
    volatile uint32_t ATCR;
} OWC_TypeDef;
#define OWC_ECR_ENABLE_Pos (0)
#define OWC_ECR_ENABLE_Msk (0x1UL << OWC_ECR_ENABLE_Pos)
#define OWC_ECR_CLK_EN_Pos (1)
#define OWC_ECR_CLK_EN_Msk (0x1UL << OWC_ECR_CLK_EN_Pos)
#define OWC_ECR_AUTO_CGEN_Pos (2)
#define OWC_ECR_AUTO_CGEN_Msk (0x1UL << OWC_ECR_AUTO_CGEN_Pos)
#define OWC_ECR_RXD_MJR_Pos (3)
#define OWC_ECR_RXD_MJR_Msk (0x1UL << OWC_ECR_RXD_MJR_Pos)
#define OWC_CDR_CLKUS_DIVIDER_Pos (0)
#define OWC_CDR_CLKUS_DIVIDER_Msk (0xFFUL << OWC_CDR_CLKUS_DIVIDER_Pos)
#define OWC_IOR_SWMODE_EN_Pos (0)
#define OWC_IOR_SWMODE_EN_Msk (0x1UL << OWC_IOR_SWMODE_EN_Pos)
#define OWC_IOR_SWOEN_Pos (1)
#define OWC_IOR_SWOEN_Msk (0x1UL << OWC_IOR_SWOEN_Pos)
#define OWC_IOR_SWOUT_Pos (2)
#define OWC_IOR_SWOUT_Msk (0x1UL << OWC_IOR_SWOUT_Pos)
#define OWC_IOR_SWIN_Pos (3)
#define OWC_IOR_SWIN_Msk (0x1UL << OWC_IOR_SWIN_Pos)
#define OWC_IOR_SWIN_SYNC_Pos (4)
#define OWC_IOR_SWIN_SYNC_Msk (0x1UL << OWC_IOR_SWIN_SYNC_Pos)
#define OWC_DFR_MODE_Pos (0)
#define OWC_DFR_MODE_Msk (0x1UL << OWC_DFR_MODE_Pos)
#define OWC_DFR_BYTE_ENDIAN_Pos (1)
#define OWC_DFR_BYTE_ENDIAN_Msk (0x1UL << OWC_DFR_BYTE_ENDIAN_Pos)
#define OWC_DFR_POLARITY_Pos (2)
#define OWC_DFR_POLARITY_Msk (0x1UL << OWC_DFR_POLARITY_Pos)
#define OWC_OCR_FLUSH_Pos (0)
#define OWC_OCR_FLUSH_Msk (0x1UL << OWC_OCR_FLUSH_Pos)
#define OWC_OCR_RESET_Pos (1)
#define OWC_OCR_RESET_Msk (0x1UL << OWC_OCR_RESET_Pos)
#define OWC_OCR_WRITE_Pos (2)
#define OWC_OCR_WRITE_Msk (0x1UL << OWC_OCR_WRITE_Pos)
#define OWC_OCR_READ_Pos (3)
#define OWC_OCR_READ_Msk (0x1UL << OWC_OCR_READ_Pos)
#define OWC_TBR_TX_BUF_Pos (0)
#define OWC_TBR_TX_BUF_Msk (0xFFUL << OWC_TBR_TX_BUF_Pos)
#define OWC_RBR_RX_BUF_Pos (0)
#define OWC_RBR_RX_BUF_Msk (0xFFUL << OWC_RBR_RX_BUF_Pos)
#define OWC_IER_RESET_Pos (1)
#define OWC_IER_RESET_Msk (0x1UL << OWC_IER_RESET_Pos)
#define OWC_IER_RESET_PD_Pos (2)
#define OWC_IER_RESET_PD_Msk (0x1UL << OWC_IER_RESET_PD_Pos)
#define OWC_IER_WRITE_Pos (3)
#define OWC_IER_WRITE_Msk (0x1UL << OWC_IER_WRITE_Pos)
#define OWC_IER_READ_Pos (4)
#define OWC_IER_READ_Msk (0x1UL << OWC_IER_READ_Pos)
#define OWC_IIR_INT_CLR_Pos (0)
#define OWC_IIR_INT_CLR_Msk (0x1UL << OWC_IIR_INT_CLR_Pos)
#define OWC_IIR_RESET_Pos (1)
#define OWC_IIR_RESET_Msk (0x1UL << OWC_IIR_RESET_Pos)
#define OWC_IIR_RESET_PD_Pos (2)
#define OWC_IIR_RESET_PD_Msk (0x1UL << OWC_IIR_RESET_PD_Pos)
#define OWC_IIR_WRITE_Pos (3)
#define OWC_IIR_WRITE_Msk (0x1UL << OWC_IIR_WRITE_Pos)
#define OWC_IIR_READ_Pos (4)
#define OWC_IIR_READ_Msk (0x1UL << OWC_IIR_READ_Pos)
#define OWC_IIR_RESET_PD_RES_Pos (7)
#define OWC_IIR_RESET_PD_RES_Msk (0x1UL << OWC_IIR_RESET_PD_RES_Pos)
#define OWC_CSR_SFTREG_Pos (0)
#define OWC_CSR_SFTREG_Msk (0xFFUL << OWC_CSR_SFTREG_Pos)
#define OWC_CSR_SFTCNT_Pos (8)
#define OWC_CSR_SFTCNT_Msk (0x7UL << OWC_CSR_SFTCNT_Pos)
#define OWC_CSR_FSM_Pos (12)
#define OWC_CSR_FSM_Msk (0x7UL << OWC_CSR_FSM_Pos)
#define OWC_CSR_USCNT_Pos (16)
#define OWC_CSR_USCNT_Msk (0x3FFUL << OWC_CSR_USCNT_Pos)
#define OWC_CSR_MODE_Pos (28)
#define OWC_CSR_MODE_Msk (0x3UL << OWC_CSR_MODE_Pos)
#define OWC_CSR_USCLK_ENABLE_Pos (31)
#define OWC_CSR_USCLK_ENABLE_Msk (0x1UL << OWC_CSR_USCLK_ENABLE_Pos)
#define OWC_RTCR_SEND_DIV10_Pos (0)
#define OWC_RTCR_SEND_DIV10_Msk (0x7FUL << OWC_RTCR_SEND_DIV10_Pos)
#define OWC_RTCR_WAIT_DIV10_Pos (8)
#define OWC_RTCR_WAIT_DIV10_Msk (0x7FUL << OWC_RTCR_WAIT_DIV10_Pos)
#define OWC_RTCR_RDDLY_MIN_Pos (16)
#define OWC_RTCR_RDDLY_MIN_Msk (0x3FUL << OWC_RTCR_RDDLY_MIN_Pos)
#define OWC_RTCR_RDDLY_MAX_DIV10_Pos (24)
#define OWC_RTCR_RDDLY_MAX_DIV10_Msk (0x1FUL << OWC_RTCR_RDDLY_MAX_DIV10_Pos)
#define OWC_ATCR_RECO_Pos (0)
#define OWC_ATCR_RECO_Msk (0x7UL << OWC_ATCR_RECO_Pos)
#define OWC_ATCR_SLOT_DIV10_Pos (8)
#define OWC_ATCR_SLOT_DIV10_Msk (0xFUL << OWC_ATCR_SLOT_DIV10_Pos)
#define OWC_ATCR_START_Pos (12)
#define OWC_ATCR_START_Msk (0x7UL << OWC_ATCR_START_Pos)
#define OWC_ATCR_WRDLY_Pos (16)
#define OWC_ATCR_WRDLY_Msk (0x1FUL << OWC_ATCR_WRDLY_Pos)
#define OWC_ATCR_RDDLY_Pos (24)
#define OWC_ATCR_RDDLY_Msk (0x1FUL << OWC_ATCR_RDDLY_Pos)
#define OWC ((OWC_TypeDef *) AP_ONEWIRE_BASE_ADDR)
#define PAD_ADDR_MAX_NUM (61U)
typedef struct {
    volatile uint32_t PCR[(61U)];
} PAD_TypeDef;
#define PAD_PCR_MUX_Pos (4)
#define PAD_PCR_MUX_Msk (0x7UL << PAD_PCR_MUX_Pos)
#define PAD_PCR_PULL_UP_ENABLE_Pos (8)
#define PAD_PCR_PULL_UP_ENABLE_Msk (0x1UL << PAD_PCR_PULL_UP_ENABLE_Pos)
#define PAD_PCR_PULL_DOWN_ENABLE_Pos (9)
#define PAD_PCR_PULL_DOWN_ENABLE_Msk (0x1UL << PAD_PCR_PULL_DOWN_ENABLE_Pos)
#define PAD_PCR_PULL_SELECT_Pos (10)
#define PAD_PCR_PULL_SELECT_Msk (0x1UL << PAD_PCR_PULL_SELECT_Pos)
#define PAD_PCR_INPUT_BUFFER_ENABLE_Pos (13)
#define PAD_PCR_INPUT_BUFFER_ENABLE_Msk (0x1UL << PAD_PCR_INPUT_BUFFER_ENABLE_Pos)
#define PAD ((PAD_TypeDef *) MP_PAD_BASE_ADDR)
typedef struct {
    volatile uint32_t CR0;
    volatile uint32_t CR1;
    volatile uint32_t DR;
    volatile uint32_t SR;
    volatile uint32_t CPSR;
    volatile uint32_t IMSC;
    volatile uint32_t RIS;
    volatile uint32_t MIS;
    volatile uint32_t ICR;
    volatile uint32_t DMACR;
} SPI_TypeDef;
#define SPI_CR0_DSS_Pos (0)
#define SPI_CR0_DSS_Msk (0xFUL << SPI_CR0_DSS_Pos)
#define SPI_CR0_FRF_Pos (4)
#define SPI_CR0_FRF_Msk (0x3UL << SPI_CR0_FRF_Pos)
#define SPI_CR0_SPO_Pos (6)
#define SPI_CR0_SPO_Msk (0x1UL << SPI_CR0_SPO_Pos)
#define SPI_CR0_SPH_Pos (7)
#define SPI_CR0_SPH_Msk (0x1UL << SPI_CR0_SPH_Pos)
#define SPI_CR0_SCR_Pos (8)
#define SPI_CR0_SCR_Msk (0xFFUL << SPI_CR0_SCR_Pos)
#define SPI_CR1_LBM_Pos (0)
#define SPI_CR1_LBM_Msk (0x1UL << SPI_CR1_LBM_Pos)
#define SPI_CR1_SSE_Pos (1)
#define SPI_CR1_SSE_Msk (0x1UL << SPI_CR1_SSE_Pos)
#define SPI_CR1_MS_Pos (2)
#define SPI_CR1_MS_Msk (0x1UL << SPI_CR1_MS_Pos)
#define SPI_CR1_SOD_Pos (3)
#define SPI_CR1_SOD_Msk (0x1UL << SPI_CR1_SOD_Pos)
#define SPI_DR_DATA_Pos (0)
#define SPI_DR_DATA_Msk (0xFFFFUL << SPI_DR_DATA_Pos)
#define SPI_SR_TFE_Pos (0)
#define SPI_SR_TFE_Msk (0x1UL << SPI_SR_TFE_Pos)
#define SPI_SR_TNF_Pos (1)
#define SPI_SR_TNF_Msk (0x1UL << SPI_SR_TNF_Pos)
#define SPI_SR_RNE_Pos (2)
#define SPI_SR_RNE_Msk (0x1UL << SPI_SR_RNE_Pos)
#define SPI_SR_RFF_Pos (3)
#define SPI_SR_RFF_Msk (0x1UL << SPI_SR_RFF_Pos)
#define SPI_SR_BSY_Pos (4)
#define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos)
#define SPI_CPSR_CPSDVSR_Pos (0)
#define SPI_CPSR_CPSDVSR_Msk (0xFFUL << SPI_CPSR_CPSDVSR_Pos)
#define SPI_IMSC_RORIM_Pos (0)
#define SPI_IMSC_RORIM_Msk (0x1UL << SPI_IMSC_RORIM_Pos)
#define SPI_IMSC_RTIM_Pos (1)
#define SPI_IMSC_RTIM_Msk (0x1UL << SPI_IMSC_RTIM_Pos)
#define SPI_IMSC_RXIM_Pos (2)
#define SPI_IMSC_RXIM_Msk (0x1UL << SPI_IMSC_RXIM_Pos)
#define SPI_IMSC_TXIM_Pos (3)
#define SPI_IMSC_TXIM_Msk (0x1UL << SPI_IMSC_TXIM_Pos)
#define SPI_RIS_RORRIS_Pos (0)
#define SPI_RIS_RORRIS_Msk (0x1UL << SPI_RIS_RORRIS_Pos)
#define SPI_RIS_RTRIS_Pos (1)
#define SPI_RIS_RTRIS_Msk (0x1UL << SPI_RIS_RTRIS_Pos)
#define SPI_RIS_RXRIS_Pos (2)
#define SPI_RIS_RXRIS_Msk (0x1UL << SPI_RIS_RXRIS_Pos)
#define SPI_RIS_TXRIS_Pos (3)
#define SPI_RIS_TXRIS_Msk (0x1UL << SPI_RIS_TXRIS_Pos)
#define SPI_MIS_RORMIS_Pos (0)
#define SPI_MIS_RORMIS_Msk (0x1UL << SPI_MIS_RORMIS_Pos)
#define SPI_MIS_RTMIS_Pos (1)
#define SPI_MIS_RTMIS_Msk (0x1UL << SPI_MIS_RTMIS_Pos)
#define SPI_MIS_RXMIS_Pos (2)
#define SPI_MIS_RXMIS_Msk (0x1UL << SPI_MIS_RXMIS_Pos)
#define SPI_MIS_TXMIS_Pos (3)
#define SPI_MIS_TXMIS_Msk (0x1UL << SPI_MIS_TXMIS_Pos)
#define SPI_ICR_RORIC_Pos (0)
#define SPI_ICR_RORIC_Msk (0x1UL << SPI_ICR_RORIC_Pos)
#define SPI_ICR_RTIC_Pos (1)
#define SPI_ICR_RTIC_Msk (0x1UL << SPI_ICR_RTIC_Pos)
#define SPI_DMACR_RXDMAE_Pos (0)
#define SPI_DMACR_RXDMAE_Msk (0x1UL << SPI_DMACR_RXDMAE_Pos)
#define SPI_DMACR_TXDMAE_Pos (1)
#define SPI_DMACR_TXDMAE_Msk (0x1UL << SPI_DMACR_TXDMAE_Pos)
#define SPI0 ((SPI_TypeDef *)MP_SSP0_BASE_ADDR)
#define SPI1 ((SPI_TypeDef *)MP_SSP1_BASE_ADDR)
#define SPI_INSTANCE_NUM (2)
typedef struct {
    volatile uint32_t TCCR;
    volatile uint32_t TCTLR;
    volatile uint32_t TSR;
    volatile uint32_t TIVR;
    volatile uint32_t TMR[3];
    volatile const uint32_t TCR;
    volatile uint32_t TCLR;
    volatile const uint32_t TCAR;
} TIMER_TypeDef;
#define TIMER_TCCR_ENABLE_Pos (0)
#define TIMER_TCCR_ENABLE_Msk (0x1UL << TIMER_TCCR_ENABLE_Pos)
#define TIMER_TCTLR_MODE_Pos (0)
#define TIMER_TCTLR_MODE_Msk (0x1UL << TIMER_TCTLR_MODE_Pos)
#define TIMER_TCTLR_MCS_Pos (1)
#define TIMER_TCTLR_MCS_Msk (0x3UL << TIMER_TCTLR_MCS_Pos)
#define TIMER_TCTLR_IE_0_Pos (3)
#define TIMER_TCTLR_IE_0_Msk (0x1UL << TIMER_TCTLR_IE_0_Pos)
#define TIMER_TCTLR_IE_1_Pos (4)
#define TIMER_TCTLR_IE_1_Msk (0x1UL << TIMER_TCTLR_IE_1_Pos)
#define TIMER_TCTLR_IE_2_Pos (5)
#define TIMER_TCTLR_IE_2_Msk (0x1UL << TIMER_TCTLR_IE_1_Pos)
#define TIMER_TCTLR_IT_0_Pos (6)
#define TIMER_TCTLR_IT_0_Msk (0x1UL << TIMER_TCTLR_IT_0_Pos)
#define TIMER_TCTLR_IT_1_Pos (7)
#define TIMER_TCTLR_IT_1_Msk (0x1UL << TIMER_TCTLR_IT_1_Pos)
#define TIMER_TCTLR_IT_2_Pos (8)
#define TIMER_TCTLR_IT_2_Msk (0x1UL << TIMER_TCTLR_IT_2_Pos)
#define TIMER_TCTLR_PWMOUT_Pos (9)
#define TIMER_TCTLR_PWMOUT_Msk (0x1UL << TIMER_TCTLR_PWMOUT_Pos)
#define TIMER_TSR_ICLR_0_Pos (0)
#define TIMER_TSR_ICLR_0_Msk (0x1UL << TIMER_TSR_ICLR_0_Pos)
#define TIMER_TSR_ICLR_1_Pos (1)
#define TIMER_TSR_ICLR_1_Msk (0x1UL << TIMER_TSR_ICLR_1_Pos)
#define TIMER_TSR_ICLR_2_Pos (2)
#define TIMER_TSR_ICLR_2_Msk (0x1UL << TIMER_TSR_ICLR_2_Pos)
#define TIMER_TIVR_VALUE_Pos (0)
#define TIMER_TIVR_VALUE_Msk (0xFFFFFFFFUL << TIMER_TIVR_VALUE_Pos)
#define TIMER_TMR_MATCH_Pos (0)
#define TIMER_TMR_MATCH_Msk (0xFFFFFFFFUL << TIMER_TMR_MATCH_Pos)
#define TIMER_TCR_VALUE_Pos (0)
#define TIMER_TCR_VALUE_Msk (0xFFFFFFFFUL << TIMER_TCR_VALUE_Pos)
#define TIMER_TCLR_LATCH_Pos (0)
#define TIMER_TCLR_LATCH_Msk (0x1UL << TIMER_TCLR_LATCH_Pos)
#define TIMER_INSTANCE_NUM (6)
typedef struct {
    union{
    volatile uint32_t RBR;
    volatile uint32_t THR;
    volatile uint32_t DLL;
    };
    union{
    volatile uint32_t DLH;
    volatile uint32_t IER;
    };
    union{
    volatile uint32_t IIR;
    volatile uint32_t FCR;
    };
    volatile uint32_t LCR;
    volatile uint32_t MCR;
    volatile uint32_t LSR;
    volatile uint32_t MSR;
    volatile uint32_t SCR;
    volatile uint32_t MFCR;
    volatile uint32_t EFCR;
    volatile uint32_t LPDR;
    volatile uint32_t FCNR;
    volatile uint32_t ADCR;
    volatile uint32_t ADRR;
    volatile uint32_t ISR;
    volatile uint32_t ICR;
} USART_TypeDef;
#define USART_RBR_RX_BUF_Pos (0)
#define USART_RBR_RX_BUF_Msk (0xFFUL << USART_RBR_RX_BUF_Pos)
#define USART_THR_TX_HOLDING_Pos (0)
#define USART_THR_TX_HOLDING_Msk (0xFFUL << USART_THR_TX_HOLDING_Pos)
#define USART_DLL_DLL_Pos (0)
#define USART_DLL_DLL_Msk (0xFFUL << USART_DLL_DLL_Pos)
#define USART_DLH_DLH_Pos (0)
#define USART_DLH_DLH_Msk (0xFFUL << USART_DLH_DLH_Pos)
#define USART_IER_RX_DATA_REQ_Pos (0)
#define USART_IER_RX_DATA_REQ_Msk (0x1UL << USART_IER_RX_DATA_REQ_Pos)
#define USART_IER_TX_DATA_REQ_Pos (1)
#define USART_IER_TX_DATA_REQ_Msk (0x1UL << USART_IER_TX_DATA_REQ_Pos)
#define USART_IER_RX_LINE_STATUS_Pos (2)
#define USART_IER_RX_LINE_STATUS_Msk (0x1UL << USART_IER_RX_LINE_STATUS_Pos)
#define USART_IER_MODEM_STATUS_Pos (3)
#define USART_IER_MODEM_STATUS_Msk (0x1UL << USART_IER_MODEM_STATUS_Pos)
#define USART_IER_RX_TIMEOUT_Pos (4)
#define USART_IER_RX_TIMEOUT_Msk (0x1UL << USART_IER_RX_TIMEOUT_Pos)
#define USART_IIR_INT_PENDING_Pos (0)
#define USART_IIR_INT_PENDING_Msk (0x1UL << USART_IIR_INT_PENDING_Pos)
#define USART_IIR_INT_ID_Pos (1)
#define USART_IIR_INT_ID_Msk (0xFUL << USART_IIR_INT_ID_Pos)
#define USART_FCR_FIFO_EN_Pos (0)
#define USART_FCR_FIFO_EN_Msk (0x1UL << USART_FCR_FIFO_EN_Pos)
#define USART_FCR_RESET_RX_FIFO_Pos (1)
#define USART_FCR_RESET_RX_FIFO_Msk (0x1UL << USART_FCR_RESET_RX_FIFO_Pos)
#define USART_FCR_RESET_TX_FIFO_Pos (2)
#define USART_FCR_RESET_TX_FIFO_Msk (0x1UL << USART_FCR_RESET_TX_FIFO_Pos)
#define USART_FCR_DMA_MODE_Pos (3)
#define USART_FCR_DMA_MODE_Msk (0x1UL << USART_FCR_DMA_MODE_Pos)
#define USART_FCR_TX_FIFO_EMPTY_TRIG_LEVEL_Pos (4)
#define USART_FCR_TX_FIFO_EMPTY_TRIG_LEVEL_Msk (0x3UL << USART_FCR_TX_FIFO_EMPTY_TRIG_LEVEL_Pos)
#define USART_FCR_RX_FIFO_AVAIL_TRIG_LEVEL_Pos (6)
#define USART_FCR_RX_FIFO_AVAIL_TRIG_LEVEL_Msk (0x3UL << USART_FCR_RX_FIFO_AVAIL_TRIG_LEVEL_Pos)
#define USART_LCR_CHAR_LEN_Pos (0)
#define USART_LCR_CHAR_LEN_Msk (0x3UL << USART_LCR_CHAR_LEN_Pos)
#define USART_LCR_STOP_BIT_NUM_Pos (2)
#define USART_LCR_STOP_BIT_NUM_Msk (0x1UL << USART_LCR_STOP_BIT_NUM_Pos)
#define USART_LCR_PARITY_EN_Pos (3)
#define USART_LCR_PARITY_EN_Msk (0x1UL << USART_LCR_PARITY_EN_Pos)
#define USART_LCR_EVEN_PARITY_Pos (4)
#define USART_LCR_EVEN_PARITY_Msk (0x1UL << USART_LCR_EVEN_PARITY_Pos)
#define USART_LCR_STICKY_PARITY_Pos (5)
#define USART_LCR_STICKY_PARITY_Msk (0x1UL << USART_LCR_STICKY_PARITY_Pos)
#define USART_LCR_SET_BREAK_Pos (6)
#define USART_LCR_SET_BREAK_Msk (0x1UL << USART_LCR_SET_BREAK_Pos)
#define USART_LCR_ACCESS_DIVISOR_LATCH_Pos (7)
#define USART_LCR_ACCESS_DIVISOR_LATCH_Msk (0x1UL << USART_LCR_ACCESS_DIVISOR_LATCH_Pos)
#define USART_MCR_DTR_Pos (0)
#define USART_MCR_DTR_Msk (0x1UL << USART_MCR_DTR_Pos)
#define USART_MCR_RTS_Pos (1)
#define USART_MCR_RTS_Msk (0x1UL << USART_MCR_RTS_Pos)
#define USART_MCR_OUT1_Pos (2)
#define USART_MCR_OUT1_Msk (0x1UL << USART_MCR_OUT1_Pos)
#define USART_MCR_OUT2_Pos (3)
#define USART_MCR_OUT2_Msk (0x1UL << USART_MCR_OUT2_Pos)
#define USART_MCR_LOOPBACK_MODE_Pos (4)
#define USART_MCR_LOOPBACK_MODE_Msk (0x1UL << USART_MCR_LOOPBACK_MODE_Pos)
#define USART_LSR_RX_DATA_READY_Pos (0)
#define USART_LSR_RX_DATA_READY_Msk (0x1UL << USART_LSR_RX_DATA_READY_Pos)
#define USART_LSR_RX_OVERRUN_ERROR_Pos (1)
#define USART_LSR_RX_OVERRUN_ERROR_Msk (0x1UL << USART_LSR_RX_OVERRUN_ERROR_Pos)
#define USART_LSR_RX_PARITY_ERROR_Pos (2)
#define USART_LSR_RX_PARITY_ERROR_Msk (0x1UL << USART_LSR_RX_PARITY_ERROR_Pos)
#define USART_LSR_RX_FRAME_ERROR_Pos (3)
#define USART_LSR_RX_FRAME_ERROR_Msk (0x1UL << USART_LSR_RX_FRAME_ERROR_Pos)
#define USART_LSR_RX_BREAK_Pos (4)
#define USART_LSR_RX_BREAK_Msk (0x1UL << USART_LSR_RX_BREAK_Pos)
#define USART_LSR_TX_DATA_REQ_Pos (5)
#define USART_LSR_TX_DATA_REQ_Msk (0x1UL << USART_LSR_TX_DATA_REQ_Pos)
#define USART_LSR_TX_EMPTY_Pos (6)
#define USART_LSR_TX_EMPTY_Msk (0x1UL << USART_LSR_TX_EMPTY_Pos)
#define USART_LSR_RX_FIFO_ERROR_Pos (7)
#define USART_LSR_RX_FIFO_ERROR_Msk (0x1UL << USART_LSR_RX_FIFO_ERROR_Pos)
#define USART_LSR_RX_BUSY_Pos (10)
#define USART_LSR_RX_BUSY_Msk (0x1UL << USART_LSR_RX_FIFO_ERROR_Pos)
#define USART_MSR_CTS_CHANGED_Pos (0)
#define USART_MSR_CTS_CHANGED_Msk (0x1UL << USART_MSR_CTS_CHANGED_Pos)
#define USART_MSR_DSR_CHANGED_Pos (1)
#define USART_MSR_DSR_CHANGED_Msk (0x1UL << USART_MSR_DSR_CHANGED_Pos)
#define USART_MSR_RI_CHANGED_Pos (2)
#define USART_MSR_RI_CHANGED_Msk (0x1UL << USART_MSR_RI_CHANGED_Pos)
#define USART_MSR_DCD_CHANGED_Pos (3)
#define USART_MSR_DCD_CHANGED_Msk (0x1UL << USART_MSR_DCD_CHANGED_Pos)
#define USART_MSR_CTS_Pos (4)
#define USART_MSR_CTS_Msk (0x1UL << USART_MSR_CTS_Pos)
#define USART_MSR_DSR_Pos (5)
#define USART_MSR_DSR_Msk (0x1UL << USART_MSR_DSR_Pos)
#define USART_MSR_RI_Pos (6)
#define USART_MSR_RI_Msk (0x1UL << USART_MSR_RI_Pos)
#define USART_MSR_DCD_Pos (7)
#define USART_MSR_DCD_Msk (0x1UL << USART_MSR_DCD_Pos)
#define USART_SCR_SCRATCH_Pos (0)
#define USART_SCR_SCRATCH_Msk (0xFFUL << USART_SCR_SCRATCH_Pos)
#define USART_MFCR_UART_EN_Pos (0)
#define USART_MFCR_UART_EN_Msk (0x1UL << USART_MFCR_UART_EN_Pos)
#define USART_MFCR_NRZ_CODING_Pos (1)
#define USART_MFCR_NRZ_CODING_Msk (0x1UL << USART_MFCR_NRZ_CODING_Pos)
#define USART_MFCR_DMA_EN_Pos (2)
#define USART_MFCR_DMA_EN_Msk (0x1UL << USART_MFCR_DMA_EN_Pos)
#define USART_MFCR_AUTO_FLOW_RTS_EN_Pos (4)
#define USART_MFCR_AUTO_FLOW_RTS_EN_Msk (0x1UL << USART_MFCR_AUTO_FLOW_RTS_EN_Pos)
#define USART_MFCR_AUTO_FLOW_CTS_EN_Pos (5)
#define USART_MFCR_AUTO_FLOW_CTS_EN_Msk (0x1UL << USART_MFCR_AUTO_FLOW_CTS_EN_Pos)
#define USART_MFCR_PRESCALE_FACTOR_Pos (8)
#define USART_MFCR_PRESCALE_FACTOR_Msk (0x3UL << USART_MFCR_PRESCALE_FACTOR_Pos)
#define USART_EFCR_TX_MODE_Pos (0)
#define USART_EFCR_TX_MODE_Msk (0x1UL << USART_EFCR_TX_MODE_Pos)
#define USART_EFCR_RX_MODE_Pos (1)
#define USART_EFCR_RX_MODE_Msk (0x1UL << USART_EFCR_RX_MODE_Pos)
#define USART_EFCR_SIR_LOW_POWER_Pos (2)
#define USART_EFCR_SIR_LOW_POWER_Msk (0x1UL << USART_EFCR_SIR_LOW_POWER_Pos)
#define USART_EFCR_TX_POLARITY_Pos (3)
#define USART_EFCR_TX_POLARITY_Msk (0x1UL << USART_EFCR_TX_POLARITY_Pos)
#define USART_EFCR_RX_POLARITY_Pos (4)
#define USART_EFCR_RX_POLARITY_Msk (0x1UL << USART_EFCR_RX_POLARITY_Pos)
#define USART_EFCR_FRAC_DIVISOR_Pos (8)
#define USART_EFCR_FRAC_DIVISOR_Msk (0xFUL << USART_EFCR_FRAC_DIVISOR_Pos)
#define USART_LPDR_SIR_DIVISOR_Pos (0)
#define USART_LPDR_SIR_DIVISOR_Msk (0xFFFFUL << USART_LPDR_SIR_DIVISOR_Pos)
#define USART_FCNR_TX_FIFO_NUM_Pos (0)
#define USART_FCNR_TX_FIFO_NUM_Msk (0xFFUL << USART_FCNR_TX_FIFO_NUM_Pos)
#define USART_FCNR_RX_FIFO_NUM_Pos (16)
#define USART_FCNR_RX_FIFO_NUM_Msk (0xFFUL << USART_FCNR_RX_FIFO_NUM_Pos)
#define USART_ADCR_AUTO_BAUD_EN_Pos (0)
#define USART_ADCR_AUTO_BAUD_EN_Msk (0x1UL << USART_ADCR_AUTO_BAUD_EN_Pos)
#define USART_ADCR_AUTO_BAUD_INT_EN_Pos (1)
#define USART_ADCR_AUTO_BAUD_INT_EN_Msk (0x1UL << USART_ADCR_AUTO_BAUD_INT_EN_Pos)
#define USART_ADCR_AUTO_BAUD_PROG_SEL_Pos (2)
#define USART_ADCR_AUTO_BAUD_PROG_SEL_Msk (0x1UL << USART_ADCR_AUTO_BAUD_PROG_SEL_Pos)
#define USART_ADRR_AUTO_BAUD_INTE_Pos (0)
#define USART_ADRR_AUTO_BAUD_INTE_Msk (0xFFFFUL << USART_ADRR_AUTO_BAUD_INTE_Pos)
#define USART_ADRR_AUTO_BAUD_FRAC_Pos (16)
#define USART_ADRR_AUTO_BAUD_FRAC_Msk (0xFUL << USART_ADRR_AUTO_BAUD_FRAC_Pos)
#define USART_ISR_RX_DATA_REQ_Pos (0)
#define USART_ISR_RX_DATA_REQ_Msk (0x1UL << USART_ISR_RX_DATA_REQ_Pos)
#define USART_ISR_RX_TIMEOUT_Pos (1)
#define USART_ISR_RX_TIMEOUT_Msk (0x1UL << USART_ISR_RX_TIMEOUT_Pos)
#define USART_ISR_TX_DATA_REQ_Pos (2)
#define USART_ISR_TX_DATA_REQ_Msk (0x1UL << USART_ISR_TX_DATA_REQ_Pos)
#define USART_ISR_MODEM_STATUS_Pos (3)
#define USART_ISR_MODEM_STATUS_Msk (0x1UL << USART_ISR_MODEM_STATUS_Pos)
#define USART_ISR_RX_LINE_STATUS_Pos (4)
#define USART_ISR_RX_LINE_STATUS_Msk (0x1UL << USART_ISR_RX_LINE_STATUS_Pos)
#define USART_ISR_LCR_BUSY_Pos (5)
#define USART_ISR_LCR_BUSY_Msk (0x1UL << USART_ISR_LCR_BUSY_Pos)
#define USART_ISR_AUTO_BAUD_Pos (6)
#define USART_ISR_AUTO_BAUD_Msk (0x1UL << USART_ISR_AUTO_BAUD_Pos)
#define USART_ICR_RX_DATA_REQ_Pos (0)
#define USART_ICR_RX_DATA_REQ_Msk (0x1UL << USART_ICR_RX_DATA_REQ_Pos)
#define USART_ICR_RX_TIMEOUT_Pos (1)
#define USART_ICR_RX_TIMEOUT_Msk (0x1UL << USART_ICR_RX_TIMEOUT_Pos)
#define USART_ICR_TX_DATA_REQ_Pos (2)
#define USART_ICR_TX_DATA_REQ_Msk (0x1UL << USART_ICR_TX_DATA_REQ_Pos)
#define USART_ICR_MODEM_STATUS_Pos (3)
#define USART_ICR_MODEM_STATUS_Msk (0x1UL << USART_ICR_MODEM_STATUS_Pos)
#define USART_ICR_RX_LINE_STATUS_Pos (4)
#define USART_ICR_RX_LINE_STATUS_Msk (0x1UL << USART_ICR_RX_LINE_STATUS_Pos)
#define USART_ICR_LCR_BUSY_Pos (5)
#define USART_ICR_LCR_BUSY_Msk (0x1UL << USART_ICR_LCR_BUSY_Pos)
#define USART_ICR_AUTO_BAUD_Pos (6)
#define USART_ICR_AUTO_BAUD_Msk (0x1UL << USART_ICR_AUTO_BAUD_Pos)
#define USART_0 ((USART_TypeDef *)MP_UART0_BASE_ADDR)
#define USART_1 ((USART_TypeDef *)MP_UART1_BASE_ADDR)
#define USART_2 ((USART_TypeDef *)MP_UART2_BASE_ADDR)
#define USART_INSTANCE_NUM (3)
typedef struct {
    volatile uint32_t CTRL;
    volatile uint32_t TOVR;
    volatile uint32_t CCR;
    volatile uint32_t ICR;
    volatile uint32_t LOCK;
    volatile const uint32_t STAT;
} WDT_TypeDef;
#define WDT_CTRL_ENABLE_Pos (0)
#define WDT_CTRL_ENABLE_Msk (0x1UL << WDT_CTRL_ENABLE_Pos)
#define WDT_CTRL_MODE_Pos (1)
#define WDT_CTRL_MODE_Msk (0x1UL << WDT_CTRL_MODE_Pos)
#define WDT_TOVR_VAL_Pos (0)
#define WDT_TOVR_VAL_Msk (0xFFFFUL << WDT_TOVR_VAL_Pos)
#define WDT_CCR_CNT_CLR_Pos (0)
#define WDT_CCR_CNT_CLR_Msk (0x1UL << WDT_CCR_CNT_CLR_Pos)
#define WDT_ICR_ICLR_Pos (0)
#define WDT_ICR_ICLR_Msk (0x1UL << WDT_ICR_ICLR_Pos)
#define WDT_LOCK_LOCK_VAL_Pos (0)
#define WDT_LOCK_LOCK_VAL_Msk (0xFFFFUL << WDT_LOCK_LOCK_VAL_Pos)
#define WDT_STAT_CV_Pos (0)
#define WDT_STAT_CV_Msk (0xFFFFUL << WDT_STAT_CV_Pos)
#define WDT_STAT_ISTAT_Pos (16)
#define WDT_STAT_ISTAT_Msk (0x1UL << WDT_STAT_ISTAT_Pos)
#define WDT ((WDT_TypeDef *)AP_WDG_BASE_ADDR)
typedef struct {
    volatile uint32_t ECR;
    volatile uint32_t CDR;
    volatile uint32_t IOR;
    volatile uint32_t DFR;
    volatile uint32_t OCR;
    volatile uint32_t TBR;
    volatile uint32_t RBR;
    volatile uint32_t IER;
    volatile uint32_t IIR;
    volatile uint32_t CSR;
    volatile uint32_t RTCR;
    volatile uint32_t ATCR;
} OW_TypeDef;
#define OW_ECR_ENABLE_Pos (0)
#define OW_ECR_ENABLE_Msk (0x1UL << OW_ECR_ENABLE_Pos)
#define OW_ECR_CLK_EN_Pos (1)
#define OW_ECR_CLK_EN_Msk (0x1UL << OW_ECR_CLK_EN_Pos)
#define OW_ECR_AUTO_CGEN_Pos (2)
#define OW_ECR_AUTO_CGEN_Msk (0x1UL << OW_ECR_AUTO_CGEN_Pos)
#define OW_ECR_RXD_MJR_Pos (3)
#define OW_ECR_RXD_MJR_Msk (0x1UL << OW_ECR_RXD_MJR_Pos)
#define OW_CDR_CLKUS_DIV_SUB1_Pos (0)
#define OW_CDR_CLKUS_DIV_SUB1_Msk (0xFFUL << OW_CDR_CLKUS_DIV_SUB1_Pos)
#define OW_IOR_IO_SWMODE_Pos (0)
#define OW_IOR_IO_SWMODE_Msk (0x1UL << OW_IOR_IO_SWMODE_Pos)
#define OW_IOR_IO_SWOEN_Pos (1)
#define OW_IOR_IO_SWOEN_Msk (0x1UL << OW_IOR_IO_SWOEN_Pos)
#define OW_IOR_IO_SWOUT_Pos (2)
#define OW_IOR_IO_SWOUT_Msk (0x1UL << OW_IOR_IO_SWOUT_Pos)
#define OW_IOR_IO_SWIN_Pos (3)
#define OW_IOR_IO_SWIN_Msk (0x1UL << OW_IOR_IO_SWIN_Pos)
#define OW_IOR_IO_SWIN_SYNC_Pos (4)
#define OW_IOR_IO_SWIN_SYNC_Msk (0x1UL << OW_IOR_IO_SWIN_SYNC_Pos)
#define OW_DFR_MODE_BYTE_Pos (0)
#define OW_DFR_MODE_BYTE_Msk (0x1UL << OW_DFR_MODE_BYTE_Pos)
#define OW_DFR_MODE_ENDIAN_Pos (1)
#define OW_DFR_MODE_ENDIAN_Msk (0x1UL << OW_DFR_MODE_ENDIAN_Pos)
#define OW_DFR_MODE_POLARITY_Pos (2)
#define OW_DFR_MODE_POLARITY_Msk (0x1UL << OW_DFR_MODE_POLARITY_Pos)
#define OW_OCR_CMD_FLUSH_Pos (0)
#define OW_OCR_CMD_FLUSH_Msk (0x1UL << OW_OCR_CMD_FLUSH_Pos)
#define OW_OCR_CMD_RESET_Pos (1)
#define OW_OCR_CMD_RESET_Msk (0x1UL << OW_OCR_CMD_RESET_Pos)
#define OW_OCR_CMD_WRITE_Pos (2)
#define OW_OCR_CMD_WRITE_Msk (0x1UL << OW_OCR_CMD_WRITE_Pos)
#define OW_OCR_CMD_READ_Pos (3)
#define OW_OCR_CMD_READ_Msk (0x1UL << OW_OCR_CMD_READ_Pos)
#define OW_TBR_TX_BUF_Pos (0)
#define OW_TBR_TX_BUF_Msk (0xFFUL << OW_TBR_TX_BUF_Pos)
#define OW_RBR_RX_BUF_Pos (0)
#define OW_RBR_RX_BUF_Msk (0xFFUL << OW_RBR_RX_BUF_Pos)
#define OW_IER_INTEN_RESET_Pos (1)
#define OW_IER_INTEN_RESET_Msk (0x1UL << OW_IER_INTEN_RESET_Pos)
#define OW_IER_INTEN_RESET_PD_Pos (2)
#define OW_IER_INTEN_RESET_PD_Msk (0x1UL << OW_IER_INTEN_RESET_PD_Pos)
#define OW_IER_INTEN_WRITE_Pos (3)
#define OW_IER_INTEN_WRITE_Msk (0x1UL << OW_IER_INTEN_WRITE_Pos)
#define OW_IER_INTEN_READ_Pos (4)
#define OW_IER_INTEN_READ_Msk (0x1UL << OW_IER_INTEN_READ_Pos)
#define OW_IIR_INT_CLR_Pos (0)
#define OW_IIR_INT_CLR_Msk (0x1UL << OW_IIR_INT_CLR_Pos)
#define OW_IIR_INT_RESET_Pos (1)
#define OW_IIR_INT_RESET_Msk (0x1UL << OW_IIR_INT_RESET_Pos)
#define OW_IIR_INT_RESET_PD_Pos (2)
#define OW_IIR_INT_RESET_PD_Msk (0x1UL << OW_IIR_INT_RESET_PD_Pos)
#define OW_IIR_INT_WRITE_Pos (3)
#define OW_IIR_INT_WRITE_Msk (0x1UL << OW_IIR_INT_WRITE_Pos)
#define OW_IIR_INT_READ_Pos (4)
#define OW_IIR_INT_READ_Msk (0x1UL << OW_IIR_INT_READ_Pos)
#define OW_IIR_RESET_PD_RES_Pos (7)
#define OW_IIR_RESET_PD_RES_Msk (0x1UL << OW_IIR_RESET_PD_RES_Pos)
#define OW_CSR_STATUS_SFTREG_Pos (0)
#define OW_CSR_STATUS_SFTREG_Msk (0xFFUL << OW_CSR_STATUS_SFTREG_Pos)
#define OW_CSR_STATUS_SFTCNT_Pos (8)
#define OW_CSR_STATUS_SFTCNT_Msk (0x7UL << OW_CSR_STATUS_SFTCNT_Pos)
#define OW_CSR_STATUS_FSM_Pos (12)
#define OW_CSR_STATUS_FSM_Msk (0x7UL << OW_CSR_STATUS_FSM_Pos)
#define OW_CSR_STATUS_USCNT_Pos (16)
#define OW_CSR_STATUS_USCNT_Msk (0x3FFUL << OW_CSR_STATUS_USCNT_Pos)
#define OW_CSR_STATUS_MODE_Pos (28)
#define OW_CSR_STATUS_MODE_Msk (0x3UL << OW_CSR_STATUS_MODE_Pos)
#define OW_CSR_STATUS_USCLK_ENABLE_Pos (31)
#define OW_CSR_STATUS_USCLK_ENABLE_Msk (0x1UL << OW_CSR_STATUS_USCLK_ENABLE_Pos)
#define OW_RTCR_RESET_SEND_DIV10_Pos (0)
#define OW_RTCR_RESET_SEND_DIV10_Msk (0x7FUL << OW_RTCR_RESET_SEND_DIV10_Pos)
#define OW_RTCR_RESET_WAIT_DIV10_Pos (8)
#define OW_RTCR_RESET_WAIT_DIV10_Msk (0x7FUL << OW_RTCR_RESET_WAIT_DIV10_Pos)
#define OW_RTCR_RESET_RDDLY_MIN_Pos (16)
#define OW_RTCR_RESET_RDDLY_MIN_Msk (0x3FUL << OW_RTCR_RESET_RDDLY_MIN_Pos)
#define OW_RTCR_RESET_RDDLY_MAX_DIV10_Pos (24)
#define OW_RTCR_RESET_RDDLY_MAX_DIV10_Msk (0x1FUL << OW_RTCR_RESET_RDDLY_MAX_DIV10_Pos)
#define OW_ATCR_WRRD_RECO_Pos (0)
#define OW_ATCR_WRRD_RECO_Msk (0x7UL << OW_ATCR_WRRD_RECO_Pos)
#define OW_ATCR_WRRD_SLOT_DIV10_Pos (8)
#define OW_ATCR_WRRD_SLOT_DIV10_Msk (0xFUL << OW_ATCR_WRRD_SLOT_DIV10_Pos)
#define OW_ATCR_WRRD_START_Pos (12)
#define OW_ATCR_WRRD_START_Msk (0x7UL << OW_ATCR_WRRD_START_Pos)
#define OW_ATCR_WRRD_WRDLY_Pos (16)
#define OW_ATCR_WRRD_WRDLY_Msk (0x1FUL << OW_ATCR_WRRD_WRDLY_Pos)
#define OW_ATCR_WRRD_RDDLY_Pos (24)
#define OW_ATCR_WRRD_RDDLY_Msk (0x1FUL << OW_ATCR_WRRD_RDDLY_Pos)
#define OW ((OW_TypeDef *)AP_ONEWIRE_BASE_ADDR)
typedef struct {
    volatile uint32_t LATCHIRQ;
    volatile uint32_t IRQSTATUS;
    volatile uint32_t MASK;
    volatile uint32_t PEND;
    volatile uint32_t SWGENIRQ;
    volatile uint32_t CLRIRQ;
    volatile uint32_t CLROVF;
    volatile uint32_t OVFSTATUS;
} XIC_TypeDef;
#define APXIC_0 ((XIC_TypeDef *)APXIC0_BASE_ADDR)
#define APXIC_1 ((XIC_TypeDef *)APXIC1_BASE_ADDR)
#define APXIC_2 ((XIC_TypeDef *)APXIC2_BASE_ADDR)
#define APXIC_3 ((XIC_TypeDef *)APXIC3_BASE_ADDR)
#define DMA_NUMBER_OF_HW_CHANNEL_SUPPORTED (8U)
typedef enum
{
    DMA_MEMORY_TO_MEMORY = -1,
    DMA_REQUEST_LPUSART_RX = 4,
    DMA_REQUEST_USART0_TX,
    DMA_REQUEST_USART0_RX,
    DMA_REQUEST_USART1_TX,
    DMA_REQUEST_USART1_RX,
    DMA_REQUEST_USART2_TX,
    DMA_REQUEST_USART2_RX,
    DMA_REQUEST_SPI0_TX,
    DMA_REQUEST_SPI0_RX,
    DMA_REQUEST_SPI1_TX,
    DMA_REQUEST_SPI1_RX,
    DMA_REQUEST_I2S0_TX,
    DMA_REQUEST_I2S0_RX,
    DMA_REQUEST_I2S1_TX,
    DMA_REQUEST_I2S1_RX,
    DMA_REQUEST_I2C0_TX = 3,
    DMA_REQUEST_I2C0_RX,
    DMA_REQUEST_I2C1_TX,
    DMA_REQUEST_I2C1_RX,
    DMA_REQUEST_USIM0_TX,
    DMA_REQUEST_USIM0_RX,
    DMA_REQUEST_USIM1_TX,
    DMA_REQUEST_USIM1_RX,
    DMA_REQUEST_FLASH_TX = 44,
    DMA_REQUEST_FLASH_RX,
    DMA_REQUEST_PSRAM_TX,
    DMA_REQUEST_PSRAM_RX,
    DMA_REQUEST_UNILOG_TX,
} DmaRequestSource_e;
#define UNILOG_TX_CHANNEL (0)
#define EIGEN_VAL2FLD(field,value) (((value) << field ## _Pos) & field ## _Msk)
#define EIGEN_FLD2VAL(field,value) (((value) & field ## _Msk) >> field ## _Pos)
#define POLLING_MODE 0x1
#define DMA_MODE 0x2
#define IRQ_MODE 0x3
#define UNILOG_MODE 0x4
#define RTE_UART0_TX_IO_MODE UNILOG_MODE
#define RTE_UART0_RX_IO_MODE IRQ_MODE
#define USART0_RX_TRIG_LVL (30)
#define RTE_UART1_TX_IO_MODE DMA_MODE
#define RTE_UART1_RX_IO_MODE DMA_MODE
#define RTE_UART2_TX_IO_MODE POLLING_MODE
#define RTE_UART2_RX_IO_MODE DMA_MODE
#define RTE_SPI0_IO_MODE POLLING_MODE
#define RTE_SPI1_IO_MODE POLLING_MODE
#define RTE_I2C0_IO_MODE POLLING_MODE
#define RTE_I2C1_IO_MODE POLLING_MODE
#define EFUSE_INIT_MODE POLLING_MODE
#define L2CTLS_INIT_MODE POLLING_MODE
#define FLASH_BARE_RW_MODE 1
#define RTE_I2C0_DMA_TX_EN 0
#define RTE_I2C0_DMA_TX_REQID DMA_REQUEST_I2C0_TX
#define RTE_I2C0_DMA_RX_EN 0
#define RTE_I2C0_DMA_RX_REQID DMA_REQUEST_I2C0_RX
#define RTE_I2C1_DMA_TX_EN 1
#define RTE_I2C1_DMA_TX_REQID DMA_REQUEST_I2C1_TX
#define RTE_I2C1_DMA_RX_EN 1
#define RTE_I2C1_DMA_RX_REQID DMA_REQUEST_I2C1_RX
#define RTE_UART0_CTS_PIN_EN 0
#define RTE_UART0_RTS_PIN_EN 0
#define RTE_UART0_RTS_BIT 27
#define RTE_UART0_RTS_FUNC PAD_MUX_ALT3
#define RTE_UART0_CTS_BIT 28
#define RTE_UART0_CTS_FUNC PAD_MUX_ALT3
#define RTE_UART0_RX_BIT 29
#define RTE_UART0_RX_FUNC PAD_MUX_ALT3
#define RTE_UART0_TX_BIT 30
#define RTE_UART0_TX_FUNC PAD_MUX_ALT3
#define RTE_UART0_DMA_TX_REQID DMA_REQUEST_USART0_TX
#define RTE_UART0_DMA_RX_REQID DMA_REQUEST_USART0_RX
#define RTE_UART1_CTS_PIN_EN 1
#define RTE_UART1_RTS_PIN_EN 1
#define RTE_UART1_RTS_BIT 31
#define RTE_UART1_RTS_FUNC PAD_MUX_ALT1
#define RTE_UART1_CTS_BIT 32
#define RTE_UART1_CTS_FUNC PAD_MUX_ALT1
#define RTE_UART1_RX_BIT 33
#define RTE_UART1_RX_FUNC PAD_MUX_ALT1
#define RTE_UART1_TX_BIT 34
#define RTE_UART1_TX_FUNC PAD_MUX_ALT1
#define RTE_UART1_DMA_TX_REQID DMA_REQUEST_USART1_TX
#define RTE_UART1_DMA_RX_REQID DMA_REQUEST_USART1_RX
#define RTE_UART2_CTS_PIN_EN 0
#define RTE_UART2_RTS_PIN_EN 0
#define RTE_UART2_RX_BIT 25
#define RTE_UART2_RX_FUNC PAD_MUX_ALT3
#define RTE_UART2_TX_BIT 26
#define RTE_UART2_TX_FUNC PAD_MUX_ALT3
#define RTE_UART2_DMA_TX_REQID DMA_REQUEST_USART2_TX
#define RTE_UART2_DMA_RX_REQID DMA_REQUEST_USART2_RX
#define RTE_SPI0_DMA_TX_REQID DMA_REQUEST_SPI0_TX
#define RTE_SPI0_DMA_RX_REQID DMA_REQUEST_SPI0_RX
#define RTE_SPI1_DMA_TX_REQID DMA_REQUEST_SPI1_TX
#define RTE_SPI1_DMA_RX_REQID DMA_REQUEST_SPI1_RX
#define RTE_PWM 1
#define RTE_USB_EN 1
#define RTE_ONE_UART_AT 1
#define RTE_TWO_UART_AT 0
#define RTE_ETHER_EN 1
#define RTE_PPP_EN 1
#define RTE_OPAQ_EN 1
#define RTE_RNDIS_EN RTE_ETHER_EN
#define RTE_UART0 1
#define RTE_UART1 1
#define RTE_UART2 1
#define EXTERNAL_NTC_EXIST 0
#define UART1_DTR_PAD_INDEX 26
#define UART1_DTR_GPIO_INSTANCE 0
#define UART1_DTR_GPIO_PIN 11
#define UART1_RI_PAD_INDEX 44
#define UART1_RI_GPIO_INSTANCE 1
#define UART1_RI_GPIO_PIN 8
#define UART1_RI_PWM_INSTANCE 1
#define UART1_RI_PWM_CLK_ID FCLK_TIMER1
#define UART1_RI_PWM_CLK_SEL FCLK_TIMER1_SEL_26M
#define UART1_DCD_PAD_INDEX 45
#define UART1_DCD_GPIO_INSTANCE 1
#define UART1_DCD_GPIO_PIN 9
#define UART2_DTR_PAD_INDEX 25
#define UART2_DTR_GPIO_INSTANCE 0
#define UART2_DTR_GPIO_PIN 10
#define UART2_RI_PAD_INDEX 43
#define UART2_RI_GPIO_INSTANCE 1
#define UART2_RI_GPIO_PIN 7
#define UART2_RI_PWM_INSTANCE 0
#define UART2_RI_PWM_CLK_ID FCLK_TIMER0
#define UART2_RI_PWM_CLK_SEL FCLK_TIMER0_SEL_26M
#define UART2_DCD_PAD_INDEX 47
#define UART2_DCD_GPIO_INSTANCE 1
#define UART2_DCD_GPIO_PIN 11
#define NETLIGHT_PAD_INDEX 46
#define NETLIGHT_PAD_ALT_FUNC PAD_MUX_ALT5
#define NETLIGHT_PWM_INSTANCE 3
#define USIM1_URST_OP1_PAD_INDEX 19
#define USIM1_URST_OP1_GPIO_INSTANCE 0
#define USIM1_URST_OP1_GPIO_PIN 4
#define USIM1_UCLK_OP1_PAD_INDEX 20
#define USIM1_UCLK_OP1_GPIO_INSTANCE 0
#define USIM1_UCLK_OP1_GPIO_PIN 5
#define USIM1_UIO_OP1_PAD_INDEX 21
#define USIM1_UIO_OP1_GPIO_INSTANCE 0
#define USIM1_UIO_OP1_GPIO_PIN 6
#define USIM1_UIO_OP2_PAD_INDEX 27
#define USIM1_UIO_OP2_GPIO_INSTANCE 0
#define USIM1_UIO_OP2_GPIO_PIN 12
#define USIM1_URST_OP2_PAD_INDEX 28
#define USIM1_URST_OP2_GPIO_INSTANCE 0
#define USIM1_URST_OP2_GPIO_PIN 13
#define USIM1_UCLK_OP2_PAD_INDEX 29
#define USIM1_UCLK_OP2_GPIO_INSTANCE 0
#define USIM1_UCLK_OP2_GPIO_PIN 14
#define AONIO_6_PAD_INDEX 46
#define AONIO_6_GPIO_INSTANCE 1
#define AONIO_6_GPIO_PIN 10
#define _PAD_EC618_H_ 
typedef enum
{
    PAD_MUX_ALT0 = 0U,
    PAD_MUX_ALT1 = 1U,
    PAD_MUX_ALT2 = 2U,
    PAD_MUX_ALT3 = 3U,
    PAD_MUX_ALT4 = 4U,
    PAD_MUX_ALT5 = 5U,
    PAD_MUX_ALT6 = 6U,
    PAD_MUX_ALT7 = 7U,
} PadMux_e;
typedef enum
{
    PAD_PULL_UP_DISABLE = 0U,
    PAD_PULL_UP_ENABLE = 1U,
} PadPullUp_e;
typedef enum
{
    PAD_PULL_DOWN_DISABLE = 0U,
    PAD_PULL_DOWN_ENABLE = 1U,
} PadPullDown_e;
typedef enum
{
    PAD_PULL_AUTO = 0U,
    PAD_PULL_INTERNAL = 1U,
} PadPullSel_e;
typedef enum
{
    PAD_INPUT_BUFFER_DISABLE = 0U,
    PAD_INPUT_BUFFER_ENABLE = 1U,
} PadInputBuffer_e;
typedef enum
{
    PAD_INTERNAL_PULL_UP = 0U,
    PAD_INTERNAL_PULL_DOWN = 1U,
    PAD_AUTO_PULL = 2U,
} PadPullConfig_e;
typedef struct
{
    uint32_t : 4;
    uint32_t mux : 3;
    uint32_t : 1;
    uint32_t pullUpEnable : 1;
    uint32_t pullDownEnable : 1;
    uint32_t pullSelect : 1;
    uint32_t : 2;
    uint32_t inputBufferEnable : 1;
    uint32_t : 18;
} PadConfig_t;
void PAD_driverInit(void);
void PAD_driverDeInit(void);
void PAD_getDefaultConfig(PadConfig_t *config);
void PAD_setPinConfig(uint32_t paddr, const PadConfig_t *config);
void PAD_setPinMux(uint32_t paddr, PadMux_e mux);
void PAD_enablePinInputBuffer(uint32_t paddr, _Bool enable);
void PAD_setPinPullConfig(uint32_t paddr, PadPullConfig_e config);
#define _GPIO_EC618_H 
typedef enum
{
    GPIO_DIRECTION_INPUT = 0U,
    GPIO_DIRECTION_OUTPUT = 1U,
} GpioPinDirection_e;
typedef enum
{
    GPIO_INTERRUPT_DISABLED = 0U,
    GPIO_INTERRUPT_LOW_LEVEL = 1U,
    GPIO_INTERRUPT_HIGH_LEVEL = 2U,
    GPIO_INTERRUPT_FALLING_EDGE = 3U,
    GPIO_INTERRUPT_RISING_EDGE = 4U,
} GpioInterruptConfig_e;
typedef struct
{
    GpioPinDirection_e pinDirection;
    union
    {
        GpioInterruptConfig_e interruptConfig;
        uint32_t initOutput;
    } misc;
} GpioPinConfig_t;
void GPIO_driverInit(void);
void GPIO_driverDeInit(void);
void GPIO_pinConfig(uint32_t port, uint16_t pin, const GpioPinConfig_t *config);
void GPIO_interruptConfig(uint32_t port, uint16_t pin, GpioInterruptConfig_e config);
void GPIO_pinWrite(uint32_t port, uint16_t pinMask, uint16_t output);
uint32_t GPIO_pinRead(uint32_t port, uint16_t pin);
uint16_t GPIO_getInterruptFlags(uint32_t port);
void GPIO_clearInterruptFlags(uint32_t port, uint16_t mask);
uint16_t GPIO_saveAndSetIrqMask(uint32_t port);
void GPIO_restoreIrqMask(uint32_t port, uint16_t mask);
#define _IC_EC618_H 
#define NUM_APXIC_MODULE (4U)
#define NUM_APXIC0_INT (32U)
#define NUM_APXIC1_INT (32U)
#define NUM_APXIC2_INT (32U)
#define NUM_APXIC3_INT (32U)
typedef void ( *ISRFunc_T )(void);
void IC_PowupInit(void);
void IC_Powoff(void);
void XIC_SetVector(IRQn_Type IRQn, ISRFunc_T vector);
void XIC_EnableIRQ(IRQn_Type IRQn);
void XIC_DisableIRQ(IRQn_Type IRQn);
void XIC_BackupIRQSetting(uint32_t *mask_array, uint32_t *clrovf_array);
void XIC_RestoreIRQSetting(uint32_t *mask_array, uint32_t *clrovf_array);
void XIC_SetPendingIRQ(IRQn_Type IRQn);
void XIC_ClearPendingIRQ(IRQn_Type IRQn);
uint32_t XIC_LatchIRQ(XIC_TypeDef* xic);
void XIC_SuppressOvfIRQ(IRQn_Type IRQn);
void XIC_ClearAllPendingIRQ(XIC_TypeDef* xic);
#define _DMA_EC618_H 
typedef enum
{
    DMA_ADDRESS_INCREMENT_NONE = 0,
    DMA_ADDRESS_INCREMENT_SOURCE = 1U,
    DMA_ADDRESS_INCREMENT_TARGET = 2U,
    DMA_ADDRESS_INCREMENT_BOTH = 3U,
} DmaAddressIncrement_e;
typedef enum
{
    DMA_FLOW_CONTROL_NONE = 0U,
    DMA_FLOW_CONTROL_SOURCE = 1U,
    DMA_FLOW_CONTROL_TARGET = 2U,
} DmaFlowControl_e;
typedef enum
{
    DMA_DATA_WIDTH_NO_USE = 0,
    DMA_DATA_WIDTH_ONE_BYTE = 1U,
    DMA_DATA_WIDTH_TWO_BYTES = 2U,
    DMA_DATA_WIDTH_FOUR_BYTES = 3U,
} DmaDataWidth_e;
typedef enum
{
    DMA_BURST_4_BYTES = 0,
    DMA_BURST_8_BYTES = 1U,
    DMA_BURST_16_BYTES = 2U,
    DMA_BURST_32_BYTES = 3U,
    DMA_BURST_64_BYTES = 4U,
} DmaBurstSize_e;
typedef struct
{
    void *sourceAddress;
    void *targetAddress;
    DmaFlowControl_e flowControl;
    DmaAddressIncrement_e addressIncrement;
    DmaDataWidth_e dataWidth;
    DmaBurstSize_e burstSize;
    uint32_t totalLength;
 } DmaTransferConfig_t;
typedef struct
{
    void *nextDesriptorAddress;
    _Bool stopDecriptorFetch;
    _Bool enableStartInterrupt;
    _Bool enableEndInterrupt;
} DmaExtraConfig_t;
typedef struct
{
    uint32_t DAR;
    uint32_t SAR;
    uint32_t TAR;
    uint32_t CMDR;
} DmaDescriptor_t;
typedef enum
{
    DMA_STOP_INTERRUPT_ENABLE = (1U << 29U),
    DMA_EOR_INTERRUPT_ENABLE = (1U << 28U),
    DMA_START_INTERRUPT_ENABLE = (1U << 22U),
    DMA_END_INTERRUPT_ENABLE = (1U << 21U),
} DmaInterruptEnable_e;
typedef enum
{
    DMA_INSTANCE_AP,
    DMA_INSTANCE_MP,
    DMA_INSTANCE_MAX,
} DmaInstance_e;
#define ARM_DMA_ERROR_CHANNEL_ALLOC (ARM_DRIVER_ERROR_SPECIFIC - 1)
#define ARM_DMA_ERROR_CHANNEL_NOT_OPEN (ARM_DRIVER_ERROR_SPECIFIC - 2)
#define ARM_DMA_ERROR_CHANNEL_NOT_STOPPED (ARM_DRIVER_ERROR_SPECIFIC - 3)
#define ARM_DMA_ERROR_ADDRESS_NOT_ALIGNED (ARM_DRIVER_ERROR_SPECIFIC - 4)
#define DMA_EVENT_ERROR (1)
#define DMA_EVENT_START (2)
#define DMA_EVENT_END (3)
#define DMA_EVENT_EOR (4)
#define DMA_EVENT_STOP (5)
typedef void (*dma_callback_t)(uint32_t event);
#define DMA_STOP_TIMEOUT (5000U)
void DMA_init(DmaInstance_e instance);
int32_t DMA_openChannel(DmaInstance_e instance);
int32_t DMA_closeChannel(DmaInstance_e instance, uint32_t channel);
void DMA_startChannel(DmaInstance_e instance, uint32_t channel);
int32_t DMA_stopChannel(DmaInstance_e instance, uint32_t channel, _Bool waitForStop);
void DMA_resetChannel(DmaInstance_e instance, uint32_t channel);
void DMA_rigisterChannelCallback(DmaInstance_e instance, uint32_t channel, dma_callback_t callback);
void DMA_enableChannelInterrupts(DmaInstance_e instance, uint32_t channel, uint32_t mask);
void DMA_disableChannelInterrupts(DmaInstance_e instance, uint32_t channel, uint32_t mask);
uint32_t DMA_getEnabledInterrupts(DmaInstance_e instance, uint32_t channel);
uint32_t DMA_getChannelCount(DmaInstance_e instance, uint32_t channel);
void DMA_setChannelRequestSource(DmaInstance_e instance, uint32_t channel, DmaRequestSource_e request);
void DMA_transferSetup(DmaInstance_e instance, uint32_t channel, const DmaTransferConfig_t* config);
void DMA_buildDescriptor(DmaDescriptor_t* descriptor, const DmaTransferConfig_t* config, const DmaExtraConfig_t* extraConfig);
void DMA_buildDescriptorChain(DmaDescriptor_t* descriptorArray, const DmaTransferConfig_t* config, const uint16_t chainCnt, _Bool needStop);
int32_t DMA_loadChannelFirstDescriptor(DmaInstance_e instance, uint32_t channel, void* descriptorAddress);
void DMA_loadChannelDescriptorAndRun(DmaInstance_e instance, uint32_t channel, void* descriptorAddress);
#define _CLOCK_EC618_H 
#define __CLOCK_DECLARATION_DEFINED__ 
#define RMI_GPR_TOP_CLKEN_REG_INDEX (0)
#define RMI_GPR_XPSYS_CLKEN_REG_INDEX (1)
#define APB_GPR_TOP_MP_CLKEN_REG_INDEX (2)
#define APB_GPR_TOP_AP_CLKEN_REG_INDEX (3)
#define APB_GPR_APB_MP_PCLK_EN_REG_INDEX (4)
#define APB_GPR_APB_AP_PCLK_EN_REG_INDEX (5)
#define APB_GPR_APB_MP_FCLK_EN_REG_INDEX (6)
#define APB_GPR_APB_AP_FCLK_EN_REG_INDEX (7)
#define APB_GPR_TOP_ALL_CLKEN_REG_INDEX (8)
#define CLKEN_REG_INDEX_MAX (0xF)
#define CONSTRUCT_CLOCK_ID(registerAccessIndex,bitPosition,index) (((registerAccessIndex) << 13) | ((bitPosition) << 8) | (index))
#define GET_INDEX_FROM_CLOCK_ID(value) ((value) & 0xFFU)
#define GET_BP_FROM_CLOCK_ID(value) ((value >> 8U) & 0x1FU)
#define GET_RAI_FROM_CLOCK_ID(value) ((value >> 13U) & 0xFU)
#define MAKE_CLOCK_SEL_VALUE(clockIdIndex,value,parentClockId) ((clockIdIndex << 21U) | value << 17U | parentClockId)
#define GET_CLOCKIDINDEX_FROM_CLOCK_SEL_VALUE(value) ((value >> 21U) & 0xFFUL)
#define GET_VALUE_FROM_CLOCK_SEL_VALUE(value) ((value >> 17U) & 0xFUL)
#define GET_PARENTCLOCKID_FROM_CLOCK_SEL_VALUE(value) (value & 0x1FFFFUL)
#define APB_GPR_TOP_AP_RST_REQ_REG_INDEX (0)
#define APB_GPR_APB_MP_PRST_REQ_REG_INDEX (1)
#define APB_GPR_APB_AP_PRST_REQ_REG_INDEX (2)
#define APB_GPR_APB_MP_FRST_REQ_REG_INDEX (3)
#define APB_GPR_APB_AP_FRST_REQ_REG_INDEX (4)
#define RMI_GPR_TOP_RSTREQ_REG_INDEX (5)
#define RMI_GPR_XPSYS_RSTREQ_REG_INDEX (6)
#define CONSTRUCT_CLOCK_RESET_ID(registerAccessIndex,bitPosition) (((registerAccessIndex) << 8) | (bitPosition))
#define GET_BP_FROM_CLOCK_RESET_ID(value) ((value) & 0xFFU)
#define GET_RAI_FROM_CLOCK_RESET_ID(value) ((value >> 8U) & 0xFU)
typedef enum
{
    RST_AP_FABSYS_HCLK = ((((0)) << 8) | (0)),
    RST_AP_RMI_HCLK = ((((0)) << 8) | (1)),
    RST_MFAB_HCLK = ((((0)) << 8) | (2)),
    RST_AFBBR_HCLK = ((((0)) << 8) | (3)),
    RST_CFBBR_HCLK = ((((0)) << 8) | (4)),
    RST_MSMB_HCLK = ((((0)) << 8) | (5)),
    RST_FLASH_HCLK = ((((0)) << 8) | (6)),
    RST_PSRAM_HCLK = ((((0)) << 8) | (7)),
    RST_ULOG_HCLK = ((((0)) << 8) | (8)),
    RST_USBC_HCLK = ((((0)) << 8) | (9)),
    RST_CLK_FLASH = ((((0)) << 8) | (10)),
    RST_CLK_PSRAM = ((((0)) << 8) | (11)),
    RST_AONIF = ((((0)) << 8) | (12)),
    RST_LPUA = ((((0)) << 8) | (13)),
    RST_CLK_FRACDIV = ((((0)) << 8) | (14)),
    RST_ULOG_SMP = ((((0)) << 8) | (15)),
    RST_FCLK_FUSE = ((((0)) << 8) | (16)),
    RST_UTFC_HCLK = ((((0)) << 8) | (17)),
    RST_ULDP_HCLK = ((((0)) << 8) | (18)),
    RST_USBC_PHY = ((((0)) << 8) | (27)),
    RST_USBP_POR = ((((0)) << 8) | (28)),
    RST_USBP_UTMI = ((((0)) << 8) | (29)),
    RST_PCLK_SIPC = ((((1)) << 8) | (1)),
    RST_PCLK_AON = ((((1)) << 8) | (2)),
    RST_PCLK_CPMU = ((((1)) << 8) | (3)),
    RST_PCLK_PMDIG = ((((1)) << 8) | (4)),
    RST_PCLK_RFDIG = ((((1)) << 8) | (5)),
    RST_PCLK_PAD = ((((1)) << 8) | (6)),
    RST_PCLK_GPIO = ((((1)) << 8) | (7)),
    RST_PCLK_FUSE = ((((1)) << 8) | (8)),
    RST_PCLK_TRNG = ((((1)) << 8) | (9)),
    RST_PCLK_USBP = ((((1)) << 8) | (10)),
    RST_PCLK_LPUC = ((((1)) << 8) | (11)),
    RST_PCLK_UART0 = ((((1)) << 8) | (12)),
    RST_PCLK_UART1 = ((((1)) << 8) | (13)),
    RST_PCLK_UART2 = ((((1)) << 8) | (14)),
    RST_PCLK_SPI0 = ((((1)) << 8) | (15)),
    RST_PCLK_SPI1 = ((((1)) << 8) | (16)),
    RST_PCLK_I2S0 = ((((1)) << 8) | (17)),
    RST_PCLK_I2S1 = ((((1)) << 8) | (18)),
    RST_PCLK_WDG = ((((2)) << 8) | (0)),
    RST_PCLK_TIMER0 = ((((2)) << 8) | (1)),
    RST_PCLK_TIMER1 = ((((2)) << 8) | (2)),
    RST_PCLK_TIMER2 = ((((2)) << 8) | (3)),
    RST_PCLK_TIMER3 = ((((2)) << 8) | (4)),
    RST_PCLK_TIMER4 = ((((2)) << 8) | (5)),
    RST_PCLK_TIMER5 = ((((2)) << 8) | (6)),
    RST_PCLK_IPC = ((((2)) << 8) | (7)),
    RST_PCLK_I2C0 = ((((2)) << 8) | (8)),
    RST_PCLK_I2C1 = ((((2)) << 8) | (9)),
    RST_PCLK_USIM0 = ((((2)) << 8) | (10)),
    RST_PCLK_USIM1 = ((((2)) << 8) | (11)),
    RST_PCLK_KPC = ((((2)) << 8) | (12)),
    RST_PCLK_ONEW = ((((2)) << 8) | (13)),
    RST_FCLK_UART0 = ((((3)) << 8) | (0)),
    RST_FCLK_UART1 = ((((3)) << 8) | (1)),
    RST_FCLK_UART2 = ((((3)) << 8) | (2)),
    RST_FCLK_SPI0 = ((((3)) << 8) | (3)),
    RST_FCLK_SPI1 = ((((3)) << 8) | (4)),
    RST_FCLK_I2S0 = ((((3)) << 8) | (5)),
    RST_FCLK_I2S1 = ((((3)) << 8) | (6)),
    RST_FCLK_WDG = ((((4)) << 8) | (0)),
    RST_FCLK_TIMER0 = ((((4)) << 8) | (1)),
    RST_FCLK_TIMER1 = ((((4)) << 8) | (2)),
    RST_FCLK_TIMER2 = ((((4)) << 8) | (3)),
    RST_FCLK_TIMER3 = ((((4)) << 8) | (4)),
    RST_FCLK_TIMER4 = ((((4)) << 8) | (5)),
    RST_FCLK_TIMER5 = ((((4)) << 8) | (6)),
    RST_FCLK_I2C0 = ((((4)) << 8) | (7)),
    RST_FCLK_I2C1 = ((((4)) << 8) | (8)),
    RST_FCLK_USIM0 = ((((4)) << 8) | (9)),
    RST_FCLK_USIM1 = ((((4)) << 8) | (10)),
    RST_FCLK_KPC = ((((4)) << 8) | (11)),
    RST_TOP_PBRG_HCLK = ((((5)) << 8) | (0)),
    RST_TOP_PBRG_PCLK = ((((5)) << 8) | (1)),
    RST_TOP_GPR_PCLK = ((((5)) << 8) | (2)),
    RST_CACHE_HCLK = ((((6)) << 8) | (0)),
    RST_FABSUB_HCLK = ((((6)) << 8) | (1)),
    RST_SBU_HCLK = ((((6)) << 8) | (2)),
    RST_PBRG_HCLK = ((((6)) << 8) | (3)),
    RST_SPIS_HCLK = ((((6)) << 8) | (4)),
    RST_XIC_RMI_HCLK = ((((6)) << 8) | (5)),
    RST_ULOG_RMI_HCLK = ((((6)) << 8) | (6)),
    RST_TMU_RMI_HCLK = ((((6)) << 8) | (7)),
    RST_SCT_RMI_HCLK = ((((6)) << 8) | (8)),
    RST_UTFC_RMI_HCLK = ((((6)) << 8) | (11)),
    RST_ULDP_RMI_HCLK = ((((6)) << 8) | (12)),
    RST_SCT_HCLK = ((((6)) << 8) | (13)),
    RST_PCLK_DMA = ((((6)) << 8) | (15)),
    RST_TMU_SMP = ((((6)) << 8) | (16)),
    RST_TMU_CLKCAL = ((((6)) << 8) | (17)),
} ClockResetId_e;
typedef struct
{
    uint32_t idNumber;
    uint32_t delayCpuCycles;
    const ClockResetId_e* resetReleaseQueue;
} ClockResetVector_t;
#define RESET_RELEASE_DELAY_US (204)
#define MAKE_RESET_VECTOR(delay,...) { (sizeof((ClockResetId_e [])__VA_ARGS__) / sizeof(ClockResetId_e)), (delay), (const ClockResetId_e [])__VA_ARGS__ }
#define RESET_VECTOR_PTR(v) ((ClockResetVector_t [])v)
#define UART0_RESET_VECTOR MAKE_RESET_VECTOR(RESET_RELEASE_DELAY_US, {RST_PCLK_UART0, RST_FCLK_UART0, RST_PCLK_UART0, RST_FCLK_UART0})
#define UART1_RESET_VECTOR MAKE_RESET_VECTOR(RESET_RELEASE_DELAY_US, {RST_PCLK_UART1, RST_FCLK_UART1, RST_PCLK_UART1, RST_FCLK_UART1})
#define UART2_RESET_VECTOR MAKE_RESET_VECTOR(RESET_RELEASE_DELAY_US, {RST_PCLK_UART2, RST_FCLK_UART2, RST_PCLK_UART2, RST_FCLK_UART2})
#define SPI0_RESET_VECTOR MAKE_RESET_VECTOR(RESET_RELEASE_DELAY_US, {RST_PCLK_SPI0, RST_FCLK_SPI0, RST_PCLK_SPI0, RST_FCLK_SPI0})
#define SPI1_RESET_VECTOR MAKE_RESET_VECTOR(RESET_RELEASE_DELAY_US, {RST_PCLK_SPI1, RST_FCLK_SPI1, RST_PCLK_SPI1, RST_FCLK_SPI1})
#define KPC_RESET_VECTOR MAKE_RESET_VECTOR(RESET_RELEASE_DELAY_US, {RST_PCLK_KPC, RST_FCLK_KPC, RST_PCLK_KPC, RST_FCLK_KPC})
typedef enum
{
    FRACDIV_ROOT_CLK_26M,
    FRACDIC_ROOT_CLK_408M
} FracDivRootClk_e;
typedef struct
{
    FracDivRootClk_e source;
    uint32_t fracDiv0DivRatioInteger;
    uint32_t fracDiv0DivRatioFrac;
    uint32_t fracDiv1DivRatioInteger;
    uint32_t fracDiv1DivRatioFrac;
} FracDivConfig_t;
typedef enum
{
    FRACDIV0_OUT0,
    FRACDIV0_OUT1,
    FRACDIV0_OUT2,
    FRACDIV0_OUT3,
    FRACDIV1_OUT0,
    FRACDIV1_OUT1,
    FRACDIV1_OUT2,
    FRACDIV1_OUT3
} FracDivOutClkId_e;
typedef enum
{
    BCLK0,
    BCLK1
} BclkId_e;
typedef enum
{
    MCLK0,
    MCLK1,
    MCLK2
} MclkId_e;
typedef enum
{
    BCLK_SRC_FRACDIV0_OUT0 = 1,
    BCLK_SRC_FRACDIV0_OUT1 = 2,
    BCLK_SRC_FRACDIV0_OUT2 = 3,
    BCLK_SRC_FRACDIV0_OUT3 = 4,
    BCLK_SRC_FRACDIV1_OUT0 = 5,
    BCLK_SRC_FRACDIV1_OUT1 = 6,
    BCLK_SRC_FRACDIV1_OUT2 = 7,
    BCLK_SRC_FRACDIV1_OUT3 = 8,
    BCLK_SRC_CLK_MFG = 9,
    BCLK_SRC_19P2M = 10
} BclkSrc_e;
typedef enum
{
    MCLK_SRC_FRACDIV0_OUT0 = 1,
    MCLK_SRC_FRACDIV0_OUT1 = 2,
    MCLK_SRC_FRACDIV0_OUT2 = 3,
    MCLK_SRC_FRACDIV0_OUT3 = 4,
    MCLK_SRC_FRACDIV1_OUT0 = 5,
    MCLK_SRC_FRACDIV1_OUT1 = 6,
    MCLK_SRC_FRACDIV1_OUT2 = 7,
    MCLK_SRC_FRACDIV1_OUT3 = 8,
    MCLK_SRC_CLK_MFG = 9,
    MCLK_SRC_19P2M = 10,
    MCLK_SRC_CLK_SMP = 11,
    MCLK_SRC_CLK_USBP_12M = 12,
    MCLK_SRC_CLK_USBP_48M = 13,
    MCLK_SRC_CLK_USBC_PHY = 14,
} MclkSrc_e;
typedef enum
{
    GPR_APRST_SWRST = 0,
    GPR_APRST_WDG,
    GPR_APRST_LOCKUP,
    GPR_APRST_INVALID,
}ApRstSource_e;
typedef enum
{
    GPR_CPRST_SWRST = 0,
    GPR_CPRST_WDG,
    GPR_CPRST_LOCKUP,
    GPR_CPRST_INVALID,
}CpRstSource_e;
typedef enum
{
    CLK_CC = ((((0xF)) << 13) | ((0) << 8) | (0)),
    CLK_APB_MP = ((((0xF)) << 13) | ((0) << 8) | (1)),
    CLK_APB_XP = ((((0xF)) << 13) | ((0) << 8) | (2)),
    CLK_SMP = ((((0xF)) << 13) | ((0) << 8) | (3)),
    CLK_SYSTICK = ((((0xF)) << 13) | ((0) << 8) | (4)),
    FCLK_UART0 = ((((6)) << 13) | ((0) << 8) | (5)),
    FCLK_UART1 = ((((6)) << 13) | ((1) << 8) | (6)),
    FCLK_UART2 = ((((6)) << 13) | ((2) << 8) | (7)),
    FCLK_SPI0 = ((((6)) << 13) | ((3) << 8) | (8)),
    FCLK_SPI1 = ((((6)) << 13) | ((4) << 8) | (9)),
    FCLK_I2S0 = ((((6)) << 13) | ((5) << 8) | (10)),
    FCLK_I2S1 = ((((6)) << 13) | ((6) << 8) | (11)),
    FCLK_WDG = ((((7)) << 13) | ((0) << 8) | (12)),
    FCLK_TIMER0 = ((((7)) << 13) | ((1) << 8) | (13)),
    FCLK_TIMER1 = ((((7)) << 13) | ((2) << 8) | (14)),
    FCLK_TIMER2 = ((((7)) << 13) | ((3) << 8) | (15)),
    FCLK_TIMER3 = ((((7)) << 13) | ((4) << 8) | (16)),
    FCLK_TIMER4 = ((((7)) << 13) | ((5) << 8) | (17)),
    FCLK_TIMER5 = ((((7)) << 13) | ((6) << 8) | (18)),
    FCLK_I2C0 = ((((7)) << 13) | ((7) << 8) | (19)),
    FCLK_I2C1 = ((((7)) << 13) | ((8) << 8) | (20)),
    FCLK_USIM0 = ((((7)) << 13) | ((9) << 8) | (21)),
    FCLK_USIM1 = ((((7)) << 13) | ((10) << 8) | (22)),
    FCLK_KPC = ((((7)) << 13) | ((11) << 8) | (23)),
    CLK_FLASH = ((((2)) << 13) | ((9) << 8) | (24)),
    CLK_PSRAM = ((((2)) << 13) | ((10) << 8) | (25)),
    CLK_CLKCAL = ((((3)) << 13) | ((5) << 8) | (26)),
    CLK_MF = ((((0xF)) << 13) | ((0) << 8) | (27)),
    CLK_32K = ((((0xF)) << 13) | ((0) << 8) | (28)),
    CLK_HF408M = ((((0xF)) << 13) | ((0) << 8) | (29)),
    CLK_HF204M = ((((2)) << 13) | ((0) << 8) | (30)),
    CLK_HF102M = ((((2)) << 13) | ((1) << 8) | (31)),
    CLK_HF51M = ((((2)) << 13) | ((2) << 8) | (32)),
    CLK_32K_GATED = ((((2)) << 13) | ((3) << 8) | (33)),
    CLK_MF_GATED = ((((2)) << 13) | ((4) << 8) | (34)),
    CLK_CC_MP = ((((2)) << 13) | ((5) << 8) | (35)),
    CLK_CC_AP = ((((2)) << 13) | ((6) << 8) | (36)),
    CLK_CC_CP = ((((2)) << 13) | ((7) << 8) | (37)),
    CLK_AON = ((((2)) << 13) | ((8) << 8) | (38)),
    CLK_SMP_MP = ((((2)) << 13) | ((11) << 8) | (39)),
    MFAB_HCLK = ((((2)) << 13) | ((16) << 8) | (40)),
    AFBBR_HCLK = ((((2)) << 13) | ((17) << 8) | (41)),
    MSMB_HCLK = ((((2)) << 13) | ((19) << 8) | (42)),
    FLASH_HCLK = ((((2)) << 13) | ((20) << 8) | (43)),
    PSRAM_HCLK = ((((2)) << 13) | ((21) << 8) | (44)),
    ULOG_HCLK = ((((2)) << 13) | ((22) << 8) | (45)),
    UTFC_HCLK = ((((2)) << 13) | ((23) << 8) | (46)),
    ULDP_HCLK = ((((2)) << 13) | ((24) << 8) | (47)),
    USBC_HCLK = ((((2)) << 13) | ((26) << 8) | (48)),
    USBC_PMU_HCLK = ((((2)) << 13) | ((27) << 8) | (49)),
    USBC_REF_CLK = ((((2)) << 13) | ((28) << 8) | (50)),
    USBP_REF_CLK = ((((2)) << 13) | ((29) << 8) | (51)),
    USBC_UTMI_CLK = ((((2)) << 13) | ((30) << 8) | (52)),
    CLK_DAP_AP = ((((3)) << 13) | ((0) << 8) | (53)),
    CLK_TRACE_AP = ((((3)) << 13) | ((1) << 8) | (54)),
    CLK_SYSTICK_AP = ((((3)) << 13) | ((2) << 8) | (55)),
    CLK_APB_AP = ((((3)) << 13) | ((3) << 8) | (56)),
    CLK_SMP_AP = ((((3)) << 13) | ((4) << 8) | (57)),
    PCLK_SIPC = ((((4)) << 13) | ((1) << 8) | (58)),
    PCLK_AON = ((((4)) << 13) | ((2) << 8) | (59)),
    PCLK_CPMU = ((((4)) << 13) | ((3) << 8) | (60)),
    PCLK_PMDIG = ((((4)) << 13) | ((4) << 8) | (61)),
    PCLK_RFDIG = ((((4)) << 13) | ((5) << 8) | (62)),
    PCLK_PAD = ((((4)) << 13) | ((6) << 8) | (63)),
    PCLK_GPIO = ((((4)) << 13) | ((7) << 8) | (64)),
    PCLK_FUSE = ((((4)) << 13) | ((8) << 8) | (65)),
    PCLK_TRNG = ((((4)) << 13) | ((9) << 8) | (66)),
    PCLK_USBP = ((((4)) << 13) | ((10) << 8) | (67)),
    PCLK_LPUC = ((((4)) << 13) | ((11) << 8) | (68)),
    PCLK_UART0 = ((((4)) << 13) | ((12) << 8) | (69)),
    PCLK_UART1 = ((((4)) << 13) | ((13) << 8) | (70)),
    PCLK_UART2 = ((((4)) << 13) | ((14) << 8) | (71)),
    PCLK_SPI0 = ((((4)) << 13) | ((15) << 8) | (72)),
    PCLK_SPI1 = ((((4)) << 13) | ((16) << 8) | (73)),
    PCLK_I2S0 = ((((4)) << 13) | ((17) << 8) | (74)),
    PCLK_I2S1 = ((((4)) << 13) | ((18) << 8) | (75)),
    PCLK_WDG = ((((5)) << 13) | ((0) << 8) | (76)),
    PCLK_TIMER0 = ((((5)) << 13) | ((1) << 8) | (77)),
    PCLK_TIMER1 = ((((5)) << 13) | ((2) << 8) | (78)),
    PCLK_TIMER2 = ((((5)) << 13) | ((3) << 8) | (79)),
    PCLK_TIMER3 = ((((5)) << 13) | ((4) << 8) | (80)),
    PCLK_TIMER4 = ((((5)) << 13) | ((5) << 8) | (81)),
    PCLK_TIMER5 = ((((5)) << 13) | ((6) << 8) | (82)),
    PCLK_IPC = ((((5)) << 13) | ((7) << 8) | (83)),
    PCLK_I2C0 = ((((5)) << 13) | ((8) << 8) | (84)),
    PCLK_I2C1 = ((((5)) << 13) | ((9) << 8) | (85)),
    PCLK_USIM0 = ((((5)) << 13) | ((10) << 8) | (86)),
    PCLK_USIM1 = ((((5)) << 13) | ((11) << 8) | (87)),
    PCLK_KPC = ((((5)) << 13) | ((12) << 8) | (88)),
    PCLK_ONEW = ((((5)) << 13) | ((13) << 8) | (89)),
    TOP_PBRG_HCLK = ((((0)) << 13) | ((0) << 8) | (90)),
    TOP_PBRG_PCLK = ((((0)) << 13) | ((1) << 8) | (91)),
    TOP_GPR_PCLK = ((((0)) << 13) | ((2) << 8) | (92)),
    TRACE_CLK = ((((1)) << 13) | ((1) << 8) | (93)),
    ETM_HCLK = ((((1)) << 13) | ((2) << 8) | (94)),
    ROMTABLE_HCLK = ((((1)) << 13) | ((3) << 8) | (95)),
    TPIU_HCLK = ((((1)) << 13) | ((4) << 8) | (96)),
    CACHE_HCLK = ((((1)) << 13) | ((5) << 8) | (97)),
    FABSUB_HCLK = ((((1)) << 13) | ((6) << 8) | (98)),
    SBU_HCLK = ((((1)) << 13) | ((7) << 8) | (99)),
    PBRG_HCLK = ((((1)) << 13) | ((8) << 8) | (100)),
    SPIS_HCLK = ((((1)) << 13) | ((9) << 8) | (101)),
    XIC_RMI_HCLK = ((((1)) << 13) | ((10) << 8) | (102)),
    ULOG_RMI_HCLK = ((((1)) << 13) | ((11) << 8) | (103)),
    TMU_RMI_HCLK = ((((1)) << 13) | ((12) << 8) | (104)),
    SCT_RMI_HCLK = ((((1)) << 13) | ((13) << 8) | (105)),
    UTFC_RMI_HCLK = ((((1)) << 13) | ((16) << 8) | (106)),
    ULDP_RMI_HCLK = ((((1)) << 13) | ((17) << 8) | (107)),
    SCT_HCLK = ((((1)) << 13) | ((18) << 8) | (108)),
    INVALID_CLK = ((((0xF)) << 13) | ((0) << 8) | (109))
} ClockId_e;
typedef enum
{
    CLK_CC_SEL_26M = ((((CLK_CC) & 0xFFU) << 21U) | 0 << 17U | CLK_MF),
    CLK_CC_SEL_204M = ((((CLK_CC) & 0xFFU) << 21U) | 1 << 17U | CLK_HF204M),
    CLK_CC_SEL_102M = ((((CLK_CC) & 0xFFU) << 21U) | 2 << 17U | CLK_HF102M),
    CLK_CC_SEL_32K = ((((CLK_CC) & 0xFFU) << 21U) | 3 << 17U | CLK_32K),
    CLK_APB_MP_SEL_26M = ((((CLK_APB_MP) & 0xFFU) << 21U) | 0 << 17U | CLK_MF),
    CLK_APB_MP_SEL_51M = ((((CLK_APB_MP) & 0xFFU) << 21U) | 1U << 17U | CLK_HF51M),
    CLK_APB_XP_SEL_26M = ((((CLK_APB_XP) & 0xFFU) << 21U) | 0 << 17U | CLK_MF),
    CLK_APB_XP_SEL_51M = ((((CLK_APB_XP) & 0xFFU) << 21U) | 1U << 17U | CLK_HF51M),
    CLK_SYSTICK_SEL_32K = ((((CLK_SYSTICK) & 0xFFU) << 21U) | 0 << 17U | CLK_32K),
    CLK_SYSTICK_SEL_26M = ((((CLK_SYSTICK) & 0xFFU) << 21U) | 1U << 17U | CLK_MF),
    FCLK_UART0_SEL_26M = ((((FCLK_UART0) & 0xFFU) << 21U) | 0 << 17U | CLK_MF_GATED),
    FCLK_UART0_SEL_51M = ((((FCLK_UART0) & 0xFFU) << 21U) | 1U << 17U | CLK_HF51M),
    FCLK_UART1_SEL_26M = ((((FCLK_UART1) & 0xFFU) << 21U) | 0 << 17U | CLK_MF_GATED),
    FCLK_UART1_SEL_51M = ((((FCLK_UART1) & 0xFFU) << 21U) | 1U << 17U | CLK_HF51M),
    FCLK_UART2_SEL_26M = ((((FCLK_UART2) & 0xFFU) << 21U) | 0 << 17U | CLK_MF_GATED),
    FCLK_UART2_SEL_51M = ((((FCLK_UART2) & 0xFFU) << 21U) | 1U << 17U | CLK_HF51M),
    FCLK_SPI0_SEL_26M = ((((FCLK_SPI0) & 0xFFU) << 21U) | 0 << 17U | CLK_MF_GATED),
    FCLK_SPI0_SEL_51M = ((((FCLK_SPI0) & 0xFFU) << 21U) | 1U << 17U | CLK_HF51M),
    FCLK_SPI1_SEL_26M = ((((FCLK_SPI1) & 0xFFU) << 21U) | 0 << 17U | CLK_MF_GATED),
    FCLK_SPI1_SEL_51M = ((((FCLK_SPI1) & 0xFFU) << 21U) | 1U << 17U | CLK_HF51M),
    FCLK_I2S0_SEL_26M = ((((FCLK_I2S0) & 0xFFU) << 21U) | 0 << 17U | CLK_MF_GATED),
    FCLK_I2S0_SEL_51M = ((((FCLK_I2S0) & 0xFFU) << 21U) | 1U << 17U | CLK_HF51M),
    FCLK_I2S1_SEL_26M = ((((FCLK_I2S1) & 0xFFU) << 21U) | 0 << 17U | CLK_MF_GATED),
    FCLK_I2S1_SEL_51M = ((((FCLK_I2S1) & 0xFFU) << 21U) | 1U << 17U | CLK_HF51M),
    FCLK_WDG_SEL_32K = ((((FCLK_WDG) & 0xFFU) << 21U) | 0 << 17U | CLK_32K_GATED),
    FCLK_WDG_SEL_26M = ((((FCLK_WDG) & 0xFFU) << 21U) | 1U << 17U | CLK_MF_GATED),
    FCLK_TIMER0_SEL_32K = ((((FCLK_TIMER0) & 0xFFU) << 21U) | 0 << 17U | CLK_32K_GATED),
    FCLK_TIMER0_SEL_26M = ((((FCLK_TIMER0) & 0xFFU) << 21U) | 1U << 17U | CLK_MF_GATED),
    FCLK_TIMER1_SEL_32K = ((((FCLK_TIMER1) & 0xFFU) << 21U) | 0 << 17U | CLK_32K_GATED),
    FCLK_TIMER1_SEL_26M = ((((FCLK_TIMER1) & 0xFFU) << 21U) | 1U << 17U | CLK_MF_GATED),
    FCLK_TIMER2_SEL_32K = ((((FCLK_TIMER2) & 0xFFU) << 21U) | 0 << 17U | CLK_32K_GATED),
    FCLK_TIMER2_SEL_26M = ((((FCLK_TIMER2) & 0xFFU) << 21U) | 1U << 17U | CLK_MF_GATED),
    FCLK_TIMER3_SEL_32K = ((((FCLK_TIMER3) & 0xFFU) << 21U) | 0 << 17U | CLK_32K_GATED),
    FCLK_TIMER3_SEL_26M = ((((FCLK_TIMER3) & 0xFFU) << 21U) | 1U << 17U | CLK_MF_GATED),
    FCLK_TIMER4_SEL_32K = ((((FCLK_TIMER4) & 0xFFU) << 21U) | 0 << 17U | CLK_32K_GATED),
    FCLK_TIMER4_SEL_26M = ((((FCLK_TIMER4) & 0xFFU) << 21U) | 1U << 17U | CLK_MF_GATED),
    FCLK_TIMER5_SEL_32K = ((((FCLK_TIMER5) & 0xFFU) << 21U) | 0 << 17U | CLK_32K_GATED),
    FCLK_TIMER5_SEL_26M = ((((FCLK_TIMER5) & 0xFFU) << 21U) | 1U << 17U | CLK_MF_GATED),
    FCLK_I2C0_SEL_26M = ((((FCLK_I2C0) & 0xFFU) << 21U) | 0 << 17U | CLK_MF_GATED),
    FCLK_I2C0_SEL_51M = ((((FCLK_I2C0) & 0xFFU) << 21U) | 1U << 17U | CLK_HF51M),
    FCLK_I2C1_SEL_26M = ((((FCLK_I2C1) & 0xFFU) << 21U) | 0 << 17U | CLK_MF_GATED),
    FCLK_I2C1_SEL_51M = ((((FCLK_I2C1) & 0xFFU) << 21U) | 1U << 17U | CLK_HF51M),
    FCLK_USIM0_SEL_26M = ((((FCLK_USIM0) & 0xFFU) << 21U) | 0 << 17U | CLK_MF_GATED),
    FCLK_USIM0_SEL_51M = ((((FCLK_USIM0) & 0xFFU) << 21U) | 1U << 17U | CLK_HF51M),
    FCLK_USIM1_SEL_26M = ((((FCLK_USIM1) & 0xFFU) << 21U) | 0 << 17U | CLK_MF_GATED),
    FCLK_USIM1_SEL_51M = ((((FCLK_USIM1) & 0xFFU) << 21U) | 1U << 17U | CLK_HF51M),
    FCLK_KPC_SEL_32K = ((((FCLK_KPC) & 0xFFU) << 21U) | 0 << 17U | CLK_32K_GATED),
    FCLK_KPC_SEL_26M = ((((FCLK_KPC) & 0xFFU) << 21U) | 1U << 17U | CLK_MF_GATED),
} ClockSelect_e;
int32_t CLOCK_clockEnable(ClockId_e id);
void CLOCK_clockReset(ClockId_e id);
void CLOCK_updateClockTreeElement(ClockId_e id, ClockId_e parentId, uint8_t enableCount);
void CLOCK_clockDisable(ClockId_e id);
int32_t CLOCK_setClockSrc(ClockId_e id, ClockSelect_e select);
int32_t CLOCK_setClockDiv(ClockId_e id, uint32_t div);
uint32_t CLOCK_getClockFreq(ClockId_e id);
int32_t CLOCK_setFracDivConfig(FracDivConfig_t * config);
void CLOCK_fracDivOutCLkEnable(FracDivOutClkId_e id);
void CLOCK_fracDivOutClkDisable(FracDivOutClkId_e id);
void CLOCK_setFracDivOutClkDiv(FracDivOutClkId_e id, uint8_t div);
void CLOCK_setBclkSrc(BclkId_e id, BclkSrc_e src);
void CLOCK_setBclkDiv(BclkId_e id, uint8_t div);
void CLOCK_bclkEnable(BclkId_e id);
void CLOCK_setMclkSrc(MclkId_e id, MclkSrc_e src);
void CLOCK_mclkEnable(MclkId_e id);
void CLOCK_mclkDisable(MclkId_e id);
void CLOCK_setMclkDiv(MclkId_e id, uint8_t div);
extern int32_t GPR_setClockSrc(ClockId_e id, ClockSelect_e select);
extern int32_t GPR_setClockDiv(ClockId_e id, uint32_t div);
extern void GPR_clockEnable(ClockId_e id);
extern void GPR_clockDisable(ClockId_e id);
extern uint32_t GPR_getClockFreq(ClockId_e id);
extern void GPR_setFracDivConfig(FracDivConfig_t * config);
extern void GPR_fracDivOutCLkEnable(FracDivOutClkId_e id);
extern void GPR_fracDivOutClkDisable(FracDivOutClkId_e id);
extern void GPR_setFracDivOutClkDiv(FracDivOutClkId_e id, uint8_t div);
extern void GPR_setBclkSrc(BclkId_e id, BclkSrc_e src);
extern void GPR_setBclkDiv(BclkId_e id, uint8_t div);
extern void GPR_BclkEnable(BclkId_e id);
extern void GPR_setMclkSrc(MclkId_e id, MclkSrc_e src);
extern void GPR_mclkEnable(MclkId_e id);
extern void GPR_mclkDisable(MclkId_e id);
extern void GPR_setMclkDiv(MclkId_e id, uint8_t div);
extern void GPR_swReset(ClockResetId_e id);
extern void GPR_swResetModule(const ClockResetVector_t *v);
extern void GPR_initialize(void);
extern void GPR_setApbGprAcg( void );
extern void GPR_lockUpActionCtrl(_Bool enable);
extern uint32_t GPR_getCPLockUpResetCtrl(void);
extern ApRstSource_e GPR_apGetRstSrc(void);
extern CpRstSource_e GPR_cpGetRstSrc(void);
extern void GPR_cpResetCfgSet(_Bool wdtRstEn, _Bool sysRstApb, _Bool lockupRstEn, _Bool cpAPmuRst);
extern void GPR_setApbGprAcg( void );
extern void GPR_bootSetting( void );
void CLOCK_AssertChkBeforeSlp(void);
#define BUILD_GIT_REVISION "7146B71F"
#define PROJECT_NAME "SLM325Y"
#define PROJECT_DATE "2023/08/15 周二"
#define INTERN_VERSION "E02_V01"
#define MEIG_AP_VERSION "SLM325Y_7146B71F_20230815_E02_V01"
#define AT_MANUFACTURER_ID "MeiG"
#define HW_VERSION "V1.00"
#define __LED_H 
#define INC_FREERTOS_H 
#define _STDIO_H_ 
#define _FSTDIO 
#define __need_size_t 
#define __need_NULL 
#undef __need_ptrdiff_t
#undef __need_size_t
#undef __need_wchar_t
#undef NULL
#define NULL ((void *)0)
#undef __need_NULL
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define __need___va_list 
#undef __need___va_list
#define __GNUC_VA_LIST 
typedef __builtin_va_list __gnuc_va_list;
typedef __gnuc_va_list va_list;
#define _VA_LIST_DEFINED 
typedef __uint8_t u_int8_t;
typedef __uint16_t u_int16_t;
typedef __uint32_t u_int32_t;
typedef __uint64_t u_int64_t;
typedef __intptr_t register_t;
#define __BIT_TYPES_DEFINED__ 1
#define _SYS_TYPES_H 
#define __MACHINE_ENDIAN_H__ 
#define _LITTLE_ENDIAN 1234
#define _BIG_ENDIAN 4321
#define _PDP_ENDIAN 3412
#define _BYTE_ORDER _LITTLE_ENDIAN
#define _QUAD_HIGHWORD 1
#define _QUAD_LOWWORD 0
#define LITTLE_ENDIAN _LITTLE_ENDIAN
#define BIG_ENDIAN _BIG_ENDIAN
#define PDP_ENDIAN _PDP_ENDIAN
#define BYTE_ORDER _BYTE_ORDER
#define __bswap16(_x) __builtin_bswap16(_x)
#define __bswap32(_x) __builtin_bswap32(_x)
#define __bswap64(_x) __builtin_bswap64(_x)
#define __htonl(_x) __bswap32(_x)
#define __htons(_x) __bswap16(_x)
#define __ntohl(_x) __bswap32(_x)
#define __ntohs(_x) __bswap16(_x)
#define _SYS_SELECT_H 
#define _SYS__SIGSET_H_ 
typedef unsigned long __sigset_t;
#define _SYS__TIMEVAL_H_ 
typedef __suseconds_t suseconds_t;
#define _SUSECONDS_T_DECLARED 
typedef __int_least64_t time_t;
#define __time_t_defined 
#define _TIME_T_DECLARED 
#define _TIMEVAL_DEFINED 
struct timeval {
 time_t tv_sec;
 suseconds_t tv_usec;
};
#define _SYS_TIMESPEC_H_ 
#define _SYS__TIMESPEC_H_ 
struct timespec {
 time_t tv_sec;
 long tv_nsec;
};
#define TIMEVAL_TO_TIMESPEC(tv,ts) do { (ts)->tv_sec = (tv)->tv_sec; (ts)->tv_nsec = (tv)->tv_usec * 1000; } while (0)
#define TIMESPEC_TO_TIMEVAL(tv,ts) do { (tv)->tv_sec = (ts)->tv_sec; (tv)->tv_usec = (ts)->tv_nsec / 1000; } while (0)
struct itimerspec {
 struct timespec it_interval;
 struct timespec it_value;
};
#define _SIGSET_T_DECLARED 
typedef __sigset_t sigset_t;
#define _SYS_TYPES_FD_SET 
#define FD_SETSIZE 64
typedef unsigned long fd_mask;
#define NFDBITS (sizeof (fd_mask) * 8)
#define _howmany(x,y) (((x)+((y)-1))/(y))
typedef struct _types_fd_set {
 fd_mask fds_bits[(((64)+(((sizeof (fd_mask) * 8))-1))/((sizeof (fd_mask) * 8)))];
} _types_fd_set;
#define fd_set _types_fd_set
#define FD_SET(n,p) ((p)->fds_bits[(n)/NFDBITS] |= (1L << ((n) % NFDBITS)))
#define FD_CLR(n,p) ((p)->fds_bits[(n)/NFDBITS] &= ~(1L << ((n) % NFDBITS)))
#define FD_ISSET(n,p) ((p)->fds_bits[(n)/NFDBITS] & (1L << ((n) % NFDBITS)))
#define FD_ZERO(p) (__extension__ (void)({ size_t __i; char *__tmp = (char *)p; for (__i = 0; __i < sizeof (*(p)); ++__i) *__tmp++ = 0; }))

int select (int __n, _types_fd_set *__readfds, _types_fd_set *__writefds, _types_fd_set *__exceptfds, struct timeval *__timeout);
int pselect (int __n, _types_fd_set *__readfds, _types_fd_set *__writefds, _types_fd_set *__exceptfds, const struct timespec *__timeout, const sigset_t *__set);

#define physadr physadr_t
#define quad quad_t
typedef __uint32_t in_addr_t;
#define _IN_ADDR_T_DECLARED 
typedef __uint16_t in_port_t;
#define _IN_PORT_T_DECLARED 
typedef __uintptr_t u_register_t;
typedef unsigned char u_char;
#define __u_char_defined 
typedef unsigned short u_short;
#define __u_short_defined 
typedef unsigned int u_int;
#define __u_int_defined 
typedef unsigned long u_long;
#define __u_long_defined 
#define _BSDTYPES_DEFINED 
typedef unsigned short ushort;
typedef unsigned int uint;
typedef unsigned long ulong;
typedef __blkcnt_t blkcnt_t;
#define _BLKCNT_T_DECLARED 
typedef __blksize_t blksize_t;
#define _BLKSIZE_T_DECLARED 
typedef unsigned long clock_t;
#define __clock_t_defined 
#define _CLOCK_T_DECLARED 
typedef long daddr_t;
#define __daddr_t_defined 
typedef char * caddr_t;
#define __caddr_t_defined 
typedef __fsblkcnt_t fsblkcnt_t;
typedef __fsfilcnt_t fsfilcnt_t;
#define _FSBLKCNT_T_DECLARED 
typedef __id_t id_t;
#define _ID_T_DECLARED 
typedef __ino_t ino_t;
#define _INO_T_DECLARED 
typedef __off_t off_t;
#define _OFF_T_DECLARED 
typedef __dev_t dev_t;
#define _DEV_T_DECLARED 
typedef __uid_t uid_t;
#define _UID_T_DECLARED 
typedef __gid_t gid_t;
#define _GID_T_DECLARED 
typedef __pid_t pid_t;
#define _PID_T_DECLARED 
typedef __key_t key_t;
#define _KEY_T_DECLARED 
typedef _ssize_t ssize_t;
#define _SSIZE_T_DECLARED 
typedef __mode_t mode_t;
#define _MODE_T_DECLARED 
typedef __nlink_t nlink_t;
#define _NLINK_T_DECLARED 
typedef __clockid_t clockid_t;
#define __clockid_t_defined 
#define _CLOCKID_T_DECLARED 
typedef __timer_t timer_t;
#define __timer_t_defined 
#define _TIMER_T_DECLARED 
typedef __useconds_t useconds_t;
#define _USECONDS_T_DECLARED 
typedef __int64_t sbintime_t;
#define _SYS__PTHREADTYPES_H_ 
#define _SYS_SCHED_H_ 
#define SCHED_OTHER 0
#define SCHED_FIFO 1
#define SCHED_RR 2
struct sched_param {
  int sched_priority;
};
typedef __uint32_t pthread_t;
#define PTHREAD_SCOPE_PROCESS 0
#define PTHREAD_SCOPE_SYSTEM 1
#define PTHREAD_INHERIT_SCHED 1
#define PTHREAD_EXPLICIT_SCHED 2
#define PTHREAD_CREATE_DETACHED 0
#define PTHREAD_CREATE_JOINABLE 1
typedef struct {
  int is_initialized;
  void *stackaddr;
  int stacksize;
  int contentionscope;
  int inheritsched;
  int schedpolicy;
  struct sched_param schedparam;
  int detachstate;
} pthread_attr_t;
typedef __uint32_t pthread_mutex_t;
typedef struct {
  int is_initialized;
  int recursive;
} pthread_mutexattr_t;
#define _PTHREAD_MUTEX_INITIALIZER ((pthread_mutex_t) 0xFFFFFFFF)
typedef __uint32_t pthread_cond_t;
#define _PTHREAD_COND_INITIALIZER ((pthread_cond_t) 0xFFFFFFFF)
typedef struct {
  int is_initialized;
  clock_t clock;
} pthread_condattr_t;
typedef __uint32_t pthread_key_t;
typedef struct {
  int is_initialized;
  int init_executed;
} pthread_once_t;
#define _PTHREAD_ONCE_INIT { 1, 0 }
#undef __need_inttypes

typedef __FILE FILE;
#define __FILE_defined 
typedef _fpos_t fpos_t;
#define _NEWLIB_STDIO_H 
#define _flockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_acquire_recursive((fp)->_lock))
#define _funlockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_release_recursive((fp)->_lock))
#define __SLBF 0x0001
#define __SNBF 0x0002
#define __SRD 0x0004
#define __SWR 0x0008
#define __SRW 0x0010
#define __SEOF 0x0020
#define __SERR 0x0040
#define __SMBF 0x0080
#define __SAPP 0x0100
#define __SSTR 0x0200
#define __SOPT 0x0400
#define __SNPT 0x0800
#define __SOFF 0x1000
#define __SORD 0x2000
#define __SL64 0x8000
#define __SNLK 0x0001
#define __SWID 0x2000
#define _IOFBF 0
#define _IOLBF 1
#define _IONBF 2
#define EOF (-1)
#define BUFSIZ 1024
#define FOPEN_MAX 20
#define FILENAME_MAX 1024
#define L_tmpnam FILENAME_MAX
#define P_tmpdir "/tmp"
#define SEEK_SET 0
#define SEEK_CUR 1
#define SEEK_END 2
#define TMP_MAX 26
#define stdin (_REENT->_stdin)
#define stdout (_REENT->_stdout)
#define stderr (_REENT->_stderr)
#define _stdin_r(x) ((x)->_stdin)
#define _stdout_r(x) ((x)->_stdout)
#define _stderr_r(x) ((x)->_stderr)
#define __VALIST __gnuc_va_list
char * ctermid (char *);
FILE * tmpfile (void);
char * tmpnam (char *);
char * tempnam (const char *, const char *) __attribute__((__malloc__)) __attribute__((__warn_unused_result__));
int fclose (FILE *);
int fflush (FILE *);
FILE * freopen (const char *restrict, const char *restrict, FILE *restrict);
void setbuf (FILE *restrict, char *restrict);
int setvbuf (FILE *restrict, char *restrict, int, size_t);
int fprintf (FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int fscanf (FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int printf (const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 1, 2)));
int scanf (const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 1, 2)));
int sscanf (const char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int vfprintf (FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vprintf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 1, 0)));
int vsprintf (char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int fgetc (FILE *);
char * fgets (char *restrict, int, FILE *restrict);
int fputc (int, FILE *);
int fputs (const char *restrict, FILE *restrict);
int getc (FILE *);
int getchar (void);
char * gets (char *);
int putc (int, FILE *);
int putchar (int);
int puts (const char *);
int ungetc (int, FILE *);
size_t fread (void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t fwrite (const void *restrict , size_t _size, size_t _n, FILE *);
int fgetpos (FILE *restrict, fpos_t *restrict);
int fseek (FILE *, long, int);
int fsetpos (FILE *, const fpos_t *);
long ftell ( FILE *);
void rewind (FILE *);
void clearerr (FILE *);
int feof (FILE *);
int ferror (FILE *);
void perror (const char *);
FILE * fopen (const char *restrict _name, const char *restrict _type);
int sprintf (char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int remove (const char *);
int rename (const char *, const char *);
int fseeko (FILE *, off_t, int);
off_t ftello (FILE *);
int snprintf (char *restrict, size_t, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int vsnprintf (char *restrict, size_t, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int vfscanf (FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int vscanf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 1, 0)));
int vsscanf (const char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int asiprintf (char **, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
char * asniprintf (char *, size_t *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
char * asnprintf (char *restrict, size_t *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int diprintf (int, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int fiprintf (FILE *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int fiscanf (FILE *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int iprintf (const char *, ...)
               __attribute__ ((__format__ (__printf__, 1, 2)));
int iscanf (const char *, ...)
               __attribute__ ((__format__ (__scanf__, 1, 2)));
int siprintf (char *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int siscanf (const char *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int sniprintf (char *, size_t, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int vasiprintf (char **, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
char * vasniprintf (char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
char * vasnprintf (char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int vdiprintf (int, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vfiprintf (FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vfiscanf (FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int viprintf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 1, 0)));
int viscanf (const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 1, 0)));
int vsiprintf (char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int vsiscanf (const char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int vsniprintf (char *, size_t, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
FILE * fdopen (int, const char *);
int fileno (FILE *);
int pclose (FILE *);
FILE * popen (const char *, const char *);
void setbuffer (FILE *, char *, int);
int setlinebuf (FILE *);
int getw (FILE *);
int putw (int, FILE *);
int getc_unlocked (FILE *);
int getchar_unlocked (void);
void flockfile (FILE *);
int ftrylockfile (FILE *);
void funlockfile (FILE *);
int putc_unlocked (int, FILE *);
int putchar_unlocked (int);
int dprintf (int, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
FILE * fmemopen (void *restrict, size_t, const char *restrict);
FILE * open_memstream (char **, size_t *);
int vdprintf (int, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int renameat (int, const char *, int, const char *);
int _asiprintf_r (struct _reent *, char **, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
char * _asniprintf_r (struct _reent *, char *, size_t *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
char * _asnprintf_r (struct _reent *, char *restrict, size_t *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
int _asprintf_r (struct _reent *, char **restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _diprintf_r (struct _reent *, int, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _dprintf_r (struct _reent *, int, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _fclose_r (struct _reent *, FILE *);
int _fcloseall_r (struct _reent *);
FILE * _fdopen_r (struct _reent *, int, const char *);
int _fflush_r (struct _reent *, FILE *);
int _fgetc_r (struct _reent *, FILE *);
int _fgetc_unlocked_r (struct _reent *, FILE *);
char * _fgets_r (struct _reent *, char *restrict, int, FILE *restrict);
char * _fgets_unlocked_r (struct _reent *, char *restrict, int, FILE *restrict);
int _fgetpos_r (struct _reent *, FILE *, fpos_t *);
int _fsetpos_r (struct _reent *, FILE *, const fpos_t *);
int _fiprintf_r (struct _reent *, FILE *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _fiscanf_r (struct _reent *, FILE *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
FILE * _fmemopen_r (struct _reent *, void *restrict, size_t, const char *restrict);
FILE * _fopen_r (struct _reent *, const char *restrict, const char *restrict);
FILE * _freopen_r (struct _reent *, const char *restrict, const char *restrict, FILE *restrict);
int _fprintf_r (struct _reent *, FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _fpurge_r (struct _reent *, FILE *);
int _fputc_r (struct _reent *, int, FILE *);
int _fputc_unlocked_r (struct _reent *, int, FILE *);
int _fputs_r (struct _reent *, const char *restrict, FILE *restrict);
int _fputs_unlocked_r (struct _reent *, const char *restrict, FILE *restrict);
size_t _fread_r (struct _reent *, void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t _fread_unlocked_r (struct _reent *, void *restrict, size_t _size, size_t _n, FILE *restrict);
int _fscanf_r (struct _reent *, FILE *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
int _fseek_r (struct _reent *, FILE *, long, int);
int _fseeko_r (struct _reent *, FILE *, _off_t, int);
long _ftell_r (struct _reent *, FILE *);
_off_t _ftello_r (struct _reent *, FILE *);
void _rewind_r (struct _reent *, FILE *);
size_t _fwrite_r (struct _reent *, const void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t _fwrite_unlocked_r (struct _reent *, const void *restrict, size_t _size, size_t _n, FILE *restrict);
int _getc_r (struct _reent *, FILE *);
int _getc_unlocked_r (struct _reent *, FILE *);
int _getchar_r (struct _reent *);
int _getchar_unlocked_r (struct _reent *);
char * _gets_r (struct _reent *, char *);
int _iprintf_r (struct _reent *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int _iscanf_r (struct _reent *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
FILE * _open_memstream_r (struct _reent *, char **, size_t *);
void _perror_r (struct _reent *, const char *);
int _printf_r (struct _reent *, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 2, 3)));
int _putc_r (struct _reent *, int, FILE *);
int _putc_unlocked_r (struct _reent *, int, FILE *);
int _putchar_unlocked_r (struct _reent *, int);
int _putchar_r (struct _reent *, int);
int _puts_r (struct _reent *, const char *);
int _remove_r (struct _reent *, const char *);
int _rename_r (struct _reent *,
      const char *_old, const char *_new);
int _scanf_r (struct _reent *, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 2, 3)));
int _siprintf_r (struct _reent *, char *, const char *, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _siscanf_r (struct _reent *, const char *, const char *, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
int _sniprintf_r (struct _reent *, char *, size_t, const char *, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
int _snprintf_r (struct _reent *, char *restrict, size_t, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 4, 5)));
int _sprintf_r (struct _reent *, char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__printf__, 3, 4)));
int _sscanf_r (struct _reent *, const char *restrict, const char *restrict, ...)
               __attribute__ ((__format__ (__scanf__, 3, 4)));
char * _tempnam_r (struct _reent *, const char *, const char *);
FILE * _tmpfile_r (struct _reent *);
char * _tmpnam_r (struct _reent *, char *);
int _ungetc_r (struct _reent *, int, FILE *);
int _vasiprintf_r (struct _reent *, char **, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
char * _vasniprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
char * _vasnprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
int _vasprintf_r (struct _reent *, char **, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vdiprintf_r (struct _reent *, int, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vdprintf_r (struct _reent *, int, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vfiprintf_r (struct _reent *, FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vfiscanf_r (struct _reent *, FILE *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));
int _vfprintf_r (struct _reent *, FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vfscanf_r (struct _reent *, FILE *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));
int _viprintf_r (struct _reent *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int _viscanf_r (struct _reent *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int _vprintf_r (struct _reent *, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 2, 0)));
int _vscanf_r (struct _reent *, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 2, 0)));
int _vsiprintf_r (struct _reent *, char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vsiscanf_r (struct _reent *, const char *, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));
int _vsniprintf_r (struct _reent *, char *, size_t, const char *, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
int _vsnprintf_r (struct _reent *, char *restrict, size_t, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 4, 0)));
int _vsprintf_r (struct _reent *, char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__printf__, 3, 0)));
int _vsscanf_r (struct _reent *, const char *restrict, const char *restrict, __gnuc_va_list)
               __attribute__ ((__format__ (__scanf__, 3, 0)));
int fpurge (FILE *);
ssize_t __getdelim (char **, size_t *, int, FILE *);
ssize_t __getline (char **, size_t *, FILE *);
void clearerr_unlocked (FILE *);
int feof_unlocked (FILE *);
int ferror_unlocked (FILE *);
int fileno_unlocked (FILE *);
int fflush_unlocked (FILE *);
int fgetc_unlocked (FILE *);
int fputc_unlocked (int, FILE *);
size_t fread_unlocked (void *restrict, size_t _size, size_t _n, FILE *restrict);
size_t fwrite_unlocked (const void *restrict , size_t _size, size_t _n, FILE *);
int __srget_r (struct _reent *, FILE *);
int __swbuf_r (struct _reent *, int, FILE *);
FILE *funopen (const void *__cookie,
  int (*__readfn)(void *__cookie, char *__buf,
    int __n),
  int (*__writefn)(void *__cookie, const char *__buf,
     int __n),
  fpos_t (*__seekfn)(void *__cookie, fpos_t __off, int __whence),
  int (*__closefn)(void *__cookie));
FILE *_funopen_r (struct _reent *, const void *__cookie,
  int (*__readfn)(void *__cookie, char *__buf,
    int __n),
  int (*__writefn)(void *__cookie, const char *__buf,
     int __n),
  fpos_t (*__seekfn)(void *__cookie, fpos_t __off, int __whence),
  int (*__closefn)(void *__cookie));
#define fropen(__cookie,__fn) funopen(__cookie, __fn, (int (*)())0, (fpos_t (*)())0, (int (*)())0)
#define fwopen(__cookie,__fn) funopen(__cookie, (int (*)())0, __fn, (fpos_t (*)())0, (int (*)())0)
#define __sgetc_raw_r(__ptr,__f) (--(__f)->_r < 0 ? __srget_r(__ptr, __f) : (int)(*(__f)->_p++))
#define __sgetc_r(__ptr,__p) __sgetc_raw_r(__ptr, __p)
static __inline__ int __sputc_r(struct _reent *_ptr, int _c, FILE *_p) {
 if (--_p->_w >= 0 || (_p->_w >= _p->_lbfsize && (char)_c != '\n'))
  return (*_p->_p++ = _c);
 else
  return (__swbuf_r(_ptr, _c, _p));
}
#define __sfeof(p) ((int)(((p)->_flags & __SEOF) != 0))
#define __sferror(p) ((int)(((p)->_flags & __SERR) != 0))
#define __sclearerr(p) ((void)((p)->_flags &= ~(__SERR|__SEOF)))
#define __sfileno(p) ((p)->_file)
static __inline int
_getchar_unlocked(void)
{
 struct _reent *_ptr;
 _ptr = _impure_ptr;
 return ((--(((_ptr)->_stdin))->_r < 0 ? __srget_r(_ptr, ((_ptr)->_stdin)) : (int)(*(((_ptr)->_stdin))->_p++)));
}
static __inline int
_putchar_unlocked(int _c)
{
 struct _reent *_ptr;
 _ptr = _impure_ptr;
 return (__sputc_r(_ptr, _c, ((_ptr)->_stdout)));
}
#define getchar_unlocked() _getchar_unlocked()
#define putchar_unlocked(_c) _putchar_unlocked(_c)
#define fast_putc(x,p) (--(p)->_w < 0 ? __swbuf_r(_REENT, (int)(x), p) == EOF : (*(p)->_p = (x), (p)->_p++, 0))
#define L_ctermid 16

#define FREERTOS_CONFIG_H 
#define RTE_COMPONENTS_H 
#define CMSIS_device_header "ec618.h"
#define RTE_CMSIS_RTOS2 
#define RTE_CMSIS_RTOS2_FreeRTOS 
#define RTE_RTOS_FreeRTOS_CONFIG_RTOS2 
#define RTE_RTOS_FreeRTOS_CORE 
#define RTE_RTOS_FreeRTOS_EVENTGROUPS 
#define RTE_RTOS_FreeRTOS_HEAP_4 
#define RTE_RTOS_FreeRTOS_TIMERS 
#define OS_TICK_H 
#define IRQHANDLER_T 
typedef void (*IRQHandler_t) (void);
int32_t OS_Tick_Setup (uint32_t freq, IRQHandler_t handler);
int32_t OS_Tick_Enable (void);
int32_t OS_Tick_Disable (void);
int32_t OS_Tick_AcknowledgeIRQ (void);
int32_t OS_Tick_GetIRQn (void);
uint32_t OS_Tick_GetClock (void);
uint32_t OS_Tick_GetInterval (void);
uint32_t OS_Tick_GetCount (void);
uint32_t OS_Tick_GetOverflow (void);
#define configMINIMAL_STACK_SIZE ((uint16_t)(512))
#define configTOTAL_HEAP_SIZE ((size_t)1024*40)
#define configTICK_RATE_HZ ((TickType_t)1000)
#define configIDLE_TASK_STACK_DEPTH ((uint16_t)(512))
#define configTIMER_TASK_STACK_DEPTH 256
#define configTIMER_TASK_PRIORITY 40
#define configTIMER_QUEUE_LENGTH 32
#define configUSE_TIME_SLICING 1
#define configIDLE_SHOULD_YIELD 1
#define configCHECK_FOR_STACK_OVERFLOW 2
#define configUSE_IDLE_HOOK 0
#define configUSE_TICK_HOOK 0
#define configUSE_DAEMON_TASK_STARTUP_HOOK 0
#define configUSE_MALLOC_FAILED_HOOK 0
#define configCPU_CLOCK_HZ (SystemCoreClock)
#define configSUPPORT_STATIC_ALLOCATION 1
#define configSUPPORT_DYNAMIC_ALLOCATION 1
#define configUSE_PREEMPTION 1
#define configUSE_TIMERS 1
#define configUSE_MUTEXES 1
#define configUSE_RECURSIVE_MUTEXES 1
#define configUSE_COUNTING_SEMAPHORES 1
#define configUSE_TASK_NOTIFICATIONS 1
#define configUSE_TRACE_FACILITY 1
#define configUSE_16_BIT_TICKS 0
#define configUSE_PORT_OPTIMISED_TASK_SELECTION 0
#define configMAX_PRIORITIES 56
#define configUSE_TICKLESS_IDLE 2
#define configPRIO_BITS __NVIC_PRIO_BITS
#define configLIBRARY_LOWEST_INTERRUPT_PRIORITY 0x7
#define configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 0x1
#define configKERNEL_INTERRUPT_PRIORITY ( configLIBRARY_LOWEST_INTERRUPT_PRIORITY << (8 - configPRIO_BITS) )
#define configMAX_SYSCALL_INTERRUPT_PRIORITY 0x20
#define INCLUDE_xEventGroupSetBitsFromISR 1
#define INCLUDE_xSemaphoreGetMutexHolder 1
#define INCLUDE_vTaskDelay 1
#define INCLUDE_vTaskDelayUntil 1
#define INCLUDE_vTaskDelete 1
#define INCLUDE_xTaskGetCurrentTaskHandle 1
#define INCLUDE_xTaskGetSchedulerState 1
#define INCLUDE_uxTaskGetStackHighWaterMark 1
#define INCLUDE_uxTaskPriorityGet 1
#define INCLUDE_vTaskPrioritySet 1
#define INCLUDE_eTaskGetState 1
#define INCLUDE_vTaskSuspend 1
#define INCLUDE_xTimerPendFunctionCall 1
#define xPortPendSVHandler PendSV_Handler
#define vPortSVCHandler SVC_Handler
#define PROJDEFS_H 
typedef void (*TaskFunction_t)( void * );
#define pdMS_TO_TICKS(xTimeInMs) ( ( TickType_t ) ( ( ( TickType_t ) ( xTimeInMs ) * ( TickType_t ) configTICK_RATE_HZ ) / ( TickType_t ) 1000 ) )
#define pdFALSE ( ( BaseType_t ) 0 )
#define pdTRUE ( ( BaseType_t ) 1 )
#define pdPASS ( pdTRUE )
#define pdFAIL ( pdFALSE )
#define errQUEUE_EMPTY ( ( BaseType_t ) 0 )
#define errQUEUE_FULL ( ( BaseType_t ) 0 )
#define errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY ( -1 )
#define errQUEUE_BLOCKED ( -4 )
#define errQUEUE_YIELD ( -5 )
#define configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES 0
#define pdINTEGRITY_CHECK_VALUE 0x5a5a5a5aUL
#define pdFREERTOS_ERRNO_NONE 0
#define pdFREERTOS_ERRNO_ENOENT 2
#define pdFREERTOS_ERRNO_EINTR 4
#define pdFREERTOS_ERRNO_EIO 5
#define pdFREERTOS_ERRNO_ENXIO 6
#define pdFREERTOS_ERRNO_EBADF 9
#define pdFREERTOS_ERRNO_EAGAIN 11
#define pdFREERTOS_ERRNO_EWOULDBLOCK 11
#define pdFREERTOS_ERRNO_ENOMEM 12
#define pdFREERTOS_ERRNO_EACCES 13
#define pdFREERTOS_ERRNO_EFAULT 14
#define pdFREERTOS_ERRNO_EBUSY 16
#define pdFREERTOS_ERRNO_EEXIST 17
#define pdFREERTOS_ERRNO_EXDEV 18
#define pdFREERTOS_ERRNO_ENODEV 19
#define pdFREERTOS_ERRNO_ENOTDIR 20
#define pdFREERTOS_ERRNO_EISDIR 21
#define pdFREERTOS_ERRNO_EINVAL 22
#define pdFREERTOS_ERRNO_ENOSPC 28
#define pdFREERTOS_ERRNO_ESPIPE 29
#define pdFREERTOS_ERRNO_EROFS 30
#define pdFREERTOS_ERRNO_EUNATCH 42
#define pdFREERTOS_ERRNO_EBADE 50
#define pdFREERTOS_ERRNO_EFTYPE 79
#define pdFREERTOS_ERRNO_ENMFILE 89
#define pdFREERTOS_ERRNO_ENOTEMPTY 90
#define pdFREERTOS_ERRNO_ENAMETOOLONG 91
#define pdFREERTOS_ERRNO_EOPNOTSUPP 95
#define pdFREERTOS_ERRNO_ENOBUFS 105
#define pdFREERTOS_ERRNO_ENOPROTOOPT 109
#define pdFREERTOS_ERRNO_EADDRINUSE 112
#define pdFREERTOS_ERRNO_ETIMEDOUT 116
#define pdFREERTOS_ERRNO_EINPROGRESS 119
#define pdFREERTOS_ERRNO_EALREADY 120
#define pdFREERTOS_ERRNO_EADDRNOTAVAIL 125
#define pdFREERTOS_ERRNO_EISCONN 127
#define pdFREERTOS_ERRNO_ENOTCONN 128
#define pdFREERTOS_ERRNO_ENOMEDIUM 135
#define pdFREERTOS_ERRNO_EILSEQ 138
#define pdFREERTOS_ERRNO_ECANCELED 140
#define pdFREERTOS_LITTLE_ENDIAN 0
#define pdFREERTOS_BIG_ENDIAN 1
#define PORTABLE_H 
#define DEPRECATED_DEFINITIONS_H 
#define PORTMACRO_H 
#define portCHAR char
#define portFLOAT float
#define portDOUBLE double
#define portLONG long
#define portSHORT short
#define portSTACK_TYPE uint32_t
#define portBASE_TYPE long
typedef uint32_t StackType_t;
typedef long BaseType_t;
typedef unsigned long UBaseType_t;
 typedef uint32_t TickType_t;
#define portMAX_DELAY ( TickType_t ) 0xffffffffUL
#define portTICK_TYPE_IS_ATOMIC 1
#define portSTACK_GROWTH ( -1 )
#define portTICK_PERIOD_MS ( ( TickType_t ) 1000 / configTICK_RATE_HZ )
#define portBYTE_ALIGNMENT 4
#define portYIELD() { portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT; __asm volatile( "dsb" ); __asm volatile( "isb" ); }
#define portNVIC_INT_CTRL_REG ( * ( ( volatile uint32_t * ) 0xe000ed04 ) )
#define portNVIC_PENDSVSET_BIT ( 1UL << 28UL )
#define portEND_SWITCHING_ISR(xSwitchRequired) if( xSwitchRequired != pdFALSE ) portYIELD()
#define portYIELD_FROM_ISR(x) portEND_SWITCHING_ISR( x )
extern void vPortEnterCritical( void );
extern void vPortExitCritical( void );
#define portSET_INTERRUPT_MASK_FROM_ISR() ulPortRaiseBASEPRI()
#define portCLEAR_INTERRUPT_MASK_FROM_ISR(x) vPortSetBASEPRI(x)
#define portDISABLE_INTERRUPTS() vPortRaiseBASEPRI()
#define portENABLE_INTERRUPTS() vPortSetBASEPRI(0)
#define portENTER_CRITICAL() vPortEnterCritical()
#define portEXIT_CRITICAL() vPortExitCritical()
#define portTASK_FUNCTION_PROTO(vFunction,pvParameters) void vFunction( void *pvParameters )
#define portTASK_FUNCTION(vFunction,pvParameters) void vFunction( void *pvParameters )
 extern void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime );
#define portSUPPRESS_TICKS_AND_SLEEP(xExpectedIdleTime) vPortSuppressTicksAndSleep( xExpectedIdleTime )
#define portNOP() 
#define portINLINE __inline
#define portFORCE_INLINE inline __attribute__(( always_inline))
inline __attribute__(( always_inline)) static BaseType_t xPortIsInsideInterrupt( void )
{
uint32_t ulCurrentInterrupt;
BaseType_t xReturn;
 __asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 if( ulCurrentInterrupt == 0 )
 {
  xReturn = ( ( BaseType_t ) 0 );
 }
 else
 {
  xReturn = ( ( BaseType_t ) 1 );
 }
 return xReturn;
}
inline __attribute__(( always_inline)) static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;
 __asm volatile
 (
  "	mov %0, %1												\n" "	msr basepri, %0											\n" "	isb														\n" "	dsb														\n" :"=r" (ulNewBASEPRI) : "i" ( 0x20 )
 );
}
inline __attribute__(( always_inline)) static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;
 __asm volatile
 (
  "	mrs %0, basepri											\n" "	mov %1, %2												\n" "	msr basepri, %1											\n" "	isb														\n" "	dsb														\n" :"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( 0x20 )
 );
 return ulOriginalBASEPRI;
}
inline __attribute__(( always_inline)) static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
 __asm volatile
 (
  "	msr basepri, %0	" :: "r" ( ulNewMaskValue )
 );
}
#define portBYTE_ALIGNMENT_MASK ( 0x0003 )
#define portNUM_CONFIGURABLE_REGIONS 1
#define MPU_WRAPPERS_H 
#define PRIVILEGED_FUNCTION 
#define PRIVILEGED_DATA 
#define portUSING_MPU_WRAPPERS 0
 StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters ) ;
typedef struct HeapRegion
{
 uint8_t *pucStartAddress;
 size_t xSizeInBytes;
} HeapRegion_t;
void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions ) ;
#define pvPortMalloc(xWantedSize) pvPortMallocEC((xWantedSize), 0)
#define pvPortRealloc(pv,xWantedSize) pvPortReallocEC(pv, (xWantedSize), 0)
void *pvPortZeroMalloc( size_t xWantedSize) ;
void *pvPortAssertMalloc( size_t xWantedSize) ;
void *pvPortZeroAssertMalloc( size_t xWantedSize) ;
void *pvPortMallocEC( size_t xWantedSize, unsigned int funcPtr ) ;
void *pvPortReallocEC( void *pv, size_t xWantedSize, unsigned int funcPtr ) ;
void vPortFree( void *pv ) ;
void vPortInitialiseBlocks( void ) ;
size_t xPortGetFreeHeapSize( void ) ;
size_t xPortGetMinimumEverFreeHeapSize( void ) ;
BaseType_t xPortStartScheduler( void ) ;
void vPortEndScheduler( void ) ;
#define _REENT_H_ 
#define __need_size_t 
#define __need_ptrdiff_t 
#undef __need_ptrdiff_t
#undef __need_size_t
#undef __need_wchar_t
#undef NULL
#define NULL ((void *)0)
#undef __need_NULL
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
struct stat;
struct tms;
struct timeval;
struct timezone;
extern int _close_r (struct _reent *, int);
extern int _execve_r (struct _reent *, const char *, char *const *, char *const *);
extern int _fcntl_r (struct _reent *, int, int, int);
extern int _fork_r (struct _reent *);
extern int _fstat_r (struct _reent *, int, struct stat *);
extern int _getpid_r (struct _reent *);
extern int _isatty_r (struct _reent *, int);
extern int _kill_r (struct _reent *, int, int);
extern int _link_r (struct _reent *, const char *, const char *);
extern _off_t _lseek_r (struct _reent *, int, _off_t, int);
extern int _mkdir_r (struct _reent *, const char *, int);
extern int _open_r (struct _reent *, const char *, int, int);
extern _ssize_t _read_r (struct _reent *, int, void *, size_t);
extern int _rename_r (struct _reent *, const char *, const char *);
extern void *_sbrk_r (struct _reent *, ptrdiff_t);
extern int _stat_r (struct _reent *, const char *, struct stat *);
extern unsigned long _times_r (struct _reent *, struct tms *);
extern int _unlink_r (struct _reent *, const char *);
extern int _wait_r (struct _reent *, int *);
extern _ssize_t _write_r (struct _reent *, int, const void *, size_t);
extern int _gettimeofday_r (struct _reent *, struct timeval *__tp, void *__tzp);
#define configUSE_CO_ROUTINES 0
#define INCLUDE_xTaskGetIdleTaskHandle 0
#define INCLUDE_xTaskAbortDelay 0
#define INCLUDE_xQueueGetMutexHolder 0
#define INCLUDE_xTaskGetHandle 0
#define INCLUDE_xTaskResumeFromISR 1
#define configUSE_APPLICATION_TASK_TAG 0
#define configNUM_THREAD_LOCAL_STORAGE_POINTERS 0
#define configUSE_ALTERNATIVE_API 0
#define portCRITICAL_NESTING_IN_TCB 0
#define configMAX_TASK_NAME_LEN 16
extern void GosLogAssertInfo(UINT8 *pCond, UINT8 *pFile, UINT16 line, UINT32 var1, UINT32 var2, UINT32 var3);
#define configASSERT(x) EC_ASSERT(x, 0, 0, 0)
#define configASSERT_DEFINED 0
#define portCLEAN_UP_TCB(pxTCB) ( void ) pxTCB
#define portPRE_TASK_DELETE_HOOK(pvTaskToDelete,pxYieldPending) 
#define portSETUP_TCB(pxTCB) ( void ) pxTCB
#define configQUEUE_REGISTRY_SIZE 0U
#define vQueueAddToRegistry(xQueue,pcName) 
#define vQueueUnregisterQueue(xQueue) 
#define pcQueueGetName(xQueue) 
#define portPOINTER_SIZE_TYPE uint32_t
#define traceSTART() 
#define traceEND() 
    void ecTraceTaskSwitchIn(void);
#define traceTASK_SWITCHED_IN() ecTraceTaskSwitchIn()
#define traceINCREASE_TICK_COUNT(x) 
#define traceLOW_POWER_IDLE_BEGIN() 
#define traceLOW_POWER_IDLE_END() 
    void ecTraceTaskSwitchOut(void);
#define traceTASK_SWITCHED_OUT() ecTraceTaskSwitchOut()
#define traceTASK_PRIORITY_INHERIT(pxTCBOfMutexHolder,uxInheritedPriority) 
#define traceTASK_PRIORITY_DISINHERIT(pxTCBOfMutexHolder,uxOriginalPriority) 
#define traceBLOCKING_ON_QUEUE_RECEIVE(pxQueue) 
#define traceBLOCKING_ON_QUEUE_SEND(pxQueue) 
#define traceMOVED_TASK_TO_READY_STATE(pxTCB) 
#define tracePOST_MOVED_TASK_TO_READY_STATE(pxTCB) 
#define traceQUEUE_CREATE(pxNewQueue) 
#define traceQUEUE_CREATE_FAILED(ucQueueType) 
#define traceCREATE_MUTEX(pxNewQueue) 
#define traceCREATE_MUTEX_FAILED() 
#define traceGIVE_MUTEX_RECURSIVE(pxMutex) 
#define traceGIVE_MUTEX_RECURSIVE_FAILED(pxMutex) 
#define traceTAKE_MUTEX_RECURSIVE(pxMutex) 
#define traceTAKE_MUTEX_RECURSIVE_FAILED(pxMutex) 
#define traceCREATE_COUNTING_SEMAPHORE() 
#define traceCREATE_COUNTING_SEMAPHORE_FAILED() 
#define traceQUEUE_SEND(pxQueue) 
#define traceQUEUE_SEND_FAILED(pxQueue) 
#define traceQUEUE_RECEIVE(pxQueue) 
#define traceQUEUE_PEEK(pxQueue) 
#define traceQUEUE_PEEK_FROM_ISR(pxQueue) 
#define traceQUEUE_RECEIVE_FAILED(pxQueue) 
#define traceQUEUE_SEND_FROM_ISR(pxQueue) 
#define traceQUEUE_SEND_FROM_ISR_FAILED(pxQueue) 
#define traceQUEUE_RECEIVE_FROM_ISR(pxQueue) 
#define traceQUEUE_RECEIVE_FROM_ISR_FAILED(pxQueue) 
#define traceQUEUE_PEEK_FROM_ISR_FAILED(pxQueue) 
#define traceQUEUE_DELETE(pxQueue) 
#define traceTASK_CREATE_FAILED() 
#define traceTASK_DELETE(pxTaskToDelete) 
#define traceTASK_DELAY_UNTIL(x) 
#define traceTASK_DELAY() 
#define traceTASK_PRIORITY_SET(pxTask,uxNewPriority) 
#define traceTASK_SUSPEND(pxTaskToSuspend) 
#define traceTASK_RESUME(pxTaskToResume) 
#define traceTASK_RESUME_FROM_ISR(pxTaskToResume) 
#define traceTASK_INCREMENT_TICK(xTickCount) 
#define traceTIMER_CREATE(pxNewTimer) 
#define traceTIMER_CREATE_FAILED() 
#define traceTIMER_COMMAND_SEND(xTimer,xMessageID,xMessageValueValue,xReturn) 
#define traceTIMER_EXPIRED(pxTimer) 
#define traceTIMER_COMMAND_RECEIVED(pxTimer,xMessageID,xMessageValue) 
#define traceMALLOC(pvAddress,uiSize) 
#define traceFREE(pvAddress,uiSize) 
#define traceEVENT_GROUP_CREATE(xEventGroup) 
#define traceEVENT_GROUP_CREATE_FAILED() 
#define traceEVENT_GROUP_SYNC_BLOCK(xEventGroup,uxBitsToSet,uxBitsToWaitFor) 
#define traceEVENT_GROUP_SYNC_END(xEventGroup,uxBitsToSet,uxBitsToWaitFor,xTimeoutOccurred) ( void ) xTimeoutOccurred
#define traceEVENT_GROUP_WAIT_BITS_BLOCK(xEventGroup,uxBitsToWaitFor) 
#define traceEVENT_GROUP_WAIT_BITS_END(xEventGroup,uxBitsToWaitFor,xTimeoutOccurred) ( void ) xTimeoutOccurred
#define traceEVENT_GROUP_CLEAR_BITS(xEventGroup,uxBitsToClear) 
#define traceEVENT_GROUP_CLEAR_BITS_FROM_ISR(xEventGroup,uxBitsToClear) 
#define traceEVENT_GROUP_SET_BITS(xEventGroup,uxBitsToSet) 
#define traceEVENT_GROUP_SET_BITS_FROM_ISR(xEventGroup,uxBitsToSet) 
#define traceEVENT_GROUP_DELETE(xEventGroup) 
#define tracePEND_FUNC_CALL(xFunctionToPend,pvParameter1,ulParameter2,ret) 
#define tracePEND_FUNC_CALL_FROM_ISR(xFunctionToPend,pvParameter1,ulParameter2,ret) 
#define traceQUEUE_REGISTRY_ADD(xQueue,pcQueueName) 
#define traceTASK_NOTIFY_TAKE_BLOCK() 
#define traceTASK_NOTIFY_TAKE() 
#define traceTASK_NOTIFY_WAIT_BLOCK() 
#define traceTASK_NOTIFY_WAIT() 
#define traceTASK_NOTIFY() 
#define traceTASK_NOTIFY_FROM_ISR() 
#define traceTASK_NOTIFY_GIVE_FROM_ISR() 
#define configGENERATE_RUN_TIME_STATS 1
#define portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() xTaskGetTickCount()
#define portGET_RUN_TIME_COUNTER_VALUE() xTaskGetTickCount()
#define portPRIVILEGE_BIT ( ( UBaseType_t ) 0x00 )
#define portYIELD_WITHIN_API portYIELD
#define configEXPECTED_IDLE_TIME_BEFORE_SLEEP 2
#define configPRE_SLEEP_PROCESSING(x) 
#define configPOST_SLEEP_PROCESSING(x) 
#define configUSE_QUEUE_SETS 0
#define portTASK_USES_FLOATING_POINT() 
#define configINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS 0
#define configUSE_STATS_FORMATTING_FUNCTIONS 1
#define portASSERT_IF_INTERRUPT_PRIORITY_INVALID() 
#define mtCOVERAGE_TEST_MARKER() 
#define mtCOVERAGE_TEST_DELAY() 
#define portASSERT_IF_IN_ISR() 
#define configAPPLICATION_ALLOCATED_HEAP 0
#define configSUPPORT_DYNAMIC_ALLOC_HEAP 6
#define portTICK_TYPE_ENTER_CRITICAL() 
#define portTICK_TYPE_EXIT_CRITICAL() 
#define portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR() 0
#define portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR(x) ( void ) x
#define configENABLE_BACKWARD_COMPATIBILITY 1
#define eTaskStateGet eTaskGetState
#define portTickType TickType_t
#define xTaskHandle TaskHandle_t
#define xQueueHandle QueueHandle_t
#define xSemaphoreHandle SemaphoreHandle_t
#define xQueueSetHandle QueueSetHandle_t
#define xQueueSetMemberHandle QueueSetMemberHandle_t
#define xTimeOutType TimeOut_t
#define xMemoryRegion MemoryRegion_t
#define xTaskParameters TaskParameters_t
#define xTaskStatusType TaskStatus_t
#define xTimerHandle TimerHandle_t
#define xCoRoutineHandle CoRoutineHandle_t
#define pdTASK_HOOK_CODE TaskHookFunction_t
#define portTICK_RATE_MS portTICK_PERIOD_MS
#define pcTaskGetTaskName pcTaskGetName
#define pcTimerGetTimerName pcTimerGetName
#define pcQueueGetQueueName pcQueueGetName
#define vTaskGetTaskInfo vTaskGetInfo
#define tmrTIMER_CALLBACK TimerCallbackFunction_t
#define pdTASK_CODE TaskFunction_t
#define xListItem ListItem_t
#define xList List_t
#define configUSE_TASK_FPU_SUPPORT 1
struct xSTATIC_LIST_ITEM
{
 TickType_t xDummy1;
 void *pvDummy2[ 4 ];
};
typedef struct xSTATIC_LIST_ITEM StaticListItem_t;
struct xSTATIC_MINI_LIST_ITEM
{
 TickType_t xDummy1;
 void *pvDummy2[ 2 ];
};
typedef struct xSTATIC_MINI_LIST_ITEM StaticMiniListItem_t;
typedef struct xSTATIC_LIST
{
 UBaseType_t uxDummy1;
 void *pvDummy2;
 StaticMiniListItem_t xDummy3;
} StaticList_t;
typedef struct xSTATIC_TCB
{
 void *pxDummy1;
 StaticListItem_t xDummy3[ 2 ];
 UBaseType_t uxDummy5;
 void *pxDummy6;
 uint8_t ucDummy7[ 16 ];
  UBaseType_t uxDummy9;
  void *pxDummy10;
  UBaseType_t uxDummy12[ 2 ];
  UBaseType_t uxDummy13[ 2 ];
  uint32_t ulDummy16;
  struct _reent xDummy17;
  uint32_t ulDummy18;
  uint8_t ucDummy19;
  uint8_t uxDummy20;
} StaticTask_t;
typedef struct xSTATIC_QUEUE
{
 void *pvDummy1[ 3 ];
 union
 {
  void *pvDummy2;
  UBaseType_t uxDummy2;
 } u;
 StaticList_t xDummy3[ 2 ];
 UBaseType_t uxDummy4[ 3 ];
 uint8_t ucDummy5[ 2 ];
  uint8_t ucDummy6;
  UBaseType_t uxDummy8;
  uint8_t ucDummy9;
} StaticQueue_t;
typedef StaticQueue_t StaticSemaphore_t;
typedef struct xSTATIC_EVENT_GROUP
{
 TickType_t xDummy1;
 StaticList_t xDummy2;
  UBaseType_t uxDummy3;
   uint8_t ucDummy4;
} StaticEventGroup_t;
typedef struct xSTATIC_TIMER
{
 void *pvDummy1;
 StaticListItem_t xDummy2;
 TickType_t xDummy3;
 UBaseType_t uxDummy4;
 void *pvDummy5[ 2 ];
  UBaseType_t uxDummy6;
  uint8_t ucDummy7;
} StaticTimer_t;
  void ecTraceTaskCreate(StaticTask_t *pxTCB);
#define traceTASK_CREATE(pxNewTCB) ecTraceTaskCreate((StaticTask_t *)pxNewTCB)
#define TIMERS_H 
#define INC_TASK_H 
#define LIST_H 
#define configLIST_VOLATILE 
#define listFIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE 
#define listSECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE 
#define listFIRST_LIST_INTEGRITY_CHECK_VALUE 
#define listSECOND_LIST_INTEGRITY_CHECK_VALUE 
#define listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem) 
#define listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem) 
#define listSET_LIST_INTEGRITY_CHECK_1_VALUE(pxList) 
#define listSET_LIST_INTEGRITY_CHECK_2_VALUE(pxList) 
#define listTEST_LIST_ITEM_INTEGRITY(pxItem) 
#define listTEST_LIST_INTEGRITY(pxList) 
struct xLIST_ITEM
{

 TickType_t xItemValue;
 struct xLIST_ITEM * pxNext;
 struct xLIST_ITEM * pxPrevious;
 void * pvOwner;
 void * pvContainer;

};
typedef struct xLIST_ITEM ListItem_t;
struct xMINI_LIST_ITEM
{

 TickType_t xItemValue;
 struct xLIST_ITEM * pxNext;
 struct xLIST_ITEM * pxPrevious;
};
typedef struct xMINI_LIST_ITEM MiniListItem_t;
typedef struct xLIST
{

 UBaseType_t uxNumberOfItems;
 ListItem_t * pxIndex;
 MiniListItem_t xListEnd;

} List_t;
#define listSET_LIST_ITEM_OWNER(pxListItem,pxOwner) ( ( pxListItem )->pvOwner = ( void * ) ( pxOwner ) )
#define listGET_LIST_ITEM_OWNER(pxListItem) ( ( pxListItem )->pvOwner )
#define listSET_LIST_ITEM_VALUE(pxListItem,xValue) ( ( pxListItem )->xItemValue = ( xValue ) )
#define listGET_LIST_ITEM_VALUE(pxListItem) ( ( pxListItem )->xItemValue )
#define listGET_ITEM_VALUE_OF_HEAD_ENTRY(pxList) ( ( ( pxList )->xListEnd ).pxNext->xItemValue )
#define listGET_HEAD_ENTRY(pxList) ( ( ( pxList )->xListEnd ).pxNext )
#define listGET_NEXT(pxListItem) ( ( pxListItem )->pxNext )
#define listGET_END_MARKER(pxList) ( ( ListItem_t const * ) ( &( ( pxList )->xListEnd ) ) )
#define listLIST_IS_EMPTY(pxList) ( ( BaseType_t ) ( ( pxList )->uxNumberOfItems == ( UBaseType_t ) 0 ) )
#define listCURRENT_LIST_LENGTH(pxList) ( ( pxList )->uxNumberOfItems )
#define listGET_OWNER_OF_NEXT_ENTRY(pxTCB,pxList) { List_t * const pxConstList = ( pxList ); ( pxConstList )->pxIndex = ( pxConstList )->pxIndex->pxNext; if( ( void * ) ( pxConstList )->pxIndex == ( void * ) &( ( pxConstList )->xListEnd ) ) { ( pxConstList )->pxIndex = ( pxConstList )->pxIndex->pxNext; } ( pxTCB ) = ( pxConstList )->pxIndex->pvOwner; }
#define listGET_OWNER_OF_HEAD_ENTRY(pxList) ( (&( ( pxList )->xListEnd ))->pxNext->pvOwner )
#define listIS_CONTAINED_WITHIN(pxList,pxListItem) ( ( BaseType_t ) ( ( pxListItem )->pvContainer == ( void * ) ( pxList ) ) )
#define listLIST_ITEM_CONTAINER(pxListItem) ( ( pxListItem )->pvContainer )
#define listLIST_IS_INITIALISED(pxList) ( ( pxList )->xListEnd.xItemValue == portMAX_DELAY )
void vListInitialise( List_t * const pxList ) ;
void vListInitialiseItem( ListItem_t * const pxItem ) ;
void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem ) ;
void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem ) ;
UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove ) ;
#define tskKERNEL_VERSION_NUMBER "V9.0.0"
#define tskKERNEL_VERSION_MAJOR 9
#define tskKERNEL_VERSION_MINOR 0
#define tskKERNEL_VERSION_BUILD 0
typedef void * TaskHandle_t;
typedef BaseType_t (*TaskHookFunction_t)( void * );
typedef enum
{
 eRunning = 0,
 eReady,
 eBlocked,
 eSuspended,
 eDeleted,
 eInvalid
} eTaskState;
typedef enum
{
 eNoAction = 0,
 eSetBits,
 eIncrement,
 eSetValueWithOverwrite,
 eSetValueWithoutOverwrite
} eNotifyAction;
typedef struct xTIME_OUT
{
 BaseType_t xOverflowCount;
 TickType_t xTimeOnEntering;
} TimeOut_t;
typedef struct xMEMORY_REGION
{
 void *pvBaseAddress;
 uint32_t ulLengthInBytes;
 uint32_t ulParameters;
} MemoryRegion_t;
typedef struct xTASK_PARAMETERS
{
 TaskFunction_t pvTaskCode;
 const char * const pcName;
 uint16_t usStackDepth;
 void *pvParameters;
 UBaseType_t uxPriority;
 StackType_t *puxStackBuffer;
 MemoryRegion_t xRegions[ 1 ];
} TaskParameters_t;
typedef struct xTASK_STATUS
{
 TaskHandle_t xHandle;
 const char *pcTaskName;
 UBaseType_t xTaskNumber;
 eTaskState eCurrentState;
 UBaseType_t uxCurrentPriority;
 UBaseType_t uxBasePriority;
 uint32_t ulRunTimeCounter;
 StackType_t *pxStackBase;
 uint16_t usStackHighWaterMark;
} TaskStatus_t;
typedef enum
{
 eAbortSleep = 0,
 eStandardSleep,
 eNoTasksWaitingTimeout
} eSleepModeStatus;
#define tskIDLE_PRIORITY ( ( UBaseType_t ) 1U )
#define taskYIELD() portYIELD()
#define taskENTER_CRITICAL() portENTER_CRITICAL()
#define taskENTER_CRITICAL_FROM_ISR() portSET_INTERRUPT_MASK_FROM_ISR()
#define taskEXIT_CRITICAL() portEXIT_CRITICAL()
#define taskEXIT_CRITICAL_FROM_ISR(x) portCLEAR_INTERRUPT_MASK_FROM_ISR( x )
#define taskDISABLE_INTERRUPTS() portDISABLE_INTERRUPTS()
#define taskENABLE_INTERRUPTS() portENABLE_INTERRUPTS()
#define taskSCHEDULER_SUSPENDED ( ( BaseType_t ) 0 )
#define taskSCHEDULER_NOT_STARTED ( ( BaseType_t ) 1 )
#define taskSCHEDULER_RUNNING ( ( BaseType_t ) 2 )
 BaseType_t xTaskCreate( TaskFunction_t pxTaskCode,
       const char * const pcName,
       const uint16_t usStackDepth,
       void * const pvParameters,
       UBaseType_t uxPriority,
       TaskHandle_t * const pxCreatedTask ) ;
 TaskHandle_t xTaskCreateStatic( TaskFunction_t pxTaskCode,
         const char * const pcName,
         const uint32_t ulStackDepth,
         void * const pvParameters,
         UBaseType_t uxPriority,
         StackType_t * const puxStackBuffer,
         StaticTask_t * const pxTaskBuffer ) ;
void vTaskAllocateMPURegions( TaskHandle_t xTask, const MemoryRegion_t * const pxRegions ) ;
void vTaskDelete( TaskHandle_t xTaskToDelete ) ;
void vTaskDelay( const TickType_t xTicksToDelay ) ;
void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement ) ;
BaseType_t xTaskAbortDelay( TaskHandle_t xTask ) ;
UBaseType_t uxTaskPriorityGet( TaskHandle_t xTask ) ;
UBaseType_t uxTaskPriorityGetFromISR( TaskHandle_t xTask ) ;
eTaskState eTaskGetState( TaskHandle_t xTask ) ;
void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState ) ;
void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority ) ;
void vTaskSuspend( TaskHandle_t xTaskToSuspend ) ;
void vTaskResume( TaskHandle_t xTaskToResume ) ;
BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume ) ;
void vTaskStartScheduler( void ) ;
void vTaskEndScheduler( void ) ;
void vTaskSuspendAll( void ) ;
BaseType_t vTaskSuspendStatus( void ) ;
BaseType_t xTaskResumeAll( void ) ;
TickType_t xTaskGetTickCount( void ) ;
TickType_t xTaskGetTickCountFromISR( void ) ;
UBaseType_t uxTaskGetNumberOfTasks( void ) ;
char *pcTaskGetName( TaskHandle_t xTaskToQuery ) ;
TaskHandle_t xTaskGetHandle( const char *pcNameToQuery ) ;
UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask ) ;
BaseType_t xTaskCallApplicationTaskHook( TaskHandle_t xTask, void *pvParameter ) ;
TaskHandle_t xTaskGetIdleTaskHandle( void ) ;
UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime ) ;
void vTaskList( char * pcWriteBuffer ) ;
void vTaskGetRunTimeStats_ec( char *pcWriteBuffer ) ;
void vTaskGetRunTimeStats( char *pcWriteBuffer ) ;
BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue ) ;
#define xTaskNotify(xTaskToNotify,ulValue,eAction) xTaskGenericNotify( ( xTaskToNotify ), ( ulValue ), ( eAction ), NULL )
#define xTaskNotifyAndQuery(xTaskToNotify,ulValue,eAction,pulPreviousNotifyValue) xTaskGenericNotify( ( xTaskToNotify ), ( ulValue ), ( eAction ), ( pulPreviousNotifyValue ) )
BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken ) ;
#define xTaskNotifyFromISR(xTaskToNotify,ulValue,eAction,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( ulValue ), ( eAction ), NULL, ( pxHigherPriorityTaskWoken ) )
#define xTaskNotifyAndQueryFromISR(xTaskToNotify,ulValue,eAction,pulPreviousNotificationValue,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( ulValue ), ( eAction ), ( pulPreviousNotificationValue ), ( pxHigherPriorityTaskWoken ) )
BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait ) ;
#define xTaskNotifyGive(xTaskToNotify) xTaskGenericNotify( ( xTaskToNotify ), ( 0 ), eIncrement, NULL )
void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken ) ;
uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait ) ;
BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask );
BaseType_t xTaskIncrementTick( void ) ;
void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait ) ;
void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait ) ;
void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely ) ;
BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList ) ;
BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue ) ;
void vTaskSwitchContext( void ) ;
TickType_t uxTaskResetEventItemValue( void ) ;
TaskHandle_t xTaskGetCurrentTaskHandle( void ) ;
void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut ) ;
BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait ) ;
void vTaskMissedYield( void ) ;
BaseType_t xTaskGetSchedulerState( void ) ;
void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder ) ;
BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder ) ;
UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask ) ;
UBaseType_t uxTaskGetTaskTCBNumber( TaskHandle_t xTask ) ;
void vTaskSetTaskNumber( TaskHandle_t xTask, const UBaseType_t uxHandle ) ;
void vTaskStepTick( const TickType_t xTicksToJump ) ;
eSleepModeStatus eTaskConfirmSleepModeStatus( void ) ;
void *pvTaskIncrementMutexHeldCount( void ) ;
#define tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR ( ( BaseType_t ) -2 )
#define tmrCOMMAND_EXECUTE_CALLBACK ( ( BaseType_t ) -1 )
#define tmrCOMMAND_START_DONT_TRACE ( ( BaseType_t ) 0 )
#define tmrCOMMAND_START ( ( BaseType_t ) 1 )
#define tmrCOMMAND_RESET ( ( BaseType_t ) 2 )
#define tmrCOMMAND_STOP ( ( BaseType_t ) 3 )
#define tmrCOMMAND_CHANGE_PERIOD ( ( BaseType_t ) 4 )
#define tmrCOMMAND_DELETE ( ( BaseType_t ) 5 )
#define tmrFIRST_FROM_ISR_COMMAND ( ( BaseType_t ) 6 )
#define tmrCOMMAND_START_FROM_ISR ( ( BaseType_t ) 6 )
#define tmrCOMMAND_RESET_FROM_ISR ( ( BaseType_t ) 7 )
#define tmrCOMMAND_STOP_FROM_ISR ( ( BaseType_t ) 8 )
#define tmrCOMMAND_CHANGE_PERIOD_FROM_ISR ( ( BaseType_t ) 9 )
typedef void * TimerHandle_t;
typedef void (*TimerCallbackFunction_t)( TimerHandle_t xTimer );
typedef void (*PendedFunction_t)( void *, uint32_t );
 TimerHandle_t xTimerCreate( const char * const pcTimerName,
        const TickType_t xTimerPeriodInTicks,
        const UBaseType_t uxAutoReload,
        void * const pvTimerID,
        TimerCallbackFunction_t pxCallbackFunction ) ;
 TimerHandle_t xTimerCreateStatic( const char * const pcTimerName,
          const TickType_t xTimerPeriodInTicks,
          const UBaseType_t uxAutoReload,
          void * const pvTimerID,
          TimerCallbackFunction_t pxCallbackFunction,
          StaticTimer_t *pxTimerBuffer ) ;
void *pvTimerGetTimerID( const TimerHandle_t xTimer ) ;
void vTimerSetTimerID( TimerHandle_t xTimer, void *pvNewID ) ;
BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer ) ;
TaskHandle_t xTimerGetTimerDaemonTaskHandle( void ) ;
#define xTimerStart(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_START, ( xTaskGetTickCount() ), NULL, ( xTicksToWait ) )
#define xTimerStop(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_STOP, 0U, NULL, ( xTicksToWait ) )
#define xTimerChangePeriod(xTimer,xNewPeriod,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_CHANGE_PERIOD, ( xNewPeriod ), NULL, ( xTicksToWait ) )
#define xTimerDelete(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_DELETE, 0U, NULL, ( xTicksToWait ) )
#define xTimerReset(xTimer,xTicksToWait) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_RESET, ( xTaskGetTickCount() ), NULL, ( xTicksToWait ) )
#define xTimerStartFromISR(xTimer,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_START_FROM_ISR, ( xTaskGetTickCountFromISR() ), ( pxHigherPriorityTaskWoken ), 0U )
#define xTimerStopFromISR(xTimer,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_STOP_FROM_ISR, 0, ( pxHigherPriorityTaskWoken ), 0U )
#define xTimerChangePeriodFromISR(xTimer,xNewPeriod,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_CHANGE_PERIOD_FROM_ISR, ( xNewPeriod ), ( pxHigherPriorityTaskWoken ), 0U )
#define xTimerResetFromISR(xTimer,pxHigherPriorityTaskWoken) xTimerGenericCommand( ( xTimer ), tmrCOMMAND_RESET_FROM_ISR, ( xTaskGetTickCountFromISR() ), ( pxHigherPriorityTaskWoken ), 0U )
BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken ) ;
BaseType_t xTimerPendFunctionCall( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, TickType_t xTicksToWait ) ;
const char * pcTimerGetName( TimerHandle_t xTimer ) ;
TickType_t xTimerGetPeriod( TimerHandle_t xTimer ) ;
TickType_t xTimerGetExpiryTime( TimerHandle_t xTimer ) ;
BaseType_t xTimerCreateTimerTask( void ) ;
BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait ) ;
#define NET_STATUS_SEARCHING_LED_ON_DURATION (200)
#define NET_STATUS_SEARCHING_LED_OFF_DURATION (1800)
#define NET_STATUS_STANDBY_LED_ON_DURATION (1800)
#define NET_STATUS_STANDBY_LED_OFF_DURATION (200)
#define NET_STATUS_TRANS_LED_ON_DURATION (125)
#define NET_STATUS_TRANS_LED_OFF_DURATION (125)
#define LED_ON (1)
#define LED_OFF (0)
#define NET_MODE_LED_ON (1)
#define NET_MODE_LED_OFF (0)
#define LED_NET_STATUS_PAD_INDEX (0xFF)
#define LED_NET_STATUS_GPIO (0xFF)
#define LED_NET_STATUS_PAD_ALT_FUNC (PAD_MUX_ALT0)
#define LED_SYS_STATUS_PAD_INDEX (0xFF)
#define LED_SYS_STATUS_GPIO (0xFF)
#define LED_SYS_STATUS_PAD_ALT_FUNC (PAD_MUX_ALT0)
#define LED_NET_MODE_PAD_INDEX (0xFF)
#define LED_NET_MODE_GPIO (0xFF)
#define LED_NET_MODE_PAD_ALT_FUNC (PAD_MUX_ALT0)
#define LED_SLEEP_IND_PAD_INDEX (0xFF)
#define LED_SLEEP_IND_GPIO (0xFF)
#define LED_SLEEP_IND_PAD_ALT_FUNC (PAD_MUX_ALT0)
typedef struct
{
    BOOL init;
    UINT32 port;
    UINT32 pin;
    UINT32 index;
    UINT32 func;
} drvLed_t;
typedef enum
{
    LED_NET_STATUS = 0,
    LED_SYS_STATUS,
    LED_NET_MODE,
    LED_SYS_SLEEP_IND,
    LED_NUM_MAX,
} ledId_e;
typedef enum
{
    NET_STATUS_NULL = -1,
    NET_STATUS_SEARCH,
    NET_STATUS_STANDBY,
    NET_STATUS_TRANS,
    NET_STATUS_CALLING,
} netStatus_e;
typedef enum
{
    NET_MODE_REGISTER_LTE = 0,
    NET_MODE_UNKNOWN,
} netMode_e;
typedef struct
{
    struct
    {
        netStatus_e status;
        TimerHandle_t led_on_timer;
        TimerHandle_t led_off_timer;
        UINT32 led_on_duration;
        UINT32 led_off_duration;
    } sim[2];
} drvNetStatusCtx_t;
BOOL drvLedLevelWrite(ledId_e id, _Bool level);
void drvNetModeLedOn(void);
void drvNetModeLedOff(void);
void drvNetStatusLedOn(uint8_t nSim, netStatus_e status);
void drvNetStatusLedOff(uint8_t nSim);
void drvSysStatusLedOn(void);
void drvSysStatusLedOff(void);
void drvSleepIndLedOn(void);
void drvSleepIndLedOff(void);
#define STRING_EOL "\r\n"
#define BOARD_NAME "EC618_EVK"
#define SDK_VERSION "EC618_SW_V"SDK_MAJOR_VERSION"."SDK_MINOR_VERSION"."SDK_PATCH_VERSION
#define EVB_VERSION "EC618_HW_V"EVB_MAJOR_VERSION"."EVB_MINOR_VERSION
#define VERSION_INFO "-- SDK Version: "SDK_VERSION" -- "STRING_EOL"-- EVB Version: "EVB_VERSION" -- "STRING_EOL
#define BSP_HEADER STRING_EOL"-- Board: "BOARD_NAME " -- "STRING_EOL VERSION_INFO "-- Compiled: "__DATE__" "__TIME__" -- "STRING_EOL
#define ATI_VERSION_INFO STRING_EOL"-- Board: "BOARD_NAME " -- "STRING_EOL "-- SDK Version: "SDK_VERSION" -- "STRING_EOL
#define SOFTVERSION MEIG_AP_VERSION
#define CREATE_SYMBOL(name,port) name ##port
typedef enum usart_port
{
    PORT_USART_0,
    PORT_USART_1,
    PORT_USART_2,
    PORT_USART_MAX,
    PORT_USART_INVALID
} usart_port_t;
extern ARM_DRIVER_USART *UsartPrintHandle;
extern ARM_DRIVER_USART *UsartUnilogHandle;
extern ARM_DRIVER_USART *UsartAtCmdHandle;
typedef void (*IRQ_Callback_t)();
uint8_t* getBuildInfo(void);
uint8_t* getATIVersionInfo(void);
uint8_t* getVersionInfo(void);
void FlushUnilogOutput(void);
void SetUnilogUart(usart_port_t port, uint32_t baudrate, _Bool startRecv);
void BSP_CommonInit(void);
void setOSState(uint8_t state);
uint8_t * getDebugDVersion(void);
void delay_us(uint32_t us);
#define BSP_CUSTOM_H 
void BSP_CustomInit(void);
uint32_t BSP_UsbGetVBUSMode(void);
uint32_t BSP_UsbGetVBUSWkupPad(void);
void Usim1GpioConfig(BOOL bSetUsimFunc);
BOOL BSP_SimGetSimStatus(void);
void reConfig(void);
#define _PS_OSTAS_H 
#define CMSIS_OS2_H_ 
typedef struct {
  uint32_t api;
  uint32_t kernel;
} osVersion_t;
typedef enum {
  osKernelInactive = 0,
  osKernelReady = 1,
  osKernelRunning = 2,
  osKernelLocked = 3,
  osKernelSuspended = 4,
  osKernelError = -1,
  osKernelReserved = 0x7FFFFFFFU
} osKernelState_t;
typedef enum {
  osThreadInactive = 0,
  osThreadReady = 1,
  osThreadRunning = 2,
  osThreadBlocked = 3,
  osThreadTerminated = 4,
  osThreadError = -1,
  osThreadReserved = 0x7FFFFFFF
} osThreadState_t;
typedef enum {
  osPriorityNone = 0,
  osPriorityIdle = 1,
  osPriorityLow = 8,
  osPriorityLow1 = 8+1,
  osPriorityLow2 = 8+2,
  osPriorityLow3 = 8+3,
  osPriorityLow4 = 8+4,
  osPriorityLow5 = 8+5,
  osPriorityLow6 = 8+6,
  osPriorityLow7 = 8+7,
  osPriorityBelowNormal = 16,
  osPriorityBelowNormal1 = 16+1,
  osPriorityBelowNormal2 = 16+2,
  osPriorityBelowNormal3 = 16+3,
  osPriorityBelowNormal4 = 16+4,
  osPriorityBelowNormal5 = 16+5,
  osPriorityBelowNormal6 = 16+6,
  osPriorityBelowNormal7 = 16+7,
  osPriorityNormal = 24,
  osPriorityNormal1 = 24+1,
  osPriorityNormal2 = 24+2,
  osPriorityNormal3 = 24+3,
  osPriorityNormal4 = 24+4,
  osPriorityNormal5 = 24+5,
  osPriorityNormal6 = 24+6,
  osPriorityNormal7 = 24+7,
  osPriorityAboveNormal = 32,
  osPriorityAboveNormal1 = 32+1,
  osPriorityAboveNormal2 = 32+2,
  osPriorityAboveNormal3 = 32+3,
  osPriorityAboveNormal4 = 32+4,
  osPriorityAboveNormal5 = 32+5,
  osPriorityAboveNormal6 = 32+6,
  osPriorityAboveNormal7 = 32+7,
  osPriorityHigh = 40,
  osPriorityHigh1 = 40+1,
  osPriorityHigh2 = 40+2,
  osPriorityHigh3 = 40+3,
  osPriorityHigh4 = 40+4,
  osPriorityHigh5 = 40+5,
  osPriorityHigh6 = 40+6,
  osPriorityHigh7 = 40+7,
  osPriorityRealtime = 48,
  osPriorityRealtime1 = 48+1,
  osPriorityRealtime2 = 48+2,
  osPriorityRealtime3 = 48+3,
  osPriorityRealtime4 = 48+4,
  osPriorityRealtime5 = 48+5,
  osPriorityRealtime6 = 48+6,
  osPriorityRealtime7 = 48+7,
  osPriorityISR = 56,
  osPriorityError = -1,
  osPriorityReserved = 0x7FFFFFFF
} osPriority_t;
typedef void (*osThreadFunc_t) (void *argument);
typedef void (*osTimerFunc_t) (void *argument);
typedef enum {
  osTimerOnce = 0,
  osTimerPeriodic = 1
} osTimerType_t;
#define osWaitForever 0xFFFFFFFFU
#define osFlagsWaitAny 0x00000000U
#define osFlagsWaitAll 0x00000001U
#define osFlagsNoClear 0x00000002U
#define osFlagsError 0x80000000U
#define osFlagsErrorUnknown 0xFFFFFFFFU
#define osFlagsErrorTimeout 0xFFFFFFFEU
#define osFlagsErrorResource 0xFFFFFFFDU
#define osFlagsErrorParameter 0xFFFFFFFCU
#define osFlagsErrorISR 0xFFFFFFFAU
#define osThreadDetached 0x00000000U
#define osThreadJoinable 0x00000001U
#define osMutexRecursive 0x00000001U
#define osMutexPrioInherit 0x00000002U
#define osMutexRobust 0x00000008U
typedef enum {
  osOK = 0,
  osError = -1,
  osErrorTimeout = -2,
  osErrorResource = -3,
  osErrorParameter = -4,
  osErrorNoMemory = -5,
  osErrorISR = -6,
  osStatusReserved = 0x7FFFFFFF
} osStatus_t;
typedef void *osThreadId_t;
typedef void *osTimerId_t;
typedef void *osEventFlagsId_t;
typedef void *osMutexId_t;
typedef void *osSemaphoreId_t;
typedef void *osMemoryPoolId_t;
typedef void *osMessageQueueId_t;
#define TZ_MODULEID_T 
typedef uint32_t TZ_ModuleId_t;
typedef struct {
  const char *name;
  uint32_t attr_bits;
  void *cb_mem;
  uint32_t cb_size;
  void *stack_mem;
  uint32_t stack_size;
  osPriority_t priority;
  TZ_ModuleId_t tz_module;
  uint32_t reserved;
} osThreadAttr_t;
typedef struct {
  const char *name;
  uint32_t attr_bits;
  void *cb_mem;
  uint32_t cb_size;
} osTimerAttr_t;
typedef struct {
  const char *name;
  uint32_t attr_bits;
  void *cb_mem;
  uint32_t cb_size;
} osEventFlagsAttr_t;
typedef struct {
  const char *name;
  uint32_t attr_bits;
  void *cb_mem;
  uint32_t cb_size;
} osMutexAttr_t;
typedef struct {
  const char *name;
  uint32_t attr_bits;
  void *cb_mem;
  uint32_t cb_size;
} osSemaphoreAttr_t;
typedef struct {
  const char *name;
  uint32_t attr_bits;
  void *cb_mem;
  uint32_t cb_size;
  void *mp_mem;
  uint32_t mp_size;
} osMemoryPoolAttr_t;
typedef struct {
  const char *name;
  uint32_t attr_bits;
  void *cb_mem;
  uint32_t cb_size;
  void *mq_mem;
  uint32_t mq_size;
} osMessageQueueAttr_t;
osStatus_t osKernelInitialize (void);
osStatus_t osKernelGetInfo (osVersion_t *version, char *id_buf, uint32_t id_size);
osKernelState_t osKernelGetState (void);
osStatus_t osKernelStart (void);
int32_t osKernelLock (void);
int32_t osKernelUnlock (void);
int32_t osKernelRestoreLock (int32_t lock);
uint32_t osKernelSuspend (void);
void osKernelResume (uint32_t sleep_ticks);
uint32_t osKernelGetTickCount (void);
uint32_t osTimeGetExpiryTime (osTimerId_t timer_id);
uint32_t osKernelGetTickFreq (void);
uint32_t osKernelGetSysTimerCount (void);
uint32_t osKernelGetSysTimerFreq (void);
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr);
const char *osThreadGetName (osThreadId_t thread_id);
osThreadId_t osThreadGetId (void);
osThreadState_t osThreadGetState (osThreadId_t thread_id);
uint32_t osThreadGetStackSize (osThreadId_t thread_id);
uint32_t osThreadGetStackSpace (osThreadId_t thread_id);
osStatus_t osThreadSetPriority (osThreadId_t thread_id, osPriority_t priority);
osPriority_t osThreadGetPriority (osThreadId_t thread_id);
osStatus_t osThreadYield (void);
osStatus_t osThreadSuspend (osThreadId_t thread_id);
uint8_t osThreadIsSuspendAll (void);
osStatus_t osThreadResume (osThreadId_t thread_id);
osStatus_t osThreadSuspendAll (void);
osStatus_t osThreadResumeAll (void);
osStatus_t osThreadDetach (osThreadId_t thread_id);
osStatus_t osThreadJoin (osThreadId_t thread_id);
__attribute__((noreturn)) void osThreadExit (void);
osStatus_t osThreadTerminate (osThreadId_t thread_id);
uint32_t osThreadGetCount (void);
uint32_t osThreadEnumerate (osThreadId_t *thread_array, uint32_t array_items);
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags);
uint32_t osThreadFlagsClear (uint32_t flags);
uint32_t osThreadFlagsGet (void);
uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout);
osStatus_t osDelay (uint32_t ticks);
osStatus_t osDelayUntil (uint32_t ticks);
osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr);
const char *osTimerGetName (osTimerId_t timer_id);
osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks);
osStatus_t osTimerStop (osTimerId_t timer_id);
uint32_t osTimerIsRunning (osTimerId_t timer_id);
osStatus_t osTimerDelete (osTimerId_t timer_id);
osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr);
const char *osEventFlagsGetName (osEventFlagsId_t ef_id);
uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags);
uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags);
uint32_t osEventFlagsGet (osEventFlagsId_t ef_id);
uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout);
osStatus_t osEventFlagsDelete (osEventFlagsId_t ef_id);
osMutexId_t osMutexNew (const osMutexAttr_t *attr);
const char *osMutexGetName (osMutexId_t mutex_id);
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout);
osStatus_t osMutexRelease (osMutexId_t mutex_id);
osThreadId_t osMutexGetOwner (osMutexId_t mutex_id);
osStatus_t osMutexDelete (osMutexId_t mutex_id);
osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr);
const char *osSemaphoreGetName (osSemaphoreId_t semaphore_id);
osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout);
osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id);
uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id);
osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id);
osMemoryPoolId_t osMemoryPoolNew (uint32_t block_count, uint32_t block_size, const osMemoryPoolAttr_t *attr);
const char *osMemoryPoolGetName (osMemoryPoolId_t mp_id);
void *osMemoryPoolAlloc (osMemoryPoolId_t mp_id, uint32_t timeout);
osStatus_t osMemoryPoolFree (osMemoryPoolId_t mp_id, void *block);
uint32_t osMemoryPoolGetCapacity (osMemoryPoolId_t mp_id);
uint32_t osMemoryPoolGetBlockSize (osMemoryPoolId_t mp_id);
uint32_t osMemoryPoolGetCount (osMemoryPoolId_t mp_id);
uint32_t osMemoryPoolGetSpace (osMemoryPoolId_t mp_id);
osStatus_t osMemoryPoolDelete (osMemoryPoolId_t mp_id);
osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr);
const char *osMessageQueueGetName (osMessageQueueId_t mq_id);
osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout);
osStatus_t osMessageQueuePutToFront (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout);
osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout);
uint32_t osMessageQueueGetCapacity (osMessageQueueId_t mq_id);
uint32_t osMessageQueueGetMsgSize (osMessageQueueId_t mq_id);
uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id);
uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id);
osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id);
osStatus_t osMessageQueueDelete (osMessageQueueId_t mq_id);
void *malloc( size_t Size );
void free( void *p );
void *calloc(size_t n,size_t Size );
void ostaskENTER_CRITICAL(void);
void ostaskEXIT_CRITICAL(void);
uint32_t ostaskENTER_CRITICAL_ISR(void);
void ostaskEXIT_CRITICAL_ISR(uint32_t isrm);
uint32_t osIsInISRContext(void);
#define CMS_TASK_NAME "CmsTask"
#define PS_TASK_STACK_SIZE 1536
#define UICC_CTRL_TASK_STACK_SIZE 2048
#define UICC_DRV_TASK_STACK_SIZE 1536
#define LWIP_TASK_STACK_SIZE 1536
#define PS_TASK_QUEUE_SIZE 20
#define OTHER_TASK_PRIORITY osPriorityNormal
#define CMS_TASK_PRIORITY osPriorityNormal2
#define CCM_TASK_PRIORITY osPriorityAboveNormal
#define UICC_CTRL_TASK_PRIORITY osPriorityAboveNormal1
#define CENAS_TASK_PRIORITY osPriorityAboveNormal2
#define CERRC_TASK_PRIORITY osPriorityAboveNormal4
#define CEUP_TASK_PRIORITY osPriorityAboveNormal7
#define UICC_DRV_TASK_PRIORITY osPriorityHigh1
typedef enum OsaTaskIdTag
{
    CCM_TASK_ID,
    NAS_TASK_ID,
    CERRC_TASK_ID,
    CEUP_TASK_ID,
    UICC_CTRL_TASK_ID,
    UICC_DRV_TASK_ID,
    CMS_TASK_ID,
    NUM_OF_REAL_TASKS,
    CEPHY_TASK_ID ,
} OsaTaskId;
typedef struct PsTaskInitDefTag
{
    OsaTaskId taskId;
    void (*entryPoint)();
    void *stack;
    INT16 stackSize;
    INT16 priority;
    void *queue;
    INT16 queueSize;
    const CHAR* taskName;
} PsTaskInitDef;
typedef void (*app_callback_fn)(void *ctx);
typedef struct appFunCbTag
{
  app_callback_fn function;
  void *ctx;
} appFunCb;
#define MSGQUEUE_OBJECTS (4)
typedef struct
{
    uint32_t uart_chann;
    uint32_t recv_cnt;
} msgqueue_obj_t;
void CmsTaskAndQCeate(osThreadFunc_t func, UINT32 stackSize, UINT32 queueCount, void *pStackMem, void *pQueueMem);
BOOL CmsTaskIsCreated(void);
osThreadId_t CmsTaskGetId(void);
void PsInitialiseTasks(BOOL taskCreatedBefore);
void PsOsGetLwipTaskMemory(void **tcbBuf, int *tcbSize, void **stackBuf, int *stackSize);
void registerAppEntry(osThreadFunc_t func, void *arg);
#define _DEBUG_LOG_H 
#define _DEBUG_TRACE_H 
#define _UNILOG_API_H 
#define UNILOG_TRACE_MAX_MODULE_VALUE (1024)
#define UNILOG_DMA_REQ_MODE_USB (0x3)
#define UNILOG_DMA_REQ_MODE_UART (0x0)
#define UNILOG_ID_CONSTRUCT(ownerId,moduleId,subId) ((ownerId << 28) | (moduleId << 21) | (subId << 11))
typedef enum
{
    UART_0_FOR_UNILOG = 0,
    UART_1_FOR_UNILOG = 1,
    UART_2_FOR_UNILOG = 2,
    USB_FOR_UNILOG = 5
} UnilogPeripheralType_e;
void uniLogModuleAllowTraces(uint16_t moduleID);
void uniLogModuleDisableTraces(uint16_t moduleID);
void uniLogModuleAllowAllTraces(void);
void uniLogModuleDisableAllTraces(void);
_Bool uniLogTraceAllowCheck(uint8_t debugLevel);
void uniLogFlushOut(void);
void uniLogForceOut(_Bool waitFifoOut);
void uniLogStop(void);
void uniLogStopHwLog(void);
_Bool uniLogIsInitialized(void);
void uniLogGetSettingFromFlash(void);
void swLogExcep(uint32_t swLogID, uint8_t debugLevel, ...);
void swLogPrintf(uint32_t swLogID, uint8_t debugLevel, ...);
void swLogDump(uint32_t swLogID, uint8_t debugLevel, uint32_t dumpLen, const uint8_t*pDump);
void swLogPrintfPolling(uint32_t swLogID, uint8_t debugLevel, ...);
void swLogDumpPolling(uint32_t swLogID, uint8_t debugLevel, uint32_t dumpLen, const uint8_t*pDump);
void uniLogSetPherType(UnilogPeripheralType_e periphType);
UnilogPeripheralType_e uniLogGetPherType(void);
_Bool unilogSwitch2UartLog(void);
_Bool unilogSwitch2UsbLog(void);
_Bool uniLogGetDumpRdyFlag(void);
#define UNILOG_CAT2(a,b) a ##b
#define UNILOG_PASTE2(a,b) UNILOG_CAT2(a, b)
#define UNILOG_PASTE3(a,b,c) UNILOG_PASTE2(UNILOG_PASTE2(a, b), c)
#define UNILOG_PASTE4(a,b,c,d) UNILOG_PASTE2(UNILOG_PASTE3(a, b, c), d)
#define UNILOG_UNIQUE_ID(ownerId,moduleId) UNILOG_PASTE4(ownerId ##__ ##moduleId ##__, __CURRENT_FILE_NAME__, _, __LINE__)
#define HIGH_LEVEL_LOG_NUM_CHECK_THRD 30
#define HIGH_LEVEL_LOG_PERCENT_IN_EACH_MODULE 50
typedef enum
{
    UNILOG_PHY_ONLINE = 0,
    UNILOG_PHY_OFFLINE = 1,
    UNILOG_PLAT_AP = 2,
    UNILOG_PLAT_CP = 3,
    UNILOG_PS1 = 4,
    UNILOG_PS2 = 5,
    UNILOG_CUSTOMER = 6,
    UNILOG_OWNERID_MAX = 15
}UniLogOwnerIdType_e;
typedef enum
{
    UNILOG_SIG_DUMP = 0,
    UNILOG_PLA_STRING = 1,
    UNILOG_PLA_INTERNAL_CMD = 2,
    UNILOG_PLA_DRIVER,
    UNILOG_PLA_HAL,
    UNILOG_EXCEP_PRINT,
    UNILOG_OSA,
    UNILOG_PMU,
    UNILOG_CCIO,
    UNILOG_ATCMD = 10,
    UNILOG_ATCMD_PARSER,
    UNILOG_ATCMD_EXEC,
    UNILOG_ATCMD_LWM2M,
    UNILOG_ATCMD_SOCK,
    UNILOG_PS_DIAL,
    UNILOG_PS_STK_BIP,
    UNILOG_CMS,
    UNILOG_SIM_BIP,
    UNILOG_PS_LPP = 20,
    UNILOG_CMS_PS_IL,
    UNILOG_CMS_SOCK_MGR,
    UNILOG_EC_API,
    UNILOG_IP_PKG_DUMP = 30,
    UNILOG_LWIP_CORE,
    UNILOG_LWIP_CORE_IP,
    UNILOG_LWIP_API,
    UNILOG_LWIP_OTHER,
    UNILOG_LWIP_PPP,
    UNILOG_TCPIP_NETMGR,
    UNILOG_TCPIP_NETADPT,
    UNILOG_TCPIP_TLS,
    UNILOG_TCPIP_APP,
    UNILOG_TCPIP_DHCPD = 40,
    UNILOG_TCPIP_SDK_API,
    UNILOG_TCPIP_PKG_DUMP,
    UNILOG_ROHC,
    UNILOG_ROHC_COMP,
    UNILOG_ROHC_DECOMP,
    UNILOG_LFS = 50,
    UNILOG_MQTT,
    UNILOG_HTTP,
    UNILOG_SSL,
    UNILOG_PLA_MIDWARE,
    UNILOG_PLA_APP,
    UNILOG_PLA_RAMDUMP = 60,
    UNILOG_DM,
    UNILOG_FOTA,
    UNILOG_ABUP_FOTA,
    UNILOG_ABUP_APP,
    UNILOG_CTWING,
    UNILOG_FTP,
    UNILOG_MCI = 80,
    UNILOG_PLAT_MOD_MAX = 127
}UniLogPlatModIdType_e;
typedef enum
{
    UNILOG_CUST_MOD_MAX = 127
}UniLogCustModIdType_e;
typedef enum {
    P_DEBUG,
    P_INFO,
    P_VALUE,
    P_SIG,
    P_WARNING,
    P_ERROR
} DebugTraceLevelType_e;
extern void uniLogDebugLevelSet(DebugTraceLevelType_e debugLevel);
extern void uniLogInitStart(UnilogPeripheralType_e periphType);
#define ECOMM_HEX_DUMP(owenerID,moduleID,subID,debugLevel,format,dumpLen,dump) do { swLogDump(owenerID ##__ ##moduleID ##__ ##subID, debugLevel, dumpLen, dump); {(void)format;} }while(0)
#define ECOMM_PRINTF(ownerId,moduleId,subId,debugLevel,format,...) do { swLogPrintf(ownerId ##__ ##moduleId ##__ ##subId, debugLevel, ##__VA_ARGS__); {(void)format;} }while(0)
#define ECOMM_TRACE(moduleId,subId,debugLevel,argLen,format,...) ECOMM_PRINTF(UNILOG_PLAT_AP, moduleId, subId, debugLevel, format, ##__VA_ARGS__)
#define ECOMM_DUMP(moduleID,subID,debugLevel,format,dumpLen,dump) ECOMM_HEX_DUMP(UNILOG_PLAT_AP, moduleID, subID, debugLevel, format, dumpLen, dump)
#define EXCEP_PRINTF(ownerId,moduleId,subId,debugLevel,format,...) do { swLogExcep(ownerId ##__ ##moduleId ##__ ##subId, debugLevel, ##__VA_ARGS__); {(void)format;} }while(0)
#define EXCEP_TRACE(moduleId,subId,debugLevel,argLen,format,...) EXCEP_PRINTF(UNILOG_PLAT_AP, moduleId, subId, debugLevel, format, ##__VA_ARGS__)
#define ECEXCEP_PRINTF(moduleId,subId,debugLevel,format,...) EXCEP_PRINTF(UNILOG_PLAT_AP, moduleId, subId, debugLevel, format, ##__VA_ARGS__)
#define ECPLAT_PRINTF(moduleId,subId,debugLevel,format,...) ECOMM_PRINTF(UNILOG_PLAT_AP, moduleId, subId, debugLevel, format, ##__VA_ARGS__)
#define ECPLAT_DUMP(moduleID,subID,debugLevel,format,dumpLen,dump) ECOMM_HEX_DUMP(UNILOG_PLAT_AP, moduleID, subID, debugLevel, format, dumpLen, dump)
#define ECCUST_PRINTF(moduleId,subId,debugLevel,format,...) ECOMM_PRINTF(UNILOG_CUSTOMER, moduleId, subId, debugLevel, format, ##__VA_ARGS__)
#define ECCUST_DUMP(moduleID,subID,debugLevel,format,dumpLen,dump) ECOMM_HEX_DUMP(UNILOG_CUSTOMER, moduleID, subID, debugLevel, format, dumpLen, dump)
#define _PLAT_CONFIG_H 
#define FS_PLAT_CONFIG_FILE_CURRENT_VERSION (0)
#define RAW_FLASH_PLAT_CONFIG_FILE_CURRENT_VERSION (1)
struct __attribute__((packed, aligned(1))) _config_file_header
{
    uint16_t fileBodySize;
    uint8_t version;
    uint8_t checkSum;
};
typedef struct _config_file_header config_file_header_t;
union __attribute__((packed, aligned(1))) _atPortFrameFormat
{
    uint32_t wholeValue;
    struct __attribute__((packed, aligned(1))) _config
    {
        uint32_t dataBits : 3;
        uint32_t parity : 2;
        uint32_t stopBits : 2;
        uint32_t flowControl : 3;
    } config;
};
typedef union _atPortFrameFormat atPortFrameFormat_t;
typedef enum
{
    PLAT_CFG_ULG_PORT_USB=0,
    PLAT_CFG_ULG_PORT_UART,
    PLAT_CFG_ULG_PORT_MIX,
    PLAT_CFG_ULG_PORT_MAX
} PlatCfgUlgPort_e;
struct __attribute__((packed, aligned(1))) _plat_config_fs
{
    uint32_t enablePM;
    uint8_t sleepMode;
    uint32_t slpWaitTime;
    uint32_t atPortBaudRate;
    atPortFrameFormat_t atPortFrameFormat;
    uint8_t ecSclkCfg;
};
typedef struct _plat_config_fs plat_config_fs_t;
struct __attribute__((packed, aligned(1))) _plat_config_raw_flash_v0
{
    uint8_t faultAction;
    uint8_t uartDumpPort;
    uint8_t startWDT;
    uint8_t logControl;
    uint32_t uartBaudRate;
    uint32_t logLevel;
    PlatCfgUlgPort_e logPortSel;
    uint8_t usbCtrl;
    uint8_t usbSwTrace;
    uint8_t usbSlpMask;
    uint16_t usbSlpThd;
    uint8_t pwrKeyMode;
};
typedef enum
{
    PLAT_CFG_FOTA_URC_PORT_USB=0,
    PLAT_CFG_FOTA_URC_PORT_UART,
    PLAT_CFG_FOTA_URC_PORT_MAXTYPE
} PlatCfgFotaUrcPortType_e;
#define PLAT_CFG_FOTA_URC_USB_PORT_IDX_MIN 0
#define PLAT_CFG_FOTA_URC_USB_PORT_IDX_MAX 2
#define PLAT_CFG_FOTA_URC_UART_PORT_IDX_MIN 0
#define PLAT_CFG_FOTA_URC_UART_PORT_IDX_MAX 1
#define PLAT_CFG_RAW_FLASH_RSVD_SIZE 27
struct __attribute__((packed, aligned(1))) _plat_config_raw_flash
{
    uint8_t faultAction;
    uint8_t uartDumpPort;
    uint8_t startWDT;
    uint8_t logControl;
    uint32_t uartBaudRate;
    uint32_t logLevel;
    PlatCfgUlgPort_e logPortSel;
    uint8_t usbCtrl;
    uint8_t usbSwTrace;
    uint8_t usbSlpMask;
    uint16_t usbSlpThd;
    uint8_t pwrKeyMode;
    uint8_t usbVBUSModeEn;
    uint8_t usbVBUSWkupPad;
    uint8_t usbNet;
    uint8_t usbVcomEnBitMap;
    uint32_t atPortBaudRate;
    uint8_t fotaUrcPortSel;
    uint8_t resv[27];
};
typedef struct _plat_config_raw_flash plat_config_raw_flash_t;
typedef struct _plat_config_raw_flash_v0 plat_config_raw_flash_v0_t;
struct __attribute__((packed, aligned(1))) _plat_info_layout
{
    config_file_header_t header;
    plat_config_raw_flash_t config;
    uint32_t fsAssertCount;
};
typedef struct _plat_info_layout plat_info_layout_t;
typedef enum _plat_config_id
{
    PLAT_CONFIG_ITEM_FAULT_ACTION = 0,
    PLAT_CONFIG_ITEM_UART_DUMP_PORT,
    PLAT_CONFIG_ITEM_START_WDT,
    PLAT_CONFIG_ITEM_LOG_CONTROL,
    PLAT_CONFIG_ITEM_LOG_BAUDRATE,
    PLAT_CONFIG_ITEM_LOG_LEVEL,
    PLAT_CONFIG_ITEM_ENABLE_PM,
    PLAT_CONFIG_ITEM_SLEEP_MODE,
    PLAT_CONFIG_ITEM_WAIT_SLEEP,
    PLAT_CONFIG_ITEM_AT_PORT_BAUDRATE,
    PLAT_CONFIG_ITEM_AT_PORT_FRAME_FORMAT,
    PLAT_CONFIG_ITEM_ECSCLK_CFG,
    PLAT_CONFIG_ITEM_LOG_PORT_SEL,
    PLAT_CONFIG_ITEM_USB_CTRL,
    PLAT_CONFIG_ITEM_USB_SW_TRACE_FLAG,
    PLAT_CONFIG_ITEM_USB_SLEEP_MASK,
    PLAT_CONFIG_ITEM_USB_SLEEP_THD,
    PLAT_CONFIG_ITEM_PWRKEY_MODE,
    PLAT_CONFIG_ITEM_USB_VBUS_MODE_EN,
    PLAT_CONFIG_ITEM_USB_VBUS_WKUP_PAD,
    PLAT_CONFIG_ITEM_USB_NET,
    PLAT_CONFIG_ITEM_USB_VCOM_EN_BMP,
    PLAT_CONFIG_ITEM_FOTA_URC_PORT_SEL,
    PLAT_CONFIG_ITEM_TOTAL_NUMBER
} plat_config_id_t;
void BSP_SavePlatConfigToFs(void);
void BSP_LoadPlatConfigFromFs(void);
plat_config_fs_t* BSP_GetFsPlatConfig(void);
void BSP_SavePlatConfigToRawFlash(void);
void BSP_LoadPlatConfigFromRawFlash(void);
plat_config_raw_flash_t* BSP_GetRawFlashPlatConfig(void);
uint32_t BSP_GetPlatConfigItemValue(plat_config_id_t id);
void BSP_SetPlatConfigItemValue(plat_config_id_t id, uint32_t value);
uint32_t BSP_GetFSAssertCount(void);
void BSP_SetFSAssertCount(uint32_t value);
void BSP_SetFsPorDefaultValue(void);
#define __AT_DEF_H__ 
#define __CMS_DEF_H__ 
#define __PS_OSA_SYS_H__ 
#define __PS_OSA_SIG_H__ 
#define OFFSETOF(type,body) ((UINT32)&(((type *)0)->body))
#define OSA_BIG_FAST_SIG_BODY_MAX_SIZE 128
typedef enum _SIG_EPAT_OSASIGIDTAG
{
    SIG_TIMER_EXPIRY = 0x0100,
    SIG_HIB_TIMER_EXPIRY,
    SIG_OSA_FAST_IPC,
    SIG_CP_PAGING_IMG_EVENT_IND,
    SIG_OSA_SIG_END = 0x0110,
    SIG_C2A_FREE_AP_MEMORY_REQ = 0x3102,
}OSASIGID;
typedef struct OsaTimerExpiry_Tag
{
    UINT16 timerEnum;
    UINT16 destTaskId;
}OsaTimerExpiry;
typedef struct OsaFastIpcSig_Tag
{
   UINT16 ipcMsgId;
   UINT16 msgBodyLen;
   UINT8 *pIpcMsg;
}OsaFastIpcSig;
typedef struct OsaHibTimerExpiry_Tag
{
    UINT8 hibTimerId;
    UINT8 reserved0;
    UINT16 reserved1;
}OsaHibTimerExpiry;
typedef enum _EPAT_CpPagingImgEventRet_enum
{
    BOOT_RET_NO_WAKEUP = 0,
    BOOT_RET_AP_CP_WAKEUP = 1,
    BOOT_RET_AP_WAKEUP = 2,
}CpPagingImgEventRet;
typedef enum _EPAT_CpPagingImgEventId_enum
{
    CP_PAGING_IMG_NO_EVENT = 0,
    CP_UE_PAGING_EVENT = 1,
    CP_MEAS_EVENT = 2,
    CP_RE_SELECT_EVENT = 3
}CpPagingImgEventId;
typedef struct CpPagingImgEventInd_Tag
{
    UINT8 eventId;
    BOOL bWakeupCp;
    UINT16 eventSize;
    void *pEvent;
}CpPagingImgEventInd;
typedef struct SignalBuf_Tag
{
    UINT16 sigId;
    UINT16 sigBodyLen;
    UINT8 sigBody[];
}SignalBuf;
#define OSA_GET_SIGNAL_FROM_BODY(pSigBody) (SignalBuf *)(((UINT8 *)(pSigBody)) - OFFSETOF(SignalBuf, sigBody))
typedef UINT32 OsaEmptySignal;
void OsaCreateSignal(UINT16 sigId, UINT16 sigBodySize, SignalBuf **signal);
void OsaCreateZeroSignal(UINT16 sigId, UINT16 sigBodySize, SignalBuf **signal);
void OsaCreateFastSignal(UINT16 sigId, UINT16 sigBodySize, SignalBuf **signal);
void OsaCreateZeroFastSignal(UINT16 sigId, UINT16 sigBodySize, SignalBuf **signal);
void OsaSendSignalToFront(UINT16 taskId, SignalBuf **signal);
void OsaDestroySignal(SignalBuf **signal);
void OsaDestroyFastSignal(SignalBuf **signal);
void OsaReceiveSignal(UINT16 taskId, SignalBuf **signal);
void OsaSendNoLogSignal(UINT16 taskId, SignalBuf **signal);
void OsaSendDumpSignal(UINT16 taskId, SignalBuf **signal);
void OsaSendNoDumpSignal(UINT16 taskId, SignalBuf **signal);
void OsaSendCustNoLogSignal(osMessageQueueId_t mq_id, SignalBuf **signal);
void OsaReceiveCustSignal(osMessageQueueId_t mq_id, SignalBuf **signal, UINT32 timeOut);
#define OsaCreateIsrSignal OsaCreateFastSignal
#define OsaCreateZeroIsrSignal OsaCreateZeroFastSignal
#define OsaDestroyIsrSignal OsaDestroyFastSignal
#define OsaSendSignal OsaSendDumpSignal
UINT32 OsaGetSignalCount(UINT16 taskId);
UINT32 OsaGetSignalSpace(UINT16 taskId);
#define __OSA_UTIL_H__ 
#define __PS_PDU_H__ 
typedef enum UlPduMemType_Tag
{
    UL_HEAP_MEM = 0,
    UL_LWIP_PKG_MEM,
    UL_STACK_MEM,
    UL_RBUF_MEM,
    UL_AFC_MEM,
    UL_MEM_TYPE_MAX = 15
}UlPduMemType;
typedef enum UlPduTickType_Tag
{
    UL_PDU_NO_TICK_INFO = 0,
    UL_PDU_DISCARD_TICK,
    UL_PDU_START_TICK
}UlPduTickType;
typedef struct UlPduBlock_Tag
{
    UINT8 memType :4;
    UINT8 bSameMem :1;
    UINT8 bFreed :1;
    UINT8 bContinue :1;
    UINT8 pbufBefore :1;
    UINT8 validOffset;
    UINT16 length;
    UINT8 *ptr;
    struct UlPduBlock_Tag *pNext;
    UINT32 epsId :4;
    UINT32 esmRai :2;
    UINT32 bExceptData :1;
    UINT32 bRohcFeedback :1;
    UINT32 bRohcComped :1;
    UINT32 bTestLoopback :1;
    UINT32 tickType :2;
    UINT32 pppCrcNok :1;
    UINT32 fastPathNextAction :2;
    UINT32 rsvd0 :1;
    UINT32 chanNo :5;
    UINT32 rsvd :11;
    UINT32 sysTick;
}UlPduBlock;
#define UL_PDU_BLOCK_SET_BASICS(ulpdu,chno,mtype,bsame,buf,len,bpbuf,bcont,next) do { ((UlPduBlock*)(ulpdu))->chanNo = (chno); ((UlPduBlock*)(ulpdu))->memType = (mtype); ((UlPduBlock*)(ulpdu))->bSameMem = (bsame); ((UlPduBlock*)(ulpdu))->ptr = (buf); ((UlPduBlock*)(ulpdu))->validOffset = 0; ((UlPduBlock*)(ulpdu))->length = (len); ((UlPduBlock*)(ulpdu))->pbufBefore = (bpbuf); ((UlPduBlock*)(ulpdu))->bContinue = (bcont); ((UlPduBlock*)(ulpdu))->pNext = (next); }while(0)
#define UL_PDU_BLOCK_INCR(ulpdu,n) do { EC_ASSERT(((UlPduBlock*)(ulpdu))->length >= (n), ((UlPduBlock*)(ulpdu))->length, n, ulpdu); ((UlPduBlock*)(ulpdu))->validOffset += (n); ((UlPduBlock*)(ulpdu))->length -= (n); }while(0)
#define UL_PDU_BLOCK_DECR(ulpdu,n) do { EC_ASSERT(((UlPduBlock*)(ulpdu))->validOffset >= (n), ((UlPduBlock*)(ulpdu))->validOffset, n, ulpdu); ((UlPduBlock*)(ulpdu))->validOffset -= (n); ((UlPduBlock*)(ulpdu))->length += (n); }while(0)
#define ROHC_DL_HDR_RSVD_LEN 80
#define LWIP_PBUF_STRUCT_LEN 24
#define RNDIS_ETH_NET_DL_RSVD_HDR_LEN 60
#define RNDIS_ETH_NET_DL_RSVD_TAILER_LEN 8
#define DL_PDU_MAGIC_WORD 0xA7C5
#define DL_PDU_BLOCK_SET_MAGIC_WORD(pDlPduBlock) ((pDlPduBlock)->magicWord = DL_PDU_MAGIC_WORD)
#define DL_PDU_BLOCK_CHECK_MAGIC_WORD(pDlPduBlock) ((pDlPduBlock)->magicWord == DL_PDU_MAGIC_WORD)
typedef enum DlPduMemType_Tag
{
    DL_HEAP_MEM = 0,
    DL_PS_PKG_MEM,
    DL_AFC_MEM,
    DL_MEM_TYPE_MAX = 15
}DlPduMemType;
typedef enum DlPduIpType_Tag
{
    DL_PDU_IP_TYPE_INVALID = 0,
    DL_PDU_IP_TYPE_V4 = 1,
    DL_PDU_IP_TYPE_V6 = 2,
}DlPduIpType;
typedef enum DlPduNextActType_Tag
{
    DL_PDU_NO_ACT = 0,
    DL_PDU_PARSE = 0,
    DL_PDU_DISCARD = 1,
    DL_PDU_NAT_PAT_MAP = 2,
    DL_PDU_NEED_FRAGEMENT = 3,
    DL_PDU_NEED_MSS_CHECK = 4,
    DL_PDU_NEED_WINDOWS_CHECK = 5,
    DL_PDU_NEED_NDS_RELAY = 6,
    DL_PDU_ADD_IPV4_ETH_RNDIS_HDR = 7,
    DL_PDU_ADD_IPV6_ETH_RNDIS_HDR_0 = 8,
    DL_PDU_ADD_IPV6_ETH_RNDIS_HDR_1 = 9,
    DL_PDU_ADD_IPV6_ETH_RNDIS_HDR_2 = 10,
    DL_PDU_ADD_RNDIS_HDR = 11,
    DL_PDU_ADD_IPV4_PPP_HDR = 12,
    DL_PDU_ADD_IPV6_PPP_HDR = 13,
    DL_PDU_ADD_IPV4_ETH_ECM_HDR = 14,
    DL_PDU_ADD_IPV6_ETH_ECM_HDR_0 = 15,
    DL_PDU_ADD_IPV6_ETH_ECM_HDR_1 = 16,
    DL_PDU_ADD_IPV6_ETH_ECM_HDR_2 = 17,
    DL_PDU_ADD_ECM_HDR = 18,
    DL_PDU_TO_LOCAL_WAN = 19,
    DL_PDU_TO_LOCAL_TCP_WINDOWS_CHECK_ETH = 20,
    DL_PDU_TO_LOCAL_TCP_WINDOWS_CHECK_PPP = 21,
    DL_PDU_ACT_TYPE_MAX = 31
}DlPduNextActType;
typedef enum UlPduNextActType_Tag
{
    UL_PDU_PARSE = 0,
    UL_PDU_ROHC_IP4 = 1,
    UL_PDU_ROHC_IP6 = 2,
    UL_PDU_ACT_TYPE_MAX = 3,
}UlPduNextActType;
typedef struct DlPduBlock_Tag
{
    UINT16 magicWord;
    UINT16 length;
    UINT8 *pPdu;
    struct DlPduBlock_Tag *pNext;
    UINT32 dlMemType : 4;
    UINT32 bOnlyDecomp : 1;
    UINT32 bIgnoreDecomp : 1;
    UINT32 bRohcFeedback : 1;
    UINT32 bRohcBuffRsvd : 1;
    UINT32 pbufBefore : 1;
    UINT32 bNetHdrRsvd : 1;
    UINT32 reserved0 : 1;
    UINT32 nextAct : 5;
    UINT32 reserved : 16;
}DlPduBlock;
#define DL_PDU_BLOCK_SET_BASICS(dlpdu,mtype,buf,len,bpbuf,next) do { ((DlPduBlock*)(dlpdu))->magicWord = DL_PDU_MAGIC_WORD; ((DlPduBlock*)(dlpdu))->dlMemType = (mtype); ((DlPduBlock*)(dlpdu))->pPdu = (buf); ((DlPduBlock*)(dlpdu))->length = (len); ((DlPduBlock*)(dlpdu))->pbufBefore = (bpbuf); ((DlPduBlock*)(dlpdu))->pNext = (next); }while(0)
#define OsaBit1Set(D,B) ((D) |= ((UINT32)1<<(B)))
#define OsaBit0Set(D,B) ((D) &= (~((UINT32)1<<(B))))
#define OsaIsBit1(D,B) ((((D)>>(B))&0x01) == 0x01)
#define OsaIsBit0(D,B) ((((D)>>(B))&0x01) == 0x00)
#define OsaBitsByteLen(bits) (((bits)+7)>>3)
#define OsaSetUint8BitsN(D,S,N,V) ((D) &= ~((~(0xFFFFFFFF<<(N)))<<(S)), (D) |= (((V)&(~(0xFFFFFFFF<<(N)))) << (S)))
#define OsaGetBitsN(D,S,N) (((D)>>(S))&(~(0xFFFFFFFF << (N))))
#define OSA_IE_BUF_STEP_SIZE 128
#define OSA_IE_BUF_MAX_SIZE 4096
#define Osa4ByteAlignLen(byteLen) (((byteLen)+3)&0xFFFFFFFC)
#define OsaSingleLinkAddOne(pHdr,pTailer,pNew) do { if ((pHdr) == PNULL) { OsaCheck((pTailer) == PNULL && (pNew) != PNULL && ((pNew)->pNext) == PNULL, (pTailer), ((pNew)->pNext), 0xABCDEF); (pHdr) = (pTailer) = (pNew); } else { OsaCheck((pTailer) != PNULL && (pNew) != PNULL && ((pNew)->pNext) == PNULL, (pTailer), ((pNew)->pNext), 0xFEDCBA); (pTailer)->pNext = (pNew); (pTailer) = (pNew); } }while(FALSE)
#define OsaSingleLinkAddList(pHdr,pTailer,pNewHdr,pNewTailer) do { if ((pHdr) == PNULL) { OsaCheck((pTailer) == PNULL && (pNewHdr) != PNULL && ((pNewTailer)->pNext) == PNULL, (pTailer), ((pNewTailer)->pNext), 0x12345678); (pHdr) = (pNewHdr); (pTailer) = (pNewTailer); } else { OsaCheck((pTailer) != PNULL && (pNewHdr) != PNULL && ((pNewTailer)->pNext) == PNULL, (pTailer), ((pNewTailer)->pNext), 0x87654321); (pTailer)->pNext = (pNewHdr); (pTailer) = (pNewTailer); } }while(FALSE)
typedef struct OsaIeBuffer_Tag
{
    struct OsaIeBuffer_Tag *pNext;
    UINT16 totalSize;
    UINT16 freeOffset;
    UINT8 pStart[];
}OsaIeBuffer;
typedef struct OsaIeMemInfo_Tag
{
    OsaIeBuffer *pBufHdr;
}OsaIeMemInfo;
UINT8 OsaBit1Search(UINT32 data);
UINT8 OsaBit0Search(UINT32 data);
UINT32 OsaBeZeroMemory(const void *pMem, UINT32 size);
void OsaIeMemInit(OsaIeMemInfo *pIeMemInfo, UINT16 estIeSize, void **ppRootIebuf);
void* OsaIeMemAllocate(OsaIeMemInfo *pIeMemInfo, UINT16 wantSize);
void OsaIeMemDestroy(OsaIeMemInfo *pIeMemInfo);
void OsaSetBufBitsValue(UINT8 *pBuf, UINT32 *startBitOffset, UINT8 bitsLen, UINT32 value);
UINT32 OsaGetBufBitsValue(const UINT8 *pBuf, UINT32 *startBitOffset, UINT8 bitsLen);
DlPduBlock* OsaAllocDlPduBlock(UINT32 len);
void OsaFreeOneDlPduBlock(DlPduBlock **pDlPduBlk);
void OsaFreeDlPduBlockList(DlPduBlock **pDlPduBlk);
void OsaFreeOneUlPduBlock(UlPduBlock **pUlPduBlk);
void OsaFreeUlPduBlockList(UlPduBlock **pUlPduBlk);
#define _STDLIB_H_ 
#define __need_size_t 
#define __need_wchar_t 
#define __need_NULL 
#undef __need_ptrdiff_t
#undef __need_size_t
#undef __need_wchar_t
#undef NULL
#define NULL ((void *)0)
#undef __need_NULL
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define _MACHSTDLIB_H_ 
#define _NEWLIB_ALLOCA_H 
#undef alloca
#define alloca(size) __builtin_alloca(size)

typedef struct
{
  int quot;
  int rem;
} div_t;
typedef struct
{
  long quot;
  long rem;
} ldiv_t;
typedef struct
{
  long long int quot;
  long long int rem;
} lldiv_t;
#define __compar_fn_t_defined 
typedef int (*__compar_fn_t) (const void *, const void *);
#define EXIT_FAILURE 1
#define EXIT_SUCCESS 0
#define RAND_MAX __RAND_MAX
int __locale_mb_cur_max (void);
#define MB_CUR_MAX __locale_mb_cur_max()
void abort (void) __attribute__ ((__noreturn__));
int abs (int);
__uint32_t arc4random (void);
__uint32_t arc4random_uniform (__uint32_t);
void arc4random_buf (void *, size_t);
int atexit (void (*__func)(void));
double atof (const char *__nptr);
float atoff (const char *__nptr);
int atoi (const char *__nptr);
int _atoi_r (struct _reent *, const char *__nptr);
long atol (const char *__nptr);
long _atol_r (struct _reent *, const char *__nptr);
void * bsearch (const void *__key,
         const void *__base,
         size_t __nmemb,
         size_t __size,
         __compar_fn_t _compar);
void *calloc(size_t, size_t) __attribute__((__malloc__)) __attribute__((__warn_unused_result__))
      __attribute__((__alloc_size__(1, 2))) ;
div_t div (int __numer, int __denom);
void exit (int __status) __attribute__ ((__noreturn__));
void free (void *) ;
char * getenv (const char *__string);
char * _getenv_r (struct _reent *, const char *__string);
char * _findenv (const char *, int *);
char * _findenv_r (struct _reent *, const char *, int *);
extern char *suboptarg;
int getsubopt (char **, char * const *, char **);
long labs (long);
ldiv_t ldiv (long __numer, long __denom);
void *malloc(size_t) __attribute__((__malloc__)) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(1))) ;
int mblen (const char *, size_t);
int _mblen_r (struct _reent *, const char *, size_t, _mbstate_t *);
int mbtowc (wchar_t *restrict, const char *restrict, size_t);
int _mbtowc_r (struct _reent *, wchar_t *restrict, const char *restrict, size_t, _mbstate_t *);
int wctomb (char *, wchar_t);
int _wctomb_r (struct _reent *, char *, wchar_t, _mbstate_t *);
size_t mbstowcs (wchar_t *restrict, const char *restrict, size_t);
size_t _mbstowcs_r (struct _reent *, wchar_t *restrict, const char *restrict, size_t, _mbstate_t *);
size_t wcstombs (char *restrict, const wchar_t *restrict, size_t);
size_t _wcstombs_r (struct _reent *, char *restrict, const wchar_t *restrict, size_t, _mbstate_t *);
char * mkdtemp (char *);
int mkstemp (char *);
int mkstemps (char *, int);
char * mktemp (char *) __attribute__ ((__deprecated__("the use of `mktemp' is dangerous; use `mkstemp' instead")));
char * _mkdtemp_r (struct _reent *, char *);
int _mkostemp_r (struct _reent *, char *, int);
int _mkostemps_r (struct _reent *, char *, int, int);
int _mkstemp_r (struct _reent *, char *);
int _mkstemps_r (struct _reent *, char *, int);
char * _mktemp_r (struct _reent *, char *) __attribute__ ((__deprecated__("the use of `mktemp' is dangerous; use `mkstemp' instead")));
void qsort (void *__base, size_t __nmemb, size_t __size, __compar_fn_t _compar);
int rand (void);
void *realloc(void *, size_t) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(2))) ;
void *reallocarray(void *, size_t, size_t) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(2, 3)));
void *reallocf(void *, size_t) __attribute__((__warn_unused_result__)) __attribute__((__alloc_size__(2)));
char * realpath (const char *restrict path, char *restrict resolved_path);
int rpmatch (const char *response);
void srand (unsigned __seed);
double strtod (const char *restrict __n, char **restrict __end_PTR);
double _strtod_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR);
float strtof (const char *restrict __n, char **restrict __end_PTR);
#define strtodf strtof
long strtol (const char *restrict __n, char **restrict __end_PTR, int __base);
long _strtol_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long strtoul (const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long _strtoul_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR, int __base);
int system (const char *__string);
long a64l (const char *__input);
char * l64a (long __input);
char * _l64a_r (struct _reent *,long __input);
int on_exit (void (*__func)(int, void *),void *__arg);
void _Exit (int __status) __attribute__ ((__noreturn__));
int putenv (char *__string);
int _putenv_r (struct _reent *, char *__string);
void * _reallocf_r (struct _reent *, void *, size_t);
int setenv (const char *__string, const char *__value, int __overwrite);
int _setenv_r (struct _reent *, const char *__string, const char *__value, int __overwrite);
char * __itoa (int, char *, int);
char * __utoa (unsigned, char *, int);
char * itoa (int, char *, int);
char * utoa (unsigned, char *, int);
int rand_r (unsigned *__seed);
double drand48 (void);
double _drand48_r (struct _reent *);
double erand48 (unsigned short [3]);
double _erand48_r (struct _reent *, unsigned short [3]);
long jrand48 (unsigned short [3]);
long _jrand48_r (struct _reent *, unsigned short [3]);
void lcong48 (unsigned short [7]);
void _lcong48_r (struct _reent *, unsigned short [7]);
long lrand48 (void);
long _lrand48_r (struct _reent *);
long mrand48 (void);
long _mrand48_r (struct _reent *);
long nrand48 (unsigned short [3]);
long _nrand48_r (struct _reent *, unsigned short [3]);
unsigned short *
       seed48 (unsigned short [3]);
unsigned short *
       _seed48_r (struct _reent *, unsigned short [3]);
void srand48 (long);
void _srand48_r (struct _reent *, long);
char * initstate (unsigned, char *, size_t);
long random (void);
char * setstate (char *);
void srandom (unsigned);
long long atoll (const char *__nptr);
long long _atoll_r (struct _reent *, const char *__nptr);
long long llabs (long long);
lldiv_t lldiv (long long __numer, long long __denom);
long long strtoll (const char *restrict __n, char **restrict __end_PTR, int __base);
long long _strtoll_r (struct _reent *, const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long long strtoull (const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long long _strtoull_r (struct _reent *, const char *restrict __n, char **restrict __end_PTR, int __base);
void cfree (void *);
int unsetenv (const char *__string);
int _unsetenv_r (struct _reent *, const char *__string);
int posix_memalign (void **, size_t, size_t) __attribute__((__nonnull__ (1)))
     __attribute__((__warn_unused_result__));
char * _dtoa_r (struct _reent *, double, int, int, int *, int*, char**);
void * _malloc_r (struct _reent *, size_t) ;
void * _calloc_r (struct _reent *, size_t, size_t) ;
void _free_r (struct _reent *, void *) ;
void * _realloc_r (struct _reent *, void *, size_t) ;
void _mstats_r (struct _reent *, char *);
int _system_r (struct _reent *, const char *);
void __eprintf (const char *, const char *, unsigned int, const char *);
void qsort_r (void *__base, size_t __nmemb, size_t __size, void *__thunk, int (*_compar)(void *, const void *, const void *))
             __asm__ ("" "__bsd_qsort_r");
extern long double _strtold_r (struct _reent *, const char *restrict, char **restrict);
extern long double strtold (const char *restrict, char **restrict);

#define _TIME_H_ 
#define __need_size_t 
#define __need_NULL 
#undef __need_ptrdiff_t
#undef __need_size_t
#undef __need_wchar_t
#undef NULL
#define NULL ((void *)0)
#undef __need_NULL
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define _MACHTIME_H_ 
#define _CLOCKS_PER_SEC_ 100
#define CLOCKS_PER_SEC _CLOCKS_PER_SEC_
#define CLK_TCK CLOCKS_PER_SEC

struct tm
{
  int tm_sec;
  int tm_min;
  int tm_hour;
  int tm_mday;
  int tm_mon;
  int tm_year;
  int tm_wday;
  int tm_yday;
  int tm_isdst;
};
clock_t clock (void);
double difftime (time_t _time2, time_t _time1);
time_t mktime (struct tm *_timeptr);
time_t time (time_t *_timer);
char *asctime (const struct tm *_tblock);
char *ctime (const time_t *_time);
struct tm *gmtime (const time_t *_timer);
struct tm *localtime (const time_t *_timer);
size_t strftime (char *restrict _s,
        size_t _maxsize, const char *restrict _fmt,
        const struct tm *restrict _t);
extern size_t strftime_l (char *restrict _s, size_t _maxsize,
     const char *restrict _fmt,
     const struct tm *restrict _t, locale_t _l);
char *asctime_r (const struct tm *restrict,
     char *restrict);
char *ctime_r (const time_t *, char *);
struct tm *gmtime_r (const time_t *restrict,
     struct tm *restrict);
struct tm *localtime_r (const time_t *restrict,
     struct tm *restrict);

void tzset (void);
void _tzset_r (struct _reent *);
typedef struct __tzrule_struct
{
  char ch;
  int m;
  int n;
  int d;
  int s;
  time_t change;
  long offset;
} __tzrule_type;
typedef struct __tzinfo_struct
{
  int __tznorth;
  int __tzyear;
  __tzrule_type __tzrule[2];
} __tzinfo_type;
__tzinfo_type *__gettzinfo (void);
extern long _timezone;
extern int _daylight;
extern char *_tzname[2];
#define tzname _tzname
#define CLOCK_ENABLED 1
#define CLOCK_DISABLED 0
#define CLOCK_ALLOWED 1
#define CLOCK_DISALLOWED 0
#define TIMER_ABSTIME 4
#define CLOCK_REALTIME ((clockid_t) 1)
#define OS_COMMON_H 
#define OsaCheck(cond,v1,v2,v3) EC_ASSERT((BOOL)(cond), (UINT32)(v1), (UINT32)(v2), (UINT32)(v3))
#define OsaAllocMemory(S) pvPortAssertMalloc((S))
#define OsaAllocZeroMemory(S) pvPortZeroAssertMalloc((S))
#define OsaAllocMemoryNoAssert(S) pvPortMalloc((S))
#define OsaAllocZeroMemoryNoAssert(S) pvPortZeroMalloc((S))
#define OsaFreeMemory(pPtr) do { OsaCheck((pPtr) != PNULL && (*(pPtr)) != PNULL, (pPtr), (*(pPtr)), 0); vPortFree(*(pPtr)); (*(pPtr)) = PNULL; }while(FALSE);
#define OsaFreeMemoryNoCheck(pPtr) do { vPortFree(*(pPtr)); (*(pPtr)) = PNULL; }while(FALSE)
#define OsaDebugBegin(cond,v1,v2,v3) if (!(cond)) { ECPLAT_PRINTF(UNILOG_OSA, OsaCheckDebugFalse_e_1, P_ERROR, "Debug Error, func: %s, line: %d, (0x%x, 0x%x, 0x%x)", __FUNCTION__, __LINE__, (UINT32)(v1), (UINT32)(v2), (UINT32)(v3));
#define OsaDebugEnd() }
#define SECONDS_TO_TICKS(S) (UINT32)((S)*configTICK_RATE_HZ)
#define MINUTES_TO_TICKS(M) (SECONDS_TO_TICKS((M)*60))
#define MILLISECONDS_TO_TICKS(MS) (SECONDS_TO_TICKS((MS))/1000)
#define SECONDS_TO_MILLISECONDS(S) (UINT32)((S) * 1000)
#define MINUTES_TO_MILLISECONDS(M) (SECONDS_TO_MILLISECONDS((M)*60))
#define TICKS_TO_SECONDS(T) (UINT32)((T)/configTICK_RATE_HZ)
#define TICKS_TO_MILLISECONDS(T) (UINT32)(((UINT64)(T)*1000)/configTICK_RATE_HZ)
typedef struct UnitQueue_Tag
{
    UINT8 totalNum;
    UINT8 validNum;
    UINT8 header;
    UINT8 entitySize;
    UINT8 *buf;
}UnitQueue;
#define UNIT_QUE_STEP 4
#define UNIT_QUE_MAX_SIZE 32
typedef UnitQueue SignalQueue;
typedef enum _EPAT_OsaHibTimerId_enum
{
    OSA_HIB_INVALID_TIMER = 0,
    PS_HIB_PLMN_PERIOD_OR_OOS_TIMER = 1,
    PS_HIB_EMM_T3245_TIMER,
    PS_HIB_EMM_T3247_TIMER,
    PS_HIB_EMM_T3324_TIMER,
    PS_HIB_EMM_T3325_TIMER,
    PS_HIB_EMM_T3346_TIMER,
    PS_HIB_EMM_T3402_TIMER,
    PS_HIB_EMM_T3411_TIMER,
    PS_HIB_EMM_T3412_TIMER,
    PS_HIB_EMM_T3448_TIMER = 10,
    PS_HIB_EMM_FORBIDDEN_TA_TIMER_ID,
    PS_HIB_EMM_BLOCK_PLMN_TIMER_ID,
    PS_HIB_POWER_ON_DELAY_TIMER,
    PS_HIB_EMM_EMERGENCY_CAMP_TIMER_ID,
    PS_HIB_ERRC_T320_TIMER = 30,
    PS_HIB_ERRC_T325_TIMER,
    PS_HIB_ERRC_T330_TIMER,
    PS_HIB_ERRC_BCCH_MOD_TIMER,
    PS_HIB_ERRC_LOG_INTERVAL_TIMER,
    PS_HIB_MAX_TIMER = 0x40,
    CMS_HIB_POWER_ON_DELAY_TIMER = 0x41,
    OSA_HIB_MAX_TIMER = 0xFF
}OsaHibTimerId;
typedef UINT32 OsaHibMs;
typedef UINT32 OsaHibSecond;
#define EC_TIME_RANG_MAX (10)
#define EC_TIME_FLASH_VERSION ((0x11) & 0xFFFFU)
typedef struct __attribute__((packed, aligned(1))) _timer_value
{
    unsigned int UTCsecs;
    unsigned int CTtimer;
    unsigned int timeZone;
} timer_value_t;
typedef struct __attribute__((packed, aligned(1))) _utc_timer_value
{
    unsigned int UTCtimer1;
    unsigned int UTCtimer2;
    unsigned int UTCsecs;
    unsigned int UTCms;
    int timeZone;
} utc_timer_value_t;
typedef enum {
    SYNC_NITZ_LOCAL_TIME,
    SET_LOCAL_TIME = 1,
}AtTimeOptVal;
typedef enum {
    NITZ_TIME_SRC,
    SNTP_TIME_SRC = 1,
    APP_TIME_SRC = 2,
    OTHER_TIME_SRC,
}AtTimeSrcVal;
typedef enum {
    AT_FLASH_TIME = 1,
    AT_FLASH_MAX,
}AtGetFlashVal;
void OsaHibTimerStart(OsaHibTimerId timerId, OsaHibMs nMs);
BOOL OsaHibTimerIsRunning(OsaHibTimerId timerId);
void OsaHibTimerStopAndDel(OsaHibTimerId timerId);
UINT32 OsaHibTimerGetRemainMs(OsaHibTimerId hibTId);
UINT32 OsaTaskFlagsSet(UINT16 taskId, UINT32 flags);
UINT32 OsaTaskFlagsWait(UINT32 waitFlags);
UINT32 OsaTaskFlagsClear(UINT32 clearFlags);
#define PSOSA 0x01
#define OsaPrintf(level,fmt,...) 
extern void GosLogDebugAssertInfo(UINT8 *pCond, UINT8 *pFile, UINT16 line, UINT32 var1, UINT32 var2, UINT32 var3);
extern void GosLogAssertInfo(UINT8 *pCond, UINT8 *pFile, UINT16 line, UINT32 var1, UINT32 var2, UINT32 var3);
typedef osTimerId_t OsaTimerId;
#define OSA_TIMER_NOT_CREATE 0
void OsaTimerExpiryFunc(void *argument);
#define OsaTimerNew(taskId,timerEnum,type) osTimerNew(OsaTimerExpiryFunc, type, (void *)(((taskId)<<16)|((timerEnum)&0xffff)), PNULL)
#define OsaTimerStart(TID,TICKS) osTimerStart((TID), (TICKS))
#define OsaTimerStop(TID) osTimerStop((TID))
#define OsaTimerIsRunning(TID) osTimerIsRunning((TID))
#define OsaTimerDelete(pTID) do { OsaCheck((pTID) != PNULL && *(pTID) != OSA_TIMER_NOT_CREATE, (pTID), 0, 0); osTimerDelete(*(pTID)); *(pTID) = OSA_TIMER_NOT_CREATE; }while(FALSE)
UINT32 OsaTimerGetRemainTicks(OsaTimerId timerId);
void UnitQueueInit(UnitQueue *queue, UINT8 entitySize);
void UnitEnQueue(UnitQueue *queue, void *entity);
void UnitDeQueue(UnitQueue *queue, void *entity);
BOOL UnitOnQueue(UnitQueue *queue);
void UnitFlushQueue(UnitQueue *queue);
#define SEEK_SET 0
#define SEEK_CUR 1
#define SEEK_END 2
#define RET_FILE_OK 0
#define RET_FILE_ERR 1
typedef UINT32 NVFILE_HANDLER;
NVFILE_HANDLER NVFopen(UINT32 fileId, UINT8 *mode);
UINT32 NVFclose(NVFILE_HANDLER fd);
UINT32 NVFread(void* buf, UINT32 size, UINT32 count, NVFILE_HANDLER fd);
UINT32 NVFwrite(void* buf, UINT32 size, UINT32 count, NVFILE_HANDLER fd);
UINT32 NVFtell(NVFILE_HANDLER fd);
UINT32 NVFseek(NVFILE_HANDLER fd, UINT32 offset, UINT8 seekType);
UINT32 NVFremove(NVFILE_HANDLER fd);
UINT8 OsaCalcCrcValue(const UINT8 *dataBuf, UINT16 bufSize);
typedef void* OSAFILE;
OSAFILE OsaFopen(const char *fileName, const char* mode);
INT32 OsaFtell(OSAFILE fp);
INT32 OsaFclose(OSAFILE fp);
UINT32 OsaFread(void *buf, UINT32 size, UINT32 count, OSAFILE fp);
UINT32 OsaFwrite(void *buf, UINT32 size, UINT32 count, OSAFILE fp);
INT32 OsaFseek(OSAFILE fp, INT32 offset, UINT8 seekType);
INT32 OsaFsize(OSAFILE fp);
UINT32 OsaFremove(const char *fileName);
#define OsaSigQueueInit(Q) UnitQueueInit((Q), sizeof(void *))
#define OsaSigEnQueue(Q,S) do { OsaCheck((S) != PNULL && *(S) != PNULL, (S), 0, 0); UnitEnQueue((Q), (S)); *(S) = PNULL; }while(FALSE)
#define OsaSigDeQueue(Q,S) do { OsaCheck((S) != PNULL && *(S) == PNULL, (S), 0, 0); UnitDeQueue((Q), (S)); OsaCheck((S) != PNULL && *(S) != PNULL, (S), 0, 0); }while(FALSE)
#define OsaSigOnQueue(Q) UnitOnQueue((Q))
#define OsaSigFlushQueue (Q) do { SignalBuf *sig = PNULL; while (UnitOnQueue((Q))) { UnitDeQueue((Q), &sig); OsaCheck(sig != PNULL, 0, 0, 0); OsaDestroySignal(&sig); OsaCheck(sig == PNULL, sig, 0, 0); } UnitFlushQueue((Q)); }while(FALSE)
CHAR *strdup(const CHAR *string);
BOOL OsaGetImeiNumSync(CHAR* imei);
INT32 OsaTimerSync(UINT32 srcType, UINT32 cmd, UINT32 Timer1, UINT32 Timer2);
time_t OsaSystemTimeReadSecs(void);
utc_timer_value_t *OsaSystemTimeReadUtc(void);
utc_timer_value_t *OsaSystemTimeReadRamUtc(void);
UINT8 OsaUintBit0Search(UINT32 data);
UINT8 OsaUintBit1Search(UINT32 data);
void OsaSrand(void);
UINT32 OsaRand(void);
struct tm *gmtime_ec(const time_t* tim_p, struct tm* res);
#define CMS_TASK_STACK_SIZE 3072
#define CMS_TASK_QUEUE_SIZE 30
#define BROADCAST_IND_HANDLER 0x0001
#define CMS_REQ_HANDLER 0x0060
#define PS_DIAL_REQ_HANDLER 0x0061
#define PS_STK_REQ_RSP_HANDLER 0x0062
#define PS_LPP_REQ_RSP_HANDLER 0x0064
#define PS_DIAL_PPP_REQ_HANDLER 0x0065
#define APP_PS_BLOCK_REQ_NUM 16
#define APP_PS_BLOCK_REQ_START_HANDLER 0x0020
#define APP_PS_BLOCK_REQ_END_HANDLER (APP_PS_BLOCK_REQ_START_HANDLER + APP_PS_BLOCK_REQ_NUM - 1)
#define CAM_CMI_SYNC_REQ_NUM 16
#define CAM_CMI_SYNC_REQ_START_HANDLER 0x0030
#define CAM_CMI_SYNC_REQ_END_HANDLER (CAM_CMI_SYNC_REQ_START_HANDLER + CAM_CMI_SYNC_REQ_NUM - 1)
#define CMS_SET_SRC_HANDLER(TID,subAtId,chanId) ((UINT16)(((TID)&0x1F) | (((subAtId)<<5)&0xE0) | (((chanId)<<8)&0xF00)))
#define CMS_GET_HANDLER_TID(srcHandler) ((srcHandler) & 0x1F)
#define CMS_GET_HANDLER_SUB_ATID(srcHandler) (((srcHandler) & 0xE0) >> 5)
#define CMS_GET_HANDLER_CHAN_ID(srcHandler) (((srcHandler) & 0xF00) >> 8)
#define CMS_GET_UINT16_HANDLER(srcHandler) ((srcHandler) & 0xFFFF)
#define CMS_DEFAULT_SUB_AT_ID 0
#define CMS_EC_MAX_SUB_AT_ID 4
#define CMS_REF_SUB_AT_1_ID 5
#define CMS_REF_SUB_AT_2_ID 6
#define CMS_REF_SUB_AT_3_ID 7
#define CMS_REF_SUB_AT_4_ID CMS_REF_SUB_AT_3_ID
#define CMS_REF_SUB_AT_5_ID CMS_REF_SUB_AT_3_ID
typedef enum AtcSignalQualitySubAtId_enum
{
    ATEC_SIGNAL_ECBCINFO_SUB_AT = 0,
    ATEC_SIGNAL_QUALITY_CSQ_SUB_AT = 1,
    ATEC_SIGNAL_QUALITY_CESQ_SUB_AT = 2,
    ATEC_SIGNAL_QCELL_SUB_AT = 5,
    ATEC_SIGNAL_QENG_SUB_AT = 6,
}AtcSignalQualitySubAtId;
#define CMS_GET_CMI_SG_ID(reqId) (((reqId)>>12)&0x000F)
#define CMS_GET_CMI_PRIM_ID(reqId) ((reqId)&0x0FFF)
#define CMS_SET_CMI_REQ_CNF_ID(sgId,primId) ((UINT16)(((sgId)<<12)|((primId)&0x0FFF)))
#define CMS_NULL_CHAR_LEN 1
typedef enum
{
    CMS_CHAN_RSVD = 0,
    CMS_CHAN_IND = CMS_CHAN_RSVD,
    CMS_CHAN_1 = 1,
    CMS_CHAN_DEFAULT = 1,
    CMS_CHAN_USB = 1,
    AT_CHAN_DEFAULT = 1,
    CMS_CHAN_2 = 2,
    CMS_RIL_API_CHAN = 2,
    AT_RIL_API_CHAN = 2,
    CMS_CHAN_3 = 3,
    CMS_CHAN_UART = 3,
    CMS_CHAN_4 = 4,
    CMS_CHAN_NUM = 5,
    CMS_CHAN_MAX = 15
}cmsChanId;
#define MID_WARE_USED_AT_CHAN_NUM 4
typedef enum CmsOsaTimerSubModId_enum
{
    CMS_TIMER_AT_SUB_MOD_ID = 0,
    CMS_TIMER_PS_LPP_SUB_MOD_ID = 1,
    CMS_TIMER_APP_PS_BLOCK_REQ_SUB_MOD_ID = 2,
    CMS_TIMER_SUB_MOD_ID_MAX = 15
}CmsOsaTimerSubModId;
#define CMS_SET_OSA_TIMER_ID(subMid,subTid) (UINT16)((((subMid)<<12)&0xF000) | ((subTid)&0xFFF))
#define CMS_GET_OSA_TIMER_SUB_MOD_ID(timerId) (((timerId)>>12)&0x0F)
extern UINT32 cmsDeepPmuCtrlBitmap;
typedef enum CmsDeepPmuVoteSubMod_Enum
{
    CMS_AT_UART_CHAN_PMU_MOD,
    CMS_PMU_MOD_MAX = 32
}CmsDeepPmuVoteSubMod;
#define CMS_SUB_MOD_ALLOW_DEEP_PMU(subMod) do { if ((subMod)<32 && (subMod)>=0) (cmsDeepPmuCtrlBitmap &= (~(1<<(subMod)))); else OsaCheck(FALSE, subMod, cmsDeepPmuCtrlBitmap, 0); }while(FALSE)
#define CMS_SUB_MOD_NOT_ALLOW_DEEP_PMU(subMod) do { if ((subMod)<32 && (subMod)>=0) (cmsDeepPmuCtrlBitmap |= (1<<(subMod))); else OsaCheck(FALSE, subMod, cmsDeepPmuCtrlBitmap, 0); }while(FALSE)
#define AT_SET_SRC_HANDLER(TID,atId,chanId) CMS_SET_SRC_HANDLER(TID, atId, chanId)
#define AT_GET_HANDLER_TID(srcHandler) CMS_GET_HANDLER_TID(srcHandler)
#define AT_GET_HANDLER_SUB_ATID(srcHandler) CMS_GET_HANDLER_SUB_ATID(srcHandler)
#define AT_GET_HANDLER_CHAN_ID(srcHandler) CMS_GET_HANDLER_CHAN_ID(srcHandler)
#define AT_GET_UINT16_HANDLER(srcHandler) CMS_GET_UINT16_HANDLER(srcHandler)
#define AT_MAX_ASYN_GUARD_TIMER_TID 31
#define AT_SET_ASYN_TIMER_ID(chanId,tid) (UINT16)((((CMS_TIMER_AT_SUB_MOD_ID)<<12)&0xF000) | (((chanId)<<8)&0x0F00) | ((tid)&0x1F))
#define AT_GET_ASYN_TIMER_CHAN_ID(timerId) (((timerId)>>8)&0x0F)
#define AT_GET_ASYN_TIMER_TID(timerId) ((timerId)&0x1F)
#define AT_SET_URC_DELAY_TIMER_ID(chanId) (UINT16)((((CMS_TIMER_AT_SUB_MOD_ID)<<12)&0xF000) | (((chanId)<<8)&0x0F00) | 0x20)
#define AT_IS_URC_DELAY_TIMER(timerId) (((timerId)&0xF0FF) == 0x0020)
#define AT_GET_URC_DELAY_TIMER_CHAN_ID(timerId) (((timerId)>>8)&0x0F)
#define AT_GET_CMI_SG_ID(reqId) CMS_GET_CMI_SG_ID(reqId)
#define AT_GET_CMI_PRIM_ID(reqId) CMS_GET_CMI_PRIM_ID(reqId)
#define AT_SET_CMI_REQ_CNF_ID(sgId,primId) CMS_SET_CMI_REQ_CNF_ID(sgId, primId)
#define ATEC_IND_RESP_1024_STR_LEN 1024
#define ATEC_IND_RESP_512_STR_LEN 512
#define ATEC_IND_RESP_256_STR_LEN 256
#define ATEC_IND_RESP_128_STR_LEN 128
#define ATEC_IND_RESP_64_STR_LEN 64
#define ATEC_IND_RESP_48_STR_LEN 48
#define ATEC_IND_RESP_32_STR_LEN 32
#define AT_DEC_NUM_STR_MAX_LEN 11
#define AT_HEX_NUM_STR_MAX_LEN 9
#define AT_BIN_NUM_STR_MAX_LEN 33
#define AT_ASCI_CTRL_Z 0x1A
#define AT_ASCI_ESC 0x1B
#define AT_CMD_BUF_MAX_LEN (1024 * 3)
#define AT_NUM_OF_ARRAY(array) (sizeof(array)/sizeof((array)[0]))
#define AT_CMD_PRE_DEFINE(name,atProcFunc,paramAttrList,cmdType,timeOutS) {name, (timeOutS), cmdType, (paramAttrList == PNULL ? 0 : (sizeof(paramAttrList)/sizeof(AtValueAttr))), paramAttrList, atProcFunc}
#define __AT_API_H__ 
#define __CMS_API_H__ 
#define CMS_MAX_DELAY_MS 0xEFFFFFFF
typedef enum _SIG_EPAT_cmsSigId_Enum
{
    SIG_CMS_BASE = 0x0900,
    AT_CMD_SIGNAL_BASE = 0x0900,
    SIG_AT_CMD_STR_REQ,
    SIG_AT_CMD_CONTINUE_REQ,
    SIG_AT_CMD_DATA_MODE_HS_CNF,
    AT_CMD_SIGNAL_END = 0x090F,
    APP_SIGNAL_BASE = 0x0910,
    SIG_CMS_APPL_REQ,
    SIG_CMS_APPL_CNF,
    SIG_CMS_APPL_IND,
    APP_SIGNAL_END = 0x091F,
    SIG_CMS_OTHER_BASE = 0x0940,
    SIG_CMS_PHY_WAKEUP_READY_IND,
    SIG_CMS_SYN_API_REQ,
    SIG_CMS_HIGH_PRI_SYN_API_REQ,
    SIG_CMS_BLOCK_API_REQ,
    SIG_CMS_NON_BLOCK_API_REQ,
    SIG_CMS_APMU_SC_CALIBR_REQ,
    SIG_CMS_APMU_SC_CALIBR_CANCEL_REQ,
    SIG_CMS_DCXO_NVM_UPDT_REQ,
    SIG_CMS_AUXADC_REQ,
    SIG_CMS_SEND_UART_STR_REQ,
    SIG_CMS_UTC_TIME_REQ,
    SIG_CMS_CP_BTOFFSET_UPD_REQ,
    SIG_CMS_APMU_COMM_TEST_REQ,
    SIG_CMS_CP_PAGING_EVENT_IND_ISR,
    SIG_CMS_SIM_HOT_SWAP_IND,
    SIG_CMS_PMU_PS_MODEM_START_IND,
    SIG_CMS_OTHER_END = 0x0960,
    CUSTOMER_SIGNAL_BASE = 0x0980,
    SIG_CUSTOMER_MSG_CALLBACK,
    SIG_CUSTOMER_REQ,
    SIG_CUSTOMER_CNF,
    SIG_CUSTOMER_IND,
    CUSTOMER_SIGNAL_END = 0x09FF
}cmsSigId;
typedef enum CmsRetId_enum
{
    CMS_RET_SUCC = 0,
    CMS_FAIL = -1,
    CMS_INVALID_PARAM = -2,
    CMS_BUSY = -3,
    CMS_LIST_FULL = -4,
    CMS_LIST_NOT_FOUND = -5,
    CMS_SEMP_ERROR = -6,
    CMS_TIME_OUT = -7,
    CMS_SIM_NOT_INSERT = -8,
    CMS_OPER_NOT_SUPPROT = -9,
    CMS_SIM_WRONG = -10,
    CMS_NOT_POWER_ON = -11,
    CMS_SIM_BUSY = -12,
    CMS_NO_MEM = -13,
    CMS_NO_RESOURCE = -14,
    CMS_AT_SENT_FAIL = -15,
    CMS_RET_CONTINUE = -127,
}_CmsRetId;
typedef INT32 CmsRetId;
typedef enum CmsAppLayerId_Enum
{
    APPL_BASE = 1,
    APPL_NM = 2,
    APPL_SOCKET = 3,
    APPL_MQTT = 4,
    APPL_CTW = 5,
    APPL_LWM2M = 6,
    APPL_HTTP = 7,
    APPL_SSL = 8,
    APPL_DTLS = 9,
    APPL_ECSOC = 10,
    APPL_ONENET = 11,
    APPL_CTLWM2M = 12,
    APPL_ADC = 13,
    APPL_EXAMPLE = 14,
    APPL_ECSRVSOC = 16,
    APPL_DM = 17,
    APPL_FWUPD = 18,
    APPL_ALARM = 19,
    APPL_FILE = 20,
    APPL_REF_SOC = 21,
    APPL_END = 0xFF
}CmsAppId;
typedef enum applRetCode_Enum
{
    APPL_RET_SUCC = 0,
    APPL_RET_FAIL = 1,
    APPL_RET_NETWORK_FAIL = 2,
    APPL_RET_END,
}ApplRetCode;
typedef enum AT_LWM2M_ERROR
{
    LWM2M_PARAM_ERROR = 1,
    LWM2M_SEMPH_ERROR = 2,
    LWM2M_CONFIG_ERROR = 3,
    LWM2M_NO_FREE_CLIENT = 4,
    LWM2M_NO_FIND_CLIENT = 5,
    LWM2M_OPERATION_NOT_SUPPORT = 6,
    LWM2M_ADDOBJ_FAILED = 7,
    LWM2M_NO_FIND_OBJ = 8,
    LWM2M_DELOBJ_FAILED = 9,
    LWM2M_NO_NETWORK = 10,
    LWM2M_INTER_ERROR = 11,
    LWM2M_REG_BAD_REQUEST = 12,
    LWM2M_REG_FORBIDEN = 13,
    LWM2M_REG_PRECONDITION = 14,
    LWM2M_REG_TIMEOUT = 15,
    LWM2M_SESSION_INVALID = 16,
    LWM2M_ALREADY_ADD = 17
}_AtLwm2mError;
typedef enum AT_CTLWM2M_ERROR
{
    CTLWM2M_OTHER_ERROR = 1,
    CTLWM2M_PARAM_NUM_ERROR = 2,
    CTLWM2M_PARAM_VALUE_ERROR = 3,
    CTLWM2M_TERMINAL_NOT_READY = 4,
    CTLWM2M_NOT_SUPPORT_SECURITY_MODE = 5,
    CTLWM2M_OPERATION_NOT_SUPPORT = 6,
    CTLWM2M_ADDOBJ_FAILED = 7,
    CTLWM2M_PARAM_NOT_INT = 8,
    CTLWM2M_DELOBJ_FAILED = 9,
    CTLWM2M_SEMPH_ERROR = 10,
    CTLWM2M_PARAM_LEN_OVERFLOW = 14,
    CTLWM2M_PLATFORM_NOT_READY = 15,
    CTLWM2M_DATALEN_NOT_EVEN = 17,
    CTLWM2M_NOT_ALLOWED_CONNECT = 32,
    CTLWM2M_NOT_SEND_COMMAND = 33,
    CTLWM2M_CREATE_SESSION_FAILED = 34
}_AtCtLwm2mError;
typedef struct CmsApplReq_Tag
{
    struct {
        UINT8 appId;
        UINT8 primId;
        UINT16 srcHandler;
    }header;
    UINT8 body[];
}CmsApplReq;
typedef struct CmsApplCnf_Tag
{
    struct {
        UINT8 appId;
        UINT8 primId;
        UINT16 srcHandler;
        UINT16 rc;
        UINT16 rsvd;
    }header;
    UINT8 body[];
}CmsApplCnf;
typedef struct CmsApplInd_Tag
{
    struct {
        UINT8 appId;
        UINT8 primId;
        UINT16 reqHandler;
    }header;
    UINT8 body[];
}CmsApplInd;
typedef struct CmsPmuIndTag
{
    UINT16 indId;
    UINT16 reserved;
}CmsPmuInd;
typedef struct CmsSimHotSwapIndTag
{
    BOOL bSimPlugIn;
    UINT8 reserved1;
    UINT16 reserved2;
}CmsSimHotSwapInd;
typedef struct custRetCnfTag
{
    struct {
        UINT16 cnfId;
        UINT16 srcHandler;
        UINT16 rc;
        UINT16 reserved;
    }header;
    UINT8 body[];
}custRetCnf;
typedef struct custRetIndTag
{
    struct {
        UINT16 indId;
        UINT16 srcHandler;
        UINT16 rc;
        UINT16 reserved;
    }header;
    UINT8 body[];
}custRetInd;
void cmsTaskInit(void);
CmsRetId applSendCmsCnf(UINT16 reqHandler, UINT16 rcCode, UINT8 appId, UINT8 primId, UINT16 primSize, void *pPrimBody);
CmsRetId applSendCmsInd(UINT16 reqHandler, UINT8 appId, UINT8 primId, UINT16 primSize, void *pPrimBody);
CmsRetId apmuWakeupPsNoneBlock(void);
CmsRetId apmuSendCmsCpStartSig(void);
void cmsStartPs(void);
void cmsStartPsNonBlock(void);
BOOL cmsIsPsReady(void);
#define AT_CHAN_NAME_SIZE 8
#define AT_UART_PRINT_MAX 256
#define UARTAT_CHAN_NAME "UARTAT"
#define UARTAT_CHAN_NAME_LEN 6
#define USBAT_CHAN_NAME "USBAT"
#define USBAT_CHAN_NAME_LEN 5
#define USBPPP_CHAN_NAME "USBPP"
#define USBPPP_CHAN_NAME_LEN 5
#define AT_DEFAULT_CHAN_NAME USBAT_CHAN_NAME
#define AT_DEFAULT_CHAN_NAME_LEN USBAT_CHAN_NAME_LEN
#define AT_CMD_STR_MAX_LEN 3072
typedef INT32 (*AtRespFunctionP)(UINT8 chanId, const CHAR *pStr, UINT32 strLen, void *pArg);
typedef INT32 (*AtUrcFunctionP)(UINT8 chanId, const CHAR *pStr, UINT32 strLen);
typedef INT32 (*AtRespPduFunctionP)(UINT8 chanId, DlPduBlock *pPdu, void *pArg);
typedef INT32 (*AtUrcPduFunctionP)(UINT8 chanId, DlPduBlock *pPdu);
typedef struct AtCmdStrReq_Tag
{
    UINT8 atChanId;
    UINT8 rsvd0;
    UINT16 atStrLen;
    CHAR *pAtStr;
}AtCmdStrReq;
typedef struct AtCmdDataModeHSCnf_Tag
{
    UINT8 atChanId;
    UINT8 rsvd[3];
}AtCmdDataModeHSCnf;
typedef struct AtChanRegInfo_tag
{
    CHAR chanName[8];
    AtRespFunctionP atRespFunc;
    void *pRespArg;
    AtUrcFunctionP atUrcFunc;
    AtRespPduFunctionP atRespPduFunc;
    AtUrcPduFunctionP atUrcPduFunc;
}AtChanRegInfo;
typedef struct AtCmdContinueReq_tag
{
    UINT8 atChanId;
    UINT8 rsvd0;
    UINT16 rsvd1;
}AtCmdContinueReq;
typedef struct AtRilAtCmdReqData_Tag
{
    CHAR *pCmdLine;
    UINT16 cmdLen;
    UINT16 rsvd;
    AtRespFunctionP respCallback;
    void *respData;
}AtRilAtCmdReqData;
INT32 atRegisterAtChannel(AtChanRegInfo *pAtRegInfo);
void atDeRegisterAtChannel(UINT8 atChanId);
void atSendAtcmdStrSig(UINT8 atChanId, const UINT8 *pCmdStr, UINT32 len);
void atSendAtcmdDataModeHSCnfSig(UINT8 atChanId);
void atUartPrintCallback(UINT16 paramSize, void *pParam);
#define atUartPrint(fmt,...) do { CHAR *PSTRUARTPRINT = (CHAR *)OsaAllocMemory(AT_UART_PRINT_MAX); if (PSTRUARTPRINT == PNULL) { OsaDebugBegin(FALSE, AT_UART_PRINT_MAX, 0, 0); OsaDebugEnd(); } else { snprintf(PSTRUARTPRINT, AT_UART_PRINT_MAX, fmt, ##__VA_ARGS__); cmsNonBlockApiCall(atUartPrintCallback, sizeof(void *), &PSTRUARTPRINT); } }while(FALSE)
CmsRetId atRilAtCmdReq(const CHAR *pAtCmdLine, UINT32 cmdLen, AtRespFunctionP respCallback, void *respData, UINT32 timeOutMs);
CmsRetId atRilRegisterUrcCallback(AtUrcFunctionP urcCallback);
CmsRetId atRilDeRegisterUrcCallback(void);
UINT8 atGetDtrCfg(UINT8 atChanId);
UINT8 atGetDcdCfg(UINT8 atChanId);
BOOL atGetDcdState(UINT8 atChanId);
BOOL atIsRITypeEnable(UINT8 atChanId);
void atRingIndDone(UINT8 atChanId);
void atDtrEventInd(UINT8 atChanId);
#define SLP_MANAGER_H 
#define _EC_PM_EXT_H 
extern uint8_t apFlashMem[];
extern uint8_t psSleep2Mem[];
#define PS_PMUTIME_TEST (1)
#define PMU_ENABLE_MAGIC 0x504D5545
#define PMU_DISABLE_MAGIC 0x504D5544
#define HIBCNT_10MS_MAXIMUM 0x0FFFFFFF
#define DEEPSLP_TIMER_MAXRANGE 0x9EC96A00
#define APMU_PLAT_AON_MEM_SIZE (1024)
#define APMU_MID_WARE_AON_MEM_SIZE (1792)
#define APMU_TCPIP_AON_MEM_SIZE (1024)
#define APMU_CERRC_BOOT_AON_MEM_SIZE (252)
#define PLAT_AON_MEM_ADDR (apFlashMem)
#define MID_WARE_AON_MEM_ADDR (apFlashMem + APMU_PLAT_AON_MEM_SIZE)
#define TCPIP_AON_MEM_ADDR (MID_WARE_AON_MEM_ADDR + APMU_MID_WARE_AON_MEM_SIZE)
#define CERRC_BOOT_AON_MEM_ADDR (TCPIP_AON_MEM_ADDR + APMU_TCPIP_AON_MEM_SIZE)
#define PS_AON_MEM_1_ADDR (apFlashMem + 4096)
#define PS_AON_MEM_2_ADDR (apFlashMem + 8192)
#define PS_SLEEP2_MEM_ADDR psSleep2Mem
#define PS_SLEEP2_MEM_SIZE 4096
#define HIB_SECONDS_TO_TICKS(S) (UINT32)(S)
#define HIB_MINUTES_TO_TICKS(M) (HIB_SECONDS_TO_TICKS(M)*60)
typedef enum PmuVoteSleepModule_enum
{
    PMU_SLEEP_UICC_MOD,
    PMU_SLEEP_SCT_MOD,
    PMU_SLEEP_AT_UART_MOD,
    PMU_SLEEP_NUM_OF_MOD
}PmuVoteSleepModule;
typedef enum PmuVoteDeepSlpModule_enum
{
    PMU_DEEPSLP_PS_CCM_MOD,
    PMU_DEEPSLP_PS_CEMM_MOD,
    PMU_DEEPSLP_PS_CERRC_MOD,
    PMU_DEEPSLP_PS_UICC_MOD,
    PMU_DEEPSLP_PS_LWIP_MOD,
    PMU_DEEPSLP_CMS_MOD,
    PMU_DEEPSLP_PS_CEUP_MOD,
    PMU_DEEPSLP_NUM_OF_MOD
}PmuVoteDeepSlpModule;
typedef enum PmuVoteOffModule_enum
{
    PMU_OFF_MODEM_MOD,
    PMU_OFF_USR_MOD,
    PMU_OFF_NUM_OF_MOD
}PmuVoteOffModule;
typedef enum
{
    AP_FLASHREQ_HIBTIMER = 0,
    AP_FLASHREQ_GLOBALCNT,
    AP_FLASHREQ_MIDWARE_CFG,
    AP_FLASHREQ_MIDWARE_AON,
    AP_FLASHREQ_LWIP,
    AP_FLASHREQ_CERRC_BOOT,
    AP_FLASHREQ_SECTOR0_END = AP_FLASHREQ_CERRC_BOOT,
    AP_FLASHREQ_RRC,
    AP_FLASHREQ_SECTOR1_END = AP_FLASHREQ_RRC,
    AP_FLASHREQ_CCM,
    AP_FLASHREQ_NAS,
    AP_FLASHREQ_UICC,
    AP_FLASHREQ_L2,
    AP_FLASHREQ_PDCP_PKG_STATIS,
    AP_FLASHREQ_SECTOR2_END = AP_FLASHREQ_PDCP_PKG_STATIS,
    AP_FLASHREQ_RSVD,
    AP_FLASHREQ_SECTOR3_END = AP_FLASHREQ_RSVD,
}APFlashWrReq_e;
typedef enum _EPAT_APSleepState_TAG
{
    AP_STATE_ACTIVE=0,
    AP_STATE_IDLE,
    AP_STATE_SLEEP1,
    AP_STATE_SLEEP2,
    AP_STATE_HIBERNATE,
    AP_STATE_OFF,
    NUM_AP_LP_MODE
} APSleepState;
typedef enum _EPAT_APBootFlag_e_TAG
{
    AP_BOOT_FROM_POWER_ON = 0x0,
    AP_BOOT_FROM_UNDEF = 0x1,
    AP_BOOT_FROM_AS1 = 0x2,
    AP_BOOT_FROM_AS2 = 0x3,
    AP_BOOT_FROM_AH = 0x4,
    AP_BOOT_FROM_AO = 0x5,
}APBootFlag_e;
typedef enum _pmuen_config_id
{
    PLAT_DISABLE_CONFIG_ACTION = 0,
    PLAT_ENABLE_CONFIG_ACTION,
    PLAT_ENABLE_ITEM_TOTAL_NUMBER
} PmuEnCfgId;
typedef enum PmuVotePlatInternal_enum
{
    PMU_SLEEP_ATCMD_MOD,
    PMU_SLEEP_NUM_OF_Other_MOD
}PmuVotePlatInternal;
typedef enum
{
 WAKEUP_PAD_0 = 0,
 WAKEUP_PAD_1,
 WAKEUP_PAD_2,
 WAKEUP_PAD_3,
 WAKEUP_PAD_4,
 WAKEUP_PAD_5,
 WAKEUP_LPUART,
 WAKEUP_LPUSB,
 WAKEUP_PWRKEY,
 WAKEUP_CHARGE,
 WAKEUP_PAD_MAX
}APmuWakeupPad_e;
typedef struct
{
 _Bool posEdgeEn;
 _Bool negEdgeEn;
 _Bool pullUpEn;
 _Bool pullDownEn;
}APmuWakeupPadSettings_t;
typedef void(* pmuPreDeepSlpCb_t)(void *pdata, APSleepState state);
typedef void(* pmuPostDeepSlpCb_t)(void *pdata, APSleepState state);
void apmuVoteToSleep1State(PmuVoteSleepModule pmuMod, BOOL bAllow);
void apmuVoteToSleep2State(PmuVoteDeepSlpModule pmuMod, BOOL bAllow);
void apmuVoteToHibState(PmuVoteDeepSlpModule pmuMod, BOOL bAllow);
void apmuVoteToOffState(PmuVoteOffModule pmuMod, BOOL bAllow);
BOOL apmuBVoteToSleep1State(PmuVoteSleepModule pmuMod);
BOOL apmuBVoteToSleep2State(PmuVoteDeepSlpModule pmuMod);
BOOL apmuBVoteToHibState(PmuVoteDeepSlpModule pmuMod);
BOOL apmuBVoteToSleep1State(PmuVoteSleepModule pmuMod);
void apmuGetSDKVoteDetail(uint32_t *sleepVoteFlag, uint32_t *sleep2VoteFlag, uint32_t *hibVoteFlag);
void apmuSetDeepestSleepMode(APSleepState state);
BOOL apmuBWakeupFromHib(void);
BOOL apmuBWakeupFromSleep1(void);
BOOL apmuBWakeupFromSleep2(void);
BOOL pmuBPsVoteToDeepSAPSleepState(void);
uint32_t apmuBuildWaitSlpCfg(uint32_t value);
uint32_t apmuGetWaitSlpCfg(uint32_t value);
void apmuSdkFlashWrReq(APFlashWrReq_e reqID);
BOOL apmuSdkFlashBlockBeWr(APFlashWrReq_e reqID);
void apmuPreDeepSlpCbRegister(PmuVoteDeepSlpModule module, pmuPreDeepSlpCb_t cb, void *pdata);
void apmuPostDeepSlpCbRegister(PmuVoteDeepSlpModule module, pmuPostDeepSlpCb_t cb, void *pdata);
void apmuGetPMUSettings(APSleepState defaultState);
BOOL apmuBPsVoteToDeepSlpState(void);
_Bool apmuGetSleepedFlag(void);
void apmuPrintPostPagingSlowCnt(void);
uint16_t apmuGetLatchExternalInt(void);
void ApmuWakeupProc(uint8_t wakeupEvent, uint8_t branchFlag);
void apmuSetWakeupPadCfg(APmuWakeupPad_e padNum, _Bool wakeupEn, APmuWakeupPadSettings_t *cfg);
void apmuGetWakeupPadCfg(APmuWakeupPad_e padNum, _Bool *isWakeupEn, APmuWakeupPadSettings_t *cfg);
APBootFlag_e apmuGetAPBootFlag(void);
APBootFlag_e apmuGetAPLLBootFlag(void);
void apmuIntInit(void);
void apmuRestoreHibTimer(void);
void apmuSetSwWakeupSlowCnt(void);
void apmuSetSwWakeupSlowCntFlash(void);
uint32_t apmuGetBT10MsCnt(void);
uint32_t apmuGetBTMsCnt(void);
uint32_t apmuGetBTSampleCnt(void);
void apmuSetCPFastBoot(_Bool force_on);
void apmuPsFullImageTransfer(_Bool toFullImage);
void ApmuWtdgStop(void);
void ApmuFeedWtdg(void);
void apmuRestoreBootFlag(void);
uint8_t AonRegGetAPBootFlag(void);
void AonRegSetSimLatchEnable(_Bool en);
_Bool AonRegGetSimLatchState(void);
uint8_t apmuGetImageType(void);
void apmuSetBootTimeStamp(_Bool isPostPaging, uint8_t index);
void apmuPrintBootTimeStamp(_Bool isPostPaging);
void apmuBTChangedFlag(int value);
#define BOOT_TIMESTAMP_SET(type,index) apmuSetBootTimeStamp(type, index)
#define BOOT_TIMESTAMP_PRINT(type) apmuPrintBootTimeStamp(type)
#define GD_FALSH 1
#define PY_FLASH 0
#define PMU_TIMING_CB_NUM 8
#define PMU_FLASH_WRITE_TIME_1SECTOR (39)
#define PMU_PREHIB_EXPECTED_CODE_RUNNING_TIME (PMU_FLASH_WRITE_TIME_1SECTOR*4+2)
#define PMU_PRESLP2_EXPECTED_CODE_RUNNING_TIME (PMU_FLASH_WRITE_TIME_1SECTOR*4+2)
#define PMU_WORTH_HIB_TIME (80+PMU_PREHIB_EXPECTED_CODE_RUNNING_TIME)
#define PMU_POSTHIB_EXPECTED_CODE_RUNNING_TIME (27)
#define PMU_WORTH_SLP2_TIME (80+PMU_PRESLP2_EXPECTED_CODE_RUNNING_TIME)
#define PMU_POSTSLP2_EXPECTED_CODE_RUNNING_TIME (27)
#define PMU_PRESLP_EXPECTED_CODE_RUNNING_TIME (5)
#define PMU_POSTSLP_EXPECTED_CODE_RUNNING_TIME (2)
#define PMU_WORTH_SLEEP_TIME (50+PMU_PRESLP_EXPECTED_CODE_RUNNING_TIME+PMU_POSTSLP_EXPECTED_CODE_RUNNING_TIME)
typedef enum
{
 DEEPSLP_TIMER_ID0 = 0,
 DEEPSLP_TIMER_ID1,
 DEEPSLP_TIMER_ID2,
 DEEPSLP_TIMER_ID3,
 DEEPSLP_TIMER_ID4,
 DEEPSLP_TIMER_ID5,
 DEEPSLP_TIMER_ID6,
 DEEPSLP_TIMER_ID7 = 7,
 DEEPSLP_TIMER_ID8 = 8,
 DEEPSLP_TIMER_ID9 = 9,
}slpManTimerID_e;
typedef struct
{
    uint16_t flash_write_time;
    uint16_t prehib_coderun_time;
    uint16_t preslp2_coderun_time;
    uint16_t preslp1_coderun_time;
    uint16_t posthib_coderun_time;
    uint16_t postslp2_coderun_time;
    uint16_t postslp1_coderun_time;
    uint16_t worth_hib_time;
    uint16_t worth_slp2_time;
    uint16_t worth_slp1_time;
}pmuTimeCfg_t;
typedef enum
{
 AonIOLatch_Disable = 0,
 AonIOLatch_Enable = 1,
}IOLatchEn;
#define SLP_CALLBACK_USRDEF_MAX_NUM 8
#define SLP_PLAT_VOTE_MAX_NUM 32
#define SLP_PLAT_VOTE_INFO_LEN 9
#define APP_BACKUP_XIP_ADDR (FLASH_MEM_BACKUP_ADDR + 0x2000)
#define APP_BACKUP_NONXIP_ADDR (FLASH_MEM_BACKUP_ADDR-FLASH_XIP_ADDR + 0x2000)
#define APP_BACKUP_SIZE (0x1000)
typedef enum
{
 SLPMAN_INVALID_STATE = 0,
 SLPMAN_SLEEP1_STATE,
 SLPMAN_SLEEP2_STATE,
 SLPMAN_HIBERNATE_STATE,
    MAX_SLEEP_STATE,
}slpManLpState;
typedef enum
{
    SLP_ACTIVE_STATE = 0,
 SLP_IDLE_STATE,
 SLP_SLP1_STATE,
    SLP_SLP2_STATE,
 SLP_HIB_STATE,
 SLP_STATE_MAX
}slpManSlpState_t;
typedef enum _EPAT_slpManWakeSrc_e_TAG
{
    WAKEUP_FROM_POR = 0,
    WAKEUP_FROM_RTC,
    WAKEUP_FROM_PAD,
    WAKEUP_FROM_LPUART,
    WAKEUP_FROM_LPUSB,
    WAKEUP_FROM_PWRKEY,
    WAKEUP_FROM_CHARG,
}slpManWakeSrc_e;
typedef void(* slpManBackupCb_t)(void *pdata, slpManLpState state);
typedef void(* slpManRestoreCb_t)(void *pdata, slpManLpState state);
typedef void (*slpManUsrDeepSlpTimerCb_Func)(uint8_t id);
typedef void (*slpManPmuTimingChangeCb_Func)(void);
typedef slpManSlpState_t (* slpUserdefSleepCb_Func)(void);
typedef struct
{
 slpManBackupCb_t backup_func;
 void *pdata;
}slpManBackupCbFunc_t;
typedef struct
{
 slpManBackupCb_t restore_func;
 void *pdata;
}slpManRestoreCbFunc_t;
typedef enum
{
 RET_TRUE,
 RET_UNKNOW_FALSE,
 RET_CB_ARRAY_FULL,
 RET_CALLBACK_EXIST,
 RET_CALLBACK_UNEXIST,
 RET_VOTE_SLP_OVERFLOW,
 RET_VOTE_SLP_UNDERFLOW,
 RET_ZERO_NAME_LEN,
 RET_INVALID_NAME,
 RET_VOTE_HANDLE_FULL,
 RET_INVALID_HANDLE,
 RET_INVALID_VOTE,
 RET_VOTE_CONFLICT,
 RET_GIVEBACK_FAILED,
 RET_HANDLE_NOT_FOUND,
}slpManRet_t;
typedef enum
{
    SLP_CALLBACK_GPR_MODULE = 0,
    SLP_CALLBACK_PAD_MODULE,
    SLP_CALLBACK_DMA_MODULE,
    SLP_CALLBACK_GPIO_MODULE,
    SLP_CALLBACK_LPUSART_MODULE,
    SLP_CALLBACK_LPUSB_MODULE,
    SLP_CALLBACK_USART_MODULE,
    SLP_CALLBACK_SPI_MODULE,
    SLP_CALLBACK_I2S_MODULE,
    SLP_CALLBACK_UNILOG_MODULE,
    SLP_CALLBACK_TIMER_MODULE,
    SLP_CALLBACK_I2C_MODULE,
    SLP_CALLBACK_ADC_MODULE,
    SLP_CALLBACK_SIM_MODULE,
    SLP_CALLBACK_SCT_MODULE,
    SLP_CALLBACK_WDT_MODULE,
    SLP_CALLBACK_ALM_MODULE,
    SLP_CALLBACK_ULDP_MODULE,
    SLP_CALLBACK_UTFC_MODULE,
    SLP_CALLBACK_KPC_MODULE,
    SLP_CALLBACK_ATCMD_MODULE,
    SLP_CALLBACK_MAX_NUM,
}slpCbModule_t;
typedef enum
{
 IOVOLT_1_65V = 0,
 IOVOLT_1_70V,
 IOVOLT_1_75V,
 IOVOLT_1_80V,
 IOVOLT_1_85V,
 IOVOLT_1_90V,
 IOVOLT_1_95V,
 IOVOLT_2_00V,
 IOVOLT_2_65V = 8,
 IOVOLT_2_70V,
 IOVOLT_2_75V,
 IOVOLT_2_80V,
 IOVOLT_2_85V,
 IOVOLT_2_90V,
 IOVOLT_2_95V,
 IOVOLT_3_00V,
 IOVOLT_3_05V = 16,
 IOVOLT_3_10V,
 IOVOLT_3_15V,
 IOVOLT_3_20V,
 IOVOLT_3_25V,
 IOVOLT_3_30V,
 IOVOLT_3_35V,
 IOVOLT_3_40V,
}IOVoltageSel_t;
typedef enum
{
    SLP_VOTE_USART = 0,
    SLP_VOTE_LPUSART,
    SLP_VOTE_LPUSB,
    SLP_VOTE_I2C,
    SLP_VOTE_SPI,
    SLP_VOTE_I2S,
    SLP_VOTE_ADC,
    SLP_VOTE_DMA,
    SLP_VOTE_TIMER,
    SLP_VOTE_PWRKEY,
    SLP_VOTE_MAX_NUM,
}slpDrvVoteModule_t;
typedef struct
{
 uint32_t drv_vote_slp_bitmap;
 uint8_t vote_counter[SLP_VOTE_MAX_NUM];
}slpManDrvVote_t;
typedef struct
{
 uint32_t plat_vote_slp1_bitmap;
 uint32_t plat_vote_slp2_bitmap;
 uint32_t plat_vote_hib_bitmap;
 uint32_t plat_vote_valid;
 uint8_t vote_counter[32];
 uint8_t plat_vote_info[32][9];
}slpManPlatVote_t;
slpManRet_t slpManRegisterPredefinedBackupCb(slpCbModule_t module, slpManBackupCb_t backup_cb, void *pdata);
slpManRet_t slpManRegisterPredefinedRestoreCb(slpCbModule_t module, slpManRestoreCb_t restore_cb, void *pdata);
slpManRet_t slpManRegisterUsrdefinedBackupCb(slpManBackupCb_t backup_cb, void *pdata);
slpManRet_t slpManRegisterUsrdefinedRestoreCb(slpManRestoreCb_t restore_cb, void *pdata);
slpManRet_t slpManUnregisterPredefinedBackupCb(slpCbModule_t module);
slpManRet_t slpManUnregisterPredefinedRestoreCb(slpCbModule_t module);
slpManRet_t slpManUnregisterUsrdefinedBackupCb(slpManBackupCb_t backup_cb);
slpManRet_t slpManUnregisterUsrdefinedRestoreCb(slpManRestoreCb_t restore_cb);
void slpManSetDrvVoteMask(uint32_t mask);
uint32_t slpManGetDrvVoteMask(void);
void slpManGetDrvBitmap(uint32_t *bitmap, uint32_t *mask);
slpManSlpState_t slpManPlatGetSlpState(void);
slpManWakeSrc_e slpManGetWakeupSrc(void);
void slpManGetPlatBitmap(uint32_t *slp_bitmap, uint32_t *slp2_bitmap, uint32_t *hib_bitmap);
slpManRet_t slpManApplyPlatVoteHandle(const char* name, uint8_t *handle);
slpManRet_t slpManGivebackPlatVoteHandle(uint8_t handle);
uint8_t *slpManGetVoteInfo(uint8_t handle);
slpManRet_t slpManPlatVoteDisableSleep(uint8_t handle, slpManSlpState_t status);
slpManRet_t slpManPlatVoteEnableSleep(uint8_t handle, slpManSlpState_t status);
slpManRet_t slpManPlatVoteForceEnableSleep(uint8_t handle, slpManSlpState_t status);
slpManRet_t slpManCheckVoteState(uint8_t handle, slpManSlpState_t *pstate, uint8_t *counter);
slpManRet_t slpManFindPlatVoteHandle(const char* name, uint8_t *handle);
void slpManSetPmuSleepMode(_Bool pmu_enable, slpManSlpState_t mode, _Bool save2flash);
void slpManRegisterUsrSlpDepthCb(slpUserdefSleepCb_Func callback);
void slpManAONIOLatchEn(IOLatchEn en);
void slpManUsim1LatchEn(IOLatchEn en);
IOLatchEn slpManAONIOGetLatchCfg(void);
void slpManAONIOPowerOn(void);
void slpManAONIOPowerOff(void);
slpManSlpState_t slpManGetLastSlpState(void);
void slpManDeepSlpTimerRegisterExpCb(slpManTimerID_e timerId, slpManUsrDeepSlpTimerCb_Func cb);
void slpManDeepSlpTimerStart(slpManTimerID_e timerId, uint32_t nMs);
_Bool slpManDeepSlpTimerIsRunning(uint8_t timerId);
void slpManDeepSlpTimerDel(uint8_t timerId);
uint32_t slpManDeepSlpTimerRemainMs(uint8_t timerId);
uint8_t slpManGetWakeupPinValue(void);
void slpManUpdateUserNVMem(void);
void slpManRestoreUsrNVMem(void);
uint8_t * slpManGetUsrNVMem(void);
void slpManFlushUsrNVMem(void);
void slpManStartWaitATTimer(void);
void slpManWaitATTimerSet(uint16_t nMs, _Bool save2flash);
void slpManNormalIOVoltSet(IOVoltageSel_t sel);
IOVoltageSel_t slpManNormalIOVoltGet(void);
IOVoltageSel_t slpManAONIOVoltGet(void);
void slpManAONIOVoltSet(IOVoltageSel_t sel);
_Bool slpManGetIOSelPin(void);
_Bool slpManGetChargePinValue(void);
_Bool slpManGetPwrkeyPinValue(void);
void slpManNormalIoPowerCtrl(_Bool isPwrOn);
void slpManSavePmuTimingCfg(pmuTimeCfg_t *cfg);
void slpManGetCurrentPmuTimingCfg(pmuTimeCfg_t *cfg);
uint32_t slpManGetEstimateSlpTime(void);
void slpManAPPSetAONFlag1(_Bool flag);
_Bool slpManAPPGetAONFlag1(void);
void slpManAPPSetAONFlag2(_Bool flag);
_Bool slpManAPPGetAONFlag2(void);
_Bool slpManExtIntPreProcess(uint8_t bitmap);
uint8_t slpManExcutePredefinedBackupCb(slpManLpState state);
uint8_t slpManExcutePredefinedRestoreCb(slpManLpState state);
uint8_t slpManExcuteUsrdefinedBackupCb(slpManLpState state);
uint8_t slpManExcuteUsrdefinedRestoreCb(slpManLpState state);
slpManRet_t slpManDrvVoteSleep(slpDrvVoteModule_t module, slpManSlpState_t status);
void slpManProductionTest(uint8_t mode);
uint32_t slpManGetWakeupSlowCnt(void);
uint32_t slpManGetCurSlowCnt(void);
uint32_t slpManGetSleepTime(void);
void slpManStartPowerOff(void);
void slpManAonWdtFeed(void);
void slpManAonWdtStop(void);
void slpManGetRawFlashEraseCnt(void *flashCntAry);
slpManRet_t slpManRegisterPmuTimingCb(slpManPmuTimingChangeCb_Func timingCb);
slpManRet_t slpManUnregisterPmuTimingCb(slpManPmuTimingChangeCb_Func timingCb);
void slpManPmuTimingChangedReq(void);
void slpManGetCPVoteStatus(_Bool *cpSleeped, uint8_t *cpVote);
_Bool slpManGetCPWakeupFlag(void);
_Bool slpManIsLocalTimePrecise(void);
#define __PS_LIB_API_H__ 
#define __CMS_UTIL_H__ 
#define CMS_MAGIC_WORDS 0xA4B6C9D2
#define CMS_MAGIC_WORDS_SIZE 4
#define CMS_SYN_API_BODY_MAX 1024
typedef CmsRetId (*CmsSynCallback)(UINT16 inputSize, void *pInput, UINT16 outputSize, void *pOutput);
typedef void (*CmsBlockCallback)(void *pArg);
typedef void (*CmsNonBlockCallback)(UINT16 paramSize, void *pParam);
typedef struct CmsSynApiInfo_Tag
{
    osSemaphoreId_t sem;
    CmsRetId retCode;
    CmsSynCallback cmsSynFunc;
    UINT16 inputSize;
    UINT16 outputSize;
    UINT32 hdrMagic;
    UINT8 param[];
}CmsSynApiInfo;
typedef struct CmsSynApiReq_Tag
{
    CmsSynApiInfo *pApiInfo;
}CmsSynApiReq;
typedef struct CmsBlockApiInfo_Tag
{
    osSemaphoreId_t sem;
    CmsRetId retCode;
    CmsBlockCallback cmsBlockFunc;
    UINT32 timeOutMs;
    UINT16 inputSize;
    UINT16 outputSize;
    void *pInput;
    void *pOutput;
}CmsBlockApiInfo;
typedef struct CmsBlockApiReq_Tag
{
    CmsBlockApiInfo *pApiInfo;
}CmsBlockApiReq;
typedef struct CmsNonBlockApiReq_Tag
{
    CmsNonBlockCallback cmsNonBlockFunc;
    UINT16 paramSize;
    UINT16 rsvd;
    UINT8 param[];
}CmsNonBlockApiReq;
INT8 cmsDigitCharToNum(UINT8 ch);
BOOL cmsHexStrToUInt(UINT32 *pOutput, const UINT8 *pHexStr, UINT32 strMaxLen);
BOOL cmsDecStrToUInt(UINT32 *pOutput, const UINT8 *pDecStr, UINT32 strMaxLen);
BOOL cmsBinStrToUInt(UINT32 *pOutput, const UINT8 *pBinStr, UINT32 strMaxLen);
BOOL cmsHexStrToInt(INT32 *pOutput, const UINT8 *pHexStr, UINT32 strMaxLen);
BOOL cmsDecStrToInt(INT32 *pOutput, const UINT8 *pDecStr, UINT32 strMaxLen);
BOOL cmsBinStrToInt(INT32 *pOutput, const UINT8 *pBinStr, UINT32 strMaxLen);
BOOL cmsBePureIntStr(CHAR * str);
INT32 cmsHexStrToHex(UINT8 *pOutput, UINT32 outBufSize, const CHAR *pHexStr, UINT32 strMaxLen);
INT32 cmsHexToHexStr(CHAR *pOutStr, UINT32 outBufSize, const UINT8 *pHexData, UINT32 hexLen);
INT32 cmsHexToLowHexStr(CHAR *pOutStr, UINT32 outBufSize, const UINT8 *pHexData, UINT32 hexLen);
BOOL cmsStrToUpper(CHAR* pStr);
INT8 cmsNumToChar(UINT8 num);
CmsRetId cmsSynApiCall(CmsSynCallback synFunc, UINT16 inputSize, void *pInput, UINT16 outputSize, void *pOutPut);
CmsRetId cmsHighPriSynApiCall(CmsSynCallback synFunc, UINT16 inputSize, void *pInput, UINT16 outputSize, void *pOutPut);
CmsRetId cmsBlockApiCall(CmsBlockCallback blockFunc, UINT16 inputSize, void *pInput, UINT16 outputSize, void *pOutPut, UINT32 timeOutMs);
CmsRetId cmsNonBlockApiCall(CmsNonBlockCallback nonBlockFunc, UINT16 inputSize, void *pInput);
void cmsProcHighPriSynApiReqSig(CmsSynApiReq *pSynApiReq);
void psCamCmiReq(UINT16 srcHdr, UINT8 sgId, UINT16 primId, UINT16 primSize, void *primBody);
#define TCPIP_NETWORK_MGR_H 
#define LWIP_HDR_OPT_H 
#define LWIP_HDR_CONFIG_H 
#define LWIP_HDR_DEBUG_H 
#define LWIP_HDR_ARCH_H 
#define __ARCH_CC_H__ 
#define LWIP_HDR_ERRNO_H 
#define LWIP_PROVIDE_ERRNO 
#define EDOM 1
#define ERANGE 2
#define ESRCH 3
#define EILSEQ 4
#define EINVAL 5
#define ENOMEM 6
#define E2BIG 7
#define ENOEXEC 8
#define EBADF 9
#define ECHILD 10
#define EAGAIN 11
#define EPERM 12
#define EACCES 13
#define EFAULT 14
#define ENOTBLK 15
#define EBUSY 16
#define EEXIST 17
#define EXDEV 18
#define ENODEV 19
#define ENOTDIR 20
#define EISDIR 21
#define ENOENT 22
#define ENFILE 23
#define EMFILE 24
#define ENOTTY 25
#define ETXTBSY 26
#define EFBIG 27
#define ENOSPC 28
#define ESPIPE 29
#define EROFS 30
#define EMLINK 31
#define EPIPE 32
#define EINTR 33
#define EIO 34
#define EDEADLK 35
#define ENAMETOOLONG 36
#define ENOLCK 37
#define ENOSYS 38
#define ENOTEMPTY 39
#define ELOOP 40
#define EWOULDBLOCK EAGAIN
#define ENOMSG 42
#define EIDRM 43
#define ECHRNG 44
#define EL2NSYNC 45
#define EL3HLT 46
#define EL3RST 47
#define ELNRNG 48
#define EUNATCH 49
#define ENOCSI 50
#define EL2HLT 51
#define EBADE 52
#define EBADR 53
#define EXFULL 54
#define ENOANO 55
#define EBADRQC 56
#define EBADSLT 57
#define EDEADLOCK EDEADLK
#define EBFONT 59
#define ENOSTR 60
#define ENODATA 61
#define ETIME 62
#define ENOSR 63
#define ENONET 64
#define ENOPKG 65
#define EREMOTE 66
#define ENOLINK 67
#define EADV 68
#define ESRMNT 69
#define ECOMM 70
#define EPROTO 71
#define EMULTIHOP 72
#define EDOTDOT 73
#define EBADMSG 74
#define EOVERFLOW 75
#define ENOTUNIQ 76
#define EBADFD 77
#define EREMCHG 78
#define ELIBACC 79
#define ELIBBAD 80
#define ELIBSCN 81
#define ELIBMAX 82
#define ELIBEXEC 83
#define ENXIO 84
#define ERESTART 85
#define ESTRPIPE 86
#define EUSERS 87
#define ENOTSOCK 88
#define EDESTADDRREQ 89
#define EMSGSIZE 90
#define EPROTOTYPE 91
#define ENOPROTOOPT 92
#define EPROTONOSUPPORT 93
#define ESOCKTNOSUPPORT 94
#define EOPNOTSUPP 95
#define EPFNOSUPPORT 96
#define EAFNOSUPPORT 97
#define EADDRINUSE 98
#define EADDRNOTAVAIL 99
#define ENETDOWN 100
#define ENETUNREACH 101
#define ENETRESET 102
#define ECONNABORTED 103
#define ECONNRESET 104
#define ENOBUFS 105
#define EISCONN 106
#define ENOTCONN 107
#define ESHUTDOWN 108
#define ETOOMANYREFS 109
#define ETIMEDOUT 110
#define ECONNREFUSED 111
#define EHOSTDOWN 112
#define EHOSTUNREACH 113
#define EALREADY 114
#define EINPROGRESS 115
#define ESTALE 116
#define EUCLEAN 117
#define ENOTNAM 118
#define ENAVAIL 119
#define EISNAM 120
#define EREMOTEIO 121
#define EDQUOT 122
#define ENOMEDIUM 123
#define EMEDIUMTYPE 124
#define EIFOOS 155
extern int errno;
#define _SYS_TIME_H_ 
struct timezone {
 int tz_minuteswest;
 int tz_dsttime;
};
#define DST_NONE 0
#define DST_USA 1
#define DST_AUST 2
#define DST_WET 3
#define DST_MET 4
#define DST_EET 5
#define DST_CAN 6
struct bintime {
 time_t sec;
 uint64_t frac;
};
static __inline void
bintime_addx(struct bintime *_bt, uint64_t _x)
{
 uint64_t _u;
 _u = _bt->frac;
 _bt->frac += _x;
 if (_u > _bt->frac)
  _bt->sec++;
}
static __inline void
bintime_add(struct bintime *_bt, const struct bintime *_bt2)
{
 uint64_t _u;
 _u = _bt->frac;
 _bt->frac += _bt2->frac;
 if (_u > _bt->frac)
  _bt->sec++;
 _bt->sec += _bt2->sec;
}
static __inline void
bintime_sub(struct bintime *_bt, const struct bintime *_bt2)
{
 uint64_t _u;
 _u = _bt->frac;
 _bt->frac -= _bt2->frac;
 if (_u < _bt->frac)
  _bt->sec--;
 _bt->sec -= _bt2->sec;
}
static __inline void
bintime_mul(struct bintime *_bt, u_int _x)
{
 uint64_t _p1, _p2;
 _p1 = (_bt->frac & 0xffffffffull) * _x;
 _p2 = (_bt->frac >> 32) * _x + (_p1 >> 32);
 _bt->sec *= _x;
 _bt->sec += (_p2 >> 32);
 _bt->frac = (_p2 << 32) | (_p1 & 0xffffffffull);
}
static __inline void
bintime_shift(struct bintime *_bt, int _exp)
{
 if (_exp > 0) {
  _bt->sec <<= _exp;
  _bt->sec |= _bt->frac >> (64 - _exp);
  _bt->frac <<= _exp;
 } else if (_exp < 0) {
  _bt->frac >>= -_exp;
  _bt->frac |= (uint64_t)_bt->sec << (64 + _exp);
  _bt->sec >>= -_exp;
 }
}
#define bintime_clear(a) ((a)->sec = (a)->frac = 0)
#define bintime_isset(a) ((a)->sec || (a)->frac)
#define bintime_cmp(a,b,cmp) (((a)->sec == (b)->sec) ? ((a)->frac cmp (b)->frac) : ((a)->sec cmp (b)->sec))
#define SBT_1S ((sbintime_t)1 << 32)
#define SBT_1M (SBT_1S * 60)
#define SBT_1MS (SBT_1S / 1000)
#define SBT_1US (SBT_1S / 1000000)
#define SBT_1NS (SBT_1S / 1000000000)
#define SBT_MAX 0x7fffffffffffffffLL
static __inline int
sbintime_getsec(sbintime_t _sbt)
{
 return (_sbt >> 32);
}
static __inline sbintime_t
bttosbt(const struct bintime _bt)
{
 return (((sbintime_t)_bt.sec << 32) + (_bt.frac >> 32));
}
static __inline struct bintime
sbttobt(sbintime_t _sbt)
{
 struct bintime _bt;
 _bt.sec = _sbt >> 32;
 _bt.frac = _sbt << 32;
 return (_bt);
}
static __inline int64_t
sbttons(sbintime_t _sbt)
{
 uint64_t ns;
 ns = _sbt;
 if (ns >= ((sbintime_t)1 << 32))
  ns = (ns >> 32) * 1000000000;
 else
  ns = 0;
 return (ns + (1000000000 * (_sbt & 0xffffffffu) >> 32));
}
static __inline sbintime_t
nstosbt(int64_t _ns)
{
 sbintime_t sb = 0;
 if (_ns >= ((sbintime_t)1 << 32)) {
  sb = (_ns / 1000000000) * ((sbintime_t)1 << 32);
  _ns = _ns % 1000000000;
 }
 sb += ((_ns * 9223372037ull) + 0x7fffffff) >> 31;
 return (sb);
}
static __inline int64_t
sbttous(sbintime_t _sbt)
{
 return ((1000000 * _sbt) >> 32);
}
static __inline sbintime_t
ustosbt(int64_t _us)
{
 sbintime_t sb = 0;
 if (_us >= ((sbintime_t)1 << 32)) {
  sb = (_us / 1000000) * ((sbintime_t)1 << 32);
  _us = _us % 1000000;
 }
 sb += ((_us * 9223372036855ull) + 0x7fffffff) >> 31;
 return (sb);
}
static __inline int64_t
sbttoms(sbintime_t _sbt)
{
 return ((1000 * _sbt) >> 32);
}
static __inline sbintime_t
mstosbt(int64_t _ms)
{
 sbintime_t sb = 0;
 if (_ms >= ((sbintime_t)1 << 32)) {
  sb = (_ms / 1000) * ((sbintime_t)1 << 32);
  _ms = _ms % 1000;
 }
 sb += ((_ms * 9223372036854776ull) + 0x7fffffff) >> 31;
 return (sb);
}
static __inline void
bintime2timespec(const struct bintime *_bt, struct timespec *_ts)
{
 _ts->tv_sec = _bt->sec;
 _ts->tv_nsec = ((uint64_t)1000000000 *
     (uint32_t)(_bt->frac >> 32)) >> 32;
}
static __inline void
timespec2bintime(const struct timespec *_ts, struct bintime *_bt)
{
 _bt->sec = _ts->tv_sec;
 _bt->frac = _ts->tv_nsec * (uint64_t)18446744073LL;
}
static __inline void
bintime2timeval(const struct bintime *_bt, struct timeval *_tv)
{
 _tv->tv_sec = _bt->sec;
 _tv->tv_usec = ((uint64_t)1000000 * (uint32_t)(_bt->frac >> 32)) >> 32;
}
static __inline void
timeval2bintime(const struct timeval *_tv, struct bintime *_bt)
{
 _bt->sec = _tv->tv_sec;
 _bt->frac = _tv->tv_usec * (uint64_t)18446744073709LL;
}
static __inline struct timespec
sbttots(sbintime_t _sbt)
{
 struct timespec _ts;
 _ts.tv_sec = _sbt >> 32;
 _ts.tv_nsec = sbttons((uint32_t)_sbt);
 return (_ts);
}
static __inline sbintime_t
tstosbt(struct timespec _ts)
{
 return (((sbintime_t)_ts.tv_sec << 32) + nstosbt(_ts.tv_nsec));
}
static __inline struct timeval
sbttotv(sbintime_t _sbt)
{
 struct timeval _tv;
 _tv.tv_sec = _sbt >> 32;
 _tv.tv_usec = sbttous((uint32_t)_sbt);
 return (_tv);
}
static __inline sbintime_t
tvtosbt(struct timeval _tv)
{
 return (((sbintime_t)_tv.tv_sec << 32) + ustosbt(_tv.tv_usec));
}
#define timespecclear(tvp) ((tvp)->tv_sec = (tvp)->tv_nsec = 0)
#define timespecisset(tvp) ((tvp)->tv_sec || (tvp)->tv_nsec)
#define timespeccmp(tvp,uvp,cmp) (((tvp)->tv_sec == (uvp)->tv_sec) ? ((tvp)->tv_nsec cmp (uvp)->tv_nsec) : ((tvp)->tv_sec cmp (uvp)->tv_sec))
#define timespecadd(tsp,usp,vsp) do { (vsp)->tv_sec = (tsp)->tv_sec + (usp)->tv_sec; (vsp)->tv_nsec = (tsp)->tv_nsec + (usp)->tv_nsec; if ((vsp)->tv_nsec >= 1000000000L) { (vsp)->tv_sec++; (vsp)->tv_nsec -= 1000000000L; } } while (0)
#define timespecsub(tsp,usp,vsp) do { (vsp)->tv_sec = (tsp)->tv_sec - (usp)->tv_sec; (vsp)->tv_nsec = (tsp)->tv_nsec - (usp)->tv_nsec; if ((vsp)->tv_nsec < 0) { (vsp)->tv_sec--; (vsp)->tv_nsec += 1000000000L; } } while (0)
#define timerclear(tvp) ((tvp)->tv_sec = (tvp)->tv_usec = 0)
#define timerisset(tvp) ((tvp)->tv_sec || (tvp)->tv_usec)
#define timercmp(tvp,uvp,cmp) (((tvp)->tv_sec == (uvp)->tv_sec) ? ((tvp)->tv_usec cmp (uvp)->tv_usec) : ((tvp)->tv_sec cmp (uvp)->tv_sec))
#define timeradd(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec + (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec + (uvp)->tv_usec; if ((vvp)->tv_usec >= 1000000) { (vvp)->tv_sec++; (vvp)->tv_usec -= 1000000; } } while (0)
#define timersub(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec - (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec - (uvp)->tv_usec; if ((vvp)->tv_usec < 0) { (vvp)->tv_sec--; (vvp)->tv_usec += 1000000; } } while (0)
#define ITIMER_REAL 0
#define ITIMER_VIRTUAL 1
#define ITIMER_PROF 2
struct itimerval {
 struct timeval it_interval;
 struct timeval it_value;
};

int utimes (const char *__path, const struct timeval *__tvp);
int adjtime (const struct timeval *, struct timeval *);
int futimes (int, const struct timeval *);
int lutimes (const char *, const struct timeval *);
int settimeofday (const struct timeval *, const struct timezone *);
int getitimer (int __which, struct itimerval *__value);
int setitimer (int __which, const struct itimerval *restrict __value,
     struct itimerval *restrict __ovalue);
int gettimeofday (struct timeval *restrict __p,
     void *restrict __tz);

#define LWIP_PLATFORM_BYTESWAP 0
#define LWIP_PROVIDE_ERRNO 
#define X8_F "02x"
#define U16_F "u"
#define S16_F "d"
#define X16_F "x"
#define U32_F "u"
#define S32_F "d"
#define X32_F "x"
#define SZT_F U32_F
#define PACK_STRUCT_STRUCT __attribute__( (packed) )
#define LWIP_LOGE(fmt,arg...) LOG_E(lwip, "[lwip]: "fmt, ##arg)
#define LWIP_LOGW(fmt,arg...) LOG_W(lwip, "[lwip]: "fmt, ##arg)
#define LWIP_LOGI(fmt,arg...) LOG_I(lwip ,"[lwip]: "fmt, ##arg)
#define lwipprintf(fmt,...) 
#define LWIP_PLATFORM_DIAG(x) do { lwipprintf x; } while(0)
#define LWIP_PLATFORM_ASSERT(x) do { lwipprintf("Assertion \"%s\" failed at line %d in %s\n", x, __LINE__, __FILE__); fflush(NULL);} while(0)
#define LWIP_ERROR(message,expression,handler) do { if (!(expression)) { lwipprintf("Assertion \"%s\" failed at line %d in %s\n", message, __LINE__, __FILE__); fflush(NULL);handler;} } while(0)
#define LWIP_NO_STDDEF_H 0
#define LWIP_NO_STDINT_H 0
typedef UINT8 u8_t;
typedef INT8 s8_t;
typedef UINT16 u16_t;
typedef INT16 s16_t;
typedef UINT32 u32_t;
typedef INT32 s32_t;
typedef UINT32 mem_ptr_t;
typedef UINT32 sys_prot_t;
#define LWIP_RAND() ((u32_t)rand())
#define LWIP_NO_INTTYPES_H 0
#define _INTTYPES_H 
#define __need_wchar_t 
#undef __need_ptrdiff_t
#undef __need_size_t
#undef __need_wchar_t
#undef NULL
#define NULL ((void *)0)
#undef __need_NULL
#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
#define __STRINGIFY(a) #a
#define __PRI8(x) __INT8 __STRINGIFY(x)
#define __PRI8LEAST(x) __LEAST8 __STRINGIFY(x)
#define __PRI8FAST(x) __FAST8 __STRINGIFY(x)
#define PRId8 __PRI8(d)
#define PRIi8 __PRI8(i)
#define PRIo8 __PRI8(o)
#define PRIu8 __PRI8(u)
#define PRIx8 __PRI8(x)
#define PRIX8 __PRI8(X)
#define PRIdLEAST8 __PRI8LEAST(d)
#define PRIiLEAST8 __PRI8LEAST(i)
#define PRIoLEAST8 __PRI8LEAST(o)
#define PRIuLEAST8 __PRI8LEAST(u)
#define PRIxLEAST8 __PRI8LEAST(x)
#define PRIXLEAST8 __PRI8LEAST(X)
#define PRIdFAST8 __PRI8FAST(d)
#define PRIiFAST8 __PRI8FAST(i)
#define PRIoFAST8 __PRI8FAST(o)
#define PRIuFAST8 __PRI8FAST(u)
#define PRIxFAST8 __PRI8FAST(x)
#define PRIXFAST8 __PRI8FAST(X)
#define __PRI16(x) __INT16 __STRINGIFY(x)
#define __PRI16LEAST(x) __LEAST16 __STRINGIFY(x)
#define __PRI16FAST(x) __FAST16 __STRINGIFY(x)
#define __SCN16(x) __INT16 __STRINGIFY(x)
#define __SCN16LEAST(x) __LEAST16 __STRINGIFY(x)
#define __SCN16FAST(x) __FAST16 __STRINGIFY(x)
#define PRId16 __PRI16(d)
#define PRIi16 __PRI16(i)
#define PRIo16 __PRI16(o)
#define PRIu16 __PRI16(u)
#define PRIx16 __PRI16(x)
#define PRIX16 __PRI16(X)
#define SCNd16 __SCN16(d)
#define SCNi16 __SCN16(i)
#define SCNo16 __SCN16(o)
#define SCNu16 __SCN16(u)
#define SCNx16 __SCN16(x)
#define PRIdLEAST16 __PRI16LEAST(d)
#define PRIiLEAST16 __PRI16LEAST(i)
#define PRIoLEAST16 __PRI16LEAST(o)
#define PRIuLEAST16 __PRI16LEAST(u)
#define PRIxLEAST16 __PRI16LEAST(x)
#define PRIXLEAST16 __PRI16LEAST(X)
#define SCNdLEAST16 __SCN16LEAST(d)
#define SCNiLEAST16 __SCN16LEAST(i)
#define SCNoLEAST16 __SCN16LEAST(o)
#define SCNuLEAST16 __SCN16LEAST(u)
#define SCNxLEAST16 __SCN16LEAST(x)
#define PRIdFAST16 __PRI16FAST(d)
#define PRIiFAST16 __PRI16FAST(i)
#define PRIoFAST16 __PRI16FAST(o)
#define PRIuFAST16 __PRI16FAST(u)
#define PRIxFAST16 __PRI16FAST(x)
#define PRIXFAST16 __PRI16FAST(X)
#define SCNdFAST16 __SCN16FAST(d)
#define SCNiFAST16 __SCN16FAST(i)
#define SCNoFAST16 __SCN16FAST(o)
#define SCNuFAST16 __SCN16FAST(u)
#define SCNxFAST16 __SCN16FAST(x)
#define __PRI32(x) __INT32 __STRINGIFY(x)
#define __SCN32(x) __INT32 __STRINGIFY(x)
#define __PRI32LEAST(x) __LEAST32 __STRINGIFY(x)
#define __SCN32LEAST(x) __LEAST32 __STRINGIFY(x)
#define __PRI32FAST(x) __FAST32 __STRINGIFY(x)
#define __SCN32FAST(x) __FAST32 __STRINGIFY(x)
#define PRId32 __PRI32(d)
#define PRIi32 __PRI32(i)
#define PRIo32 __PRI32(o)
#define PRIu32 __PRI32(u)
#define PRIx32 __PRI32(x)
#define PRIX32 __PRI32(X)
#define SCNd32 __SCN32(d)
#define SCNi32 __SCN32(i)
#define SCNo32 __SCN32(o)
#define SCNu32 __SCN32(u)
#define SCNx32 __SCN32(x)
#define PRIdLEAST32 __PRI32LEAST(d)
#define PRIiLEAST32 __PRI32LEAST(i)
#define PRIoLEAST32 __PRI32LEAST(o)
#define PRIuLEAST32 __PRI32LEAST(u)
#define PRIxLEAST32 __PRI32LEAST(x)
#define PRIXLEAST32 __PRI32LEAST(X)
#define SCNdLEAST32 __SCN32LEAST(d)
#define SCNiLEAST32 __SCN32LEAST(i)
#define SCNoLEAST32 __SCN32LEAST(o)
#define SCNuLEAST32 __SCN32LEAST(u)
#define SCNxLEAST32 __SCN32LEAST(x)
#define PRIdFAST32 __PRI32FAST(d)
#define PRIiFAST32 __PRI32FAST(i)
#define PRIoFAST32 __PRI32FAST(o)
#define PRIuFAST32 __PRI32FAST(u)
#define PRIxFAST32 __PRI32FAST(x)
#define PRIXFAST32 __PRI32FAST(X)
#define SCNdFAST32 __SCN32FAST(d)
#define SCNiFAST32 __SCN32FAST(i)
#define SCNoFAST32 __SCN32FAST(o)
#define SCNuFAST32 __SCN32FAST(u)
#define SCNxFAST32 __SCN32FAST(x)
#define __PRI64(x) __INT64 __STRINGIFY(x)
#define __SCN64(x) __INT64 __STRINGIFY(x)
#define __PRI64LEAST(x) __LEAST64 __STRINGIFY(x)
#define __SCN64LEAST(x) __LEAST64 __STRINGIFY(x)
#define __PRI64FAST(x) __FAST64 __STRINGIFY(x)
#define __SCN64FAST(x) __FAST64 __STRINGIFY(x)
#define PRId64 __PRI64(d)
#define PRIi64 __PRI64(i)
#define PRIo64 __PRI64(o)
#define PRIu64 __PRI64(u)
#define PRIx64 __PRI64(x)
#define PRIX64 __PRI64(X)
#define SCNd64 __SCN64(d)
#define SCNi64 __SCN64(i)
#define SCNo64 __SCN64(o)
#define SCNu64 __SCN64(u)
#define SCNx64 __SCN64(x)
#define PRIdLEAST64 __PRI64LEAST(d)
#define PRIiLEAST64 __PRI64LEAST(i)
#define PRIoLEAST64 __PRI64LEAST(o)
#define PRIuLEAST64 __PRI64LEAST(u)
#define PRIxLEAST64 __PRI64LEAST(x)
#define PRIXLEAST64 __PRI64LEAST(X)
#define SCNdLEAST64 __SCN64LEAST(d)
#define SCNiLEAST64 __SCN64LEAST(i)
#define SCNoLEAST64 __SCN64LEAST(o)
#define SCNuLEAST64 __SCN64LEAST(u)
#define SCNxLEAST64 __SCN64LEAST(x)
#define PRIdFAST64 __PRI64FAST(d)
#define PRIiFAST64 __PRI64FAST(i)
#define PRIoFAST64 __PRI64FAST(o)
#define PRIuFAST64 __PRI64FAST(u)
#define PRIxFAST64 __PRI64FAST(x)
#define PRIXFAST64 __PRI64FAST(X)
#define SCNdFAST64 __SCN64FAST(d)
#define SCNiFAST64 __SCN64FAST(i)
#define SCNoFAST64 __SCN64FAST(o)
#define SCNuFAST64 __SCN64FAST(u)
#define SCNxFAST64 __SCN64FAST(x)
#define __PRIMAX(x) __STRINGIFY(ll ##x)
#define __SCNMAX(x) __STRINGIFY(ll ##x)
#define PRIdMAX __PRIMAX(d)
#define PRIiMAX __PRIMAX(i)
#define PRIoMAX __PRIMAX(o)
#define PRIuMAX __PRIMAX(u)
#define PRIxMAX __PRIMAX(x)
#define PRIXMAX __PRIMAX(X)
#define SCNdMAX __SCNMAX(d)
#define SCNiMAX __SCNMAX(i)
#define SCNoMAX __SCNMAX(o)
#define SCNuMAX __SCNMAX(u)
#define SCNxMAX __SCNMAX(x)
#define __PRIPTR(x) __STRINGIFY(x)
#define __SCNPTR(x) __STRINGIFY(x)
#define PRIdPTR __PRIPTR(d)
#define PRIiPTR __PRIPTR(i)
#define PRIoPTR __PRIPTR(o)
#define PRIuPTR __PRIPTR(u)
#define PRIxPTR __PRIPTR(x)
#define PRIXPTR __PRIPTR(X)
#define SCNdPTR __SCNPTR(d)
#define SCNiPTR __SCNPTR(i)
#define SCNoPTR __SCNPTR(o)
#define SCNuPTR __SCNPTR(u)
#define SCNxPTR __SCNPTR(x)
typedef struct {
  intmax_t quot;
  intmax_t rem;
} imaxdiv_t;
struct _reent;
extern intmax_t imaxabs(intmax_t j);
extern imaxdiv_t imaxdiv(intmax_t numer, intmax_t denomer);
extern intmax_t strtoimax(const char *restrict, char **restrict, int);
extern intmax_t _strtoimax_r(struct _reent *, const char *restrict, char **restrict, int);
extern uintmax_t strtoumax(const char *restrict, char **restrict, int);
extern uintmax_t _strtoumax_r(struct _reent *, const char *restrict, char **restrict, int);
extern intmax_t wcstoimax(const wchar_t *restrict, wchar_t **restrict, int);
extern intmax_t _wcstoimax_r(struct _reent *, const wchar_t *restrict, wchar_t **restrict, int);
extern uintmax_t wcstoumax(const wchar_t *restrict, wchar_t **restrict, int);
extern uintmax_t _wcstoumax_r(struct _reent *, const wchar_t *restrict, wchar_t **restrict, int);
extern intmax_t strtoimax_l(const char *restrict, char **_restrict, int, locale_t);
extern uintmax_t strtoumax_l(const char *restrict, char **_restrict, int, locale_t);
extern intmax_t wcstoimax_l(const wchar_t *restrict, wchar_t **_restrict, int, locale_t);
extern uintmax_t wcstoumax_l(const wchar_t *restrict, wchar_t **_restrict, int, locale_t);
#define LWIP_NO_LIMITS_H 0
#define _GCC_LIMITS_H_ 
#define _GCC_NEXT_LIMITS_H 
#define _LIBC_LIMITS_H_ 1
#define _SYS_SYSLIMITS_H_ 
#define ARG_MAX 65536
#define CHILD_MAX 40
#define LINK_MAX 32767
#define MAX_CANON 255
#define MAX_INPUT 255
#define NAME_MAX 255
#define NGROUPS_MAX 16
#define OPEN_MAX 64
#define PATH_MAX 1024
#define PIPE_BUF 512
#define IOV_MAX 1024
#define BC_BASE_MAX 99
#define BC_DIM_MAX 2048
#define BC_SCALE_MAX 99
#define BC_STRING_MAX 1000
#define COLL_WEIGHTS_MAX 0
#define EXPR_NEST_MAX 32
#define LINE_MAX 2048
#define RE_DUP_MAX 255
#define MB_LEN_MAX _MB_LEN_MAX
#define NL_ARGMAX 32
#define _POSIX2_RE_DUP_MAX 255
#undef _GCC_NEXT_LIMITS_H
#define _LIMITS_H___ 
#undef CHAR_BIT
#define CHAR_BIT __CHAR_BIT__
#undef SCHAR_MIN
#define SCHAR_MIN (-SCHAR_MAX - 1)
#undef SCHAR_MAX
#define SCHAR_MAX __SCHAR_MAX__
#undef UCHAR_MAX
#define UCHAR_MAX (SCHAR_MAX * 2 + 1)
#undef CHAR_MIN
#define CHAR_MIN 0
#undef CHAR_MAX
#define CHAR_MAX UCHAR_MAX
#undef SHRT_MIN
#define SHRT_MIN (-SHRT_MAX - 1)
#undef SHRT_MAX
#define SHRT_MAX __SHRT_MAX__
#undef USHRT_MAX
#define USHRT_MAX (SHRT_MAX * 2 + 1)
#undef INT_MIN
#define INT_MIN (-INT_MAX - 1)
#undef INT_MAX
#define INT_MAX __INT_MAX__
#undef UINT_MAX
#define UINT_MAX (INT_MAX * 2U + 1U)
#undef LONG_MIN
#define LONG_MIN (-LONG_MAX - 1L)
#undef LONG_MAX
#define LONG_MAX __LONG_MAX__
#undef ULONG_MAX
#define ULONG_MAX (LONG_MAX * 2UL + 1UL)
#undef LLONG_MIN
#define LLONG_MIN (-LLONG_MAX - 1LL)
#undef LLONG_MAX
#define LLONG_MAX __LONG_LONG_MAX__
#undef ULLONG_MAX
#define ULLONG_MAX (LLONG_MAX * 2ULL + 1ULL)
#undef LONG_LONG_MIN
#define LONG_LONG_MIN (-LONG_LONG_MAX - 1LL)
#undef LONG_LONG_MAX
#define LONG_LONG_MAX __LONG_LONG_MAX__
#undef ULONG_LONG_MAX
#define ULONG_LONG_MAX (LONG_LONG_MAX * 2ULL + 1ULL)
#define LWIP_CONST_CAST(target_type,val) ((target_type)((ptrdiff_t)val))
#define LWIP_ALIGNMENT_CAST(target_type,val) LWIP_CONST_CAST(target_type, val)
#define LWIP_PTR_NUMERIC_CAST(target_type,val) LWIP_CONST_CAST(target_type, val)
#define LWIP_DECLARE_MEMORY_ALIGNED(variable_name,size) u8_t variable_name[LWIP_MEM_ALIGN_BUFFER(size)]
#define LWIP_MEM_ALIGN_SIZE(size) (((size) + MEM_ALIGNMENT - 1U) & ~(MEM_ALIGNMENT-1U))
#define LWIP_MEM_ALIGN_BUFFER(size) (((size) + MEM_ALIGNMENT - 1U))
#define LWIP_MEM_ALIGN(addr) ((void *)(((mem_ptr_t)(addr) + MEM_ALIGNMENT - 1) & ~(mem_ptr_t)(MEM_ALIGNMENT-1)))
#define PACK_STRUCT_BEGIN 
#define PACK_STRUCT_END 
#define PACK_STRUCT_FIELD(x) x
#define PACK_STRUCT_FLD_8(x) PACK_STRUCT_FIELD(x)
#define PACK_STRUCT_FLD_S(x) PACK_STRUCT_FIELD(x)
#define LWIP_UNUSED_ARG(x) (void)x
#define LWIP_DBG_LEVEL_ALL 0x00
#define LWIP_DBG_LEVEL_WARNING 0x01
#define LWIP_DBG_LEVEL_SERIOUS 0x02
#define LWIP_DBG_LEVEL_SEVERE 0x03
#define LWIP_DBG_MASK_LEVEL 0x03
#define LWIP_DBG_LEVEL_OFF LWIP_DBG_LEVEL_ALL
#define LWIP_DBG_ON 0x80U
#define LWIP_DBG_OFF 0x00U
#define LWIP_DBG_TRACE 0x40U
#define LWIP_DBG_STATE 0x20U
#define LWIP_DBG_FRESH 0x10U
#define LWIP_DBG_HALT 0x08U
#define LWIP_ASSERT(message,assertion) do { if (!(assertion)) { LWIP_PLATFORM_ASSERT(message); }} while(0)
#define LWIP_DEBUG 
#define LWIP_DEBUGF(debug,message) do { if ( ((debug) & LWIP_DBG_ON) && ((debug) & LWIP_DBG_TYPES_ON) && ((s16_t)((debug) & LWIP_DBG_MASK_LEVEL) >= LWIP_DBG_MIN_LEVEL)) { LWIP_PLATFORM_DIAG(message); if ((debug) & LWIP_DBG_HALT) { while(1); } } } while(0)
#define ENABLE_PSIF 1
#define PS_NETIF_DEFAULT_MTU 1500
#define LAN_NETIF_DEFAULT_MTU 1500
#define MEMP_NUM_TCPIP_MSG_PS_INPKT 8
#define PBUF_POOL_MM_USE_CUSTOM 0
#define PS_MM_POOL_SIZE (4*PS_NETIF_DEFAULT_MTU)
#define PS_MM_UL_MAX_TOTAL_BUFFER_SIZE 8*1024
#define PS_UL_MEM_MAGIC_CHECK 1
#define PS_MM_LIST_DEBUG_ENABLE 1
#define PS_ENABLE_TCPIP_HIB_SLEEP2_MODE 1
#define LWIP_ENABLE_UNILOG 1
#define LWIP_TIMER_ON_DEMOND 1
#define LWIP_TIMEVAL_PRIVATE 1
#define LWIP_SUSPEND_UP_DATA_ENABLE 0
#define ENABLE_PSIF_UDP_HIGH_WATER_DELAY 1
#define TCP_HIB_SLEEP2_PCB_MAX_NUM 1
#define UDP_HIB_SLEEP2_PCB_MAX_NUM 1
#define TCP_DEBUG_PCB_LISTS 1
#define TCP_MSL 2500UL
#define LINK_DOWN_NEED_CLEAR_DNS_CACHE 0
#define UDP_UNREACHABLE_PACKET_NEED_REPLY_ICMP_ERROR_MESSAGE 0
#define TCPIP_MAX_IP_PKG_DUMP_LEN 90
#define TCPIP_MAX_ETH_PKG_DUMP_LEN 100
#define SOCKET_CHECK_DOMAIN_TYPE_STRICT 1
#define IPV6_ADDRESS_DAD_CHECK_ENABLE 0
#define LWIP_PS_MIN_VALID_CID 0
#define LWIP_PS_MAX_VALID_CID 15
#define LWIP_PS_DEFAULT_CID 0
#define LWIP_PS_INVALID_CID 0xFF
#define LWIP_PS_CID_BIND_NONE 0xFF
#define LWIP_CHECK_CID_VALID(cid) ((UINT32)(cid) <= LWIP_PS_MAX_VALID_CID)
#define LWIP_USE_PS_DL_PKG_MEM 1
#define LWIP_ENABLE_IPV6_RA_SERVER 1
#define LWIP_IP6_RA_SERVER_HOPLIMIT 255
#define LWIP_IP6_RA_DEFAULT_PREFERENCE 1
#define LWIP_IP6_RA_DEFAULT_PREFIX_LEN 64
#define LWIP_IP6_RA_MAX_RTR_ADV_INTERVAL 600
#define LWIP_IP6_RA_MIN_RTR_ADV_INTERVAL 180
#define LWIP_IP6_RA_MAX_RDNSS_NUM 2
#define LWIP_LAN_NET_CHANNEL_NUM 2
#define LWIP_LAN_RNDIS_PRIVATE_IP_DNS_RELAY 1
#define LWIP_ENABLE_WAN_LINK_UP_UPDATE_LAN 0
#define LWIP_LAN_RNDIS_LOCAL_IPV4_ADDRESS "192.168.10.1"
#define LWIP_LAN_RNDIS_HOST_PRIVATE_IPV4_ADDRESS "192.168.10.100"
#define LWIP_LAN_RNDIS_PRIAVTE_IP_DNS_RELAY_SERVER_1 "192.168.10.2"
#define LWIP_LAN_RNDIS_PRIAVTE_IP_DNS_RELAY_SERVER_2 "192.168.10.3"
#define LWIP_LAN_PPP_LOCAL_IPV4_ADDRESS "192.168.20.1"
#define LWIP_LAN_PPP_HOST_PRIVATE_IPV4_ADDRESS "192.168.20.100"
#define LWIP_LAN_PPP_PRIAVTE_IP_DNS_RELAY_SERVER_1 "192.168.20.2"
#define LWIP_LAN_PPP_PRIAVTE_IP_DNS_RELAY_SERVER_2 "192.168.20.3"
#define LWIP_LAN_IPV6_RA_DEFAULT_ROUTER_LIFE_TIME 65535
#define NM_PDN_TYPE_MAX_DNS_NUM 2
#define NM_MAX_DNS_NUM 4
#define PS_ROHC_MAX_CONTEXT_NUMBER 15
#define TCPIP_ENABLE_PORT_MGR 1
#define NO_SYS 0
#define LWIP_TIMERS 1
#define LWIP_TIMERS_CUSTOM 0
#define MEMCPY(dst,src,len) memcpy(dst,src,len)
#define SMEMCPY(dst,src,len) memcpy(dst,src,len)
#define LWIP_MPU_COMPATIBLE 1
#define LWIP_TCPIP_CORE_LOCKING 0
#define LWIP_TCPIP_CORE_LOCKING_INPUT 0
#define SYS_LIGHTWEIGHT_PROT 1
#define MEM_LIBC_MALLOC 1
#define MEMP_MEM_MALLOC 0
#define MEM_ALIGNMENT 4
#define MEM_SIZE 1600
#define MEMP_OVERFLOW_CHECK 0
#define MEMP_SANITY_CHECK 1
#define MEM_USE_POOLS 0
#define MEM_USE_POOLS_TRY_BIGGER_POOL 0
#define MEMP_USE_CUSTOM_POOLS 0
#define LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT 0
#define MEMP_NUM_PBUF 12
#define MEMP_NUM_RAW_PCB 2
#define MEMP_NUM_UDP_PCB 14
#define MEMP_NUM_TCP_PCB 12
#define MEMP_NUM_TCP_PCB_LISTEN 5
#define MEMP_NUM_TCP_SEG 13
#define MEMP_NUM_REASSDATA 25
#define MEMP_NUM_FRAG_PBUF 25
#define MEMP_NUM_ARP_QUEUE 32
#define MEMP_NUM_IGMP_GROUP 0
#define MEMP_NUM_SYS_TIMEOUT (LWIP_TCP + IP_REASSEMBLY + LWIP_ARP + (2*LWIP_DHCP) + LWIP_AUTOIP + LWIP_IGMP + LWIP_DNS + (PPP_SUPPORT*6*MEMP_NUM_PPP_PCB) + (LWIP_IPV6 ? (1 + LWIP_IPV6_REASS + LWIP_IPV6_MLD) : 0))
#define MEMP_NUM_NETBUF 24
#define MEMP_NUM_NETCONN 14
#define MEMP_NUM_TCPIP_MSG_API 24
#define MEMP_NUM_TCPIP_MSG_INPKT 3
#define MEMP_NUM_NETDB 2
#define MEMP_NUM_LOCALHOSTLIST 1
#define PBUF_POOL_SIZE 8
#define MEMP_NUM_API_MSG MEMP_NUM_TCPIP_MSG_API
#define MEMP_NUM_DNS_API_MSG 2
#define MEMP_NUM_SOCKET_SETGETSOCKOPT_DATA 3
#define MEMP_NUM_NETIFAPI_MSG 3
#define LWIP_ARP 1
#define LWIP_ARP_RETRY_TIME 3
#define LWIP_ARP_RETRY_INTERVAL 3
#define ARP_TABLE_SIZE 2
#define ARP_MAXAGE 3600
#define ARP_QUEUEING 1
#define ARP_QUEUE_LEN 10
#define ETHARP_SUPPORT_VLAN 0
#define LWIP_ETHERNET LWIP_ARP
#define ETH_PAD_SIZE 0
#define ETHARP_SUPPORT_STATIC_ENTRIES 1
#define ETHARP_TABLE_MATCH_NETIF 0
#define LWIP_IPV4 1
#define IP_FORWARD 1
#define IP_REASSEMBLY 1
#define IP_FRAG 1
#define IP_OPTIONS_ALLOWED 1
#define IP_REASS_MAXAGE 5
#define IP_REASS_MAX_PBUFS 50
#define IP_DEFAULT_TTL 255
#define IP_SOF_BROADCAST 0
#define IP_SOF_BROADCAST_RECV 0
#define IP_FORWARD_ALLOW_TX_ON_RX_NETIF 0
#define LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS 0
#define LWIP_ICMP 1
#define ICMP_TTL (IP_DEFAULT_TTL)
#define LWIP_BROADCAST_PING 0
#define LWIP_MULTICAST_PING 0
#define LWIP_RAW 1
#define RAW_TTL (IP_DEFAULT_TTL)
#define LWIP_DHCP 0
#define LWIP_DHCPD 1
#define DHCP_CLIENT_PORT 68
#define DHCP_SERVER_PORT 67
#define DHCP_DOES_ARP_CHECK ((LWIP_DHCP) && (LWIP_ARP))
#define LWIP_DHCP_CHECK_LINK_UP 0
#define LWIP_DHCP_BOOTP_FILE 0
#define LWIP_DHCP_GET_NTP_SRV 0
#define LWIP_DHCP_MAX_NTP_SERVERS 1
#define LWIP_DHCP_MAX_DNS_SERVERS DNS_MAX_SERVERS
#define LWIP_AUTOIP 0
#define LWIP_DHCP_AUTOIP_COOP 0
#define LWIP_DHCP_AUTOIP_COOP_TRIES 9
#define LWIP_MIB2_CALLBACKS 0
#define LWIP_IGMP 0
#define LWIP_MULTICAST_TX_OPTIONS (LWIP_IGMP && LWIP_UDP)
#define LWIP_DNS 1
#define DNS_TABLE_SIZE 4
#define DNS_MAX_NAME_LENGTH 256
#define DNS_MAX_SERVERS 12
#define DNS_DOES_NAME_CHECK 1
#define LWIP_DNS_SECURE (LWIP_DNS_SECURE_RAND_XID | LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING | LWIP_DNS_SECURE_RAND_SRC_PORT)
#define LWIP_DNS_SECURE_RAND_XID 1
#define LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING 2
#define LWIP_DNS_SECURE_RAND_SRC_PORT 4
#define DNS_LOCAL_HOSTLIST 0
#define DNS_LOCAL_HOSTLIST_IS_DYNAMIC 0
#define LWIP_DNS_SUPPORT_MDNS_QUERIES 0
#define DNS_TMR_INTERVAL 2000
#define LWIP_UDP 1
#define LWIP_UDPLITE 0
#define UDP_TTL (IP_DEFAULT_TTL)
#define LWIP_NETBUF_RECVINFO 0
#define LWIP_TCP 1
#define TCP_TTL (IP_DEFAULT_TTL)
#define TCP_WND (6 * 1024)
#define TCP_MIN_INIT_RTX 5
#define TCP_MAX_INIT_RTX 50000
#define TCP_MINRTX 4
#define TCP_DEFRTX 6
#define TCP_MAXRTX 12
#define TCP_MAXRTX_TOTAL_TIME 600
#define TCP_MINRTX_TOTAL_TIME 40
#define TCP_DEFRTX_TOTAL_TIME 0
#define TCP_SYNMAXRTX 5
#define TCP_QUEUE_OOSEQ (LWIP_TCP)
#define TCP_MSS 1340
#define TCP_CALCULATE_EFF_SEND_MSS 1
#define TCP_SND_BUF (6 * TCP_MSS)
#define TCP_SND_QUEUELEN ((2 * (TCP_SND_BUF) + (TCP_MSS - 1))/(TCP_MSS))
#define TCP_SNDLOWAT LWIP_MIN(LWIP_MAX(((TCP_SND_BUF)/2), (2 * TCP_MSS) + 1), (TCP_SND_BUF) - 1)
#define TCP_SNDQUEUELOWAT LWIP_MAX(((TCP_SND_QUEUELEN)/2), 5)
#define TCP_OOSEQ_MAX_BYTES 0
#define TCP_OOSEQ_MAX_PBUFS 0
#define TCP_LISTEN_BACKLOG 1
#define TCP_DEFAULT_LISTEN_BACKLOG 0x0f
#define TCP_OVERSIZE TCP_MSS
#define LWIP_TCP_TIMESTAMPS 0
#define TCP_WND_UPDATE_THRESHOLD LWIP_MIN((TCP_WND / 3), (TCP_MSS * 4))
#define LWIP_EVENT_API 0
#define LWIP_CALLBACK_API 1
#define LWIP_WND_SCALE 1
#define TCP_RCV_SCALE 1
#define TCP_TMR_INTERVAL 250
#define TCP_DELAY_ACK_TIMER 250
#define TCP_FAST_INTERVAL TCP_TMR_INTERVAL
#define TCP_SLOW_INTERVAL (2*TCP_TMR_INTERVAL)
#define PBUF_LINK_HLEN 0u
#define PBUF_LINK_ENCAPSULATION_HLEN 0u
#define PBUF_POOL_BUFSIZE LWIP_MEM_ALIGN_SIZE(PS_NETIF_DEFAULT_MTU+LWIP_MEM_ALIGN_SIZE(12))
#define LWIP_NETIF_HOSTNAME 0
#define LWIP_NETIF_API 0
#define LWIP_NETIF_STATUS_CALLBACK 0
#define LWIP_NETIF_LINK_CALLBACK 0
#define LWIP_NETIF_REMOVE_CALLBACK 0
#define LWIP_NETIF_HWADDRHINT 0
#define LWIP_NETIF_TX_SINGLE_PBUF 0
#define LWIP_NUM_NETIF_CLIENT_DATA 0
#define LWIP_HAVE_LOOPIF 1
#define LWIP_LOOPIF_MULTICAST 0
#define LWIP_NETIF_LOOPBACK 0
#define LWIP_LOOPBACK_MAX_PBUFS 4
#define LWIP_NETIF_LOOPBACK_MULTITHREADING (!NO_SYS)
#define TCPIP_THREAD_NAME "tcpip_thread"
#define TCPIP_THREAD_STACKSIZE 1536
#define TCPIP_THREAD_PRIO 26
#define TCPIP_MBOX_SIZE 24
#define LWIP_TCPIP_THREAD_ALIVE() 
#define SLIPIF_THREAD_NAME "slipif_loop"
#define SLIPIF_THREAD_STACKSIZE 0
#define SLIPIF_THREAD_PRIO 1
#define DEFAULT_THREAD_NAME "lwIP"
#define DEFAULT_THREAD_STACKSIZE 0
#define DEFAULT_THREAD_PRIO 16
#define DEFAULT_RAW_RECVMBOX_SIZE 16
#define DEFAULT_UDP_RECVMBOX_SIZE 16
#define DEFAULT_TCP_RECVMBOX_SIZE 16
#define DEFAULT_ACCEPTMBOX_SIZE 5
#define LWIP_NETCONN 1
#define LWIP_TCPIP_TIMEOUT 1
#define LWIP_NETCONN_SEM_PER_THREAD 0
#define LWIP_NETCONN_SEM_PER_OPERATION 1
#define LWIP_NETCONN_FULLDUPLEX 0
#define LWIP_SOCKET 1
#define LWIP_SOCKET_SET_ERRNO 1
#define LWIP_COMPAT_SOCKETS 1
#define LWIP_POSIX_SOCKETS_IO_NAMES 1
#define LWIP_SOCKET_OFFSET 0
#define LWIP_TCP_KEEPALIVE 1
#define LWIP_SO_SNDTIMEO 1
#define LWIP_SO_RCVTIMEO 1
#define LWIP_SO_SNDRCVTIMEO_NONSTANDARD 0
#define LWIP_SO_RCVBUF 1
#define LWIP_SO_LINGER 1
#define RECV_BUFSIZE_DEFAULT (6 * 1024)
#define LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT 20000
#define SO_REUSE 1
#define SO_REUSE_RXTOALL 0
#define LWIP_FIONREAD_LINUXMODE 0
#define LWIP_STATS 0
#define LINK_STATS 0
#define ETHARP_STATS 0
#define IP_STATS 0
#define IPFRAG_STATS 0
#define ICMP_STATS 0
#define IGMP_STATS 0
#define UDP_STATS 0
#define TCP_STATS 0
#define MEM_STATS 0
#define MEMP_STATS 0
#define SYS_STATS 0
#define LWIP_STATS_DISPLAY 0
#define IP6_STATS 0
#define ICMP6_STATS 0
#define IP6_FRAG_STATS 0
#define MLD6_STATS 0
#define ND6_STATS 0
#define MIB2_STATS 0
#define LWIP_CHECKSUM_CTRL_PER_NETIF 0
#define CHECKSUM_GEN_IP 1
#define CHECKSUM_GEN_UDP 1
#define CHECKSUM_GEN_TCP 1
#define CHECKSUM_GEN_ICMP 1
#define CHECKSUM_GEN_ICMP6 1
#define CHECKSUM_CHECK_IP 1
#define CHECKSUM_CHECK_UDP 1
#define CHECKSUM_CHECK_TCP 1
#define CHECKSUM_CHECK_ICMP 1
#define CHECKSUM_CHECK_ICMP6 1
#define LWIP_CHECKSUM_ON_COPY 0
#define LWIP_IPV6 1
#define LWIP_IPV6_NUM_ADDRESSES 2
#define LWIP_IPV6_FORWARD 1
#define LWIP_IPV6_FRAG 1
#define LWIP_IPV6_REASS (LWIP_IPV6)
#define LWIP_IPV6_SEND_ROUTER_SOLICIT 1
#define LWIP_IPV6_AUTOCONFIG (LWIP_IPV6)
#define LWIP_IPV6_DUP_DETECT_ATTEMPTS 1
#define LWIP_ICMP6 (LWIP_IPV6)
#define LWIP_ICMP6_DATASIZE 8
#define LWIP_ICMP6_HL 255
#define LWIP_IPV6_MLD 0
#define MEMP_NUM_MLD6_GROUP 0
#define LWIP_ND6_QUEUEING (LWIP_IPV6)
#define MEMP_NUM_ND6_QUEUE 15
#define LWIP_ND6_NUM_NEIGHBORS 5
#define LWIP_ND6_NUM_DESTINATIONS 5
#define LWIP_ND6_NUM_PREFIXES 5
#define LWIP_ND6_NUM_ROUTERS 3
#define LWIP_ND6_MAX_MULTICAST_SOLICIT 3
#define LWIP_ND6_MAX_UNICAST_SOLICIT 3
#define LWIP_ND6_RTR_SOLICITATION_INTERVAL 4
#define LWIP_ND6_MAX_ANYCAST_DELAY_TIME 1000
#define LWIP_ND6_MAX_NEIGHBOR_ADVERTISEMENT 3
#define LWIP_ND6_REACHABLE_TIME 30000
#define LWIP_ND6_RETRANS_TIMER 1000
#define LWIP_ND6_DELAY_FIRST_PROBE_TIME 5000
#define LWIP_ND6_NS_RETRY_TIME 3000
#define LWIP_ND6_ALLOW_RA_UPDATES 1
#define LWIP_ND6_TCP_REACHABILITY_HINTS 1
#define LWIP_ND6_RDNSS_MAX_DNS_SERVERS 2
#define LWIP_IPV6_DHCP6 0
#define LWIP_HOOK_IP4_ROUTE_SRC(dest,src) lwip_hook_ip4_route_src(dest,src)
#define LWIP_DBG_MIN_LEVEL LWIP_DBG_LEVEL_WARNING
#define LWIP_DBG_TYPES_ON LWIP_DBG_ON
#define ETHARP_DEBUG LWIP_DBG_OFF
#define NETIF_DEBUG LWIP_DBG_ON
#define PBUF_DEBUG LWIP_DBG_ON
#define API_LIB_DEBUG LWIP_DBG_ON
#define API_MSG_DEBUG LWIP_DBG_ON
#define SOCKETS_DEBUG LWIP_DBG_ON
#define ICMP_DEBUG LWIP_DBG_ON
#define IGMP_DEBUG LWIP_DBG_OFF
#define INET_DEBUG LWIP_DBG_ON
#define IP_DEBUG LWIP_DBG_ON
#define IP_REASS_DEBUG LWIP_DBG_ON
#define RAW_DEBUG LWIP_DBG_ON
#define MEM_DEBUG LWIP_DBG_ON
#define MEMP_DEBUG LWIP_DBG_ON
#define SYS_DEBUG LWIP_DBG_ON
#define TIMERS_DEBUG LWIP_DBG_ON
#define TCP_DEBUG LWIP_DBG_ON
#define TCP_INPUT_DEBUG LWIP_DBG_ON
#define TCP_FR_DEBUG LWIP_DBG_ON
#define TCP_RTO_DEBUG LWIP_DBG_ON
#define TCP_CWND_DEBUG LWIP_DBG_ON
#define TCP_WND_DEBUG LWIP_DBG_ON
#define TCP_OUTPUT_DEBUG LWIP_DBG_ON
#define TCP_RST_DEBUG LWIP_DBG_ON
#define TCP_QLEN_DEBUG LWIP_DBG_ON
#define UDP_DEBUG LWIP_DBG_ON
#define TCPIP_DEBUG LWIP_DBG_ON
#define SLIP_DEBUG LWIP_DBG_OFF
#define DHCP_DEBUG LWIP_DBG_OFF
#define AUTOIP_DEBUG LWIP_DBG_OFF
#define DNS_DEBUG LWIP_DBG_ON
#define IP6_DEBUG LWIP_DBG_ON
#define LWIP_PERF 0
#define LWIP_HDR_IP_ADDR_H 
#define LWIP_HDR_DEF_H 
#define PERF_START 
#define PERF_STOP(x) 
#define LWIP_MAX(x,y) (((x) > (y)) ? (x) : (y))
#define LWIP_MIN(x,y) (((x) < (y)) ? (x) : (y))
#define LWIP_ARRAYSIZE(x) (sizeof(x)/sizeof((x)[0]))
#define LWIP_MAKEU32(a,b,c,d) (((u32_t)((a) & 0xff) << 24) | ((u32_t)((b) & 0xff) << 16) | ((u32_t)((c) & 0xff) << 8) | (u32_t)((d) & 0xff))
u16_t lwip_htons(u16_t x);
#define lwip_ntohs(x) lwip_htons(x)
u32_t lwip_htonl(u32_t x);
#define lwip_ntohl(x) lwip_htonl(x)
#define PP_HTONS(x) ((((x) & 0x00ffUL) << 8) | (((x) & 0xff00UL) >> 8))
#define PP_NTOHS(x) PP_HTONS(x)
#define PP_HTONL(x) ((((x) & 0x000000ffUL) << 24) | (((x) & 0x0000ff00UL) << 8) | (((x) & 0x00ff0000UL) >> 8) | (((x) & 0xff000000UL) >> 24))
#define PP_NTOHL(x) PP_HTONL(x)
#define htons(x) lwip_htons(x)
#define ntohs(x) lwip_ntohs(x)
#define htonl(x) lwip_htonl(x)
#define ntohl(x) lwip_ntohl(x)
void lwip_itoa(char* result, size_t bufsize, int number);
int lwip_strnicmp(const char* str1, const char* str2, size_t len);
int lwip_stricmp(const char* str1, const char* str2);
char* lwip_strnstr(const char* buffer, const char* token, size_t n);
#define LWIP_HDR_IP4_ADDR_H 
struct ip4_addr {
  u32_t addr;
};
typedef struct ip4_addr ip4_addr_t;

struct ip4_addr2 {
  u16_t addrw[2];
} __attribute__( (packed) );

struct netif;
#define IPADDR_NONE ((u32_t)0xffffffffUL)
#define IPADDR_LOOPBACK ((u32_t)0x7f000001UL)
#define IPADDR_ANY ((u32_t)0x00000000UL)
#define IPADDR_BROADCAST ((u32_t)0xffffffffUL)
#define IP_CLASSA(a) ((((u32_t)(a)) & 0x80000000UL) == 0)
#define IP_CLASSA_NET 0xff000000
#define IP_CLASSA_NSHIFT 24
#define IP_CLASSA_HOST (0xffffffff & ~IP_CLASSA_NET)
#define IP_CLASSA_MAX 128
#define IP_CLASSB(a) ((((u32_t)(a)) & 0xc0000000UL) == 0x80000000UL)
#define IP_CLASSB_NET 0xffff0000
#define IP_CLASSB_NSHIFT 16
#define IP_CLASSB_HOST (0xffffffff & ~IP_CLASSB_NET)
#define IP_CLASSB_MAX 65536
#define IP_CLASSC(a) ((((u32_t)(a)) & 0xe0000000UL) == 0xc0000000UL)
#define IP_CLASSC_NET 0xffffff00
#define IP_CLASSC_NSHIFT 8
#define IP_CLASSC_HOST (0xffffffff & ~IP_CLASSC_NET)
#define IP_CLASSD(a) (((u32_t)(a) & 0xf0000000UL) == 0xe0000000UL)
#define IP_CLASSD_NET 0xf0000000
#define IP_CLASSD_NSHIFT 28
#define IP_CLASSD_HOST 0x0fffffff
#define IP_MULTICAST(a) IP_CLASSD(a)
#define IP_EXPERIMENTAL(a) (((u32_t)(a) & 0xf0000000UL) == 0xf0000000UL)
#define IP_BADCLASS(a) (((u32_t)(a) & 0xf0000000UL) == 0xf0000000UL)
#define IP_LOOPBACKNET 127
#define IP4_ADDR(ipaddr,a,b,c,d) (ipaddr)->addr = PP_HTONL(LWIP_MAKEU32(a,b,c,d))
#define IPADDR2_COPY(dest,src) SMEMCPY(dest, src, sizeof(ip4_addr_t))
#define ip4_addr_copy(dest,src) ((dest).addr = (src).addr)
#define ip4_addr_set(dest,src) ((dest)->addr = ((src) == NULL ? 0 : (src)->addr))
#define ip4_addr_set_zero(ipaddr) ((ipaddr)->addr = 0)
#define ip4_addr_set_any(ipaddr) ((ipaddr)->addr = IPADDR_ANY)
#define ip4_addr_set_loopback(ipaddr) ((ipaddr)->addr = PP_HTONL(IPADDR_LOOPBACK))
#define ip4_addr_isloopback(ipaddr) (((ipaddr)->addr & PP_HTONL(IP_CLASSA_NET)) == PP_HTONL(((u32_t)IP_LOOPBACKNET) << 24))
#define ip4_addr_set_hton(dest,src) ((dest)->addr = ((src) == NULL ? 0: lwip_htonl((src)->addr)))
#define ip4_addr_set_u32(dest_ipaddr,src_u32) ((dest_ipaddr)->addr = (src_u32))
#define ip4_addr_get_u32(src_ipaddr) ((src_ipaddr)->addr)
#define ip4_addr_get_network(target,host,netmask) do { ((target)->addr = ((host)->addr) & ((netmask)->addr)); } while(0)
#define ip4_addr_netcmp(addr1,addr2,mask) (((addr1)->addr & (mask)->addr) == ((addr2)->addr & (mask)->addr))
#define ip4_addr_cmp(addr1,addr2) ((addr1)->addr == (addr2)->addr)
#define ip4_addr_isany_val(addr1) ((addr1).addr == IPADDR_ANY)
#define ip4_addr_isany(addr1) ((addr1) == NULL || ip4_addr_isany_val(*(addr1)))
#define ip4_addr_isbroadcast(addr1,netif) ip4_addr_isbroadcast_u32((addr1)->addr, netif)
u8_t ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif);
#define ip_addr_netmask_valid(netmask) ip4_addr_netmask_valid((netmask)->addr)
u8_t ip4_addr_netmask_valid(u32_t netmask);
#define ip4_addr_ismulticast(addr1) (((addr1)->addr & PP_HTONL(0xf0000000UL)) == PP_HTONL(0xe0000000UL))
#define ip4_addr_islinklocal(addr1) (((addr1)->addr & PP_HTONL(0xffff0000UL)) == PP_HTONL(0xa9fe0000UL))
#define ip4_addr_debug_print_parts(debug,a,b,c,d) LWIP_DEBUGF(debug, ("%" U16_F ".%" U16_F ".%" U16_F ".%" U16_F, a, b, c, d))
#define ip4_addr_debug_print(debug,ipaddr) ip4_addr_debug_print_parts(debug, (u16_t)((ipaddr) != NULL ? ip4_addr1_16(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? ip4_addr2_16(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? ip4_addr3_16(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? ip4_addr4_16(ipaddr) : 0))
#define ip4_addr_debug_print_val(debug,ipaddr) ip4_addr_debug_print_parts(debug, ip4_addr1_16(&(ipaddr)), ip4_addr2_16(&(ipaddr)), ip4_addr3_16(&(ipaddr)), ip4_addr4_16(&(ipaddr)))
#define ip4_addr1(ipaddr) (((const u8_t*)(&(ipaddr)->addr))[0])
#define ip4_addr2(ipaddr) (((const u8_t*)(&(ipaddr)->addr))[1])
#define ip4_addr3(ipaddr) (((const u8_t*)(&(ipaddr)->addr))[2])
#define ip4_addr4(ipaddr) (((const u8_t*)(&(ipaddr)->addr))[3])
#define ip4_addr1_16(ipaddr) ((u16_t)ip4_addr1(ipaddr))
#define ip4_addr2_16(ipaddr) ((u16_t)ip4_addr2(ipaddr))
#define ip4_addr3_16(ipaddr) ((u16_t)ip4_addr3(ipaddr))
#define ip4_addr4_16(ipaddr) ((u16_t)ip4_addr4(ipaddr))
#define IP4ADDR_STRLEN_MAX 16
#define ip_ntoa(ipaddr) ipaddr_ntoa(ipaddr)
u32_t ipaddr_addr(const char *cp);
int ip4addr_aton(const char *cp, ip4_addr_t *addr);
char *ip4addr_ntoa(const ip4_addr_t *addr);
char *ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen);
#define LWIP_HDR_IP6_ADDR_H 
struct ip6_addr {
  u32_t addr[4];
};
typedef struct ip6_addr ip6_addr_t;
#define IP6_ADDR_PART(ip6addr,index,a,b,c,d) (ip6addr)->addr[index] = PP_HTONL(LWIP_MAKEU32(a,b,c,d))
#define IP6_ADDR(ip6addr,idx0,idx1,idx2,idx3) do { (ip6addr)->addr[0] = idx0; (ip6addr)->addr[1] = idx1; (ip6addr)->addr[2] = idx2; (ip6addr)->addr[3] = idx3; } while(0)
#define IP6_ADDR_BLOCK1(ip6addr) ((u16_t)((lwip_htonl((ip6addr)->addr[0]) >> 16) & 0xffff))
#define IP6_ADDR_BLOCK2(ip6addr) ((u16_t)((lwip_htonl((ip6addr)->addr[0])) & 0xffff))
#define IP6_ADDR_BLOCK3(ip6addr) ((u16_t)((lwip_htonl((ip6addr)->addr[1]) >> 16) & 0xffff))
#define IP6_ADDR_BLOCK4(ip6addr) ((u16_t)((lwip_htonl((ip6addr)->addr[1])) & 0xffff))
#define IP6_ADDR_BLOCK5(ip6addr) ((u16_t)((lwip_htonl((ip6addr)->addr[2]) >> 16) & 0xffff))
#define IP6_ADDR_BLOCK6(ip6addr) ((u16_t)((lwip_htonl((ip6addr)->addr[2])) & 0xffff))
#define IP6_ADDR_BLOCK7(ip6addr) ((u16_t)((lwip_htonl((ip6addr)->addr[3]) >> 16) & 0xffff))
#define IP6_ADDR_BLOCK8(ip6addr) ((u16_t)((lwip_htonl((ip6addr)->addr[3])) & 0xffff))
#define ip6_addr_copy(dest,src) do{(dest).addr[0] = (src).addr[0]; (dest).addr[1] = (src).addr[1]; (dest).addr[2] = (src).addr[2]; (dest).addr[3] = (src).addr[3];}while(0)
#define ip6_addr_set(dest,src) do{(dest)->addr[0] = (src) == NULL ? 0 : (src)->addr[0]; (dest)->addr[1] = (src) == NULL ? 0 : (src)->addr[1]; (dest)->addr[2] = (src) == NULL ? 0 : (src)->addr[2]; (dest)->addr[3] = (src) == NULL ? 0 : (src)->addr[3];}while(0)
#define ip6_addr_set_zero(ip6addr) do{(ip6addr)->addr[0] = 0; (ip6addr)->addr[1] = 0; (ip6addr)->addr[2] = 0; (ip6addr)->addr[3] = 0;}while(0)
#define ip6_addr_set_any(ip6addr) ip6_addr_set_zero(ip6addr)
#define ip6_addr_set_loopback(ip6addr) do{(ip6addr)->addr[0] = 0; (ip6addr)->addr[1] = 0; (ip6addr)->addr[2] = 0; (ip6addr)->addr[3] = PP_HTONL(0x00000001UL);}while(0)
#define ip6_addr_set_hton(dest,src) do{(dest)->addr[0] = (src) == NULL ? 0 : lwip_htonl((src)->addr[0]); (dest)->addr[1] = (src) == NULL ? 0 : lwip_htonl((src)->addr[1]); (dest)->addr[2] = (src) == NULL ? 0 : lwip_htonl((src)->addr[2]); (dest)->addr[3] = (src) == NULL ? 0 : lwip_htonl((src)->addr[3]);}while(0)
#define ip6_addr_get_prefix(prefix,addr2) do{(prefix)->addr[0] = (addr2)->addr[0]; (prefix)->addr[1] = (addr2)->addr[1]; (prefix)->addr[2] = 0; (prefix)->addr[3] = 0;}while(0)
#define ip6_addr_get_prefix64(prefix,addr2) do{(prefix)[0] = (addr2)->addr[0]; (prefix)[1] = (addr2)->addr[1];}while(0)
#define ip6_addr_get_id64(prefix,addr2) do{(prefix)[0] = (addr2)->addr[2]; (prefix)[1] = (addr2)->addr[3];}while(0)
#define ip6_addr_cmp(addr1,addr2) (((addr1)->addr[0] == (addr2)->addr[0]) && ((addr1)->addr[1] == (addr2)->addr[1]) && ((addr1)->addr[2] == (addr2)->addr[2]) && ((addr1)->addr[3] == (addr2)->addr[3]))
#define ip6_get_subnet_id(ip6addr) (lwip_htonl((ip6addr)->addr[2]) & 0x0000ffffUL)
#define ip6_addr_isany_val(ip6addr) (((ip6addr).addr[0] == 0) && ((ip6addr).addr[1] == 0) && ((ip6addr).addr[2] == 0) && ((ip6addr).addr[3] == 0))
#define ip6_addr_isany(ip6addr) (((ip6addr) == NULL) || ip6_addr_isany_val(*(ip6addr)))
#define ip6_addr_isloopback(ip6addr) (((ip6addr)->addr[0] == 0UL) && ((ip6addr)->addr[1] == 0UL) && ((ip6addr)->addr[2] == 0UL) && ((ip6addr)->addr[3] == PP_HTONL(0x00000001UL)))
#define ip6_addr_isglobal(ip6addr) (((ip6addr)->addr[0] & PP_HTONL(0xe0000000UL)) == PP_HTONL(0x20000000UL))
#define ip6_addr_islinklocal(ip6addr) (((ip6addr)->addr[0] & PP_HTONL(0xffc00000UL)) == PP_HTONL(0xfe800000UL))
#define ip6_addr_issitelocal(ip6addr) (((ip6addr)->addr[0] & PP_HTONL(0xffc00000UL)) == PP_HTONL(0xfec00000UL))
#define ip6_addr_isuniquelocal(ip6addr) (((ip6addr)->addr[0] & PP_HTONL(0xfe000000UL)) == PP_HTONL(0xfc000000UL))
#define ip6_addr_isipv4mappedipv6(ip6addr) (((ip6addr)->addr[0] == 0) && ((ip6addr)->addr[1] == 0) && (((ip6addr)->addr[2]) == PP_HTONL(0x0000FFFFUL)))
#define ip6_addr_ismulticast(ip6addr) (((ip6addr)->addr[0] & PP_HTONL(0xff000000UL)) == PP_HTONL(0xff000000UL))
#define ip6_addr_multicast_transient_flag(ip6addr) ((ip6addr)->addr[0] & PP_HTONL(0x00100000UL))
#define ip6_addr_multicast_prefix_flag(ip6addr) ((ip6addr)->addr[0] & PP_HTONL(0x00200000UL))
#define ip6_addr_multicast_rendezvous_flag(ip6addr) ((ip6addr)->addr[0] & PP_HTONL(0x00400000UL))
#define ip6_addr_multicast_scope(ip6addr) ((lwip_htonl((ip6addr)->addr[0]) >> 16) & 0xf)
#define IP6_MULTICAST_SCOPE_RESERVED 0x0
#define IP6_MULTICAST_SCOPE_RESERVED0 0x0
#define IP6_MULTICAST_SCOPE_INTERFACE_LOCAL 0x1
#define IP6_MULTICAST_SCOPE_LINK_LOCAL 0x2
#define IP6_MULTICAST_SCOPE_RESERVED3 0x3
#define IP6_MULTICAST_SCOPE_ADMIN_LOCAL 0x4
#define IP6_MULTICAST_SCOPE_SITE_LOCAL 0x5
#define IP6_MULTICAST_SCOPE_ORGANIZATION_LOCAL 0x8
#define IP6_MULTICAST_SCOPE_GLOBAL 0xe
#define IP6_MULTICAST_SCOPE_RESERVEDF 0xf
#define ip6_addr_ismulticast_iflocal(ip6addr) (((ip6addr)->addr[0] & PP_HTONL(0xff8f0000UL)) == PP_HTONL(0xff010000UL))
#define ip6_addr_ismulticast_linklocal(ip6addr) (((ip6addr)->addr[0] & PP_HTONL(0xff8f0000UL)) == PP_HTONL(0xff020000UL))
#define ip6_addr_ismulticast_adminlocal(ip6addr) (((ip6addr)->addr[0] & PP_HTONL(0xff8f0000UL)) == PP_HTONL(0xff040000UL))
#define ip6_addr_ismulticast_sitelocal(ip6addr) (((ip6addr)->addr[0] & PP_HTONL(0xff8f0000UL)) == PP_HTONL(0xff050000UL))
#define ip6_addr_ismulticast_orglocal(ip6addr) (((ip6addr)->addr[0] & PP_HTONL(0xff8f0000UL)) == PP_HTONL(0xff080000UL))
#define ip6_addr_ismulticast_global(ip6addr) (((ip6addr)->addr[0] & PP_HTONL(0xff8f0000UL)) == PP_HTONL(0xff0e0000UL))
#define ip6_addr_isallnodes_iflocal(ip6addr) (((ip6addr)->addr[0] == PP_HTONL(0xff010000UL)) && ((ip6addr)->addr[1] == 0UL) && ((ip6addr)->addr[2] == 0UL) && ((ip6addr)->addr[3] == PP_HTONL(0x00000001UL)))
#define ip6_addr_isallnodes_linklocal(ip6addr) (((ip6addr)->addr[0] == PP_HTONL(0xff020000UL)) && ((ip6addr)->addr[1] == 0UL) && ((ip6addr)->addr[2] == 0UL) && ((ip6addr)->addr[3] == PP_HTONL(0x00000001UL)))
#define ip6_addr_set_allnodes_linklocal(ip6addr) do{(ip6addr)->addr[0] = PP_HTONL(0xff020000UL); (ip6addr)->addr[1] = 0; (ip6addr)->addr[2] = 0; (ip6addr)->addr[3] = PP_HTONL(0x00000001UL);}while(0)
#define ip6_addr_isallrouters_linklocal(ip6addr) (((ip6addr)->addr[0] == PP_HTONL(0xff020000UL)) && ((ip6addr)->addr[1] == 0UL) && ((ip6addr)->addr[2] == 0UL) && ((ip6addr)->addr[3] == PP_HTONL(0x00000002UL)))
#define ip6_addr_set_allrouters_linklocal(ip6addr) do{(ip6addr)->addr[0] = PP_HTONL(0xff020000UL); (ip6addr)->addr[1] = 0; (ip6addr)->addr[2] = 0; (ip6addr)->addr[3] = PP_HTONL(0x00000002UL);}while(0)
#define ip6_addr_issolicitednode(ip6addr) ( ((ip6addr)->addr[0] == PP_HTONL(0xff020000UL)) && ((ip6addr)->addr[2] == PP_HTONL(0x00000001UL)) && (((ip6addr)->addr[3] & PP_HTONL(0xff000000UL)) == PP_HTONL(0xff000000UL)) )
#define ip6_addr_set_solicitednode(ip6addr,if_id) do{(ip6addr)->addr[0] = PP_HTONL(0xff020000UL); (ip6addr)->addr[1] = 0; (ip6addr)->addr[2] = PP_HTONL(0x00000001UL); (ip6addr)->addr[3] = (PP_HTONL(0xff000000UL) | (if_id));}while(0)
#define ip6_addr_cmp_solicitednode(ip6addr,sn_addr) (((ip6addr)->addr[0] == PP_HTONL(0xff020000UL)) && ((ip6addr)->addr[1] == 0) && ((ip6addr)->addr[2] == PP_HTONL(0x00000001UL)) && ((ip6addr)->addr[3] == (PP_HTONL(0xff000000UL) | (sn_addr)->addr[3])))
#define IP6_ADDR_INVALID 0x00
#define IP6_ADDR_TENTATIVE 0x08
#define IP6_ADDR_TENTATIVE_1 0x09
#define IP6_ADDR_TENTATIVE_2 0x0a
#define IP6_ADDR_TENTATIVE_3 0x0b
#define IP6_ADDR_TENTATIVE_4 0x0c
#define IP6_ADDR_TENTATIVE_5 0x0d
#define IP6_ADDR_TENTATIVE_6 0x0e
#define IP6_ADDR_TENTATIVE_7 0x0f
#define IP6_ADDR_VALID 0x10
#define IP6_ADDR_PREFERRED 0x30
#define IP6_ADDR_DEPRECATED 0x10
#define IP6_ADDR_TENTATIVE_COUNT_MASK 0x07
#define ip6_addr_isinvalid(addr_state) (addr_state == IP6_ADDR_INVALID)
#define ip6_addr_istentative(addr_state) (addr_state & IP6_ADDR_TENTATIVE)
#define ip6_addr_isvalid(addr_state) (addr_state & IP6_ADDR_VALID)
#define ip6_addr_ispreferred(addr_state) (addr_state == IP6_ADDR_PREFERRED)
#define ip6_addr_isdeprecated(addr_state) (addr_state == IP6_ADDR_DEPRECATED)
#define ip6_addr_debug_print_parts(debug,a,b,c,d,e,f,g,h) LWIP_DEBUGF(debug, ("%" X16_F ":%" X16_F ":%" X16_F ":%" X16_F ":%" X16_F ":%" X16_F ":%" X16_F ":%" X16_F, a, b, c, d, e, f, g, h))
#define ip6_addr_debug_print(debug,ipaddr) ip6_addr_debug_print_parts(debug, (u16_t)((ipaddr) != NULL ? IP6_ADDR_BLOCK1(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? IP6_ADDR_BLOCK2(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? IP6_ADDR_BLOCK3(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? IP6_ADDR_BLOCK4(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? IP6_ADDR_BLOCK5(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? IP6_ADDR_BLOCK6(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? IP6_ADDR_BLOCK7(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? IP6_ADDR_BLOCK8(ipaddr) : 0))
#define ip6_addr_debug_print_val(debug,ipaddr) ip6_addr_debug_print_parts(debug, IP6_ADDR_BLOCK1(&(ipaddr)), IP6_ADDR_BLOCK2(&(ipaddr)), IP6_ADDR_BLOCK3(&(ipaddr)), IP6_ADDR_BLOCK4(&(ipaddr)), IP6_ADDR_BLOCK5(&(ipaddr)), IP6_ADDR_BLOCK6(&(ipaddr)), IP6_ADDR_BLOCK7(&(ipaddr)), IP6_ADDR_BLOCK8(&(ipaddr)))
#define IP6ADDR_STRLEN_MAX 46
int ip6addr_aton(const char *cp, ip6_addr_t *addr);
char *ip6addr_ntoa(const ip6_addr_t *addr);
char *ip6addr_ntoa_r(const ip6_addr_t *addr, char *buf, int buflen);
u8_t ip6_addr_netcmp(const ip6_addr_t *addr1, const ip6_addr_t *addr2, u8_t prefix_length);
enum lwip_ip_addr_type {
  IPADDR_TYPE_V4 = 0U,
  IPADDR_TYPE_V6 = 6U,
  IPADDR_TYPE_ANY = 46U
};
typedef struct ip_addr {
  union {
    ip6_addr_t ip6;
    ip4_addr_t ip4;
  } u_addr;
  u8_t type;
} ip_addr_t;
extern const ip_addr_t ip_addr_any_type;
#define IPADDR4_INIT(u32val) { { { { u32val, 0ul, 0ul, 0ul } } }, IPADDR_TYPE_V4 }
#define IPADDR4_INIT_BYTES(a,b,c,d) IPADDR4_INIT(PP_HTONL(LWIP_MAKEU32(a,b,c,d)))
#define IPADDR6_INIT(a,b,c,d) { { { { a, b, c, d } } }, IPADDR_TYPE_V6 }
#define IPADDR6_INIT_HOST(a,b,c,d) { { { { PP_HTONL(a), PP_HTONL(b), PP_HTONL(c), PP_HTONL(d) } } }, IPADDR_TYPE_V6 }
#define IP_IS_ANY_TYPE_VAL(ipaddr) (IP_GET_TYPE(&ipaddr) == IPADDR_TYPE_ANY)
#define IPADDR_ANY_TYPE_INIT { { { { 0ul, 0ul, 0ul, 0ul } } }, IPADDR_TYPE_ANY }
#define IP_IS_V4_VAL(ipaddr) (IP_GET_TYPE(&ipaddr) == IPADDR_TYPE_V4)
#define IP_IS_V6_VAL(ipaddr) (IP_GET_TYPE(&ipaddr) == IPADDR_TYPE_V6)
#define IP_IS_V4(ipaddr) (((ipaddr) == NULL) || IP_IS_V4_VAL(*(ipaddr)))
#define IP_IS_V6(ipaddr) (((ipaddr) != NULL) && IP_IS_V6_VAL(*(ipaddr)))
#define IP_SET_TYPE_VAL(ipaddr,iptype) do { (ipaddr).type = (iptype); }while(0)
#define IP_SET_TYPE(ipaddr,iptype) do { if((ipaddr) != NULL) { IP_SET_TYPE_VAL(*(ipaddr), iptype); }}while(0)
#define IP_GET_TYPE(ipaddr) ((ipaddr)->type)
#define IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb,ipaddr) (IP_GET_TYPE(&pcb->local_ip) == IP_GET_TYPE(ipaddr))
#define IP_ADDR_PCB_VERSION_MATCH(pcb,ipaddr) (IP_IS_ANY_TYPE_VAL(pcb->local_ip) || IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ipaddr))
#define ip_2_ip6(ipaddr) (&((ipaddr)->u_addr.ip6))
#define ip_2_ip4(ipaddr) (&((ipaddr)->u_addr.ip4))
#define IP_ADDR4(ipaddr,a,b,c,d) do { IP4_ADDR(ip_2_ip4(ipaddr),a,b,c,d); IP_SET_TYPE_VAL(*(ipaddr), IPADDR_TYPE_V4); } while(0)
#define IP_ADDR6(ipaddr,i0,i1,i2,i3) do { IP6_ADDR(ip_2_ip6(ipaddr),i0,i1,i2,i3); IP_SET_TYPE_VAL(*(ipaddr), IPADDR_TYPE_V6); } while(0)
#define IP_ADDR6_HOST(ipaddr,i0,i1,i2,i3) IP_ADDR6(ipaddr,PP_HTONL(i0),PP_HTONL(i1),PP_HTONL(i2),PP_HTONL(i3))
#define ip_addr_copy(dest,src) do{ IP_SET_TYPE_VAL(dest, IP_GET_TYPE(&src)); if(IP_IS_V6_VAL(src)){ ip6_addr_copy(*ip_2_ip6(&(dest)), *ip_2_ip6(&(src))); }else{ ip4_addr_copy(*ip_2_ip4(&(dest)), *ip_2_ip4(&(src))); }}while(0)
#define ip_addr_copy_from_ip6(dest,src) do{ ip6_addr_copy(*ip_2_ip6(&(dest)), src); IP_SET_TYPE_VAL(dest, IPADDR_TYPE_V6); }while(0)
#define ip_addr_copy_from_ip4(dest,src) do{ ip4_addr_copy(*ip_2_ip4(&(dest)), src); IP_SET_TYPE_VAL(dest, IPADDR_TYPE_V4); }while(0)
#define ip_addr_set_ip4_u32(ipaddr,val) do{if(ipaddr){ip4_addr_set_u32(ip_2_ip4(ipaddr), val); IP_SET_TYPE(ipaddr, IPADDR_TYPE_V4); }}while(0)
#define ip_addr_get_ip4_u32(ipaddr) (((ipaddr) && IP_IS_V4(ipaddr)) ? ip4_addr_get_u32(ip_2_ip4(ipaddr)) : 0)
#define ip_addr_set(dest,src) do{ IP_SET_TYPE(dest, IP_GET_TYPE(src)); if(IP_IS_V6(src)){ ip6_addr_set(ip_2_ip6(dest), ip_2_ip6(src)); }else{ ip4_addr_set(ip_2_ip4(dest), ip_2_ip4(src)); }}while(0)
#define ip_addr_set_ipaddr(dest,src) ip_addr_set(dest, src)
#define ip_addr_set_zero(ipaddr) do{ ip6_addr_set_zero(ip_2_ip6(ipaddr)); IP_SET_TYPE(ipaddr, 0); }while(0)
#define ip_addr_set_zero_ip4(ipaddr) do{ ip6_addr_set_zero(ip_2_ip6(ipaddr)); IP_SET_TYPE(ipaddr, IPADDR_TYPE_V4); }while(0)
#define ip_addr_set_zero_ip6(ipaddr) do{ ip6_addr_set_zero(ip_2_ip6(ipaddr)); IP_SET_TYPE(ipaddr, IPADDR_TYPE_V6); }while(0)
#define ip_addr_set_any(is_ipv6,ipaddr) do{if(is_ipv6){ ip6_addr_set_any(ip_2_ip6(ipaddr)); IP_SET_TYPE(ipaddr, IPADDR_TYPE_V6); }else{ ip4_addr_set_any(ip_2_ip4(ipaddr)); IP_SET_TYPE(ipaddr, IPADDR_TYPE_V4); }}while(0)
#define ip_addr_set_loopback(is_ipv6,ipaddr) do{if(is_ipv6){ ip6_addr_set_loopback(ip_2_ip6(ipaddr)); IP_SET_TYPE(ipaddr, IPADDR_TYPE_V6); }else{ ip4_addr_set_loopback(ip_2_ip4(ipaddr)); IP_SET_TYPE(ipaddr, IPADDR_TYPE_V4); }}while(0)
#define ip_addr_set_hton(dest,src) do{if(IP_IS_V6(src)){ ip6_addr_set_hton(ip_2_ip6(ipaddr), (src)); IP_SET_TYPE(dest, IPADDR_TYPE_V6); }else{ ip4_addr_set_hton(ip_2_ip4(ipaddr), (src)); IP_SET_TYPE(dest, IPADDR_TYPE_V4); }}while(0)
#define ip_addr_get_network(target,host,netmask) do{if(IP_IS_V6(host)){ ip4_addr_set_zero(ip_2_ip4(target)); IP_SET_TYPE(target, IPADDR_TYPE_V6); } else { ip4_addr_get_network(ip_2_ip4(target), ip_2_ip4(host), ip_2_ip4(netmask)); IP_SET_TYPE(target, IPADDR_TYPE_V4); }}while(0)
#define ip_addr_netcmp(addr1,addr2,mask) ((IP_IS_V6(addr1) && IP_IS_V6(addr2)) ? 0 : ip4_addr_netcmp(ip_2_ip4(addr1), ip_2_ip4(addr2), mask))
#define ip_addr_cmp(addr1,addr2) ((IP_GET_TYPE(addr1) != IP_GET_TYPE(addr2)) ? 0 : (IP_IS_V6_VAL(*(addr1)) ? ip6_addr_cmp(ip_2_ip6(addr1), ip_2_ip6(addr2)) : ip4_addr_cmp(ip_2_ip4(addr1), ip_2_ip4(addr2))))
#define ip_addr_isany(ipaddr) ((IP_IS_V6(ipaddr)) ? ip6_addr_isany(ip_2_ip6(ipaddr)) : ip4_addr_isany(ip_2_ip4(ipaddr)))
#define ip_addr_isany_val(ipaddr) ((IP_IS_V6_VAL(ipaddr)) ? ip6_addr_isany_val(*ip_2_ip6(&(ipaddr))) : ip4_addr_isany_val(*ip_2_ip4(&(ipaddr))))
#define ip_addr_isbroadcast(ipaddr,netif) ((IP_IS_V6(ipaddr)) ? 0 : ip4_addr_isbroadcast(ip_2_ip4(ipaddr), netif))
#define ip_addr_ismulticast(ipaddr) ((IP_IS_V6(ipaddr)) ? ip6_addr_ismulticast(ip_2_ip6(ipaddr)) : ip4_addr_ismulticast(ip_2_ip4(ipaddr)))
#define ip_addr_isloopback(ipaddr) ((IP_IS_V6(ipaddr)) ? ip6_addr_isloopback(ip_2_ip6(ipaddr)) : ip4_addr_isloopback(ip_2_ip4(ipaddr)))
#define ip_addr_islinklocal(ipaddr) ((IP_IS_V6(ipaddr)) ? ip6_addr_islinklocal(ip_2_ip6(ipaddr)) : ip4_addr_islinklocal(ip_2_ip4(ipaddr)))
#define ip_addr_debug_print(debug,ipaddr) do { if(IP_IS_V6(ipaddr)) { ip6_addr_debug_print(debug, ip_2_ip6(ipaddr)); } else { ip4_addr_debug_print(debug, ip_2_ip4(ipaddr)); }}while(0)
#define ip_addr_debug_print_val(debug,ipaddr) do { if(IP_IS_V6_VAL(ipaddr)) { ip6_addr_debug_print_val(debug, *ip_2_ip6(&(ipaddr))); } else { ip4_addr_debug_print_val(debug, *ip_2_ip4(&(ipaddr))); }}while(0)
#define ipaddr_ntoa(addr) (((addr) == NULL) ? "NULL" : ((IP_IS_V6(addr)) ? ip6addr_ntoa(ip_2_ip6(addr)) : ip4addr_ntoa(ip_2_ip4(addr))))
#define ipaddr_ntoa_r(addr,buf,buflen) (((addr) == NULL) ? "NULL" : ((IP_IS_V6(addr)) ? ip6addr_ntoa_r(ip_2_ip6(addr), buf, buflen) : ip4addr_ntoa_r(ip_2_ip4(addr), buf, buflen)))
int ipaddr_aton(const char *cp, ip_addr_t *addr);
#define IPADDR_STRLEN_MAX IP6ADDR_STRLEN_MAX
#define ip4_2_ipv4_mapped_ipv6(ip6addr,ip4addr) do { (ip6addr)->addr[3] = (ip4addr)->addr; (ip6addr)->addr[2] = PP_HTONL(0x0000FFFFUL); (ip6addr)->addr[1] = 0; (ip6addr)->addr[0] = 0; } while(0);
#define unmap_ipv4_mapped_ipv6(ip4addr,ip6addr) (ip4addr)->addr = (ip6addr)->addr[3];
#define IP46_ADDR_ANY(type) (((type) == IPADDR_TYPE_V6)? IP6_ADDR_ANY : IP4_ADDR_ANY)
extern const ip_addr_t ip_addr_any;
extern const ip_addr_t ip_addr_broadcast;
#define IP_ADDR_ANY IP4_ADDR_ANY
#define IP4_ADDR_ANY (&ip_addr_any)
#define IP4_ADDR_ANY4 (ip_2_ip4(&ip_addr_any))
#define IP_ADDR_BROADCAST (&ip_addr_broadcast)
#define IP4_ADDR_BROADCAST (ip_2_ip4(&ip_addr_broadcast))
extern const ip_addr_t ip6_addr_any;
#define IP6_ADDR_ANY (&ip6_addr_any)
#define IP6_ADDR_ANY6 (ip_2_ip6(&ip6_addr_any))
#define IP_ANY_TYPE (&ip_addr_any_type)
#define LWIP_HDR_NETIF_ETHERNET_H 
#define LWIP_HDR_PBUF_H 
#define LWIP_HDR_ERR_H 
typedef s8_t err_t;
typedef enum {
  ERR_OK = 0,
  ERR_MEM = -1,
  ERR_BUF = -2,
  ERR_TIMEOUT = -3,
  ERR_RTE = -4,
  ERR_INPROGRESS = -5,
  ERR_VAL = -6,
  ERR_WOULDBLOCK = -7,
  ERR_USE = -8,
  ERR_ALREADY = -9,
  ERR_ISCONN = -10,
  ERR_CONN = -11,
  ERR_IF = -12,
  ERR_ABRT = -13,
  ERR_RST = -14,
  ERR_CLSD = -15,
  ERR_ARG = -16,
  ERR_IF_HIGH_WATER = -17,
  ERR_IF_SUSPEND = -18,
  ERR_IF_OOS = -19,
} err_enum_t;
#define ERR_IS_FATAL(e) (((e) <= ERR_ABRT) && ((e) >= ERR_ARG))
extern const char *lwip_strerr(err_t err);
int err_to_errno(err_t err);
#define LWIP_SUPPORT_CUSTOM_PBUF ((IP_FRAG && !LWIP_NETIF_TX_SINGLE_PBUF) || (LWIP_IPV6 && LWIP_IPV6_FRAG))
#define PBUF_TRANSPORT_HLEN 20
#define PBUF_IP_HLEN 40
typedef enum {
  PBUF_TRANSPORT,
  PBUF_IP,
  PBUF_LINK,
  PBUF_RAW_TX,
  PBUF_RAW,
  PBUF_DL_RAM,
  PBUF_ULPDU,
  PBUF_DLPDU
} pbuf_layer;
typedef enum {
  PBUF_RAM,
  PBUF_ROM,
  PBUF_REF,
  PBUF_POOL,
  PBUF_PS_DL_RAM_PKG,
  PBUF_PS_DL_PKG,
  PBUF_ULFC,
  PBUF_DLFC
} pbuf_type;
#define PBUF_FLAG_PUSH 0x01U
#define PBUF_FLAG_IS_CUSTOM 0x02U
#define PBUF_FLAG_MCASTLOOP 0x04U
#define PBUF_FLAG_LLBCAST 0x08U
#define PBUF_FLAG_LLMCAST 0x10U
#define PBUF_FLAG_TCP_FIN 0x20U
struct pbuf {
  struct pbuf *next;
  void *payload;
  u16_t tot_len;
  u16_t len;
  u8_t type;
  u8_t flags;
  u16_t ref;
  u8_t dataRai:2;
  u8_t bExceptData:1;
  u8_t tickType:2;
  u8_t bIgnorFree:1;
  u8_t rsvd:2;
  u8_t reserved2;
  u8_t reserved3;
  u8_t sequence;
  u32_t sysTick;
};
#define SIZEOF_STRUCT_PBUF LWIP_MEM_ALIGN_SIZE(sizeof(struct pbuf))
struct pbuf_rom {
  struct pbuf *next;
  const void *payload;
};
typedef void (*pbuf_free_custom_fn)(struct pbuf *p);
struct pbuf_custom {
  struct pbuf pbuf;
  pbuf_free_custom_fn custom_free_function;
};
#define PBUF_POOL_FREE_OOSEQ 1
#define PBUF_CHECK_FREE_OOSEQ() 
#define pbuf_init() 
void pbuf_set(struct pbuf *pb, pbuf_type type, u16_t length, void *payload);
struct pbuf *pbuf_alloc(pbuf_layer l, u16_t length, pbuf_type type);
struct pbuf *pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type,
                                 struct pbuf_custom *p, void *payload_mem,
                                 u16_t payload_mem_len);
void pbuf_realloc(struct pbuf *p, u16_t size);
u8_t pbuf_header(struct pbuf *p, s16_t header_size);
u8_t pbuf_header_force(struct pbuf *p, s16_t header_size);
void pbuf_ref(struct pbuf *p);
u8_t pbuf_free(struct pbuf *p);
u16_t pbuf_clen(const struct pbuf *p);
void pbuf_cat(struct pbuf *head, struct pbuf *tail);
void pbuf_chain(struct pbuf *head, struct pbuf *tail);
struct pbuf *pbuf_dechain(struct pbuf *p);
err_t pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from);
u16_t pbuf_copy_partial(const struct pbuf *p, void *dataptr, u16_t len, u16_t offset);
err_t pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len);
err_t pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset);
struct pbuf *pbuf_skip(struct pbuf* in, u16_t in_offset, u16_t* out_offset);
struct pbuf *pbuf_coalesce(struct pbuf *p, pbuf_layer layer);
void updateSequenceBitmap(u32_t bitmap[8], UINT8 sequence, u8_t bActive);
u8_t getSequenceBitmap(u32_t bitmap[8], UINT8 sequence);
void pbuf_split_64k(struct pbuf *p, struct pbuf **rest);
u8_t pbuf_get_at(const struct pbuf* p, u16_t offset);
int pbuf_try_get_at(const struct pbuf* p, u16_t offset);
void pbuf_put_at(struct pbuf* p, u16_t offset, u8_t data);
u16_t pbuf_memcmp(const struct pbuf* p, u16_t offset, const void* s2, u16_t n);
u16_t pbuf_memfind(const struct pbuf* p, const void* mem, u16_t mem_len, u16_t start_offset);
u16_t pbuf_strstr(const struct pbuf* p, const char* substr);
#define LWIP_HDR_NETIF_H 
#define ENABLE_LOOPBACK (LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF)
#define LWIP_HDR_STATS_H 
#define LWIP_HDR_MEM_H 
typedef size_t mem_size_t;
#define MEM_SIZE_F SZT_F
void mem_init(void);
void *mem_trim(void *mem, mem_size_t size);
void *mem_malloc(mem_size_t size);
void *mem_calloc(mem_size_t count, mem_size_t size);
void mem_free(void *mem);
#define LWIP_HDR_MEMP_H 
#define LWIP_MEMPOOL(name,num,size,desc) 
#define LWIP_MALLOC_MEMPOOL(num,size) LWIP_MEMPOOL(POOL_ ##size, num, (size + LWIP_MEM_ALIGN_SIZE(sizeof(struct memp_malloc_helper))), "MALLOC_"#size)
#define LWIP_MALLOC_MEMPOOL_START 
#define LWIP_MALLOC_MEMPOOL_END 
#define LWIP_PBUF_MEMPOOL(name,num,payload,desc) LWIP_MEMPOOL(name, num, (MEMP_ALIGN_SIZE(sizeof(struct pbuf)) + MEMP_ALIGN_SIZE(payload)), desc)


















#undef LWIP_MEMPOOL
#undef LWIP_MALLOC_MEMPOOL
#undef LWIP_MALLOC_MEMPOOL_START
#undef LWIP_MALLOC_MEMPOOL_END
#undef LWIP_PBUF_MEMPOOL
typedef enum {
#define LWIP_MEMPOOL(name,num,size,desc) MEMP_ ##name,
#define LWIP_MALLOC_MEMPOOL(num,size) LWIP_MEMPOOL(POOL_ ##size, num, (size + LWIP_MEM_ALIGN_SIZE(sizeof(struct memp_malloc_helper))), "MALLOC_"#size)
#define LWIP_MALLOC_MEMPOOL_START 
#define LWIP_MALLOC_MEMPOOL_END 
#define LWIP_PBUF_MEMPOOL(name,num,payload,desc) LWIP_MEMPOOL(name, num, (MEMP_ALIGN_SIZE(sizeof(struct pbuf)) + MEMP_ALIGN_SIZE(payload)), desc)
MEMP_RAW_PCB,
MEMP_UDP_PCB,
MEMP_TCP_PCB,
MEMP_TCP_PCB_LISTEN,
MEMP_TCP_SEG,
MEMP_REASSDATA,
MEMP_FRAG_PBUF,
MEMP_NETBUF,
MEMP_NETCONN,
MEMP_TCPIP_MSG_API,
MEMP_API_MSG,
MEMP_DNS_API_MSG,
MEMP_SOCKET_SETGETSOCKOPT_DATA,
MEMP_ARP_QUEUE,
MEMP_NETDB,
MEMP_ND6_QUEUE,
MEMP_IP6_REASSDATA,
MEMP_PBUF,
#undef LWIP_MEMPOOL
#undef LWIP_MALLOC_MEMPOOL
#undef LWIP_MALLOC_MEMPOOL_START
#undef LWIP_MALLOC_MEMPOOL_END
#undef LWIP_PBUF_MEMPOOL
  MEMP_MAX
} memp_t;
#define LWIP_HDR_MEMP_PRIV_H 
#define MEMP_SIZE 0
#define MEMP_ALIGN_SIZE(x) (LWIP_MEM_ALIGN_SIZE(x))
struct memp {
  struct memp *next;
};
struct memp_desc {
  const char *desc;
  u16_t size;
  u16_t num;
  u8_t *base;
  struct memp **tab;
};
#define DECLARE_LWIP_MEMPOOL_DESC(desc) (desc),
#define LWIP_MEMPOOL_DECLARE_STATS_INSTANCE(name) 
#define LWIP_MEMPOOL_DECLARE_STATS_REFERENCE(name) 
void memp_init_pool(const struct memp_desc *desc);
void *memp_malloc_pool(const struct memp_desc *desc);
void memp_free_pool(const struct memp_desc* desc, void *mem);
extern const struct memp_desc* const memp_pools[MEMP_MAX];
#define LWIP_MEMPOOL_PROTOTYPE(name) extern const struct memp_desc memp_ ## name
#define LWIP_MEMPOOL_DECLARE(name,num,size,desc) LWIP_DECLARE_MEMORY_ALIGNED(memp_memory_ ## name ## _base, ((num) * (MEMP_SIZE + MEMP_ALIGN_SIZE(size)))); LWIP_MEMPOOL_DECLARE_STATS_INSTANCE(memp_stats_ ## name) static struct memp *memp_tab_ ## name; const struct memp_desc memp_ ## name = { DECLARE_LWIP_MEMPOOL_DESC(desc) LWIP_MEMPOOL_DECLARE_STATS_REFERENCE(memp_stats_ ## name) LWIP_MEM_ALIGN_SIZE(size), (num), memp_memory_ ## name ## _base, &memp_tab_ ## name };
#define LWIP_MEMPOOL_INIT(name) memp_init_pool(&memp_ ## name)
#define LWIP_MEMPOOL_ALLOC(name) memp_malloc_pool(&memp_ ## name)
#define LWIP_MEMPOOL_FREE(name,x) memp_free_pool(&memp_ ## name, (x))
void memp_init(void);
void *memp_malloc(memp_t type);
void memp_free(memp_t type, void *mem);
#define stats_init() 
#define STATS_INC(x) 
#define STATS_DEC(x) 
#define STATS_INC_USED(x) 
#define TCP_STATS_INC(x) 
#define TCP_STATS_DISPLAY() 
#define UDP_STATS_INC(x) 
#define UDP_STATS_DISPLAY() 
#define ICMP_STATS_INC(x) 
#define ICMP_STATS_DISPLAY() 
#define IGMP_STATS_INC(x) 
#define IGMP_STATS_DISPLAY() 
#define IP_STATS_INC(x) 
#define IP_STATS_DISPLAY() 
#define IPFRAG_STATS_INC(x) 
#define IPFRAG_STATS_DISPLAY() 
#define ETHARP_STATS_INC(x) 
#define ETHARP_STATS_DISPLAY() 
#define LINK_STATS_INC(x) 
#define LINK_STATS_DISPLAY() 
#define MEM_STATS_AVAIL(x,y) 
#define MEM_STATS_INC(x) 
#define MEM_STATS_INC_USED(x,y) 
#define MEM_STATS_DEC_USED(x,y) 
#define MEM_STATS_DISPLAY() 
#define MEMP_STATS_DEC(x,i) 
#define MEMP_STATS_DISPLAY(i) 
#define MEMP_STATS_GET(x,i) 0
#define SYS_STATS_INC(x) 
#define SYS_STATS_DEC(x) 
#define SYS_STATS_INC_USED(x) 
#define SYS_STATS_DISPLAY() 
#define IP6_STATS_INC(x) 
#define IP6_STATS_DISPLAY() 
#define ICMP6_STATS_INC(x) 
#define ICMP6_STATS_DISPLAY() 
#define IP6_FRAG_STATS_INC(x) 
#define IP6_FRAG_STATS_DISPLAY() 
#define MLD6_STATS_INC(x) 
#define MLD6_STATS_DISPLAY() 
#define ND6_STATS_INC(x) 
#define ND6_STATS_DISPLAY() 
#define MIB2_STATS_INC(x) 
#define stats_display() 
#define stats_display_proto(proto,name) 
#define stats_display_igmp(igmp,name) 
#define stats_display_mem(mem,name) 
#define stats_display_memp(mem,index) 
#define stats_display_sys(sys) 
#define NETIF_MAX_HWADDR_LEN 6U
#define NETIF_FLAG_UP 0x01U
#define NETIF_FLAG_BROADCAST 0x02U
#define NETIF_FLAG_LINK_UP 0x04U
#define NETIF_FLAG_ETHARP 0x08U
#define NETIF_FLAG_ETHERNET 0x10U
#define NETIF_FLAG_IGMP 0x20U
#define NETIF_FLAG_MLD6 0x40U
#define NETIF_REPORT_TYPE_IPV4 0x01
#define NETIF_REPORT_TYPE_IPV6 0x02
typedef enum lwip_netif_type
{
    LWIP_NETIF_TYPE_INVALID = 0,
    LWIP_NETIF_TYPE_LAN_ETH,
    LWIP_NETIF_TYPE_LAN_ETH_RNDIS,
    LWIP_NETIF_TYPE_LAN_ETH_ECM,
    LWIP_NETIF_TYPE_LAN_PPP,
    LWIP_NETIF_TYPE_WAN_INTERNET,
    LWIP_NETIF_TYPE_WAN_DEFAULT = LWIP_NETIF_TYPE_WAN_INTERNET,
    LWIP_NETIF_TYPE_WAN_IMS,
    LWIP_NETIF_TYPE_WAN_OTHER,
    LWIP_NETIF_TYPE_MAX = 0x0F
}lwip_netif_type_t;
enum lwip_internal_netif_client_data_index
{
    LWIP_NETIF_SERVER_DATA_INDEX_DHCP,
    LWIP_NETIF_SERVER_RA_IPV6,
    LWIP_NETIF_DNS_RELAY,
   LWIP_NETIF_CLIENT_DATA_INDEX_MAX
};
struct netif;
enum netif_mac_filter_action {
  NETIF_DEL_MAC_FILTER = 0,
  NETIF_ADD_MAC_FILTER = 1
};
typedef err_t (*netif_init_fn)(struct netif *netif);
typedef err_t (*netif_input_fn)(struct pbuf *p, struct netif *inp);
typedef err_t (*psif_input_fn)(u8_t lcid, DlPduBlock *pPduHdr);
typedef err_t (*psif_pending_input_fn)(u8_t lcid);
typedef err_t (*lanif_input_fn)(u8_t lan_type, UlPduBlock *pPduHdr);
typedef err_t (*netif_output_fn)(struct netif *netif, struct pbuf *p,
       const ip4_addr_t *ipaddr);
typedef err_t (*netif_output_ip6_fn)(struct netif *netif, struct pbuf *p,
       const ip6_addr_t *ipaddr);
typedef err_t (*netif_linkoutput_fn)(struct netif *netif, struct pbuf *p);
typedef void (*netif_status_callback_fn)(struct netif *netif);
u8_t netif_alloc_client_data_id(void);
#define netif_set_client_data(netif,id,data) netif_get_client_data(netif, id) = (data)
#define netif_get_client_data(netif,id) (netif)->client_data[(id)]
struct netif {
  struct netif *next;
  ip_addr_t ip_addr;
  ip_addr_t netmask;
  ip_addr_t gw;
  ip_addr_t ip6_addr[2];
  u8_t ip6_addr_state[2];
  u8_t ip6_prefix_len[2];
  netif_input_fn input;
  netif_output_fn output;
  netif_linkoutput_fn linkoutput;
  netif_output_ip6_fn output_ip6;
  void *state;
  void* client_data[LWIP_NETIF_CLIENT_DATA_INDEX_MAX + 0];
  u8_t ip6_autoconfig_enabled;
  u8_t rs_count;
  u16_t mtu;
  u8_t hwaddr_len;
  u8_t hwaddr[6U];
  u8_t flags;
  char name[2];
  u8_t num;
  struct pbuf *loop_first;
  struct pbuf *loop_last;
  u16_t loop_cnt_current;
  u8_t primary_ipv4_cid;
  u8_t primary_ipv6_cid;
  u8_t netif_type;
  u8_t bPublic;
  u16_t ded_cid_bitmap;
  u16_t rohc_enable_bitmap;
  void *tft_list;
  u32_t netif_timer_active_mask;
  u8_t is_suspend;
  u8_t is_oos;
  u8_t ip6_subnet_router_priority;
  u8_t arp_reply_mode;
  u8_t ip6_src_router_priority;
  ip4_addr_t arp_reply_ignore_addr;
};
typedef enum netif_ip6_prefix_state_tag
{
    NETIF_IP6_PREFIX_INACTIVE = 0,
    NETIF_IP6_PREFIX_ACTIVE = 1,
}netif_ip6_prefix_state;
typedef enum netif_ip6_prefix_source_tag
{
    NETIF_IP6_PREFIX_PDP_CONTEXT = 0,
    NETIF_IP6_PREFIX_RA_INFO = 1,
    NETIF_IP6_PREFIX_HIB_RECOVER = 2,
}netif_ip6_prefix_source;
typedef struct netif_ip6_prefix_info_tag
{
    u32_t prefix[2];
    u8_t state;
    u8_t source;
    u8_t cid;
    u8_t reserved;
    u32_t life_time;
    u32_t active_time;
    struct netif_ip6_prefix_info_tag *next;
}netif_ip6_prefix_info;
#define NETIF_SET_CHECKSUM_CTRL(netif,chksumflags) 
#define IF__NETIF_CHECKSUM_ENABLED(netif,chksumflag) 
extern struct netif *netif_list;
extern struct netif *netif_default;
void netif_init(void);
struct netif *netif_add(struct netif *netif,
                        const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
                        void *state, netif_init_fn init, netif_input_fn input);
void netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
                    const ip4_addr_t *gw);
void netif_remove(struct netif * netif);
void netif_remove_type(struct netif *netif, u8_t type);
struct netif *netif_find(const char *name);
struct netif *netif_find_netif_list(void);
struct netif *netif_find_by_cid(u8_t cid);
struct netif *netif_find_by_ip4_cid(u8_t cid);
struct netif *netif_find_by_ip6_cid(u8_t cid);
struct netif *netif_find_by_ded_cid(u8_t ded_cid);
u8_t netif_find_ip6_exist(void);
struct netif *netif_find_default(void);
struct netif *netif_find_netif_list(void);
void netif_set_arp_reply_mode(struct netif *pNetif, u8_t mode);
void netif_set_arp_reply_ignore_addr(struct netif *pNetif, ip4_addr_t *addr);
void netif_set_netif_type(struct netif *pNetif, u8_t type);
u8_t netif_get_netif_type(struct netif *pNetif);
struct netif *netif_get_adpt_netif(u8_t type);
u8_t netif_check_netif_type(struct netif *netif, u8_t type);
struct netif *NetGetLanNetif(void);
struct netif *NetGetLanTypeNetif(u8_t type);
struct netif *netif_find_by_wan_netif(void);
void netif_set_default(struct netif *netif);
void netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr);
void netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask);
void netif_set_gw(struct netif *netif, const ip4_addr_t *gw);
#define netif_ip4_addr(netif) ((const ip4_addr_t*)ip_2_ip4(&((netif)->ip_addr)))
#define netif_ip4_netmask(netif) ((const ip4_addr_t*)ip_2_ip4(&((netif)->netmask)))
#define netif_ip4_gw(netif) ((const ip4_addr_t*)ip_2_ip4(&((netif)->gw)))
#define netif_ip_addr4(netif) ((const ip_addr_t*)&((netif)->ip_addr))
#define netif_ip_netmask4(netif) ((const ip_addr_t*)&((netif)->netmask))
#define netif_ip_gw4(netif) ((const ip_addr_t*)&((netif)->gw))
void netif_set_up(struct netif *netif);
void netif_set_down(struct netif *netif);
void netif_set_type_up(struct netif *netif, u8_t type);
void netif_set_type_down(struct netif *netif, u8_t type, u8_t with_flag);
#define netif_is_up(netif) (((netif)->flags & NETIF_FLAG_UP) ? (u8_t)1 : (u8_t)0)
void netif_set_link_up(struct netif *netif);
void netif_set_link_down(struct netif *netif);
#define netif_is_link_up(netif) (((netif)->flags & NETIF_FLAG_LINK_UP) ? (u8_t)1 : (u8_t)0)
err_t netif_loop_output(struct netif *netif, struct pbuf *p);
void netif_poll(struct netif *netif);
err_t netif_input(struct pbuf *p, struct netif *inp);
#define netif_ip_addr6(netif,i) ((const ip_addr_t*)(&((netif)->ip6_addr[i])))
#define netif_ip6_addr(netif,i) ((const ip6_addr_t*)ip_2_ip6(&((netif)->ip6_addr[i])))
void netif_ip6_addr_set(struct netif *netif, s8_t addr_idx, const ip6_addr_t *addr6);
void netif_ip6_prefx_length_set(struct netif *netif, s8_t addr_idx, u8_t prefix_length);
u8_t netif_ip6_prefix_length_get(struct netif *netif, s8_t addr_idx);
void ip6_set_subnet_router_priority(struct netif *netif, u8_t priority);
void ip6_set_source_addr_priority(struct netif *netif, u8_t priority);
void netif_ip6_addr_set_parts(struct netif *netif, s8_t addr_idx, u32_t i0, u32_t i1, u32_t i2, u32_t i3);
#define netif_ip6_addr_state(netif,i) ((netif)->ip6_addr_state[i])
void netif_ip6_addr_set_state(struct netif* netif, s8_t addr_idx, u8_t state);
s8_t netif_get_ip6_addr_match(struct netif *netif, const ip6_addr_t *ip6addr);
void netif_create_ip6_linklocal_address(struct netif *netif, u8_t from_mac_48bit);
void netif_create_ip6_linklocal_address_by_identifier(struct netif *netif, u32_t identifier1, u32_t identifier2);
err_t netif_add_ip6_address(struct netif *netif, const ip6_addr_t *ip6addr, s8_t *chosen_idx);
#define netif_set_ip6_autoconfig_enabled(netif,action) do { if(netif) { (netif)->ip6_autoconfig_enabled = (action); }}while(0)
u16_t netif_get_max_mtu_size(void);
void netif_dump_ul_packet(u8_t *data, u16_t len, u8_t type);
void netif_dump_dl_packet(u8_t *data, u16_t len, u8_t type);
void netif_enable_rohc_bitmap(struct netif* netif, u8_t cid);
void netif_disable_rohc_bitmap(struct netif* netif, u8_t cid);
u8_t netif_get_rohc_set(struct netif* netif, u8_t cid);
void netif_enable_suspend(struct netif* netif);
void netif_disable_suspend(struct netif* netif);
void netif_enable_suspend_all(void);
void netif_disable_suspend_all(void);
void netif_enable_oos_state(struct netif *netif);
void netif_disable_oos_state(struct netif *netif);
void netif_enable_all_psif_oos_state(void);
void netif_disable_all_psif_oos_state(void);
void netif_set_ps_mtu(struct netif *netif, u16_t mtu);
void netif_enable_timer_active_mask(struct netif* netif, u8_t type);
void netif_disable_timer_active_mask(struct netif* netif, u8_t type);
u8_t netif_get_timer_active_state(struct netif* netif, u8_t type);
void netif_add_ip6_prefix_info(u32_t prefix[2], u8_t state, u8_t source, u32_t life_time, u32_t active_time, u8_t cid);
void netif_remove_ip6_prefix_info(u8_t cid);
struct netif_ip6_prefix_info_tag *netif_find_ip6_prefix_info(u8_t cid);
struct netif_ip6_prefix_info_tag *netif_get_ip6_prefix_info_list(void);
#define NETIF_SET_HWADDRHINT(netif,hint) 
#define LWIP_HDR_PROT_ETHERNET_H 
#define ETH_HWADDR_LEN 6

struct eth_addr {
  u8_t addr[6];
} __attribute__( (packed) );


struct eth_hdr {
  struct eth_addr dest;
  struct eth_addr src;
  u16_t type;
} __attribute__( (packed) );

#define SIZEOF_ETH_HDR (14 + ETH_PAD_SIZE)

struct eth_vlan_hdr {
  u16_t prio_vid;
  u16_t tpid;
} __attribute__( (packed) );

#define SIZEOF_VLAN_HDR 4
#define VLAN_ID(vlan_hdr) (lwip_htons((vlan_hdr)->prio_vid) & 0xFFF)
enum eth_type {
  ETHTYPE_IP = 0x0800U,
  ETHTYPE_ARP = 0x0806U,
  ETHTYPE_WOL = 0x0842U,
  ETHTYPE_RARP = 0x8035U,
  ETHTYPE_VLAN = 0x8100U,
  ETHTYPE_IPV6 = 0x86DDU,
  ETHTYPE_PPPOEDISC = 0x8863U,
  ETHTYPE_PPPOE = 0x8864U,
  ETHTYPE_JUMBO = 0x8870U,
  ETHTYPE_PROFINET = 0x8892U,
  ETHTYPE_ETHERCAT = 0x88A4U,
  ETHTYPE_LLDP = 0x88CCU,
  ETHTYPE_SERCOS = 0x88CDU,
  ETHTYPE_MRP = 0x88E3U,
  ETHTYPE_PTP = 0x88F7U,
  ETHTYPE_QINQ = 0x9100U
};
#define LL_IP4_MULTICAST_ADDR_0 0x01
#define LL_IP4_MULTICAST_ADDR_1 0x00
#define LL_IP4_MULTICAST_ADDR_2 0x5e
#define LL_IP6_MULTICAST_ADDR_0 0x33
#define LL_IP6_MULTICAST_ADDR_1 0x33
#define ETHADDR32_COPY(dst,src) SMEMCPY(dst, src, ETH_HWADDR_LEN)
#define ETHADDR16_COPY(dst,src) SMEMCPY(dst, src, ETH_HWADDR_LEN)
#define eth_addr_cmp(addr1,addr2) (memcmp((addr1)->addr, (addr2)->addr, ETH_HWADDR_LEN) == 0)
BOOL eth_addr_is_broad_cast(struct eth_addr *addr);
#define LWIP_ARP_FILTER_NETIF 0
err_t ethernet_input(struct pbuf *p, struct netif *netif);
err_t ethernet_output(struct netif* netif, struct pbuf* p, const struct eth_addr* src, const struct eth_addr* dst, u16_t eth_type);
extern const struct eth_addr ethbroadcast, ethzero;
#define __CMI_PS_H__ 
#define __CMI_COMM_H__ 
#define PS_BROADCAST_IND_HANDLER 0x0001
#define CMI_SYNC_REQ_NUM 16
#define CMI_SYNC_REQ_START_HANDLER 0x0030
#define CMI_SYNC_REQ_END_HANDLER (CMI_SYNC_REQ_START_HANDLER + CMI_SYNC_REQ_NUM - 1)
typedef enum MtErrorResultCode_TAG
{
    CME_SUCC = 0,
    CME_MT_NO_CONNECTION = 1,
    CME_MT_LINK_RESERVED,
    CME_OPERATION_NOT_ALLOW,
    CME_OPERATION_NOT_SUPPORT,
    CME_PH_SIM_PIN_REQ,
    CME_PH_FSIM_PIN_REQ,
    CME_PH_FSIM_PUK_REQ,
    CME_SIM_NOT_INSERT = 10,
    CME_SIM_PIN_REQ,
    CME_SIM_PUK_REQ,
    CME_SIM_FAILURE,
    CME_SIM_BUSY,
    CME_SIM_WRONG,
    CME_INCORRECT_PASSWORD,
    CME_SIM_PIN2_REQ,
    CME_SIM_PUK2_REQ,
    CME_MEMORY_FULL = 20,
    CME_INVALID_INDEX,
    CME_NOT_FOUND,
    CME_MEMORY_FAILURE,
    CME_TEXT_STR_TOO_LONG,
    CME_INVALID_CHAR_IN_TXT_STR,
    CME_DIAL_STR_TOO_LONG,
    CME_INVALID_CHAR_IN_DIAL_STR = 27,
    CME_NO_NW_SERVICE = 30,
    CME_NW_TIMEOUT,
    CME_NW_NOT_ALLOWED_EC_ONLY,
    CME_NW_PERSONAL_PIN_REQ = 40,
    CME_NW_PERSONAL_PUK_REQ,
    CME_NW_SUBSET_PERSONAL_PIN_REQ,
    CME_NW_SUBSET_PERSONAL_PUK_REQ,
    CME_SRV_PROVIDER_PERSONAL_PIN_REQ,
    CME_SRV_PROVIDER_PERSONAL_PUK_REQ,
    CME_CORPORATE_PERSONAL_PIN_REQ,
    CME_CORPORATE_PERSONAL_PUK_REQ,
    CME_HIDDEN_KEY_REQ,
    CME_EAP_METHOD_NOT_SUPPORT,
    CME_INCORRECT_PARAM = 50,
    CME_CMD_IMPLEMENTED_BUT_CUR_DISABLED,
    CME_CMD_ABORT_BY_USER,
    CME_NOT_ATTACHED_DUE_TO_RESTRICT,
    CME_MODEM_NOT_ALLOWED_EC_ONLY,
    CME_OPER_NOT_ALLOWED_DUE_TO_RESTRICT,
    CME_FIXED_DIAL_NUM_ONLY,
    CME_TEMP_OOS_DUE_TO_OTHER_USAGE,
    CME_LANG_NOT_SUPPORT,
    CME_UNEXPECTED_DATA_VALUE,
    CME_SYS_FAIL = 60,
    CME_DATA_MISSING,
    CME_CALL_BARRED,
    CME_MSG_WAIT_IND_SUB_FAIL,
    CME_UNKNOWN = 100,
    CME_ILLEGAL_MS = 103,
    CME_ILLEGAL_ME = 106,
    CME_GPRS_SERVICES_NOT_ALLOWED = 107,
    CME_GPRS_SERVICES_AND_NON_GPRS_SERVICES_NOT_ALLOWED = 108,
    CME_PLMN_NOT_ALLOWED = 111,
    CME_LOCATION_AREA_NOT_ALLOWED,
    CME_ROAMING_NOT_ALLOWED_IN_THIS_LOCATION_AREA,
    CME_GPRS_SERVICES_NOT_ALLOWED_IN_THIS_PLMN,
    CME_NO_SUITABLE_CELLS_IN_LOCATION_AREA,
    CME_PTI_MISMATCH = 121,
    CME_CONGESTION = 122,
    CME_INSUFFICIENT_RESOURCES = 126,
    CME_MISSING_OR_UNKNOWN_APN,
    CME_UNKNOWN_PDP_ADDRESS_OR_PDP_TYPE,
    CME_USER_AUTHENTICATION_FAILED,
    CME_ACTIVATE_REJECT_BY_GGSN_SERVING_GW_OR_PDN_GW,
    CME_ACTIVATE_REJECT_UNSPECIFIED,
    CME_SERVICE_OPTION_NOT_SUPPORTED,
    CME_REQUESTED_SERVICE_OPTION_NOT_SUBSCRIBED,
    CME_SERVICE_OPTION_TEMPORATILY_OUT_OF_ORDER,
    CME_PTI_ALREADY_IN_USE = 135,
    CME_REGULAR_DEACTIVATION,
    CME_EPS_QOS_NOT_ACCEPT,
    CME_FEATURE_NOT_SUPPORTED = 140,
    CME_SEMANTIC_ERRORS_IN_THE_TFT_OPERATION,
    CME_SYNTACTICAL_ERRORS_IN_THE_TFT_OPERATION,
    CME_INVALID_EPS_ID,
    CME_SEMANTIC_ERRORS_IN_PACKET_FILTERS,
    CME_SYNTACTICAL_ERRORS_IN_PACKET_FILTERS,
    CME_PDP_CONTEXT_WITHOUT_TFT_ALREADY_ACTIVATED,
    CME_UNSPECIFIED_GPRS_ERROR = 148,
    CME_PDP_AUTHENTICATION_FAILURE = 149,
    CME_INVALID_MOBILE_CLASS = 150,
    CME_LAST_PDN_DISCONNECTION_NOT_ALLOWED = 171,
    CME_SEMANTICALLY_INCORECT_MESSAGE,
    CME_MANDATORY_INFORMATION_ELEMENT_ERROR,
    CME_INFORMATION_ELEMENT_NON_EXISTENT_OR_NOT_IMPLEMENTED,
    CME_CONDITIONAL_IE_ERROR,
    CME_PROTOCOL_ERROR_UNSPECIFIED,
    CME_OPERATOR_DETERMINED_BARRING,
    CME_MAX_NUMBER_OF_PDP_CONTEXTS_REACHED,
    CME_REQUESTED_APN_NOT_SUPPORTED_IN_CURRENT_RAT_AND_PLMN_COMBINATION,
    CME_REQUEST_REJECTED_BEARER_CONTROL_MODE_VIOLATION,
    CME_UNSUPPORTED_QCI_VALUE = 181,
    CME_USER_DATA_TRANSMISSION_VIA_CONTROL_PLANE_IS_CONGESTED,
    CME_INVALID_PTI_VALUE = 184,
    CME_MSG_NOT_COMPATIBLE_WITH_PROTOCOL_STATE = 186,
    CME_NETWORK_FAILURE = 190,
    CME_REACTIVATION_REQUESTED,
    CME_PDN_IPV4_ONLY_ALLOWED,
    CME_PDN_IPV6_ONLY_ALLOWED,
    CME_SINGLE_ADDRESS_BEARERS_ONLY_ALLOWED,
    CME_COLLISION_WITH_NETWORK_INITIATED_REQUEST,
    CME_PDN_IPV4V6_ONLY_ALLOWED,
    CME_PDN_NON_IP_ONLY_ALLOWED,
    CME_BEARER_HANDLING_NOT_SUPPORTED,
    CME_APN_RESTRICTION_VALUE_INCOMPATIBLE_WITH_ACTIVATE_PDP_CTX,
    CME_MULTIPLE_ACCESS_TO_A_PDN_NOW_ALLOWED = 200,
    CME_ESM_INFORMATION_NOT_RECEIVED,
    CME_PDN_CONNECTION_NOT_EXIST,
    CME_MULTIPLE_PDN_CONNECTION_FOR_A_GIVEN_APN_NOT_ALLOWED,
    CME_MSG_TYPE_NOT_COMPATIBLE_WITH_PROTOCOL_STATE,
    CME_INFO_ELEMENT_NOT_EXIST_OR_NOT_IMPLEMENTED = 209,
    CME_INTERNAL_ERROR_BASE = 301,
    CME_UE_BUSY,
    CME_NOT_POWER_ON,
    CME_PDN_NOT_ACTIVED,
    CME_PDN_NOT_VALID,
    CME_PDN_INVALID_TYPE,
    CME_PDN_NO_PARAM,
    CME_UE_FAIL,
    CME_PDP_APN_AND_PDN_TYPE_DUPLICATE_USED,
    CME_PDP_PAP_AND_EITF_NOT_MATCHED,
    CME_SIM_PIN_DISABLED,
    CME_SIM_PIN_ALREADY_ENABLED,
    CME_SIM_PIN_WRONG_FORMAT,
    CME_PS_INTERNAL_ERROR_MAX1 = 400,
    CME_REF_START_ERROR = 501,
    CME_REQ_PARAM_NOT_CFG = 512,
    CME_TUP_NOT_REGISTERED = 513,
    CME_AT_INTERNAL_ERROR,
    CME_CID_IS_ACT,
    CME_INCORRECT_STATE_FOR_CMD,
    CME_CID_INVALID,
    CME_CID_NOT_ACT,
    CME_DEACT_LAST_ACT_CID = 520,
    CME_CID_NOT_DEFINED,
    CME_UART_PARITY_ERROR,
    CME_UART_FRAME_ERROR,
    CME_IN_CFUN0_STATE,
    CME_CMD_ABORT_ONGOING,
    CME_CMD_ABORT_ERROR,
    CME_CMD_INTERRUPT,
    CME_CFG_CONFLICT,
    CME_DURING_FOTA_UPDATING,
    CME_NOT_AT_ALLOC_SOCKET = 530,
    CME_USIM_PIN_BLOCKED,
    CME_SIM_PIN_BLOCKED = CME_USIM_PIN_BLOCKED,
    CME_USIM_PUK_BLOCKED,
    CME_NOT_MIPI_MODE,
    CME_FILE_NOT_FOUND,
    CME_CONDITION_NOT_SATISFIED,
    CME_AT_UART_BUF_ERROR,
    CME_BACK_OFF_TIME_RUNNING,
    CME_REF_END_ERROR = 600,
    CME_MAX_ERROR = 0xFFFF
}MtErrorResultCode;
typedef UINT16 CmiRcCode;
typedef enum SmsErrorResultCode_TAG
{
    CMS_SMS_SUCC = 0,
    CMS_SMS_ME_FAILURE = 300,
    CMS_SMS_SERVICE_OF_ME_RESV,
    CMS_SMS_OPERATION_NOT_ALLOWED,
    CMS_SMS_OPERATION_NOT_SUPPORTED,
    CMS_SMS_INVALID_PDU_MODE_PARAMETER,
    CMS_SMS_INVALID_TEXT_MODE_PARAMETER,
    CMS_SMS_USIM_NOT_INSERTED = 310,
    CMS_SMS_USIM_PIN_REQUIRED,
    CMS_SMS_PHSIM_PIN_REQUIRED,
    CMS_SMS_USIM_FAILURE,
    CMS_SMS_USIM_BUSY,
    CMS_SMS_USIM_WRONG,
    CMS_SMS_USIM_PUK_REQUIRED,
    CMS_SMS_USIM_PIN2_REQUIRED,
    CMS_SMS_USIM_PUK2_REQUIRED,
    CMS_SMS_MEMORY_FAILURE = 320,
    CMS_SMS_INVALID_MEM_INDEX,
    CMS_SMS_MEM_FULL,
    CMS_SMS_SMSC_ADDR_UNKNOWN = 330,
    CMS_SMS_NO_NETWORK_SERVICE,
    CMS_SMS_NETWORK_TIMEOUT,
    CMS_SMS_NO_CNMA_ACK_EXPECTED = 340,
    CMS_SMS_UNKNOWN_ERROR = 500,
    CMS_SMS_INVALID_DATA = 550,
    CMS_MAX_ERROR = 0xFFFF
}SmsErrorResultCode;
typedef UINT16 CmiSmsErrorCode;
typedef enum CamSgIdEnum_Tag
{
    CAM_BASE = 1,
    CAM_DEV = 2,
    CAM_MM = 3,
    CAM_PS = 4,
    CAM_SIM = 5,
    CAM_SMS = 6,
    CAM_MAX = 15
}CamSgIdEnum;
typedef enum _SIG_EPAT_CAMCMISIGID_enum
{
    SIG_CAM_CMI_BASE = 0x11F0,
    SIG_CAM_CMI_REQ,
    SIG_CAM_CMI_CNF,
    SIG_CAM_CMI_IND,
    SIG_CAM_CMI_RSP,
    SIG_CAM_CMI_SYNC_REQ,
    SIG_CAM_CMI_END = 0x11FF,
}CAMCMISIGID;
typedef struct CmiNumericPlmn_Tag
{
    UINT16 mcc;
    UINT16 mncWithAddInfo;
}CmiNumericPlmn;
#define CAM_GET_PURE_MNC(mncWithAddInfo) ((mncWithAddInfo)&0xFFF)
#define CAM_IS_2_DIGIT_MNC(mncWithAddInfo) (((mncWithAddInfo)>>12) == 0x0F)
#define CAM_SET_MNC_WITH_ADD_INFO(twoDigitType,pureMnc) ((twoDigitType)?((pureMnc)|0xF000):((pureMnc)&0xFFF))
#define CMI_IPV4_ADDR_LEN 4
#define CMI_IPV6_ADDR_LEN 16
#define CMI_IPV6_INTERFACE_LEN 8
#define CMI_MAX_IP_ADDR_LEN 16
typedef enum CmiIpAddrTypeTag
{
    CMI_INVALID_IP_ADDR = 0,
    CMI_IPV4_ADDR,
    CMI_IPV6_INTERFACE_ADDR,
    CMI_FULL_IPV6_ADDR
}CmiIpAddrType;
typedef struct CmiIpAddrTag
{
    UINT8 addrType;
    UINT8 subnetMaskLen;
    UINT16 reserved0;
    union {
        UINT8 ipv4[4];
        UINT8 ipv6If[8];
        UINT8 ipv6[16];
        UINT8 addr[16];
    }ip;
}CmiIpAddr;
#define CMI_SIM_MAX_IMSI_STRING_LENGTH 16
typedef struct CmiSimImsiStrTag
{
    UINT8 length;
    BOOL bThreeDigitalMnc;
    UINT16 reserved0;
    CHAR contents[16];
}CmiSimImsiStr;
typedef struct CamCmiReqTag
{
    struct {
        UINT16 reqId;
        UINT16 srcHandler;
    }header;
    UINT8 body[];
}CamCmiReq;
#define CAM_GET_SG_ID(reqId) (((reqId)>>12)&0x000f)
#define CAM_GET_PRIM_ID(reqId) ((reqId)&0x0fff)
#define CAM_SET_REQ_CNF_ID(sgId,primId) ((UINT16)(((sgId)<<12)|((primId)&0x0fff)))
typedef struct CamCmiCnfTag
{
    struct {
        UINT16 cnfId;
        UINT16 srcHandler;
        UINT16 rc;
        UINT16 reserved;
    }header;
    UINT8 body[];
}CamCmiCnf;
#define CAM_GET_CMICNF_FROM_BODY(pCmiBody) (CamCmiCnf *)(((UINT8 *)(pCmiBody)) - (UINT32)(OFFSETOF(CamCmiCnf, body)))
typedef struct CamCmiIndTag
{
    struct {
        UINT16 indId;
        UINT16 reqHandler;
    }header;
    UINT8 body[];
}CamCmiInd;
typedef struct CamCmiRspTag
{
    struct {
        UINT16 rspId;
        UINT16 rspHandler;
    }header;
    UINT8 body[];
}CamCmiRsp;
#define CAM_GET_CMIIND_FROM_BODY(pCmiBody) (CamCmiInd *)(((UINT8 *)(pCmiBody)) - (UINT32)(OFFSETOF(CamCmiInd, body)))
typedef struct CamCmiSyncReqTag
{
    osSemaphoreId_t sem;
    UINT32 *pCmiRc;
    UINT16 cnfBufSize;
    UINT16 rsvd0;
    void *pOutCmiCnf;
    CamCmiReq cmiReq;
}CamCmiSyncReq;
typedef UINT32 CamCmiEmptySig;
UINT32 CamCmiSynReq(UINT8 sgId, UINT16 primId, UINT16 primSize, const void *primBody, UINT16 outCnfSize, void *pOutCnfBody);
void CamMmGetCurCELevel(UINT8 *pAct, UINT8 *pCeLevel);
#define CMI_PS_CID_NUM 16
#define CMI_PS_INVALID_CID 0xFF
#define CMI_PS_MAX_VALID_CID 15
#define CMI_PS_MIN_VALID_CID 0
#define CMI_PS_MAX_TFT_FILTERS 16
#define CMI_PS_MAX_APN_LEN 100
#define CMI_PS_MAX_AUTH_STR_LEN 64
#define CMI_PDN_MAX_NW_ADDR_NUM 4
#define CMI_PS_MAX_BEARER_NUM 11
#define CMI_PS_CHECK_CID_VALID(cid) ((UINT32)(cid) <= CMI_PS_MAX_VALID_CID)
typedef enum CMI_PS_PRIM_ID_TAG
{
    CMI_PS_PRIM_BASE = 0,
    CMI_PS_DEFINE_BEARER_CTX_REQ = 0x01,
    CMI_PS_DEFINE_BEARER_CTX_CNF,
    CMI_PS_DEL_BEARER_CTX_REQ,
    CMI_PS_DEL_BEARER_CTX_CNF,
    CMI_PS_GET_ALL_BEARERS_CIDS_INFO_REQ,
    CMI_PS_GET_ALL_BEARERS_CIDS_INFO_CNF,
    CMI_PS_GET_DEFINED_BEARER_CTX_REQ,
    CMI_PS_GET_DEFINED_BEARER_CTX_CNF,
    CMI_PS_SET_ATTACHED_BEARER_CTX_REQ = 0x10,
    CMI_PS_SET_ATTACHED_BEARER_CTX_CNF,
    CMI_PS_GET_ATTACHED_BEARER_CTX_REQ,
    CMI_PS_GET_ATTACHED_BEARER_CTX_CNF,
    CMI_PS_SET_ATTACHED_AUTH_CTX_REQ,
    CMI_PS_SET_ATTACHED_AUTH_CTX_CNF,
    CMI_PS_GET_ATTACHED_AUTH_CTX_REQ,
    CMI_PS_GET_ATTACHED_AUTH_CTX_CNF,
    CMI_PS_DEFINE_DEDICATED_BEARER_CTX_REQ = 0x20,
    CMI_PS_DEFINE_DEDICATED_BEARER_CTX_CNF,
    CMI_PS_DEL_DEDICATED_BEARER_CTX_REQ,
    CMI_PS_DEL_DEDICATED_BEARER_CTX_CNF,
    CMI_PS_GET_DEFINED_DEDICATED_BEARER_CTX_REQ,
    CMI_PS_GET_DEFINED_DEDICATED_BEARER_CTX_CNF,
    CMI_PS_SET_ATTACH_STATE_REQ = 0x30,
    CMI_PS_SET_ATTACH_STATE_CNF,
    CMI_PS_GET_ATTACH_STATE_REQ,
    CMI_PS_GET_ATTACH_STATE_CNF,
    CMI_PS_GET_ATTACH_STATE_CAPA_REQ,
    CMI_PS_GET_ATTACH_STATE_CAPA_CNF,
    CMI_PS_SET_BEARER_ACT_STATE_REQ ,
    CMI_PS_SET_BEARER_ACT_STATE_CNF,
    CMI_PS_GET_BEARER_ACT_CAPA_REQ,
    CMI_PS_GET_BEARER_ACT_CAPA_CNF,
    CMI_PS_MODIFY_BEARER_CTX_REQ = 0x40,
    CMI_PS_MODIFY_BEARER_CTX_CNF,
    CMI_PS_ENTER_DATA_STATE_REQ,
    CMI_PS_ENTER_DATA_STATE_CNF,
    CMI_PS_SET_PS_EVENT_REPORT_CFG_REQ,
    CMI_PS_SET_PS_EVENT_REPORT_CFG_CNF,
    CMI_PS_GET_PS_EVENT_REPORT_CFG_REQ,
    CMI_PS_GET_PS_EVENT_REPORT_CFG_CNF,
    CMI_PS_GET_PS_EVENT_REPORT_CFG_CAPA_REQ,
    CMI_PS_GET_PS_EVENT_REPORT_CFG_CAPA_CNF ,
    CMI_PS_DETACH_STATE_IND =0x50,
    CMI_PS_BEARER_ACTED_IND,
    CMI_PS_BEARER_DEACT_IND,
    CMI_PS_BEARER_MODIFY_IND,
    CMI_PS_GET_CEREG_REQ = 0x60,
    CMI_PS_GET_CEREG_CNF,
    CMI_PS_GET_CEREG_CAP_REQ,
    CMI_PS_GET_CEREG_CAP_CNF,
    CMI_PS_CEREG_IND,
    CMI_PS_READ_BEARER_DYN_CTX_REQ,
    CMI_PS_READ_BEARER_DYN_CTX_CNF,
    CMI_PS_READ_DEDICATED_BEARER_DYN_CTX_REQ,
    CMI_PS_READ_DEDICATED_BEARER_DYN_CTX_CNF,
    CMI_PS_DEFINE_TFT_PARM_REQ = 0x70,
    CMI_PS_DEFINE_TFT_PARM_CNF,
    CMI_PS_GET_DEFINED_TFT_PARM_REQ ,
    CMI_PS_GET_DEFINED_TFT_PARM_CNF,
    CMI_PS_DELETE_TFT_PARM_REQ,
    CMI_PS_DELETE_TFT_PARM_CNF,
    CMI_PS_READ_DYN_TFT_CTX_REQ,
    CMI_PS_READ_DYN_TFT_CTX_CNF,
    CMI_PS_DEFINE_EPS_QOS_REQ = 0x80,
    CMI_PS_DEFINE_EPS_QOS_CNF,
    CMI_PS_DEL_DEFINE_EPS_QOS_REQ,
    CMI_PS_DEL_DEFINE_EPS_QOS_CNF,
    CMI_PS_GET_DEFINED_EPS_QOS_REQ,
    CMI_PS_GET_DEFINED_EPS_QOS_CNF,
    CMI_PS_GET_EPS_QOS_SETTING_CAPA_REQ,
    CMI_PS_GET_EPS_QOS_SETTING_CAPA_CNF,
    CMI_PS_READ_DYN_BEARER_EPS_QOS_REQ,
    CMI_PS_READ_DYN_BEARER_EPS_QOS_CNF,
    CMI_PS_DEL_NON_ACT_BEARER_CTX_REQ,
    CMI_PS_DEL_NON_ACT_BEARER_CTX_CNF,
    CMI_PS_DEFINE_AUTH_CTX_REQ = 0x90,
    CMI_PS_DEFINE_AUTH_CTX_CNF,
    CMI_PS_GET_DEFINED_AUTH_CTX_REQ,
    CMI_PS_GET_DEFINED_AUTH_CTX_CNF,
    CMI_PS_GET_AUTH_CTX_CAPA_REQ,
    CMI_PS_GET_AUTH_CTX_CAPA_CNF,
    CMI_PS_SET_ATTACH_WITH_OR_WITHOUT_PDN_REQ,
    CMI_PS_SET_ATTACH_WITH_OR_WITHOUT_PDN_CNF,
    CMI_PS_GET_ATTACH_WITH_OR_WITHOUT_PDN_REQ,
    CMI_PS_GET_ATTACH_WITH_OR_WITHOUT_PDN_CNF,
    CMI_PS_NO_MORE_PS_DATA_REQ = 0xa0,
    CMI_PS_NO_MORE_PS_DATA_CNF,
    CMI_PS_SEND_CP_DATA_REQ,
    CMI_PS_SEND_CP_DATA_CNF,
    CMI_PS_SET_MT_CP_DATA_REPORT_CFG_REQ,
    CMI_PS_SET_MT_CP_DATA_REPORT_CFG_CNF,
    CMI_PS_GET_MT_CP_DATA_REPORT_CFG_REQ,
    CMI_PS_GET_MT_CP_DATA_REPORT_CFG_CNF,
    CMI_PS_GET_MT_CP_DATA_REPORT_CAPA_REQ,
    CMI_PS_GET_MT_CP_DATA_REPORT_CAPA_CNF,
    CMI_PS_MT_CP_DATA_IND,
    CMI_PS_GET_APN_RATE_CTRL_PARM_REQ = 0xb0,
    CMI_PS_GET_APN_RATE_CTRL_PARM_CNF,
    CMI_PS_GET_BEARER_IPADDR_REQ,
    CMI_PS_GET_BEARER_IPADDR_CNF,
    CMI_PS_SEND_UL_DATA_REQ,
    CMI_PS_SEND_UL_DATA_CNF,
    CMI_PS_RECV_DL_NON_IP_DATA_IND,
    CMI_PS_TRANS_CIOT_PLANE_REQ,
    CMI_PS_TRANS_CIOT_PLANE_CNF,
    CMI_PS_GET_CONN_STATUS_REQ,
    CMI_PS_GET_CONN_STATUS_CNF,
    CMI_PS_CONN_STATUS_IND,
    CMI_PS_SET_UE_OPERATION_MODE_REQ = 0xc0,
    CMI_PS_SET_UE_OPERATION_MODE_CNF,
    CMI_PS_GET_UE_OPERATION_MODE_REQ,
    CMI_PS_GET_UE_OPERATION_MODE_CNF,
    CMI_PS_SET_DATA_OFF_REQ,
    CMI_PS_SET_DATA_OFF_CNF,
    CMI_PS_GET_DATA_OFF_REQ,
    CMI_PS_GET_DATA_OFF_CNF,
    CMI_PS_SET_TIMER_PARA_REQ = 0xd0,
    CMI_PS_SET_TIMER_PARA_CNF,
    CMI_PS_GET_TIMER_PARA_REQ,
    CMI_PS_GET_TIMER_PARA_CNF,
    CMI_PS_GET_CEER_REQ ,
    CMI_PS_GET_CEER_CNF,
    CMI_PS_GET_DATA_COUNTER_REQ,
    CMI_PS_GET_DATA_COUNTER_CNF,
    CMI_PS_SET_DATA_COUNTER_REQ,
    CMI_PS_SET_DATA_COUNTER_CNF,
    CMI_PS_GET_SAVE_DATA_COUNTER_PERIOD_REQ,
    CMI_PS_GET_SAVE_DATA_COUNTER_PERIOD_CNF,
    CMI_PS_SET_SAVE_DATA_COUNTER_PERIOD_REQ,
    CMI_PS_SET_SAVE_DATA_COUNTER_PERIOD_CNF,
    CMI_PS_PKG_DATA_TRANS_STATE_IND,
    CMI_PS_GET_TRAFFIC_IDLE_MONITOR_REQ,
    CMI_PS_GET_TRAFFIC_IDLE_MONITOR_CNF,
    CMI_PS_SET_TRAFFIC_IDLE_MONITOR_REQ,
    CMI_PS_SET_TRAFFIC_IDLE_MONITOR_CNF,
    CMI_PS_TRAFFIC_IDLE_MONITOR_IND,
    CMI_PS_PRIM_END = 0x0fff
}CMI_PS_PRIM_ID;
typedef enum NmCmsPrimId_enum
{
    NM_ATI_PRIM_BASE = 0x00,
    NM_ATI_ASYNC_BASE = 0x00,
    NM_ATI_ASYNC_GET_DNS_REQ,
    NM_ATI_ASYNC_GET_DNS_CNF,
    NM_ATI_ASYNC_END = 0X1F,
    NM_ATI_PING_RET_IND = 0x20,
    NM_ATI_IPERF_RET_IND,
    NM_ATI_NET_INFO_IND,
    NM_ATI_SNTP_RET_IND,
    NM_ATI_LAN_INFO_IND,
    NM_ATI_PRIM_END = 0XFF,
}NmCmsPrimId;
typedef enum CmiPsBearerTypeTag
{
    CMI_PS_BEARER_NULL,
    CMI_PS_BEARER_DEFAULT,
    CMI_PS_BEARER_DEDICATED,
    CMI_PS_BEARER_MAX_TYPE
}CmiPsBearerType;
typedef enum CmiPsPdnTypeReasonTag
{
    CMI_PS_IPV4_ONLY_ALLOWED,
    CMI_PS_IPV6_ONLY_ALLOWED,
    CMI_PS_SINGLE_ADDR_BEARER_ONLY_ALLOWED,
    CMI_PS_SINGLE_ADDR_ONLY_ALLOWED_BUT_ACTIVE_SECOND_BEARER_FAILED,
    CMI_PS_PDN_TYPE_REASON_NULL
}CmiPsPdnTypeReason;
typedef enum CmiPsPdnTypeTag
{
    CMI_PS_PDN_TYPE_IP_V4 = 1,
    CMI_PS_PDN_TYPE_IP_V6,
    CMI_PS_PDN_TYPE_IP_V4V6,
    CMI_PS_PDN_TYPE_NON_IP =5,
    CMI_PS_PDN_TYPE_NUM
}CmiPsPdnType;
typedef enum CmiApnPresentType_Enum
{
    CMI_UPDATE_WITH_DEFAULT = 0,
    CMI_UPDATE_WITH_NEW,
}CmiApnPresentType;
typedef enum CmiSecurityProtocolTag
{
    CMI_SECURITY_PROTOCOL_NULL = 0,
    CMI_SECURITY_PROTOCOL_PAP = 1,
    CMI_SECURITY_PROTOCOL_CHAP = 2,
    CMI_SECURITY_PROTOCOL_CHAP_PAP =3,
    CMI_SECURITY_PROTOCOL_PPP_LCP_PAP = 13,
    CMI_SECURITY_PROTOCOL_PPP_LCP_CHAP = 14,
    CMI_SECURITY_PROTOCOL_NUM = 0xF
}CmiSecurityProtocol;
typedef enum CmiPsBearerStateTag
{
    CMI_PS_BEARER_INVALID = 0,
    CMI_PS_BEARER_DEFINED = 1,
    CMI_PS_BEARER_ACTIVATING = 2,
    CMI_PS_BEARER_ACTIVATED = 3,
    CMI_PS_BEARER_MODIFING = 4,
    CMI_PS_BEARER_DEACTIVATING = 5,
    CMI_PS_BEARER_MAX_STATE
}CmiPsBearerState;
typedef enum CmiPsIpv4AllocTypeTag
{
    CMI_IPV4_ADDR_ALLOC_THROUGH_NAS_SIGNALNG,
    CMI_IPV4_ADDR_ALLOC_THROUGH_DHCP
}CmiPsIpv4AllocType;
typedef enum CmiPsPcscfDiscoveryTypeTag
{
    CMI_PS_PCSCF_ADDR_DISCOVERY_NOT_INFLUENCED_BY_CGDCONT,
    CMI_PS_PCSCF_ADDR_DISCOVERY_THROUGH_NAS_SIGNALNG,
    CMI_PS_PCSCF_ADDR_DISCOVERY_THROUGH_DHCP
}CmiPsPcscfDiscoveryType;
typedef enum CmiPsIpv4MtuDiscoveryTypeTag
{
    CMI_IPV4_ADDR_MTU_SIZE_DISCOVERY_NOT_INFLUENCED_BY_CGDCONT,
    CMI_IPV4_ADDR_MTU_SIZE_DISCOVERY_THROUGH_NAS_SIGNALNG
}CmiPsIpv4MtuDiscoveryType;
typedef enum CmiPsNonIpMtuDiscoveryTypeTag
{
    CMI_PS_NONIP_MTU_SIZE_DISCOVERY_NOT_INFLUENCED_BY_CGDCONT,
    CMI_PS_NONIP_MTU_SIZE_DISCOVERY_THROUGH_NAS_SIGNALNG
}CmiPsNonIpMtuDiscoveryType;
typedef enum CmiPsBearerReqTypeTag
{
    CMI_PS_NEW_BEARER_NO_KNOWN_REQ = 0,
    CMI_PS_EMERGENCY_BEARER_REQ = 1,
    CMI_PS_NEW_BEARER_REQ = 2,
    CMI_PS_HO_BEARER_REQ = 3,
    CMI_PS_HO_EMERGENCY_BEARER_REQ = 4
}CmiPsBearerReqType;
typedef enum CmiPsImCnSigFlagTag
{
    CMI_PS_BEARER_NOT_FOR_IM_CN_SIG_ONLY = 0,
    CMI_PS_BEARER_FOR_IM_CN_SIG_ONLY
}CmiPsImCnSigFlag;
typedef enum CmiPsNSLPICfgTag
{
    CMI_PS_CFG_FOR_NSLPI = 0,
    CMI_PS_NOT_CFG_FOR_NSLPI
}CmiPsNSLPICfg;
#define CMI_PS_IS_BEARER_ACTIVTED(cmiPsBrState) (((cmiPsBrState) == CMI_PS_BEARER_ACTIVATED) || ((cmiPsBrState) == CMI_PS_BEARER_MODIFING))
#define CMI_PS_IS_BEARER_INVALID(cmiPsBrState) (((cmiPsBrState) == CMI_PS_BEARER_INVALID) || ((cmiPsBrState) >= CMI_PS_BEARER_MAX_STATE))
typedef struct CmiPsEpsQosDynParamsTag
{
    UINT8 cid;
    UINT8 qci;
    UINT16 gbrPresent : 1;
    UINT16 mbrPresent : 1;
    UINT16 ambrPresent: 1;
    UINT16 reserved0 : 13;
    UINT32 ulGBR;
    UINT32 dlGBR;
    UINT32 ulMBR;
    UINT32 dlMBR;
    UINT32 ulAMBR;
    UINT32 dlAMBR;
}CmiPsEpsQosDynParams;
typedef struct CmiPsPfPortInfoTag
{
    UINT16 min;
    UINT16 max;
}CmiPsPfPortInfo;
typedef struct CmiPsTosMaskTag
{
    BOOL present;
    UINT8 rsvd;
    UINT8 tos;
    UINT8 mask;
}CmiPsTosMask;
typedef struct CmiPsPacketFilter_struct
{
    UINT8 cid;
    UINT8 pktFilterId;
    UINT8 epIdx;
    BOOL protIdPresent;
    BOOL remotePortPresent;
    BOOL localPortPresent;
    BOOL ipSpiPresent;
    BOOL ipv6FLPresent;
    UINT8 protId;
    UINT8 rsvd0;
    UINT16 rsvd1;
    CmiPsTosMask tosMask;
    CmiPsPfPortInfo remotePort;
    CmiPsPfPortInfo localPort;
    UINT32 ipSpi;
    UINT32 ipv6FL;
    CmiIpAddr remoteAddr;
    UINT8 dir;
    UINT8 nwPktFilterId;
    UINT16 reserved0;
}CmiPsPacketFilter;
typedef struct CmiDefPdpDefinition_Tag
{
    UINT8 cid;
    UINT8 pdnType;
    UINT8 apnPresentType;
    UINT8 apnLength;
    UINT8 apnStr[100];
    BOOL ipv4AlloTypePresent;
    UINT8 ipv4AlloType;
    BOOL reqTypePresent;
    UINT8 reqType;
    BOOL NSLPIPresent;
    UINT8 NSLPI;
    BOOL ipv4MtuDisTypePresent;
    BOOL ipv4MtuDisByNas;
    BOOL RDSPresent;
    UINT8 RDS;
    BOOL secPcoPresent;
    UINT8 secPco;
    BOOL pcscfDisTypePresent;
    UINT8 pcscfDisType;
    BOOL imCnSigFlagPresent;
    UINT8 imCnSigFlag;
}CmiPsDefPdpDefinition;
typedef struct DefineDedBearerCtxInfoTag
{
    UINT8 cid;
    UINT8 pCid;
    UINT8 dComp;
    UINT8 hComp;
    UINT8 imCnSigFlag;
}DefineDedBearerCtxInfo;
typedef struct CmiPsDedicateBearerCtxReqTag
{
    UINT8 cid;
    UINT8 pCid;
    BOOL imCnSigFlagPresent;
    UINT8 imCnSigFlag;
}CmiPsDedicateBearerCtxReq;
typedef struct CmiPsBearerCtxDynParamTag
{
    UINT8 cid;
    UINT8 bid;
    UINT8 reserved0;
    UINT8 apnLength;
    UINT8 apnStr[100];
    CmiIpAddr ipv4Addr;
    CmiIpAddr ipv6Addr;
    CmiIpAddr gwIpv4Addr;
    UINT8 dnsAddrNum;
    UINT8 pCscfAddrNum;
    UINT8 imCnSigFlag;
    UINT8 lipaInd;
    CmiIpAddr dnsAddr[4];
    CmiIpAddr pCscfAddr[4];
    BOOL ipv4MtuPresent;
    UINT16 ipv4Mtu;
    BOOL rdsInd;
    BOOL psDataOffSupport;
    BOOL needRetryAnotherIPType;
}CmiPsBearerCtxDynParam;
typedef struct CmiPsDedBearerCtxDynParamTag
{
    UINT8 cid;
    UINT8 pCid;
    UINT8 bid;
    UINT8 imCnSigFlag;
}CmiPsDedBearerCtxDynParam;
typedef struct CmiPsDefineBearerCtxReqTag
{
    CmiPsDefPdpDefinition bearerCtxInfo;
}CmiPsDefineBearerCtxReq;
typedef CamCmiEmptySig CmiPsDefineBearerCtxCnf;
typedef struct CmiPsGetDefinedBearerCtxReqTag
{
    BOOL bAllCid;
    UINT8 cid;
    UINT16 reserved1;
}CmiPsGetDefinedBearerCtxReq;
typedef struct CmiPsGetDedBearerCtxReqTag
{
    BOOL bAllCid;
    UINT8 cid;
    UINT8 reserved1;
}CmiPsGetDedBearerCtxReq;
typedef struct CmiPsGetDefinedBearerCtxCnfTag
{
    BOOL bContinue;
    BOOL definePresent;
    BOOL dynParamPresent;
    UINT8 rsvd;
    CmiPsDefPdpDefinition pdpDefine;
    CmiPsBearerCtxDynParam pdpDynParam;
}CmiPsGetDefinedBearerCtxCnf;
typedef struct CmiPsDelBearerCtxReqTag
{
    UINT8 cid;
    UINT8 reserved;
    UINT16 reserved2;
}CmiPsDelBearerCtxReq;
typedef CamCmiEmptySig CmiPsDelBearerCtxCnf;
typedef CamCmiEmptySig CmiPsDefineDedicateBearerCtxCnf;
typedef struct CmiPsDelDedBearerCtxReqTag
{
    UINT8 cid;
    UINT8 reserved;
    UINT16 reserved2;
}CmiPsDelDedBearerCtxReq;
typedef CamCmiEmptySig CmiPsDelDedBearerCtxCnf;
typedef struct CmiPsGetDedicateBearerCtxReqTag
{
    BOOL bAllCid;
    UINT8 cid;
    UINT16 reserved1;
}CmiPsGetDedicateBearerCtxReq;
typedef struct CmiPsGetDefinedDedBearerCtxTag
{
    UINT8 cid;
    UINT8 pCid;
    BOOL imCnSigFlagPresent;
    UINT8 imCnSigFlag;
}CmiPsGetDefinedDedBearerCtx;
typedef struct CmiPsGetDefinedDedBearerCtxCnfTag
{
    BOOL bContinue;
    BOOL bCtxValid;
    CmiPsGetDefinedDedBearerCtx dedCtxInfo;
}CmiPsGetDefinedDedBearerCtxCnf;
typedef struct CmiPsSetBearerActStateReqTag
{
    UINT8 cid;
    UINT8 state;
    UINT16 reserved;
}CmiPsSetBearerActStateReq;
typedef CamCmiEmptySig CmiPsSetBearerActStateCnf;
typedef struct CmiPsBearerActedIndTag
{
    UINT8 cid;
    UINT8 pCid;
    UINT8 bearerType;
    BOOL isMeInitial;
    UINT8 pdnReason;
    UINT8 reserved1;
    UINT16 reserved2;
}CmiPsBearerActedInd;
typedef enum CmiPsBearerModifyReason_enum
{
    CMI_PS_NONE_CHANGED = 0,
    CMI_PS_TFT_CHANGED,
    CMI_PS_QOS_CHANGED,
    CMI_PS_TFT_AND_QOS_CHANGED
}CmiPsBearerModifyReason;
typedef struct CmiPsBearerModifyIndTag
{
    UINT8 cid;
    BOOL bUeInited;
    UINT8 changeReasonBitmap;
    UINT8 rsvd;
}CmiPsBearerModifyInd;
typedef struct CmiPsBearerDeActIndTag
{
    UINT8 cid;
    UINT8 pCid;
    UINT8 bearerType;
    BOOL isMeInitial;
    UINT16 esmCause;
    UINT8 reserved1;
    UINT8 reserved2;
}CmiPsBearerDeActInd;
typedef struct CmiPsEpsQosParamsTag
{
    UINT8 cid;
    UINT8 qci;
    BOOL gbrMbrPresent;
    UINT8 reserved0;
    UINT32 ulMBR;
    UINT32 dlMBR;
    UINT32 ulGBR;
    UINT32 dlGBR;
}CmiPsEpsQosParams;
typedef struct CmiPsDefineEpsQoSReqTag
{
    CmiPsEpsQosParams epsQosParam;
}CmiPsDefineEpsQoSReq;
typedef CamCmiEmptySig CmiPsDefineEpsQoSCnf;
typedef struct CmiPsDelEpsQosReq_Tag
{
    UINT8 cid;
}CmiPsDelEpsQosReq;
typedef CamCmiEmptySig CmiPsDelEpsQosCnf;
typedef struct CmiPsGetDefinedEpsQoSReqTag
{
    BOOL bAllCid;
    UINT8 cid;
    UINT16 reserved2;
}CmiPsGetDefinedEpsQoSReq;
typedef struct CmiPsGetDefinedEpsQoSCnfTag
{
    BOOL bContinue;
    BOOL epsQosValid;
    UINT16 reserved0;
    CmiPsEpsQosParams epsQosParam;
}CmiPsGetDefinedEpsQoSCnf;
typedef struct CmiPsReadDynEpsQoSReqTag
{
    BOOL bAllCid;
    UINT8 cid;
    UINT16 reserved1;
}CmiPsReadDynEpsQoSReq;
typedef struct CmiPsReadDynEpsQoSCnfTag
{
    BOOL bContinue;
    BOOL epsQosValid;
    UINT16 reserved0;
    CmiPsEpsQosDynParams epsQosDynParams;
}CmiPsReadDynEpsQoSCnf;
typedef struct CmiPsReadBearerDynCtxParamReqTag
{
    BOOL bAllCid;
    UINT8 cid;
    UINT16 reserved1;
}CmiPsReadBearerDynCtxParamReq;
typedef struct CmiPsReadBearerDynCtxParamCnfTag
{
    BOOL bContBearer;
    BOOL bearerCtxPresent;
    UINT16 reserved0;
    CmiPsBearerCtxDynParam ctxDynPara;
}CmiPsReadBearerDynCtxParamCnf;
typedef struct CmiPsReadTFTDynCtxParamReqTag
{
    BOOL bAllCid;
    UINT8 cid;
    UINT16 reserved1;
}CmiPsReadTFTDynCtxParamReq;
typedef struct CmiPsReadTFTDynCtxParamCnfTag
{
    BOOL bContinue;
    UINT8 cid;
    UINT8 numFilters;
    UINT8 reserved0;
    CmiPsPacketFilter filters[16];
}CmiPsReadTFTDynCtxParamCnf;
typedef struct CmiPsReadDedBearerDynCtxParamReqTag
{
    BOOL bAllCid;
    UINT8 cid;
    UINT16 reserved1;
}CmiPsReadDedBearerDynCtxParamReq;
typedef struct CmiPsReadDedBearerDynCtxParamCnfTag
{
    BOOL bContBearer;
    BOOL bearerCtxPresent;
    UINT16 reserved0;
    CmiPsDedBearerCtxDynParam ctxDynPara;
}CmiPsReadDedBearerDynCtxParamCnf;
typedef struct CmiPsModifyBearerCtxReqTag
{
    UINT8 cid;
    UINT8 reserved1;
    UINT16 reserved2;
}CmiPsModifyBearerCtxReq;
typedef CamCmiEmptySig CmiPsModifyBearerCtxCnf;
typedef enum CmiPsGetAllCidsInfoCmd_Enum
{
    CMI_PS_DEFAULT_GET_CIDS_CMD = 0,
    CMI_PS_CGACT_GET_CIDS_CMD,
    CMI_PS_GET_ACTED_BEARERS_CMD = CMI_PS_CGACT_GET_CIDS_CMD,
    CMI_PS_CGCONTRDP_GET_CIDS_CMD,
    CMI_PS_GET_ACTED_DEFAULT_BEARERS_CMD = CMI_PS_CGCONTRDP_GET_CIDS_CMD,
    CMI_PS_CGSCONTRDP_GET_CIDS_CMD,
    CMI_PS_GET_ACTED_DEDICATED_BEARERS_CMD = CMI_PS_CGSCONTRDP_GET_CIDS_CMD,
    CMI_PS_CGTFTRDP_GET_CIDS_CMD,
    CMI_PS_CGEQOSRDP_GET_CIDS_CMD,
    CMI_PS_CGCMOD_GET_CIDS_CMD,
    CMI_PS_CGPADDR_GET_CIDS_REQ,
    CMI_PS_GET_DEFINED_BEARERS_CMD = CMI_PS_CGPADDR_GET_CIDS_REQ,
    CMI_PS_CGAPNRC_GET_CIDS_CMD,
    CMI_PS_CGVCID_GET_CIDS_CMD,
    CMI_PS_GET_CIDS_NUM_OPERS
}CmiPsGetAllCidsInfoCmd;
typedef struct CmiPsGetAllBearersCidsInfoReqTag
{
    UINT8 getCidsCmd;
    UINT8 reserved;
    UINT16 reserved2;
}CmiPsGetAllBearersCidsInfoReq;
typedef struct CmiPsBearerCidBasicInfoTag
{
    UINT8 cid;
    UINT8 epsId;
    UINT8 bearerState;
    UINT8 bearerType;
}CmiPsBearerCidBasicInfo;
typedef struct CmiPsGetAllBearersCidsInfoCnfTag
{
     UINT8 getCidsCmd;
     UINT8 validNum;
     UINT16 reserved0;
     CmiPsBearerCidBasicInfo basicInfoList[16];
}CmiPsGetAllBearersCidsInfoCnf;
typedef struct CmiPsGetBearerIpAddrReqTag
{
    BOOL bAllCid;
    UINT8 cid;
    UINT16 reserved0;
}CmiPsGetBearerIpAddrReq;
typedef struct CmiPsGetBearerIpAddrCnfTag
{
    BOOL bContinue;
    UINT8 cid;
    UINT16 reserved0;
    CmiIpAddr ipv4Addr;
    CmiIpAddr ipv6Addr;
}CmiPsGetBearerIpAddrCnf;
typedef CamCmiEmptySig CmiPsGetAttachStateReq;
typedef enum CmiPsAttachStateEnum_Tag
{
    CMI_PS_DETACHED = 0,
    CMI_PS_ATTACHED
}CmiPsAttachStateEnum;
typedef struct CmiPsGetAttachStateCnfTag
{
    UINT8 state;
    UINT8 reserved1;
    UINT16 reserved2;
}CmiPsGetAttachStateCnf;
typedef struct CmiPsSetAttachStateReqTag
{
    UINT8 state;
    UINT8 reserved1;
    UINT16 reserved2;
}CmiPsSetAttachStateReq;
typedef CamCmiEmptySig CmiPsSetAttachStateCnf;
typedef struct CmiPsEnterDataStateReqTag
{
    UINT8 cid;
    UINT8 reserved1;
    UINT16 reserved2;
}CmiPsEnterDataStateReq;
typedef CamCmiEmptySig CmiPsEnterDataStateCnf;
typedef CamCmiEmptySig CmiPsNoMorePsDataReq;
typedef CamCmiEmptySig CmiPsNoMorePsDataCnf;
typedef enum CmiMmCeregModeEnum_TAG
{
    CMI_PS_DISABLE_CEREG = 0,
    CMI_PS_ENABLE_CEREG = 1,
    CMI_PS_CEREG_LOC_INFO = 2,
    CMI_PS_CEREG_LOC_EMM_CAUSE = 3,
    CMI_PS_CEREG_LOC_PSM_INFO = 4,
    CMI_PS_CEREG_LOC_PSM_INFO_EMM_CAUSE = 5
}CmiPsCeregModeEnum;
typedef enum CmiCeregStateEnum_Tag
{
    CMI_PS_NOT_REG = 0,
    CMI_PS_REG_HOME = 1,
    CMI_PS_NOT_REG_SEARCHING = 2,
    CMI_PS_REG_DENIED = 3,
    CMI_PS_REG_UNKNOWN = 4,
    CMI_PS_REG_ROAMING = 5,
    CMI_PS_REG_SMS_ONLY_HOME = 6,
    CMI_PS_REG_SMS_ONLY_ROAMING = 7,
    CMI_PS_REG_EMERGENCY = 8,
    CMI_PS_REG_CSFB_NOT_PREFER_HOME = 9,
    CMI_PS_REG_CSFB_NOT_PREFER_ROAMING = 10
}CmiCeregStateEnum;
typedef enum CmiCeregActEnum_Tag
{
    CMI_PS_GSM = 0,
    CMI_PS_GSM_COMPACT = 1,
    CMI_PS_UMTS = 2,
    CMI_PS_GSM_EGPRS = 3,
    CMI_PS_HSDPA = 4,
    CMI_PS_HSUPA = 5,
    CMI_PS_HSDPA_HSUPA = 6,
    CMI_PS_LTE = 7,
    CMI_PS_EC_GSM = 8,
    CMI_PS_NB_IOT = 9
}CmiCeregActEnum;
typedef CamCmiEmptySig CmiPsGetCeregReq;
typedef struct CmiPsGetCeregCnf_Tag
{
    UINT8 state;
    BOOL bRegOngoing;
    UINT16 rsvd0;
    BOOL locPresent;
    UINT8 act;
    UINT16 tac;
    UINT32 celId;
    BOOL rejCausePresent;
    UINT8 causeType;
    UINT16 rejCause;
    BOOL activeTimePresent;
    UINT8 activeTime;
    BOOL extTauTimePresent;
    UINT8 extPeriodicTau;
    UINT32 activeTimeS;
    UINT32 extPeriodicTauS;
    BOOL tauTimerPresent;
    UINT8 rsvd1;
    UINT16 rsvd2;
    UINT32 periodicTauS;
}CmiPsGetCeregCnf;
typedef CamCmiEmptySig CmiPsGetCeregCapReq;
typedef struct CmiPsGetCeregCapCnf_Tag
{
    UINT8 bBitMap;
    UINT8 reserved1;
    UINT16 reserved2;
}CmiPsGetCeregCapCnf;
typedef enum CmiCeregChangedTypeEnum_Tag
{
    CMI_CEREG_NONE_CHANGED = 0,
    CMI_CEREG_STATE_CHANGED,
    CMI_CEREG_LOC_INFO_CHANGED,
    CMI_CEREG_REJECT_INFO_CHANGED,
    CMI_CEREG_PSM_INFO_CHANGED
}CmiCeregChangedTypeEnum;
typedef struct CmiPsCeregInd_Tag
{
    UINT8 state;
    UINT8 changedType;
    BOOL bRegOngoing;
    BOOL t3324AndT3412ExtCeregUrc;
    BOOL locPresent;
    UINT8 act;
    UINT16 tac;
    UINT32 celId;
    BOOL rejCausePresent;
    UINT8 causeType;
    UINT16 rejCause;
    BOOL activeTimePresent;
    UINT8 activeTime;
    BOOL extTauTimePresent;
    UINT8 extPeriodicTau;
    UINT32 activeTimeS;
    UINT32 extPeriodicTauS;
    BOOL tauTimerPresent;
    UINT8 rsvd1;
    UINT32 periodicTauS;
}CmiPsCeregInd;
typedef struct CmiPsSetAttachWithOrWithoutPdnReq_Tag
{
    UINT8 nflag;
    UINT8 attachedWithoutPdn;
    UINT16 reserved1;
}CmiPsSetAttachWithOrWithoutPdnReq;
typedef CamCmiEmptySig CmiPsSetAttachWithOrWithoutPdnCnf;
typedef CamCmiEmptySig CmiPsGetAttachWithOrWithoutPdnReq;
typedef struct CmiPsGetAttachWithOrWithoutPdnCnf_Tag
{
    UINT8 nflag;
    UINT8 attachedWithoutPdn;
    UINT16 reserved1;
}CmiPsGetAttachWithOrWithoutPdnCnf;
typedef struct CmiPsGetAPNRateCtrlReq_Tag
{
    BOOL bAllCid;
    UINT8 cid;
    UINT16 reserved0;
}CmiPsGetAPNRateCtrlReq;
typedef enum CmiPsApnRateCtrlUlTimeUnit_Enum
{
    CMI_PS_APN_RATE_UNRESTRICTED = 0,
    CMI_PS_APN_RATE_MINUTE = 1,
    CMI_PS_APN_RATE_HOUR = 2,
    CMI_PS_APN_RATE_DAY = 3,
    CMI_PS_APN_RATE_WEEK = 4
}CmiPsApnRateCtrlUlTimeUnit;
typedef struct CmiPsApnRateCtrlParam_Tag
{
    UINT8 aer;
    UINT8 ulTimeUnit;
    UINT16 reserved0;
    UINT32 maxUlRate;
}CmiPsApnRateCtrlParam;
typedef struct CmiPsGetAPNRateCtrlCnf_Tag
{
    BOOL bContinue;
    BOOL apnRateValid;
    UINT8 cid;
    UINT8 reserved0;
    CmiPsApnRateCtrlParam apnRateParam;
}CmiPsGetAPNRateCtrlCnf;
typedef struct CmiPsSetDefineTFTParamReq_Tag
{
    CmiPsPacketFilter filter;
}CmiPsSetDefineTFTParamReq;
typedef CamCmiEmptySig CmiPsSetDefineTFTParamCnf;
typedef struct CmiPsDelTFTParamReq_Tag
{
    UINT8 cid;
    UINT8 rsvd0;
    UINT16 rsvd1;
}CmiPsDelTFTParamReq;
typedef CamCmiEmptySig CmiPsdelTFTParamCnf;
typedef struct CmiPsGetDefineTFTParamReq_Tag
{
    BOOL bAllCid;
    UINT8 cid;
    UINT16 reserved0;
}CmiPsGetDefineTFTParamReq;
typedef struct CmiPsGetDefineTFTParamCnfTag
{
    BOOL epsTftValid;
    BOOL bContinue;
    UINT8 numFilters;
    UINT8 reserved0;
    CmiPsPacketFilter filters[16];
}CmiPsGetDefineTFTParamCnf;
typedef struct AttachedBearCtxPreSetParam_Tag
{
    UINT8 pdnType;
    BOOL eitfPresent;
    UINT8 eitf;
    CmiApnPresentType apnPresentType;
    UINT8 apnLength;
    UINT8 apnStr[100];
    BOOL ipv4AlloTypePresent;
    UINT8 ipv4AlloType;
    BOOL NSLPIPresent;
    UINT8 NSLPI;
    BOOL ipv4MtuDisTypePresent;
    BOOL ipv4MtuDisByNas;
    BOOL authProPresent;
    UINT8 authProtocol;
    UINT8 authUserNameLength;
    UINT8 authUserName[64];
    UINT8 authPasswordLength;
    UINT8 authPassword[64];
    BOOL rdsPresent;
    BOOL rds;
    BOOL apnCtrlPresent;
    BOOL apnCtrl;
    BOOL addApnCtrlPresent;
    BOOL addApnCtrl;
    BOOL pcscfDisTypePresent;
    UINT8 pcscfDisType;
    BOOL imCnSigFlagPresent;
    UINT8 imCnSigFlag;
    UINT8 reserved1;
    UINT16 reserved2;
}AttachedBearCtxPreSetParam;
typedef struct CmiPsSetAttachedBearerCtxReq_Tag
{
    AttachedBearCtxPreSetParam attBearCtxPreset;
}CmiPsSetAttachedBearerCtxReq;
typedef CamCmiEmptySig CmiPsSetAttachedBearerCtxCnf;
typedef CamCmiEmptySig CmiPsGetAttachedBearerCtxReq;
typedef struct AttachedBearCtxParam_Tag
{
    UINT8 pdnType;
    UINT8 eitf;
    UINT8 apnLength;
    UINT8 apnStr[100];
    UINT8 ipv4AlloType;
    UINT8 NSLPI;
    BOOL ipv4MtuDisByNas;
    UINT8 authProtocol;
    UINT8 authUserNameLength;
    UINT8 authUserName[64];
    UINT8 authPasswordLength;
    UINT8 authPassword[64];
    BOOL rds;
    UINT8 pcscfDisType;
    UINT8 imCnSigFlag;
    UINT16 reserved1;
}AttachedBearCtxParam;
typedef struct CmiPsGetAttachedBearerCtxCnf_Tag
{
    AttachedBearCtxParam attBearCtxParam;
}CmiPsGetAttachedBearerCtxCnf;
typedef enum CmiPsRelAssistIndEnum_Tag
{
    CMI_PS_RAI_NO_INFO = 0,
    CMI_PS_RAI_NO_UL_DL_FOLLOWED = 1,
    CMI_PS_RAI_ONLY_DL_FOLLOWED = 2,
    CMI_PS_RAI_RESERVED = 3
}CmiPsRelAssistIndEnum;
typedef enum CmiPsUserDataType_enum
{
    CMI_PS_REGULAR_DATA = 0,
    CMI_PS_EXCEPT_DATA = 1
}CmiPsUserDataType;
typedef struct CmiPsSendOriDataViaCpReqTag
{
    UINT8 cid;
    UINT8 reserved0;
    UINT16 dataLen;
    UINT8 *cpData;
    UINT8 rai;
    UINT8 typeOfUserData;
    UINT16 reserved1;
}CmiPsSendOriDataViaCpReq;
typedef CamCmiEmptySig CmiPsSendOriDataViaCpCnf;
typedef struct CmiPsSetCpDataReportCfgReq_Tag
{
    UINT8 reporting;
    UINT8 reserved1;
    UINT16 reserved2;
}CmiPsSetCpDataReportCfgReq;
typedef CamCmiEmptySig CmiPsSetCpDataReportCfgCnf;
typedef CamCmiEmptySig CmiPsGetCpDataReportCfgReq;
typedef struct CmiPsGetCpDataReportCfgCnf_Tag
{
    UINT8 reporting;
    UINT8 reserved1;
    UINT16 srcHandler;
}CmiPsGetCpDataReportCfgCnf;
typedef struct CmiPsMtCpDataInd_Tag
{
    UINT8 cid;
    UINT8 rsvd0;
    UINT16 rsvd1;
    UINT16 srcHandler;
    UINT16 length;
    UINT8 *cpdata;
}CmiPsMtCpDataInd;
typedef struct CmiPsSendUlDataReq_Tag
{
    UINT8 cid;
    UINT8 reserved0;
    UINT16 dataLen;
    UINT8 *pData;
    UINT8 rai;
    UINT8 typeOfUserData;
    UINT16 reserved1;
}CmiPsSendUlDataReq;
typedef CamCmiEmptySig CmiPsSendUlDataCnf;
typedef struct CmiPsRecvDlNonIpDataInd_Tag
{
    UINT8 cid;
    UINT8 reserved0;
    UINT16 length;
    UINT8 *pData;
}CmiPsRecvDlNonIpDataInd;
typedef enum CmiPsDataPlane_Enum
{
    CMI_PS_CTRL_PLANE,
    CMI_PS_USER_PLANE,
    CMI_PS_UNKNOWN_PLANE
}CmiPsDataPlane;
typedef struct CmiPsTransCiotPlaneReq_Tag
{
    UINT8 plane;
    UINT8 reserved0;
    UINT16 reserved1;
}CmiPsTransCiotPlaneReq;
typedef CamCmiEmptySig CmiPsTransCiotPlaneCnf;
typedef CamCmiEmptySig CmiPsGetConnStatusReq;
typedef enum CmiPsConnStatusModeEnum_Tag
{
    CMI_PS_IDLE_STATUS = 0,
    CMI_PS_CONNECTED_STATUS
}CmiPsConnStatusModeEnum;
typedef struct CmiPsGetConnStatusCnf_Tag
{
    UINT8 connMode;
    UINT8 reserved0;
    UINT16 reserved1;
}CmiPsGetConnStatusCnf;
typedef struct CmiPsConnStatusInd_Tag
{
    UINT8 connMode;
    UINT8 reserved0;
    UINT16 reserved1;
}CmiPsConnStatusInd;
typedef struct CmiPsSetAuthInfo_Tag
{
    UINT8 cid;
    UINT8 delAuthInfo : 1;
    UINT8 authProtPresent : 1;
    UINT8 authUserPresent : 1;
    UINT8 authPswdPresent : 1;
    UINT8 authProtocol : 4;
    UINT8 authUserNameLength;
    UINT8 authPasswordLength;
    UINT8 authUserName[64];
    UINT8 authPassword[64];
}CmiPsSetAuthInfo;
typedef struct CmiPsSetDefineAuthCtxReq_Tag
{
    CmiPsSetAuthInfo cmiAuthInfo;
}CmiPsSetDefineAuthCtxReq;
typedef CamCmiEmptySig CmiPsSetDefineAuthCtxCnf;
typedef struct CmiPsGetDefineAuthCtxReq_Tag
{
    BOOL bAllCid;
    UINT8 cid;
    UINT16 reserved0;
}CmiPsGetDefineAuthCtxReq;
typedef struct CmiPsGetDefineAuthCtxCnf_Tag
{
    BOOL bContinue;
    UINT8 cid;
    UINT8 authProtocol;
    UINT8 rsvd0;
    UINT8 authUserName[64 +1];
    UINT8 authPassword[64 +1];
}CmiPsGetDefineAuthCtxCnf;
typedef enum CmiEmmCauseTag
{
    CMI_EMM_CAUSE_IMSI_UNKNOWN_IN_HSS = 0x02,
    CMI_EMM_CAUSE_ILLEGAL_UE = 0x03,
    CMI_EMM_CAUSE_IMEI_NOT_ACCEPTED = 0x05,
    CMI_EMM_CAUSE_ILLEGAL_ME = 0x06,
    CMI_EMM_CAUSE_EPS_SERVICES_NOT_ALLOWED = 0x07,
    CMI_EMM_CAUSE_EPS_AND_NON_EPS_SERVICES_NOT_ALLOWED = 0x08,
    CMI_EMM_CAUSE_UE_ID_CAN_NOT_BE_DERIVED_IN_NETWORK = 0x09,
    CMI_EMM_CAUSE_IMPLICITLY_DETACHED = 0x0A,
    CMI_EMM_CAUSE_PLMN_NOT_ALLOWED = 0X0B,
    CMI_EMM_CAUSE_TRACKING_AREA_NOT_ALLOWED = 0x0C,
    CMI_EMM_CAUSE_ROAMING_NOT_ALLOWED_IN_THIS_TRACKING_AREA = 0X0D,
    CMI_EMM_CAUSE_EPS_SERVICE_NOT_ALLOWED_IN_THIS_PLMN = 0x0E,
    CMI_EMM_CAUSE_NO_SUITABLE_CELLS_IN_TRACKING_AREA = 0x0F,
    CMI_EMM_CAUSE_MSC_TEMPORARILY_NOT_REACHABLE = 0x10,
    CMI_EMM_CAUSE_NETWORK_FAILURE = 0x11,
    CMI_EMM_CAUSE_CS_DOMAIN_NOT_AVAILABLE = 0x12,
    CMI_EMM_CAUSE_ESM_FAILURE = 0x13,
    CMI_EMM_CAUSE_MAC_FAILURE = 0X14,
    CMI_EMM_CAUSE_SYNCH_FAILURE = 0X15,
    CMI_EMM_CAUSE_CONGESTION = 0X16,
    CMI_EMM_CAUSE_UE_SECURITY_CAPAILITIES_MISMATCH = 0x17,
    CMI_EMM_CAUSE_SECURITY_MODE_REJECTED_UNSPECIFIED = 0x18,
    CMI_EMM_CAUSE_NOT_AUTHORIZED_FOR_THIS_CSG = 0x19,
    CMI_EMM_CAUSE_NON_EPS_AUTHENTICATION_UNACCEPTABLE = 0x1A,
    CMI_EMM_CAUSE_REQUESTED_SERVICE_OPTION_NOT_AUTHORIZED_IN_THIS_PLMN = 0X23,
    CMI_EMM_CAUSE_CS_SERVICE_TEMPORARILY_NOT_AVAILABLE = 0x27,
    CMI_EMM_CAUSE_NO_EPS_BEARER_CONTEXT_ACTIVATED = 0x28,
    CMI_EMM_CAUSE_SERVERE_NETWORK_FAILURE = 0x2A,
    CMI_EMM_CAUSE_SYMANTICALLY_INCORRECT_MESSAGE = 0X5F,
    CMI_EMM_CAUSE_INVALID_MANDATORY_INFORMATION = 0X60,
    CMI_EMM_CAUSE_MESSAGE_TYPE_NON_EXISTENT_OR_NOT_IMPLEMENTED = 0X61,
    CMI_EMM_CAUSE_MESSAGE_TYPE_NOT_COMPATIBLE_WITH_THE_PROTOCOL_STATE = 0X62,
    CMI_EMM_CAUSE_INFORMATION_ELEMENT_NON_EXISTENT_OR_NOT_IMPLEMENTED = 0X63,
    CMI_EMM_CAUSE_CONDITIONAL_IE_ERROR = 0X64,
    CMI_EMM_CAUSE_MESSAGE_NOT_COMPATIBLE_WITH_THE_PROTOCOL_STATE = 0X65,
    CMI_EMM_CAUSE_PROTOCOL_ERROR_UNSPECIFIED = 0X6F,
}CmiEmmCause;
typedef CamCmiEmptySig CmiPsGetCeerReq;
typedef struct CmiPsGetCeerCnf_Tag
{
    BOOL bEmmCausePresent;
    BOOL bEsmCausePresent;
    UINT16 emmCause;
    UINT16 esmCause;
 }
CmiPsGetCeerCnf;
typedef enum CmiPsUeOperationModeEnum_Tag
{
    CMI_PS_MODE_2_OF_OPERATION = 0,
    CMI_CSPS_MODE_1_OF_OPERATION = 1,
    CMI_CSPS_MODE_2_OF_OPERATION = 2,
    CMI_PS_MODE_1_OF_OPERATION = 3
}CmiPsUeOperationModeEnum;
typedef struct CmiPsSetUeOperationModeReqTag
{
    UINT8 ceMode;
    UINT8 reserved1;
    UINT16 reserved2;
}CmiPsSetUeOperationModeReq;
typedef CamCmiEmptySig CmiPsSetUeOperationModeCnf;
typedef CamCmiEmptySig CmiPsGetUeOperationModeReq;
typedef struct CmiPsSetUePsDataOffReqTag
{
    UINT8 psDataoff;
    UINT8 reserved1;
    UINT16 reserved2;
}CmiPsSetUePsDataOffReq;
typedef CamCmiEmptySig CmiPsGetUePsDataOffReq;
typedef struct CmiPsGetUeOperationModeCnfTag
{
    UINT8 ceMode;
    UINT8 reserved1;
    UINT16 reserved2;
}CmiPsGetUeOperationModeCnf;
typedef struct CmiPsPsDataOffReq_Tag
{
    UINT8 psDO;
    UINT8 reserved0;
    UINT16 reserved1;
}CmiPsPsDataOffReq;
typedef CamCmiEmptySig CmiPsPsDataOffCnf;
typedef CamCmiEmptySig CmiPsGetPsDataOffReq;
typedef struct CmiPsGetPsDataOffCnf_Tag
{
    UINT8 psDO;
    UINT8 reserved1;
    UINT16 reserved2;
}CmiPsGetPsDataOffCnf;
typedef CamCmiEmptySig CmiPsGetDataCounterReq;
typedef struct CmiPsGetDataCounterCnf_Tag
{
    UINT64 pkgSentBytes;
    UINT64 pkgRecvBytes;
}CmiPsGetDataCounterCnf;
typedef enum CmiPsDataCounterOptionEnum_Tag
{
    CMI_PS_RESET_DATA_COUNTER = 0,
    CMI_PS_MANUAL_SAVE_DATA_COUNTER = 1
}CmiPsDataCounterOptionEnum;
typedef struct CmiPsSetDataCounterReq_Tag
{
    UINT8 dataCounterOption;
}CmiPsSetDataCounterReq;
typedef CamCmiEmptySig CmiPsSetDataCounterCnf;
typedef CamCmiEmptySig CmiPsGetSaveDataCounterPeriodReq;
typedef struct CmiPsGetSaveDataCounterPeriodCnf_Tag
{
    UINT16 autoSavePeriodS;
    UINT16 rsvd;
}CmiPsGetSaveDataCounterPeriodCnf;
typedef struct CmiPsSetSaveDataCounterPeriodReq_Tag
{
    UINT16 autoSavePeriodS;
    UINT16 rsvd;
}CmiPsSetSaveDataCounterPeriodReq;
typedef CamCmiEmptySig CmiPsSetSaveDataCounterPeriodCnf;
typedef struct CmiPsPkgDataTransStateInd_Tag
{
    BOOL bPkgDataTrans;
    UINT8 resv[3];
}CmiPsPkgDataTransStateInd;
typedef CamCmiEmptySig CmiPsGetTrafficIdleMonitorReq;
typedef struct CmiPsGetTrafficIdleMonitorCnf_Tag
{
    BOOL bEnableTrafficIdleMonitor;
    UINT8 trafficIdleMonitorTimeS;
    UINT16 retryTrafficIdleMonitorTimeS;
}CmiPsGetTrafficIdleMonitorCnf;
typedef struct CmiPsSetTrafficIdleMonitorReq_Tag
{
    BOOL bEnableTrafficIdleMonitor;
    BOOL bTrafficIdleMonitorTimeSPresent;
    UINT8 trafficIdleMonitorTimeS;
    BOOL bRetryTrafficIdleTimeSPresent;
    UINT16 retryTrafficIdleMonitorTimeS;
    UINT16 resv;
}CmiPsSetTrafficIdleMonitorReq;
typedef CamCmiEmptySig CmiPsSetTrafficIdleMonitorCnf;
typedef CamCmiEmptySig CmiPsTrafficIdleMonitorInd;
#define NM_ADDR_MAX_LENGTH 16
#define NmBit1Set(D,B) ((D) |= (1<<(B)))
#define NmBit0Set(D,B) ((D) &= (~(1<<(B))))
#define NM_MAGIC_WORD 0xA5B7
typedef enum
{
    NM_SUCCESS = 0,
    NM_FAIL = 1,
}NmResult;
typedef enum _EPAT_NmNetIpType_tag
{
    NM_NET_TYPE_INVALID = 0,
    NM_NET_TYPE_IPV4 = 1,
    NM_NET_TYPE_IPV6 = 2,
    NM_NET_TYPE_IPV4V6 = 3,
    NM_NET_TYPE_IPV6preparing = 4,
    NM_NET_TYPE_IPV4_IPV6preparing = 5,
}NmNetIpType;
typedef enum
{
    NM_ADDR_INVALID_ADDR = 0,
    NM_ADDR_IPV4_ADDR,
    NM_ADDR_IPV6_ID,
    NM_ADDR_FULL_IPV6_ADDR
}NmAddrType;
typedef enum
{
    NM_LAN_TYPE_INVALID = 0,
    NM_LAN_TYPE_RNDIS,
    NM_LAN_TYPE_ECM,
    NM_LAN_TYPE_PPP,
}NmLanType;
typedef enum
{
    NM_LAN_NET_TYPE_INVALID = 0,
    NM_LAN_NET_TYPE_ETH,
    NM_LAN_NET_TYPE_PPP,
}NmLanNetType;
typedef enum
{
    NM_LAN_LINK_STATUS_DISCONNECTED,
    NM_LAN_LINK_STATUS_CONNECTED,
}NmLanLinkStatus;
typedef enum
{
    NM_LAN_NET_DEACTIVED,
    NM_LAN_NET_ACTIVED,
    NM_LAN_NET_ACTIVED_AND_CHANGED,
}NmLanNetStatus;
typedef enum
{
    NM_ETH_LAN_IP4_PATH_MODE_PASSTHROUGH = 0,
    NM_ETH_LAN_IP4_PATH_MODE_NAT,
}NmEthLanIp4PathMode;
typedef enum
{
    NM_LAN_CTRL_ACTION_BIND = 0,
    NM_LAN_CTRL_ACTION_UNBIND,
}NmLanCtrlAction;
typedef struct NetMgrWanIpv6Info_Tag
{
    ip6_addr_t ipv6GlobalAddr;
    ip6_addr_t ipv6LinklocalAddr;
    UINT8 dnsNum;
    UINT8 rsvd0;
    UINT16 rsvd1;
    ip6_addr_t dns[2];
}NetMgrWanIpv6Info;
typedef struct NetMgrWanIpv4Info_Tag
{
    ip4_addr_t ipv4Addr;
    UINT8 dnsNum;
    UINT8 rsvd0;
    UINT16 rsvd1;
    ip4_addr_t dns[2];
}NetMgrWanIpv4Info;
typedef struct NetMgrWanInfo_Tag
{
    UINT8 ipType;
    UINT8 ipv4Cid;
    UINT8 ipv6Cid;
    BOOL bEnableRohc;
    NetMgrWanIpv4Info wanIpv4Info;
    NetMgrWanIpv6Info wanIpv6Info;
}NetMgrWanInfo;
typedef struct NetMgrLanIPv6Info_Tag
{
    ip6_addr_t ipv6GlobalAddr;
    ip6_addr_t ipv6LinklocalAddr;
}NetMgrLanIPv6Info;
typedef struct NetMgrLanIPv4Info_Tag
{
    ip4_addr_t ipv4Addr;
}NetMgrLanIPv4Info;
typedef struct NetMgrRndisLanInfo_Tag
{
    UINT8 ipType;
    UINT8 rsvd0;
    UINT16 rsvd1;
    NetMgrLanIPv4Info lanIpv4Info;
    NetMgrLanIPv6Info lanIpv6Info;
    UINT8 etherAddr[6];
}NetMgrRndisLanInfo;
typedef struct NetMgrPppLanInfo_Tag
{
    UINT8 ipType;
    UINT8 rsvd0;
    UINT16 rsvd1;
    NetMgrLanIPv4Info lanIpv4Info;
    NetMgrLanIPv6Info lanIpv6Info;
}NetMgrPppLanInfo;
typedef struct NetMgrLanInfo_Tag
{
    UINT8 type;
    union
    {
        NetMgrRndisLanInfo rndisLanInfo;
        NetMgrPppLanInfo pppLanInfo;
    }lanInfo;
}NetMgrLanInfo;
typedef struct NetMgrEthLanCfg_Tag
{
    UINT8 ethLanIp4PathMode;
    UINT8 rsvd0;
    UINT16 rsvd1;
    ip4_addr_t ethLocalAddr;
    ip4_addr_t ethHostAddr;
    ip4_addr_t ethHostNetMask;
}NetMgrEthLanCfg;
typedef struct NetMgrLanCfg_Tag
{
    NetMgrEthLanCfg ethLanCfg;
}NetMgrLanCfg;
typedef struct NetMgrLanDataPathCap_Tag
{
    UINT8 lanType;
    BOOL bConnected;
    UINT16 rsvd0;
    UINT8 lanIpType;
    UINT8 lanBindIp4Cid;
    UINT8 lanBindIp6Cid;
    UINT8 rsvd1;
}NetMgrLanDataPathCap;
typedef struct NetMgrLanChannelTcpipDataPathStatus_Tag
{
    NmLanNetStatus status;
    UINT8 lanIpType;
    UINT8 lanBindIp4Cid;
    UINT8 lanBindIp6Cid;
    UINT8 rsvd1;
}NetMgrLanChannelTcpipDataPathStatus;
typedef struct NetMgrLanTcpipDataPathHostInfo_Tag
{
    UINT8 lanIpType;
    UINT8 lanBindIp4Cid;
    UINT8 lanBindIp6Cid;
    UINT8 rsvd1;
    ip4_addr_t hostIp4Addr;
    UINT32 hostIp6Prefix[2];
    UINT32 hostIp6Id[2];
    ip4_addr_t hostIp4Dns[2];
    ip6_addr_t hostIp6Dns[2];
}NetMgrLanTcpipDataPathHostInfo;
typedef struct NmAtiLanInfo_Tag
{
    UINT8 lanType;
    BOOL bound;
    UINT8 lanBindIp4Cid;
    UINT8 lanBindIp6Cid;
}NmAtiLanInfo;
typedef enum NmPsNetStatus_Tag
{
    NM_PS_NET_NOT_DIAL,
    NM_PS_NET_NOT_REG,
    NM_PS_NET_OOS,
    NM_PS_NET_REG
}NmPsNetStatus;
typedef struct NmEntity_Tag
{
    UINT8 psNetStatus;
    UINT8 rsvd0;
    UINT16 actCidsBitmap;
}NmEntity;
typedef struct NmIpAddr_Tag
{
    UINT8 addrType;
    UINT8 reserved0;
    UINT16 reserved1;
    UINT8 addr[16];
}NmIpAddr;
typedef struct NmIfConfiguration_Tag
{
    UINT16 dnsNum : 3;
    UINT16 mtuPresent : 1;
    UINT16 cgevReason: 4;
    UINT16 rsvd0 : 8;
    UINT16 mtu;
    NmIpAddr ipv4Addr;
    NmIpAddr ipv6Addr;
    NmIpAddr dns[4];
}NmIfConfiguration;
typedef struct NmNetIfDnsCfg_Tag{
    UINT8 dnsNum;
    UINT8 rsvd0;
    UINT16 rsvd1;
    ip_addr_t dns[4];
}NmNetIfDnsCfg;
typedef struct NmAtiGetNetInfoReq_Tag
{
    UINT8 cid;
    UINT8 rsvd0;
    UINT16 rsvd1;
}NmAtiGetNetInfoReq;
typedef struct NmAtiGetDnsServerReq_Tag
{
    UINT8 cid;
    UINT8 rsvd0;
    UINT16 rsvd1;
}NmAtiGetDnsServerReq;
typedef struct NmAtiSetDnsServerReq_Tag
{
    UINT8 cid;
    NmNetIfDnsCfg dnsCfg;
}NmAtiSetDnsServerReq;
typedef struct NmAtiClearDnsCacheReq_Tag
{
    BOOL bAll;
    UINT8 rsvd0;
    UINT16 rsvd1;
    CHAR name[256];
}NmAtiClearDnsCacheReq;
typedef struct NmAtiSetDnsCacheReq_Tag
{
    BOOL bEanble;
    UINT8 rsvd0;
    UINT16 rsvd1;
}NmAtiSetDnsCacheReq;
typedef struct NmAtiGetLanDataPathCapReq_Tag
{
    UINT8 lanType;
    UINT8 rsvd0;
    UINT16 rsvd1;
}NmAtiGetLanDataPathCapReq;
typedef struct NmAtiGetLanDataPathStatusReq_Tag
{
    UINT8 lanType;
    UINT8 rsvd0;
    UINT16 rsvd1;
}NmAtiGetLanDataPathStatusReq;
typedef struct NmAtiGetLanDataPathHostInfoReq_Tag
{
    UINT8 lanType;
    UINT8 rsvd0;
    UINT16 rsvd1;
}NmAtiGetLanDataPathHostInfoReq;
typedef struct NmNetIpv6Info_Tag{
    ip6_addr_t ipv6Addr;
    UINT8 dnsNum;
    UINT8 rsvd0;
    UINT16 rsvd1;
    ip6_addr_t dns[2];
}NmNetIpv6Info;
typedef struct NmNetIpv4Info_Tag{
    ip4_addr_t ipv4Addr;
    UINT8 dnsNum;
    UINT8 rsvd0;
    UINT16 rsvd1;
    ip4_addr_t dns[2];
}NmNetIpv4Info;
typedef enum NmNetifType_Tag
{
    NM_INVALID_NETIF,
    NM_DEFAULT_NETIF,
    NM_IMS_NETIF,
    NM_OTHER_NETIF
}NmNetifType;
typedef enum _EPAT_NmNetifStatus_Tag
{
    NM_NO_NETIF_NOT_DIAL,
    NM_NO_NETIF_OR_DEACTIVATED,
    NM_NETIF_OOS,
    NM_NETIF_ACTIVATED,
}NmNetifStatus;
typedef enum _EPAT_NmNetifStatusChangeCause_Tag
{
    NM_STATUS_CHANGE_INVALID,
    NM_STATUS_CHANGE_LINK_UP,
    NM_STATUS_CHANGE_LINK_UP_IPV4,
    NM_STATUS_CHANGE_LINK_UP_IPV6,
    NM_STATUS_CHANGE_RA_SUCCESS,
    NM_STATUS_CHANGE_RA_TIMEOUT,
    NM_STATUS_CHANGE_ENTER_OOS,
    NM_STATUS_CHANGE_EXIT_OOS,
    NM_STATUS_CHANGE_LINK_DOWN,
    NM_STATUS_CHANGE_LINK_DOWN_IPV4,
    NM_STATUS_CHANGE_LINK_DOWN_IPV6,
    NM_STATUS_CHANGE_OTHERS,
}NmNetifStatusChangeCause;
typedef enum NmLanNetifStatusChangeCause_Tag
{
    NM_LAN_STATUS_CHANGE_INVALID,
    NM_LAN_STATUS_CHANGE_LINK_UP,
    NM_LAN_STATUS_CHANGE_LINK_DOWN,
    NM_LAN_STATUS_CHANGE_LAN_BIND,
    NM_LAN_STATUS_CHANGE_LAN_UNBIND,
    NM_LAN_STATUS_CHANGE_WAN_LINK_UP,
    NM_LAN_STATUS_CHANGE_WAN_LINK_DOWN,
    NM_LAN_STATUS_CHANGE_OTHERS,
}NmLanNetifStatusChangeCause;
typedef struct NmAtiNetifInfo_Tag
{
    UINT8 netStatus;
    UINT8 netifType;
    UINT8 ipType;
    UINT8 rsvd0;
    UINT8 ipv4Cid;
    UINT8 ipv6Cid;
    UINT16 mtu;
    NmNetIpv4Info ipv4Info;
    NmNetIpv6Info ipv6Info;
}NmAtiNetifInfo;
typedef struct NmAtiNetInfoInd_Tag
{
    UINT8 indCause;
    UINT8 rsvd0;
    UINT16 rsvd1;
    NmAtiNetifInfo netifInfo;
}NmAtiNetInfoInd;
NmResult NetMgrLinkUp(UINT8 cid, NmIfConfiguration *pIfCfg, UINT8 bindToCid, BOOL bWakeUp);
NmResult NetMgrDedLinkUp(UINT8 cid, UINT8 pcid, BOOL bWakeUp);
NmResult NetMgrLinkDown(UINT8 cid);
NmResult NetMgrTftConfig(UINT8 cid, UINT8 pfNum, CmiPsPacketFilter *pPFList);
NmResult NetMgrLanLinkLayerStatusChange(NmLanType type, NmLanLinkStatus newStatus);
NmResult NetMgrGetNetInfo(UINT8 cid, NmAtiNetifInfo *pWanInfo);
NmResult NetMgrGetNetInfoWithoutPsStatusCheck(UINT8 cid, NmAtiNetifInfo *pNetifInfo);
NmResult NetMgrGetDnsServerInfo(UINT8 cid, NmNetIfDnsCfg *pGetDnsServer);
NmResult NetMgrSetDnsServerInfo(UINT8 cid, UINT8 number, ip_addr_t dns[4]);
NmResult NetMgrClearDnsCacheInfo(BOOL bClearAll, CHAR name[256]);
NmResult NetMgrSetDnsCache(BOOL bEnable);
void NetMgrSendNetInfoInd(NmAtiNetInfoInd *pNetInfoInd);
void NetMgrProcCeregCnf(CmiPsGetCeregCnf *pCregCnf);
void NetMgrProcCeregInd(CmiPsCeregInd *pCregInd);
NmResult NetMgrLanConfig(NetMgrLanCfg *lanCfg);
NmResult NetMgrLanCtrl(NmLanCtrlAction action, NmLanNetType type, UINT8 ip4Cid, UINT8 ip6Cid);
NmResult NetMgrQueryLanTcpipDataPathCapability(NmLanNetType lanType, NetMgrLanDataPathCap *pLanDataPathCap);
NmResult NetMgrLanLinkUp(NmLanType lanType, BOOL bWakeUp, UINT16 mtu);
NmResult NetMgrLanLinkDown(NmLanType lanType);
NmResult NetMgrGetLanTcpipDataPathStatus(NmLanNetType lanType, NetMgrLanChannelTcpipDataPathStatus *status);
void NetMgrNotifyAtiLanInfoInd(NmAtiLanInfo *pAtiLanInfo);
NmResult NetMgrGetLanTcpipDataPathHostInfo(NmLanNetType lanType, NetMgrLanTcpipDataPathHostInfo *info);
#define __CMI_DEV_H__ 
#define __CMI_MM_H__ 
typedef enum CMI_MM_PRIM_ID_TAG
{
    CMI_MM_PRIM_BASE = 0,
    CMI_MM_GET_CREG_REQ,
    CMI_MM_GET_CREG_CNF,
    CMI_MM_GET_CREG_CAPA_REQ,
    CMI_MM_GET_CREG_CAPA_CNF,
    CMI_MM_CREG_IND,
    CMI_MM_SET_AUTO_PLMN_REQ,
    CMI_MM_SET_AUTO_PLMN_CNF,
    CMI_MM_MANUAL_PLMN_SELECT_REQ = 10,
    CMI_MM_MANUAL_PLMN_SELECT_CNF,
    CMI_MM_DEREGISTER_REQ,
    CMI_MM_DEREGISTER_CNF,
    CMI_MM_SET_OPER_ID_FORMAT_REQ,
    CMI_MM_SET_OPER_ID_FORMAT_CNF,
    CMI_MM_GET_CURRENT_OPER_INFO_REQ,
    CMI_MM_GET_CURRENT_OPER_INFO_CNF,
    CMI_MM_MANUAL_PLMN_SEARCH_REQ,
    CMI_MM_MANUAL_PLMN_SEARCH_CNF,
    CMI_MM_EXTENDED_SIGNAL_QUALITY_IND = 20,
    CMI_MM_SET_REQUESTED_PSM_PARM_REQ,
    CMI_MM_SET_REQUESTED_PSM_PARM_CNF,
    CMI_MM_GET_REQUESTED_PSM_PARM_REQ,
    CMI_MM_GET_REQUESTED_PSM_PARM_CNF,
    CMI_MM_GET_PSM_CAPA_REQ,
    CMI_MM_GET_PSM_CAPA_CNF,
    CMI_MM_SET_REQUESTED_EDRX_PARM_REQ,
    CMI_MM_SET_REQUESTED_EDRX_PARM_CNF,
    CMI_MM_GET_REQUESTED_EDRX_PARM_REQ,
    CMI_MM_GET_REQUESTED_EDRX_PARM_CNF = 30,
    CMI_MM_GET_EDRX_CAPA_REQ,
    CMI_MM_GET_EDRX_CAPA_CNF,
    CMI_MM_EDRX_DYN_PARM_IND,
    CMI_MM_READ_EDRX_DYN_PARM_REQ,
    CMI_MM_READ_EDRX_DYN_PARM_CNF,
    CMI_MM_SET_CIOT_OPT_CFG_REQ,
    CMI_MM_SET_CIOT_OPT_CFG_CNF,
    CMI_MM_GET_CIOT_OPT_CFG_REQ,
    CMI_MM_GET_CIOT_OPT_CFG_CNF,
    CMI_MM_GET_CIOT_OPT_CAPA_REQ = 40,
    CMI_MM_GET_CIOT_OPT_CAPA_CNF,
    CMI_MM_NW_SUPPORTED_CIOT_OPT_IND,
    CMI_MM_GET_COVERAGE_ENHANCEMENT_STATUS_REQ,
    CMI_MM_GET_COVERAGE_ENHANCEMENT_STATUS_CNF,
    CMI_MM_GET_EXTENDED_SIGNAL_QUALITY_REQ,
    CMI_MM_GET_EXTENDED_SIGNAL_QUALITY_CNF,
    CMI_MM_EMM_TIMER_STATE_IND,
    CMI_MM_START_OOS_PLMN_SELECT_REQ,
    CMI_MM_START_OOS_PLMN_SELECT_CNF,
    CMI_MM_GET_PLMN_SELECT_STATE_REQ = 50,
    CMI_MM_GET_PLMN_SELECT_STATE_CNF,
    CMI_MM_PLMN_SELECT_STATE_IND,
    CMI_MM_NITZ_IND,
    CMI_MM_COVERAGE_ENHANCEMENT_STATUS_IND,
    CMI_MM_GET_PSM_MODE_REQ,
    CMI_MM_GET_PSM_MODE_CNF,
    CMI_MM_PSM_CHANGE_IND,
    CMI_MM_SET_REQUESTED_PTW_EDRX_PARM_REQ,
    CMI_MM_SET_REQUESTED_PTW_EDRX_PARM_CNF,
    CMI_MM_GET_REQUESTED_PTW_EDRX_PARM_REQ = 60,
    CMI_MM_GET_REQUESTED_PTW_EDRX_PARM_CNF,
    CMI_MM_GET_EMM_TIME_STATE_REQ,
    CMI_MM_GET_EMM_TIME_STATE_CNF,
    CMI_MM_SET_USER_PLMN_RESELECTION_REQ,
    CMI_MM_SET_USER_PLMN_RESELECTION_CNF,
    CMI_MM_GET_CURRENT_OPER_NAME_REQ,
    CMI_MM_GET_CURRENT_OPER_NAME_CNF,
    CMI_MM_TRIGGER_TAU_REQ,
    CMI_MM_TRIGGER_TAU_CNF,
    CMI_MM_TRIGGER_RRC_RELEASE_REQ,
    CMI_MM_TRIGGER_RRC_RELEASE_CNF,
    CMI_MM_PRIM_END = 0x0fff
}CMI_MM_PRIM_ID;
typedef enum CmiMmCregModeEnum_TAG
{
    CMI_MM_DISABLE_CREG = 0,
    CMI_MM_ENABLE_CREG = 1,
    CMI_MM_CREG_LOC_INFO = 2,
    CMI_MM_CREG_LOC_REJ_INFO = 3
}CmiMmCregModeEnum;
typedef enum CmiCregStateEnum_Tag
{
    CMI_MM_NOT_REG = 0,
    CMI_MM_REG_HOME = 1,
    CMI_MM_NOT_REG_SEARCHING = 2,
    CMI_MM_REG_DENIED = 3,
    CMI_MM_REG_UNKNOWN = 4,
    CMI_MM_REG_ROAMING = 5,
    CMI_MM_REG_SMS_ONLY_HOME = 6,
    CMI_MM_REG_SMS_ONLY_ROAMING = 7,
    CMI_MM_REG_EMERGENCY = 8,
    CMI_MM_REG_CSFB_NOT_PREFER_HOME = 9,
    CMI_MM_REG_CSFB_NOT_PREFER_ROAMING = 10
}CmiCregStateEnum;
typedef enum CmiCregActEnum_Tag
{
    CMI_MM_GSM = 0,
    CMI_MM_GSM_COMPACT = 1,
    CMI_MM_UMTS = 2,
    CMI_MM_GSM_EGPRS = 3,
    CMI_MM_HSDPA = 4,
    CMI_MM_HSUPA = 5,
    CMI_MM_HSDPA_HSUPA = 6,
    CMI_MM_LTE = 7,
    CMI_MM_EC_GSM = 8,
    CMI_NB_IOT = 9
}CmiCregActEnum;
typedef CamCmiEmptySig CmiMmGetCregReq;
typedef struct CmiMmGetCregCnf_Tag
{
    UINT8 state;
    UINT8 reserved0;
    UINT16 reserved1;
    BOOL locPresent;
    UINT8 act;
    UINT16 tac;
    UINT32 celId;
    BOOL rejCausePresent;
    UINT8 causeType;
    UINT16 rejCause;
}CmiMmGetCregCnf;
typedef CamCmiEmptySig CmiMmGetCregCapaReq;
typedef struct CmiMmGetCregCapaCnf_Tag
{
    UINT8 bBitMap;
    UINT8 reserved1;
    UINT16 reserved2;
}CmiMmGetCregCapaCnf;
typedef enum CmiCregChangedTypeEnum_Tag
{
    CMI_CREG_NONE_CHANGED = 0,
    CMI_CREG_STATE_CHANGED,
    CMI_CREG_LOC_INFO_CHANGED,
    CMI_CREG_REJECT_INFO_CHANGED,
}CmiCregChangedTypeEnum;
typedef struct CmiMmCregInd_Tag
{
    UINT8 state;
    UINT8 changedType;
    UINT16 reserved2;
    BOOL locPresent;
    UINT8 act;
    UINT16 tac;
    UINT32 celId;
    BOOL rejCausePresent;
    UINT8 causeType;
    UINT16 rejCause;
}CmiMmCregInd;
typedef CamCmiEmptySig CmiMmSetAutoPlmnReq;
typedef CamCmiEmptySig CmiMmSetAutoPlmnCnf;
typedef enum CmiPlmnFormatEnum_Tag
{
    CMI_MM_PLMN_LONG_ALPH = 0,
    CMI_MM_PLMN_SHORT_ALPH = 1,
    CMI_MM_PLMN_NUMERIC = 2
}CmiPlmnFormatEnum;
typedef enum CmiCopsModeEnum_Tag
{
    CMI_MM_AUTO_REG_MODE = 0,
    CMI_MM_MANUAL_REG_ONLY = 1,
    CMI_MM_DEREG_MODE = 2,
    CMI_MM_SET_FORMAT_MODE = 3,
    CMI_MM_MANUAL_THEN_AUTO_REG = 4
}CmiCopsModeEnum;
typedef struct CmiMmManualPlmnSelectReq_Tag
{
    UINT8 manualMode;
    UINT8 plmnFormat;
    UINT8 actPresent;
    UINT8 act;
    CmiNumericPlmn plmn;
}CmiMmManualPlmnSelectReq;
typedef CamCmiEmptySig CmiMmManualPlmnSelectCnf;
typedef CamCmiEmptySig CmiMmDeregisterReq;
typedef CamCmiEmptySig CmiMmDeregisterCnf;
typedef struct CmiMmSetOperIdFormatReq_Tag
{
    UINT8 plmnFormat;
    UINT8 reserved1;
    UINT16 reserved2;
}CmiMmSetOperIdFormatReq;
typedef CamCmiEmptySig CmiMmSetOperIdFormatCnf;
typedef CamCmiEmptySig CmiMmGetCurOperInfoReq;
#define CMI_MM_STR_PLMN_MAX_LENGTH 32
typedef struct CmiStrPlmn_Tag
{
    UINT8 strPlmn[32];
}CmiStrPlmn;
typedef union CmiMmPlmnUnion_Tag
{
    CmiNumericPlmn numPlmn;
    CmiStrPlmn strPlmn;
}CmiMmPlmnUnion;
typedef struct CmiMmGetCurOperInfoCnf_Tag
{
    UINT8 mode;
    UINT8 plmnFormat;
    BOOL uniPlmnPresent;
    UINT8 act;
    CmiMmPlmnUnion uniPlmn;
    CmiNumericPlmn numPlmn;
}CmiMmGetCurOperInfoCnf;
typedef struct CmiMmManualPlmnSearchReq_Tag
{
    UINT32 gardTimer;
}CmiMmManualPlmnSearchReq;
#define CMI_MM_SHORT_STR_PLMN_MAX_LENGTH 8
#define CMI_MM_PLMN_SEARCH_NUM 10
typedef enum CmiMmPlmnStateEnum_Tag
{
    CMI_MM_PLMN_UNKNOWN = 0,
    CMI_MM_PLMN_AVAILABLE,
    CMI_MM_PLMN_CURRENT,
    CMI_MM_PLMN_FORBIDDEN
}CmiMmPlmnStateEnum;
typedef struct CmiMmManualPlmnInfo_Tag
{
    UINT8 plmnState;
    UINT8 act;
    UINT16 reserved;
    UINT16 mcc;
    UINT16 mncWithAddInfo;
    UINT8 longPlmn[32];
    UINT8 shortPlmn[8];
}CmiMmManualPlmnInfo;
typedef struct CmiMmManualPlmnSearchCnf_Tag
{
    UINT8 plmnNum;
    UINT8 reserved1;
    UINT16 reserved2;
    CmiMmManualPlmnInfo plmnList[10];
}CmiMmManualPlmnSearchCnf;
#define CMI_MM_NOT_DETECT_RSRP 127
#define CMI_MM_NOT_DETECT_RSRQ 127
typedef struct CmiMmCesqInd_Tag
{
    INT8 rsrq;
    INT8 rsrp;
    UINT8 dlBer;
    INT8 snr;
}CmiMmCesqInd;
typedef enum CmiMmPsmReqModeEnum_Tag
{
    CMI_MM_DISABLE_PSM = 0,
    CMI_MM_ENABLE_PSM = 1,
    CMI_MM_DISCARD_PSM = 2
}CmiMmPsmReqModeEnum;
#define CAC_PSM_IS_SET_PERIODIC_TAU(reqBitmap) (((reqBitmap)&0x04) != 0)
#define CAC_PSM_IS_SET_ACT_TIME(reqBitmap) (((reqBitmap)&0x08) != 0)
#define CAC_PSM_IS_SET_PERIODIC_TAU_S(reqBitmap) (((reqBitmap)&0x10) != 0)
#define CAC_PSM_IS_SET_ACT_TIME_S(reqBitmap) (((reqBitmap)&0x20) != 0)
#define CAC_PSM_SET_PERIODIC_TAU_BITMAP(reqBitmap) ((reqBitmap)|= 0x04)
#define CAC_PSM_SET_ACT_TIME_BITMAP(reqBitmap) ((reqBitmap)|=0x08)
#define CAC_PSM_SET_PERIODIC_TAU_S_BITMAP(reqBitmap) ((reqBitmap)|= 0x10)
#define CAC_PSM_SET_ACT_TIME_S_BITMAP(reqBitmap) ((reqBitmap)|=0x20)
typedef struct CmiMmSetPsmParmReq_Tag
{
    UINT8 mode;
    UINT8 reqBitmap;
    UINT16 reserved;
    UINT8 reqPeriodicRau;
    UINT8 reqGprsReadyTimer;
    UINT8 reqPeriodicTau;
    UINT8 reqActiveTime;
    UINT32 reqPeriodicTauS;
    UINT32 reqActiveTimeS;
}CmiMmSetPsmParmReq;
typedef CamCmiEmptySig CmiMmSetPsmParmCnf;
typedef CamCmiEmptySig CmiMmGetRequestedPsmParmReq;
typedef struct CmiMmGetRequestedPsmParmCnf_Tag
{
    UINT8 mode;
    UINT8 reqBitmap;
    UINT16 reserved;
    UINT8 reqPeriodicRau;
    UINT8 reqGprsReadyTimer;
    UINT8 reqPeriodicTau;
    UINT8 reqActiveTime;
    UINT32 reqPeriodicTauS;
    UINT32 reqActiveTimeS;
}CmiMmGetRequestedPsmParmCnf;
typedef enum CmiMmEdrxModeEnum_Tag
{
    CMI_MM_DISABLE_EDRX = 0,
    CMI_MM_ENABLE_EDRX_AND_DISABLE_IND = 1,
    CMI_MM_ENABLE_EDRX_AND_ENABLE_IND = 2,
    CMI_MM_DISCARD_EDRX = 3
}CmiMmEdrxModeEnum;
typedef enum CmiMmEdrxActTypeEnum_Tag
{
    CMI_MM_EDRX_NO_ACT_OR_NOT_USE_EDRX = 0,
    CMI_MM_EDRX_EC_GSM_IOT = 1,
    CMI_MM_EDRX_GSM = 2,
    CMI_MM_EDRX_UMTS = 3,
    CMI_MM_EDRX_LTE = 4,
    CMI_MM_EDRX_NB_IOT = 5
}CmiMmEdrxActTypeEnum;
typedef struct CmiMmSetEdrxParmReq_Tag
{
    UINT8 edrxMode;
    UINT8 actType;
    UINT8 edrxValuePresent;
    UINT8 edrxMsValuePresent;
    UINT8 reqEdrxValue;
    UINT8 reserved0;
    UINT16 reserved1;
    UINT32 reqEdrxValueMs;
}CmiMmSetEdrxParmReq;
typedef struct CmiMmSetEdrxParmCnf_Tag
{
    UINT8 edrxMode;
    UINT8 reserved0;
    UINT16 reserved1;
}CmiMmSetEdrxParmCnf;
typedef CamCmiEmptySig CmiMmGetRequestedEdrxParmReq;
typedef enum CmiMmEdrxCfgEnum_Tag
{
    CMI_MM_DISABLE_EDRX_CFG = 0,
    CMI_MM_ENABLE_EDRX_CFG = 1,
    CMI_MM_DISCARD_EDRX_CFG = 2
}CmiMmEdrxCfgEnum;
typedef struct CmiMmGetRequestedEdrxParmCnf_Tag
{
    UINT8 edrxCfg;
    UINT8 actType;
    UINT8 reqPtwValue;
    UINT8 reqEdrxValue;
    UINT32 reqEdrxValueMs;
}CmiMmGetRequestedEdrxParmCnf;
typedef struct CmiMmEdrxDynParmInd_Tag
{
    UINT8 actType;
    BOOL reqEdrxPresent;
    BOOL reqPtwPresent;
    UINT8 reqEdrxValue;
    UINT32 reqEdrxValueMs;
    UINT8 reqPtwValue;
    BOOL nwEdrxPresent;
    UINT8 nwEdrxValue;
    UINT8 nwPtw;
    UINT32 nwEdrxValueMs;
    UINT32 nwPtwMs;
}CmiMmEdrxDynParmInd;
typedef CamCmiEmptySig CmiMmReadEdrxDynParmReq;
typedef struct CmiMmReadEdrxDynParmCnf_Tag
{
    UINT8 actType;
    UINT8 reqEdrxPresent;
    UINT8 nwEdrxPresent;
    UINT8 reqEdrxValue;
    UINT32 reqEdrxValueMs;
    UINT8 nwEdrxValue;
    UINT8 nwPtw;
    UINT16 reserved;
    UINT32 nwEdrxValueMs;
    UINT32 nwPtwMs;
}CmiMmReadEdrxDynParmCnf;
typedef struct CmiMmSetPtwEdrxParmReq_Tag
{
    UINT8 edrxMode;
    UINT8 actType;
    UINT8 ptwValuePresent;
    UINT8 edrxValuePresent;
    UINT8 reqPtwValue;
    UINT8 reqEdrxValue;
    UINT16 reserved1;
}CmiMmSetPtwEdrxParmReq;
typedef CamCmiEmptySig CmiMmGetRequestedPtwEdrxParmReq;
typedef CamCmiEmptySig CmiMmGetEmmTimeStateReq;
#define CMI_MM_EMM_TIME_NUM 3
typedef struct CmiMmGetEmmTimeStateCnf_Tag
{
    UINT8 emmTimerId[3];
    UINT8 timerState[3];
    UINT16 rsvd0;
    UINT32 remainTimeValue[3];
}CmiMmGetEmmTimeStateCnf;
typedef enum CmiMmCiotReportModeEnum_Tag
{
    CMI_MM_CIOT_OPT_DISABLE_REPORT = 0,
    CMI_MM_CIOT_OPT_ENABLE_REPORT = 1,
    CMI_MM_CIOT_OPT_DISABLE_REPORT_RESET_CFG = 3,
    CMI_MM_CIOT_OPT_RPT_MODE_NOT_PRESENT = 7
}CmiMmCiotReportModeEnum;
typedef enum CmiMmCiotOptTypeEnum_Tag
{
    CMI_MM_NO_OPT = 0,
    CMI_MM_CP_OPT = 1,
    CMI_MM_UP_OPT = 2,
    CMI_MM_CP_AND_UP = 3
}CmiMmCiotOptTypeEnum;
typedef struct CmiMmSetCiotOptCfgReq_Tag
{
    UINT8 reportMode;
    UINT8 reserved0;
    BOOL ueSuptOptPresent;
    UINT8 ueSuptOptType;
    UINT8 uePreferOptPresent;
    UINT8 uePreferOpt;
    UINT16 reserved2;
}CmiMmSetCiotOptCfgReq;
typedef struct CmiMmSetCiotOptCfgCnf_Tag
{
    UINT8 reportMode;
    UINT8 reserved0;
    UINT16 reserved1;
}CmiMmSetCiotOptCfgCnf;
typedef CamCmiEmptySig CmiMmGetCiotOptCfgReq;
typedef struct CmiMmGetCiotOptCfgCnf_Tag
{
    UINT8 ueSuptOptType;
    UINT8 uePreferOpt;
    UINT16 reserved1;
}CmiMmGetCiotOptCfgCnf;
typedef CamCmiEmptySig CmiMmGetCiotOptCapaReq;
typedef struct CmiMmGetCiotOptCapaCnf_Tag
{
    UINT8 reportModeBitMap;
    UINT8 utOptBitmap;
    UINT8 preferOptBitmap;
    UINT8 reserved1;
}CmiMmGetCiotOptCapaCnf;
typedef struct CmiMmNwSupportedCiotOptInd_Tag
{
    UINT8 nwCiotOptType;
    UINT8 reserved1;
    UINT16 reserved2;
}CmiMmNwSupportedCiotOptInd;
typedef CamCmiEmptySig CmiMmGetCEStatusReq;
typedef enum CmiMmCeStatusActEnum_Tag
{
    CMI_MM_CES_NO_CE_ACT = 0,
    CMI_MM_CES_EUTRAN_EMTC,
    CMI_MM_CES_EC_GSM,
    CMI_MM_CES_EUTRAN_NB
}CmiMmCeStatusActEnum;
typedef enum CmiMmCeLevelEnum_Tag
{
    CMI_MM_NO_CE_LEVEL = 0,
    CMI_MM_CE_LEVEL_0,
    CMI_MM_CE_LEVEL_1,
    CMI_MM_CE_LEVEL_2,
    CMI_MM_CE_LEVEL_3
}CmiMmCeLevelEnum;
typedef struct CmiMmGetCEStatusCnf_Tag
{
    UINT8 act;
    UINT8 ceLevel;
    UINT8 ccLevel;
    UINT8 reserved0;
}CmiMmGetCEStatusCnf;
typedef struct CmiMmCEStatusInd_Tag
{
    UINT8 ceLevel;
    UINT8 reserved0;
    UINT16 reserved1;
}CmiMmCEStatusInd;
typedef CamCmiEmptySig CmiMmGetCesqReq;
typedef struct CmiMmGetCesqCnf_Tag
{
    INT8 rsrq;
    INT8 rsrp;
    INT8 snr;
    UINT8 dlBer;
    UINT16 rssiCompensation;
    UINT8 rsvd[2];
}CmiMmGetCesqCnf;
typedef enum CmiMmPlmnSelectStateEnum_Tag
{
    CMI_MM_PLMN_SELECT_DEACTIVATED = 0,
    CMI_MM_PLMN_SELECT_FG_SEARCHING,
    CMI_MM_PLMN_SELECTED,
    CMI_MM_PLMN_OOS_SLEEP
}CmiMmPlmnSelectStateEnum;
typedef struct CmiMmPlmnSelectStateInd_Tag
{
    UINT8 plmnSelectState;
    BOOL oosTimerPresent;
    UINT16 oosTimerS;
}CmiMmPlmnSelectStateInd;
typedef CamCmiEmptySig CmiMmStartOosPlmnSelectReq;
typedef CamCmiEmptySig CmiMmStartOosPlmnSelectCnf;
typedef CamCmiEmptySig CmiMmGetPlmnSelectStateReq;
typedef struct CmiMmGetPlmnSelectStateCnf_Tag
{
    UINT8 plmnSelectState;
    BOOL oosTimerPresent;
    UINT16 oosTimerS;
}CmiMmGetPlmnSelectStateCnf;
typedef enum CmiMmEmmTimerEnum_Tag
{
    CMI_MM_EMM_T3346 = 0,
    CMI_MM_EMM_T3448,
    CMI_MM_EMM_TAU_TIMER
}CmiMmEmmTimerEnum;
typedef enum CmiMmEmmTimerStateEnum_Tag
{
    CMI_MM_EMM_TIMER_START,
    CMI_MM_EMM_TIMER_STOP,
    CMI_MM_EMM_TIMER_EXPIRY
}CmiMmEmmTimerStateEnum;
typedef struct CmiMmEmmTimerStateInd_Tag
{
    UINT8 emmTimer;
    UINT8 timerState;
    UINT8 tValuePst;
    UINT8 param0;
    UINT32 timerValueS;
}CmiMmEmmTimerStateInd;
typedef enum CmiMmPsmModeEnum_Tag
{
    CMI_MM_NORMAL_MODE,
    CMI_MM_POWER_SAVING_MODE
}CmiMmPsmModeEnum;
typedef CamCmiEmptySig CmiMmGetPsmModeReq;
typedef struct CmiMmGetPsmModeCnf_Tag
{
    UINT8 psmMode;
    UINT16 reserved1;
    UINT8 reserved2;
}CmiMmGetPsmModeCnf;
typedef struct CmiMmPsmChangeInd_Tag
{
    UINT8 psmMode;
    UINT16 reserved1;
    UINT8 reserved2;
}CmiMmPsmChangeInd;
typedef enum CmiMmDSTEnum_Tag
{
    CMI_MM_NO_DST = 0,
    CMI_MM_1_HOUR_DST,
    CMI_MM_2_HOURS_DST,
    CMI_MM_RSVD_DST
}CmiMmDSTEnum;
#define CMI_MM_FULL_NW_NAME_LEN 32
#define CMI_MM_SHORT_NW_NAME_LEN 16
typedef struct CmiMmEmmUTCInfo_Tag
{
    UINT16 year;
    UINT8 mon;
    UINT8 day;
    UINT8 hour;
    UINT8 mins;
    UINT8 sec;
    INT8 tz;
}CmiMmEmmUTCInfo;
typedef struct CmiMmNITZInd_Tag
{
    UINT8 fullNwNameLen;
    UINT8 shortNwNameLen;
    BOOL localTZPst;
    INT8 localTimeZone;
    UINT8 fullNwName[32];
    UINT8 shortNwName[16];
    BOOL dstPst;
    BOOL utcInfoPst;
    UINT8 dst;
    UINT8 rsvd0;
    CmiMmEmmUTCInfo utcInfo;
}CmiMmNITZInd;
typedef CamCmiEmptySig CmiMmSetUserPlmnReselectiontReq;
typedef CamCmiEmptySig CmiMmSetUserPlmnReselectiontCnf;
typedef CamCmiEmptySig CmiMmGetCurOperNameReq;
typedef struct CmiMmGetCurOperNameCnf_Tag
{
    CmiNumericPlmn rplmn;
    UINT8 fullNwName[32];
    UINT8 shortNwName[16];
}CmiMmGetCurOperNameCnf;
typedef enum CmiMmTriggerTauTypeEnum_Tag
{
    CMI_MM_TA_UPDATING = 0,
    CMI_MM_COMBINED_TA_LA_UPDATING = 1,
    CMI_MM_COMBINED_TA_LA_UPDATING_WITH_IMSI_ATTACH = 2,
    CMI_MM_PERIODIC_TA_UPDATING = 3
}CmiMmTriggerTauTypeEnum;
typedef struct CmiMmTriggerTauReq_Tag
{
    UINT8 updateType;
    UINT8 rsvd0[3];
}CmiMmTriggerTauReq;
typedef struct CmiMmTriggerTauCnf_Tag
{
    BOOL isTriggered;
    UINT8 rsvd0[3];
}CmiMmTriggerTauCnf;
typedef CamCmiEmptySig CmiMmTriggerRrcReleaseReq;
typedef struct CmiMmTriggerRrcReleaseCnf_Tag
{
    BOOL isTriggered;
    UINT8 rsvd0[3];
}CmiMmTriggerRrcReleaseCnf;
#define CMI_DEV_NUESTATS_THP_PERIOD_SECOND 2
#define CMI_DEV_NCELL_INFO_CELL_NUM 6
#define CMI_DEV_QENG_INTRA_NCELL_NUM 4
#define CMI_DEV_QENG_INTER_NCELL_NUM 16
typedef enum CMI_DEV_PRIM_ID_TAG
{
    CMI_DEV_PRIM_BASE = 0,
    CMI_DEV_SET_CFUN_REQ = 1,
    CMI_DEV_SET_CFUN_CNF,
    CMI_DEV_GET_CFUN_REQ,
    CMI_DEV_GET_CFUN_CNF,
    CMI_DEV_GET_CFUN_CAPA_REQ,
    CMI_DEV_GET_CFUN_CAPA_CNF,
    CMI_DEV_SET_CIOT_BAND_REQ,
    CMI_DEV_SET_CIOT_BAND_CNF,
    CMI_DEV_GET_CIOT_BAND_REQ,
    CMI_DEV_GET_CIOT_BAND_CNF = 10,
    CMI_DEV_GET_CIOT_BAND_CAPA_REQ,
    CMI_DEV_GET_CIOT_BAND_CAPA_CNF,
    CMI_DEV_SET_CIOT_FREQ_REQ,
    CMI_DEV_SET_CIOT_FREQ_CNF,
    CMI_DEV_GET_CIOT_FREQ_REQ,
    CMI_DEV_GET_CIOT_FREQ_CNF,
    CMI_DEV_SET_POWER_STATE_REQ,
    CMI_DEV_SET_POWER_STATE_CNF,
    CMI_DEV_SET_EXT_CFG_REQ,
    CMI_DEV_SET_EXT_CFG_CNF = 20,
    CMI_DEV_GET_EXT_CFG_REQ,
    CMI_DEV_GET_EXT_CFG_CNF,
    CMI_DEV_REMOVE_FPLMN_REQ,
    CMI_DEV_REMOVE_FPLMN_CNF,
    CMI_DEV_LPP_UL_DATA_REQ,
    CMI_DEV_LPP_UL_DATA_CNF,
    CMI_DEV_LPP_DL_DATA_IND,
    CMI_DEV_LPP_GET_LOC_INFO_REQ,
    CMI_DEV_LPP_GET_LOC_INFO_CNF,
    CMI_DEV_LPP_GET_LOC_INFO_IND = 30,
    CMI_DEV_LPP_STOP_LOC_MEAS_REQ,
    CMI_DEV_LPP_STOP_LOC_MEAS_CNF,
    CMI_DEV_LPP_GET_EARLY_LOC_REQ,
    CMI_DEV_LPP_GET_EARLY_LOC_CNF,
    CMI_DEV_LPP_GET_CELL_INFO_REQ,
    CMI_DEV_LPP_GET_CELL_INFO_CNF,
    CMI_DEV_LPP_RESET_POSITION_INFO_IND,
    CMI_DEV_SET_CMOLR_REQ,
    CMI_DEV_SET_CMOLR_CNF,
    CMI_DEV_GET_CMOLR_REQ = 40,
    CMI_DEV_GET_CMOLR_CNF,
    CMI_DEV_GET_CMOLR_CAPA_REQ,
    CMI_DEV_GET_CMOLR_CAPA_CNF,
    CMI_DEV_SET_CMTLR_REQ,
    CMI_DEV_SET_CMTLR_CNF,
    CMI_DEV_GET_CMTLR_REQ,
    CMI_DEV_GET_CMTLR_CNF,
    CMI_DEV_GET_CMTLR_CAPA_REQ,
    CMI_DEV_GET_CMTLR_CAPA_CNF,
    CMI_DEV_CMTLR_IND = 50,
    CMI_DEV_SET_CMTLRA_REQ,
    CMI_DEV_SET_CMTLRA_CNF,
    CMI_DEV_GET_CMTLRA_REQ,
    CMI_DEV_GET_CMTLRA_CNF,
    CMI_DEV_GET_CMTLRA_CAPA_REQ,
    CMI_DEV_GET_CMTLRA_CAPA_CNF,
    CMI_DEV_GET_EXT_STATUS_REQ,
    CMI_DEV_GET_EXT_STATUS_CNF,
    CMI_DEV_SET_EXT_STATIS_MODE_REQ,
    CMI_DEV_SET_EXT_STATIS_MODE_CNF = 60,
    CMI_DEV_EXT_STATIS_IND,
    CMI_DEV_GET_BASIC_CELL_LIST_INFO_REQ,
    CMI_DEV_GET_BASIC_CELL_LIST_INFO_CNF,
    CMI_DEV_BAND_APN_AUTO_CONFIG_REQ_IND,
    CMI_DEV_POWER_ON_CFUN_IND,
    CMI_DEV_SILENT_RESET_IND,
    CMI_DEV_SET_ECPSTEST_REQ,
    CMI_DEV_SET_ECPSTEST_CNF,
    CMI_DEV_GET_ECPSTEST_REQ,
    CMI_DEV_GET_ECPSTEST_CNF = 70,
    CMI_DEV_SET_ECPOWERCLASS_REQ,
    CMI_DEV_SET_ECPOWERCLASS_CNF,
    CMI_DEV_GET_ECPOWERCLASS_REQ,
    CMI_DEV_GET_ECPOWERCLASS_CNF,
    CMI_DEV_GET_ECPOWERCLASS_CAPA_REQ,
    CMI_DEV_GET_ECPOWERCLASS_CAPA_CNF,
    CMI_DEV_GET_BASIC_CELL_LIST_INFO_IND,
    CMI_DEV_GET_NB_REL_FEATURE_REQ,
    CMI_DEV_GET_NB_REL_FEATURE_CNF,
    CMI_DEV_GET_ECEVENTSTATIS_STATUS_REQ = 80,
    CMI_DEV_GET_ECEVENTSTATIS_STATUS_CNF,
    CMI_DEV_SET_ECEVENTSTATIS_MODE_REQ,
    CMI_DEV_SET_ECEVENTSTATIS_MODE_CNF,
    CMI_DEV_ERRC_EXIT_DEACT_IND,
    CMI_DEV_SET_WIFISCAN_REQ,
    CMI_DEV_SET_WIFISCAN_CNF,
    CMI_DEV_GET_WIFISCAN_REQ,
    CMI_DEV_GET_WIFISCAN_CNF,
    CMI_DEV_GET_NAS_TIMER_PARA_REQ,
    CMI_DEV_GET_NAS_TIMER_PARA_CNF,
    CMI_DEV_SET_NAS_TIMER_PARA_REQ,
    CMI_DEV_SET_NAS_TIMER_PARA_CNF,
    CMI_DEV_PRIM_END = 0x0fff
}CMI_DEV_PRIM_ID;
typedef enum CmiFuncValueEnum_TAG
{
    CMI_DEV_MIN_FUNC = 0,
    CMI_DEV_FULL_FUNC = 1,
    CMI_DEV_TURN_OFF_RF_FUNC = 4,
    CMI_DEV_MAX = 0xFF
}CmiFuncValueEnum;
typedef enum CmiFuncResetValueEnum_TAG
{
    CMI_DEV_DO_NOT_RESET = 0,
    CMI_DEV_RESET = 1
}CmiFuncResetValueEnum;
typedef struct CmiDevSetCfunReq_Tag
{
    UINT8 func;
    UINT8 rst;
    UINT16 reserved;
}CmiDevSetCfunReq;
typedef struct CmiDevSetCfunCnf_Tag
{
    UINT8 func;
    UINT8 reserved0;
    UINT16 reserved1;
}CmiDevSetCfunCnf;
typedef CamCmiEmptySig CmiDevGetCfunReq;
typedef struct CmiDevGetCfunCnf_Tag
{
    UINT8 func;
    UINT8 reserved1;
    UINT16 reserved2;
}CmiDevGetCfunCnf;
typedef CamCmiEmptySig CmiDevGetCfunCapaReq;
typedef struct CmiDevGetCfunCapaCnf_Tag
{
    UINT32 funcBitmap;
    UINT32 rstBitmap;
}CmiDevGetCfunCapaCnf;
#define CMI_DEV_SUPPORT_MAX_BAND_NUM 32
typedef struct CmiDevSetCiotBandReq_Tag
{
    UINT8 bandNum;
    UINT8 rsv[3];
    UINT8 orderedBand[32];
}CmiDevSetCiotBandReq;
typedef CamCmiEmptySig CmiDevSetCiotBandCnf;
typedef CamCmiEmptySig CmiDevGetCiotBandReq;
typedef struct CmiDevGetCiotBandCnf_Tag
{
    UINT8 bandNum;
    UINT8 reserved[3];
    UINT8 orderedBand[32];
}CmiDevGetCiotBandCnf;
typedef CamCmiEmptySig CmiDevGetCiotBandCapaReq;
typedef struct CmiDevGetCiotBandCapaCnf_Tag
{
    UINT8 bandNum;
    UINT8 reserved[3];
    UINT8 supportBand[32];
}CmiDevGetCiotBandCapaCnf;
#define CMI_DEV_SUPPORT_MAX_FREQ_NUM 8
#define CMI_DEV_MAX_PHY_CELL_ID 503
typedef enum CmiDevSetFreqModeEnum_Tag
{
    CMI_DEV_UNLOCK_FREQ_INFO,
    CMI_DEV_SET_PREFER_FREQ,
    CMI_DEV_LOCK_CELL,
    CMI_DEV_CLEAR_PREFER_FREQ_LIST
}CmiDevSetFreqModeEnum;
typedef struct CmiDevSetCiotFreqReq_Tag
{
    UINT8 mode;
    UINT8 cellPresent;
    UINT16 phyCellId;
    UINT8 arfcnNum;
    UINT8 reserved0;
    UINT16 reserved1;
    UINT32 arfcnList[8];
}CmiDevSetCiotFreqReq;
typedef CamCmiEmptySig CmiDevSetCiotFreqCnf;
typedef CamCmiEmptySig CmiDevGetCiotFreqReq;
typedef enum CmiDevGetFreqModeEnum_Tag
{
    CMI_DEV_NO_FREQ_INFO,
    CMI_DEV_PREFER_FREQ_INFO,
    CMI_DEV_CELL_LOCK_INFO,
    CMI_DEV_PREFER_FREQ_CELL_LOCK
}CmiDevGetFreqModeEnum;
typedef struct CmiDevGetCiotFreqCnf_Tag
{
    UINT8 mode;
    UINT8 cellPresent;
    UINT16 phyCellId;
    UINT8 arfcnNum;
    UINT8 reserved0;
    UINT16 reserved1;
    UINT32 lockedArfcn;
    UINT32 arfcnList[8];
}CmiDevGetCiotFreqCnf;
typedef enum CmiPowerStateEnum_TAG
{
    CMI_DEV_POWER_WAKE_UP = 2,
    CMI_DEV_POWER_STATE_MAX = 0xFF
}CmiPowerStateEnum;
typedef struct CmiDevSetPowerStateReq_Tag
{
    UINT8 powerState;
    UINT8 reserved0;
    UINT16 reserved1;
}CmiDevSetPowerStateReq;
typedef struct CmiDevSetPowerStateCnf_Tag
{
    UINT8 powerState;
    UINT8 func;
    UINT16 reserved1;
    CmiSimImsiStr imsiStr;
}CmiDevSetPowerStateCnf;
typedef enum CmiDevNasCfgTId_enum
{
    CMI_DEV_HIGH_PRI_PLMN_SEARCH_CFG_TIMER = 0,
    CMI_DEV_ESM_T3482_CFG_TIMER = 1,
    CMI_DEV_ESM_T3492_CFG_TIMER = 2,
    CMI_DEV_NAS_CFG_TIMER_MAX_ID = 0xFF
}CmiDevNasCfgTId;
typedef UINT8 CmiDevNasCfgTIdT;
typedef struct CmiDevSetNasTimerParaReq_Tag
{
    UINT8 tId;
    BOOL tryNumPresent;
    BOOL tValPresent;
    UINT8 tryNum;
    UINT32 tValSec;
}CmiDevSetNasTimerParaReq;
typedef CamCmiEmptySig CmiDevSetNasTimerParaCnf;
typedef struct CmiDevNasCfgTimerPara_Tag
{
    UINT8 tId;
    BOOL present;
    UINT8 tryNum;
    UINT8 rsvd;
    UINT32 tValSec;
}CmiDevNasCfgTimerPara;
typedef CamCmiEmptySig CmiDevGetNasTimerParaReq;
typedef struct CmiDevGetNasTimerParaCnf_Tag
{
    CmiDevNasCfgTimerPara highPriPlmnTimer;
    CmiDevNasCfgTimerPara esm3482Timer;
    CmiDevNasCfgTimerPara esm3492Timer;
}CmiDevGetNasTimerParaCnf;
typedef struct CmiDevSetExtCfgReq_Tag
{
    BOOL psSoftResetPresent;
    BOOL bEnablePsSoftReset;
    BOOL rohcPresent;
    BOOL bRohc;
    BOOL ipv6RsForTestSimPresent;
    BOOL bIpv6RsForTestSim;
    BOOL tcpTptOptPresent;
    UINT8 bTcpTptOpt;
    BOOL dataCounterPresent;
    BOOL bEnableDataCounter;
    BOOL emergencyCampPresent;
    BOOL emergencyCamp;
    BOOL ipv6GetPrefixTimePresent;
    BOOL rsvd1;
    UINT16 ipv6GetPrefixTime;
    BOOL powerLevelPresent;
    UINT8 plmnSearchPowerLevel;
    BOOL epcoPresent;
    BOOL enableEpco;
    BOOL barValuePresent;
    BOOL t3324MaxValuePresent;
    UINT16 barValueS;
    UINT32 t3324MaxValueS;
    BOOL enableEabPresent;
    BOOL enableEab;
    BOOL attachCidPresent;
    UINT8 attachCid;
    BOOL pwrAttachWithImsiPresent;
    BOOL pwrAttachWithImsi;
    BOOL pwrAttachWoEiaPresent;
    BOOL pwrAttachWoEia;
    BOOL updateLociCtrlPresent;
    BOOL updateLociCtrl;
    BOOL savePlmnSelModePresent;
    BOOL savePlmnSelMode;
    BOOL roamModePresent;
    BOOL enableRoam;
    BOOL roamModeEffect;
    UINT8 rsvd2;
    BOOL ignoreEmmCausePresent;
    BOOL ignoreEmmCause;
    UINT8 rsvd3[2];
    BOOL dataInactTimerPresent;
    UINT8 dataInactTimerS;
    BOOL relaxMonitorPresent;
    UINT8 relaxMonitorDeltaP;
    BOOL relVersionPresent;
    UINT8 relVersion;
    BOOL ueCategoryPresent;
    UINT8 ueCategory;
    BOOL enableAclPresent;
    BOOL enableAcl;
    BOOL enableABCheckPresent;
    BOOL enableABCheck;
}CmiDevSetExtCfgReq;
typedef CamCmiEmptySig CmiDevSetExtCfgCnf;
typedef CamCmiEmptySig CmiDevGetExtCfgReq;
typedef struct CmiDevGetExtCfgCnf_Tag
{
    BOOL bEnablePsSoftReset;
    BOOL bRohc;
    BOOL bIpv6RsForTestSim;
    UINT8 bTcpTptOpt;
    BOOL bEnableDataCounter;
    UINT8 bEnableEmergencyCamp;
    UINT16 ipv6GetPrefixTime;
    UINT8 plmnSearchPowerLevel;
    BOOL enableEpco;
    UINT8 dnsIpv4AddrReadCfg;
    UINT8 dnsIpv6AddrReadCfg;
    UINT32 t3324MaxValue;
    UINT16 barValue;
    BOOL enableEab;
    UINT8 attachEpsCid;
    BOOL pwrAttachWithImsi;
    BOOL pwrAttachWoEia;
    BOOL updateLociCtrl;
    BOOL enableRoam;
    BOOL savePlmnSelMode;
    BOOL bAclEnable;
    BOOL ignoreEmmCause;
    UINT8 rsvd1;
    UINT8 ueCfgDataInactTimer;
    UINT8 ueCfgRelaxMonitorDeltaP;
    UINT8 relVersion;
    UINT8 ueCategory;
    UINT8 enableABCheck;
    UINT8 rsvd[3];
}CmiDevGetExtCfgCnf;
typedef enum CmiRmFPlmnTypeEnum_TAG
{
    CMI_DEV_RM_ALL_FPLMN = 0,
    CMI_DEV_RM_NVM_FPLMN = 1,
    CMI_DEV_RM_SIM_FPLMN = 2
}CmiRmFPlmnTypeEnum;
typedef struct CmiDevRemoveFPlmnReq_Tag
{
    UINT8 rmFPlmnType;
    UINT8 reserved0;
    UINT16 reserved1;
}CmiDevRemoveFPlmnReq;
typedef CamCmiEmptySig CmiDevRemoveFPlmnCnf;
typedef struct CmiDevLppUlDataReq_Tag
{
    UINT16 length;
    BOOL nasRoutingIdPresent;
    UINT8 reserved;
    UINT32 nasRoutingId;
    UINT8 *pdata;
}CmiDevLppUlDataReq;
typedef enum CmiDevLppRcCodeEnum_Tag
{
    CMI_DEV_LPP_FAILURE = 0,
    CMI_DEV_LPP_SUCC = 1
}CmiDevLppRcCodeEnum;
typedef struct CmiDevLppUlDataCnf_Tag
{
    UINT8 result;
    UINT8 reserved0;
    UINT16 reserved1;
}CmiDevLppUlDataCnf;
typedef struct CmiDevLppDlDataInd_Tag
{
    UINT16 length;
    BOOL nasRoutingIdPresent;
    UINT8 reserved;
    UINT32 nasRoutingId;
    UINT8 *pdata;
}CmiDevLppDlDataInd;
typedef enum CmiUePositioningTechnologyTag
{
    CMI_UE_POSITIONING_TECHNOLOGY_AGNSS = 0,
    CMI_UE_POSITIONING_TECHNOLOGY_OTDOA = 1,
    CMI_UE_POSITIONING_TECHNOLOGY_MBS = 2,
    CMI_UE_POSITIONING_TECHNOLOGY_WLAN = 3,
    CMI_UE_POSITIONING_TECHNOLOGY_BLUETOOTH = 4,
    CMI_UE_POSITIONING_TECHNOLOGY_SENSOR = 5
}
CmiUePositioningTechnology;
typedef struct CmiDevLppResetPositionInfoInd_Tag
{
    UINT8 positionTech;
}CmiDevLppResetPositionInfoInd;
typedef struct CmiECGI_Tag
{
    CmiNumericPlmn plmn;
    UINT32 cellId;
}CmiECGI;
typedef enum CmiCarrierFreqOffsetNBRefR14_Tag
{
    DEV_LPP_CARRIER_FREQ_OFFSET_V_10,
    DEV_LPP_CARRIER_FREQ_OFFSET_V_9,
    DEV_LPP_CARRIER_FREQ_OFFSET_V_8,
    DEV_LPP_CARRIER_FREQ_OFFSET_V_7,
    DEV_LPP_CARRIER_FREQ_OFFSET_V_6,
    DEV_LPP_CARRIER_FREQ_OFFSET_V_5,
    DEV_LPP_CARRIER_FREQ_OFFSET_V_4,
    DEV_LPP_CARRIER_FREQ_OFFSET_V_3,
    DEV_LPP_CARRIER_FREQ_OFFSET_V_2,
    DEV_LPP_CARRIER_FREQ_OFFSET_V_1,
    DEV_LPP_CARRIER_FREQ_OFFSET_V_0DOT5,
    DEV_LPP_CARRIER_FREQ_OFFSET_V0,
    DEV_LPP_CARRIER_FREQ_OFFSET_V1,
    DEV_LPP_CARRIER_FREQ_OFFSET_V2,
    DEV_LPP_CARRIER_FREQ_OFFSET_V3,
    DEV_LPP_CARRIER_FREQ_OFFSET_V4,
    DEV_LPP_CARRIER_FREQ_OFFSET_V5,
    DEV_LPP_CARRIER_FREQ_OFFSET_V6,
    DEV_LPP_CARRIER_FREQ_OFFSET_V7,
    DEV_LPP_CARRIER_FREQ_OFFSET_V8,
    DEV_LPP_CARRIER_FREQ_OFFSET_V9
}CmiCarrierFreqOffsetNBRefR14;
typedef struct CmiCarrierFreqNBR14_Tag
{
    UINT32 carrierFreqR14;
    BOOL carrierFreqOffsetR14Present;
    UINT8 carrierFreqOffsetR14;
    UINT16 reserved0;
}CmiCarrierFreqNBR14;
typedef enum CmiOtdoaEutraNumCRSPortsR14_Tag
{
    OTDOA_RCELLINFONB_R14_EUTRA_NUMCRS_PORTS_R14_PORTS1_OR_2,
    OTDOA_RCELLINFONB_R14_EUTRA_NUMCRS_PORTS_R14_PORTS4
}CmiOtdoaEutraNumCRSPortsR14;
typedef enum CmiOtdoaSIB1NBRepetitionsR14_Tag
{
    OTDOA_RCell_SIB1_NB_REPETITIONS_R14_R4,
    OTDOA_RCell_SIB1_NB_REPETITIONS_R14_R8,
    OTDOA_RCell_SIB1_NB_REPETITIONS_R14_R16,
}CmiOtdoaSIB1NBRepetitionsR14;
typedef enum CmiNPRSInfoR14OperationModeInfoNPRSR14_Tag
{
    NPRS_OPERATION_MODE_INFO_NPRS_R14_INBAND,
    NPRS_OPERATION_MODE_INFO_NPRS_R14_STANDALONE,
}CmiNPRSInfoR14OperationModeInfoNPRSR14;
typedef enum CmiTNPRSInfoR14NprsBitmapR14Type_Tag
{
    T_NPRS_INFO_R14_NPRSBITMAP_R14_SUBFRAMEPATTERN10_R14 = 0,
    T_NPRS_INFO_R14_NPRSBITMAP_R14_SUBFRAMEPATTERN40_R14 = 1
}CmiTNPRSInfoR14NprsBitmapR14Type;
typedef struct CmiNPRSInfoR14PartAR14_Tag
{
    UINT8 nprsBitmapR14Type : 1;
    UINT8 nprsMutingInfoAR14Present : 1;
    UINT8 nprsMutingInfoAR14Type : 2;
    UINT8 reserved0 : 4;
    UINT16 nprsBitmapR14BitStringHigh;
    UINT32 nprsBitmapR14BitStringLow;
    UINT8 nprsMutingInfoAR14[2];
}CmiNPRSInfoR14PartAR14;
typedef struct CmiNPRSInfoR14PartBR14_Tag
{
    UINT32 nprsPeriodR14 : 2;
    UINT32 nprsStartSFR14 : 3;
    UINT32 nprsNumSFR14 : 3;
    UINT32 nprsMutingInfoBR14Present : 1;
    UINT32 nprsMutingInfoBR14Type : 2;
    UINT32 reserved0 : 5;
    UINT32 nprsMutingInfoBR14Bitmap : 16;
}CmiNPRSInfoR14PartBR14;
typedef struct NBPRSInfoR14_Tag
{
    UINT32 nprsCarrierR14Present : 1;
    UINT32 nprsSequenceInfoR14Present : 1;
    UINT32 nprsIDR14Present : 1;
    UINT32 partAR14Present : 1;
    UINT32 partBR14Present : 1;
    UINT32 opModeInfoNPRSR14 : 1;
    UINT32 reserved0 : 2;
    UINT32 nprsSequenceInfoR14 : 8;
    UINT32 nprsIDR14 : 16;
    CmiCarrierFreqNBR14 nprsCarrierFreqNBR14;
    CmiNPRSInfoR14PartAR14 partAR14;
    CmiNPRSInfoR14PartBR14 partBR14;
}CmiNBPRSInfoR14;
typedef struct CmiOtdoaRCellInfoNBR14_Tag
{
    UINT16 physCellIdNBR14Present : 1;
    UINT16 ecgiNBR14Present : 1;
    UINT16 carrierFreqRefR14Present : 1;
    UINT16 earfcnR14Present : 1;
    UINT16 eutraNumCRSPortsR14Present : 1;
    UINT16 otdoaSIB1NBRepetitionsR14Present : 1;
    UINT16 eutraNumCRSPortsR14 : 1;
    UINT16 reserved0 : 1;
    UINT16 sIB1NBRepetitionsR14 : 2;
    UINT16 nprsInfoR14Num : 3;
    UINT16 nprsInfoType2V1470Num : 3;
    UINT16 physCellIdNB_r14;
    CmiECGI ecgi;
    CmiCarrierFreqNBR14 carrierFreqNBR14;
    UINT32 earfcnR14;
    CmiNBPRSInfoR14 nprsInfoR14List[5];
    CmiNBPRSInfoR14 nprsInfoType2V1470List[5];
}CmiOtdoaRCellInfoNBR14;
typedef struct CmiOtdoaNCellInfoNBR14_Tag
{
    UINT32 physCellIdNBR14Present : 1;
    UINT32 cellGlobalIdNBR14Present : 1;
    UINT32 carrierFreqR14Present : 1;
    UINT32 earfcnR14Present : 1;
    UINT32 eutraNumCRSPortsR14Present : 1;
    UINT32 otdoaSIB1NBRepetitionsR14Present : 1;
    UINT32 nprsSlotNumOffsetR14Present : 1;
    UINT32 nprsSFNOffsetR14Present : 1;
    UINT32 nprsSubframeOffsetR14Present : 1;
    UINT32 expectedRSTDR14Present : 1;
    UINT32 expectedRSTDUncertaintyR14Present : 1;
    UINT32 prsNeighbourCellIndexR14Present : 1;
    UINT32 eutraNumCRSPortsR14 : 1;
    UINT32 nprsInfoR14Num : 3;
    UINT32 nprsSubframeOffsetR14 : 11;
    UINT32 nprsSlotNumOffsetR14 : 5;
    UINT32 expectedRSTDR14 : 14;
    UINT32 sIB1NBRepetitionsR14 : 2;
    UINT32 expectedRSTDUncertaintyR14 : 10;
    UINT32 nprsSFNOffsetR14 : 6;
    UINT32 physCellIdNBR14 : 9;
    UINT32 prsNeighbourCellIndexR14 : 7;
    UINT32 nprsInfoType2V1470Num : 3;
    UINT32 reserved1 : 13;
    CmiECGI ecgi;
    CmiCarrierFreqNBR14 carrierFreqNBR14;
    UINT32 earfcnR14;
    CmiNBPRSInfoR14 nprsInfoR14List[5];
    CmiNBPRSInfoR14 nprsInfoType2V1470List[5];
}CmiOtdoaNCellInfoNBR14;
typedef struct CmiOtdoaAssistantData_Tag
{
    BOOL otdoaRefCellInfoNBR14Present;
    UINT8 otdoaNeighCellInfoNum;
    UINT16 reserved;
    CmiOtdoaRCellInfoNBR14 otdoaRefCellInfoNBR14;
    CmiOtdoaNCellInfoNBR14 *pNCellInfoList;
}CmiOtdoaAssistantData;
typedef struct CmiEcidMeasReqData_Tag
{
    UINT32 bCellChangeEvent : 1;
    UINT32 rsrpReq : 1;
    UINT32 rsrqReq : 1;
    UINT32 ueRxTxTimeDiffReq : 1;
    UINT32 nRsrpReqR14 : 1;
    UINT32 nRsrqReqR14 : 1;
    UINT32 reserved : 26;
}CmiEcidMeasReqData;
typedef struct CmiOtdoaMeasReqData_Tag
{
    BOOL multipathRSTDr14;
    BOOL maxNumOfRSTDmeasr14Present;
    UINT8 maxNumOfRSTDmeasr14;
    BOOL assistDataPresent;
    CmiOtdoaAssistantData assistData;
}CmiOtdoaMeasReqData;
typedef struct CmiDevLppGetLocInfoReq_Tag
{
    BOOL otdoaMeasPresent;
    BOOL ecidMeasPresent;
    UINT16 reserved;
    CmiOtdoaMeasReqData otdoaReqData;
    CmiEcidMeasReqData ecidReqData;
}CmiDevLppGetLocInfoReq;
#define CMI_DEV_OTDOA_MAX_ADDITIONAL_PATH_R14 2
typedef struct CmiLppEcidCellMeasuredInfo_Tag
{
    UINT16 cellGobalIdPresent : 1;
    UINT16 sfnPresent : 1;
    UINT16 rsrpResultPresent : 1;
    UINT16 rsrqResultPresent : 1;
    UINT16 ueRxTxTimeDiffPresent : 1;
    UINT16 nrsrpResultR14Present : 1;
    UINT16 nrsrqResultR14Present : 1;
    UINT16 carrierFreqOffsetPresent : 1;
    UINT16 hsfnPresent : 1;
    UINT16 rsrpResultV1470Present : 1;
    UINT16 rsrqResultV1470Present : 1;
    UINT16 reserved0 : 5;
    UINT16 phyCellId;
    CmiECGI cellGobalId;
    UINT32 earfcn;
    UINT16 sfn;
    UINT8 rsrpResult;
    UINT8 rsrqResult;
    UINT16 ueRxTxTimeDiff;
    UINT8 nrsrpResultR14;
    UINT8 nrsrqResultR14;
    UINT8 carrierFreqOffsetNBRefR14;
    UINT8 reserved1;
    UINT16 hsfn;
    INT8 rsrpResultV1470;
    INT8 rsrqResultV1470;
    UINT16 reserved2;
}CmiLppEcidCellMeasuredInfo;
typedef struct CmiEcidMeasuredInfo_Tag
{
    BOOL pCellMeasuredResultsPresent;
    BOOL allCellMeased;
    UINT8 nCellEcidMeasNum;
    UINT8 reserved0;
    CmiLppEcidCellMeasuredInfo pCellMeasuredResult;
    CmiLppEcidCellMeasuredInfo *pNCellEcidMeasInfoList;
}CmiEcidMeasuredInfo;
typedef struct CmiOtdoaMeasQuality_Tag
{
    UINT8 errorResolution;
    UINT8 errorValue;
    BOOL errorNumSamplesPresent;
    UINT8 errorNumSamples;
}CmiOtdoaMeasQuality;
typedef struct CmiAdditionalPathR14_Tag
{
    INT16 relativeTimeDiffR14;
    UINT16 reserved0;
    CmiOtdoaMeasQuality pathQualityR14;
}CmiAdditionalPathR14;
typedef struct CmiNCellMeasurementElementNBR14_Tag
{
    UINT32 ecgiNeighPresent : 1;
    UINT32 earfcnNeighbourPresent : 1;
    UINT32 carrierFreqOffsetNeighPresent : 1;
    UINT32 tpidNeighR14Present : 1;
    UINT32 prsIdNeighR14Present : 1;
    UINT32 deltaRstdR14Present : 1;
    UINT32 nprsIdNeighR14Present : 1;
    UINT32 reserved0 : 1;
    UINT32 deltaRstdR14 : 3;
    UINT32 carrierFreqOffsetNeigh : 5;
    UINT32 physCellIdNeighbour : 9;
    UINT32 numAdditionalPathNeighR14 : 2;
    UINT32 reserved1 : 5;
    CmiECGI ecgiNeigh;
    UINT32 earfcnNeighbour;
    CmiOtdoaMeasQuality rstdQuality;
    UINT16 rstd;
    UINT16 tpidNeighR14;
    UINT16 prsIdNeighR14;
    UINT16 nprsIdNeighR14;
    CmiAdditionalPathR14 additionalPathNeighR14[2];
}CmiNCellMeasurementElementNBR14;
typedef struct CmiOtdoaMeasuredInfoNB_Tag
{
    UINT32 ecgiPresent : 1;
    UINT32 earfcnRefR14Present : 1;
    UINT32 referenceQualityR14Present : 1;
    UINT32 carrierFreqOffsetPresent : 1;
    UINT32 hsfnPresent : 1;
    UINT32 tpidRefR14Present : 1;
    UINT32 prsIdRefR14Present : 1;
    UINT32 nprsIdRefR14Present : 1;
    UINT32 numAdditionalPathNeighR14 : 2;
    UINT32 numNeighbourMeasList : 5;
    UINT32 reserved0 : 1;
    UINT32 carrierFreqOffsetNBRefR14 : 5;
    UINT32 reserved1 : 11;
    UINT16 sfn;
    UINT16 refPhysCellIdR14;
    CmiECGI ecgi;
    UINT32 refEarfcnR14;
    CmiOtdoaMeasQuality referenceQualityR14;
    UINT16 tpidRefR14;
    UINT16 prsIdRefR14;
    UINT16 nprsIdRefR14;
    UINT16 hsfnR14;
    CmiAdditionalPathR14 additionalPathR14[2];
    CmiNCellMeasurementElementNBR14 *pNcellMeasureListR14;
}CmiOtdoaMeasuredInfoNB;
typedef enum CmiOtdoaMeasResult_TAG
{
    CMI_OTDOA_MEAS_RESULT_NOT_PRESENT = 0,
    CMI_OTDOA_MEAS_RESULT_SUCCEED = 1,
    CMI_OTDOA_MEAS_RESULT_FAIL_UNDEFINED = 2,
    CMI_OTDOA_MEAS_RESULT_UNABLE_TO_MEASURE_RCELL = 3,
    CMI_OTDOA_MEAS_RESULT_UNABLE_TO_MEASURE_ANY_NCELL = 4,
    CMI_OTDOA_MEAS_RESULT_UNABLE_TO_MEASURE_SOME_NCELL = 5,
    CMI_OTDOA_MEAS_RESULT_ASSIST_PARA_ERR = 6
}CmiOtdoaMeasResult;
typedef enum CmiEcidMeasCause_TAG
{
    CMI_ECID_MEAS_RESULT_NOT_PRESENT = 0,
    CMI_ECID_MEAS_RESULT_SUCCEED_WITH_INFO = 1,
    CMI_ECID_MEAS_RESULT_SUCCEED_WITHOUT_INFO = 2,
    CMI_ECID_MEAS_RESULT_FAIL_UNDEFINED = 3,
    CMI_ECID_MEAS_RESULT_REQUESTED_MEASUREMENT_NOT_AVAILABLE = 4,
    CMI_ECID_MEAS_RESULT_NOT_ALL_REQUESTED_MEASUREMENT_POSSIBLE = 5
}CmiEcidMeasCause;
typedef struct CmiEcidMeasResult_TAG
{
    UINT8 ecidMeasCause;
    UINT8 rsrpMeasurementNotPossible : 1;
    UINT8 rsrqMeasurementNotPossible : 1;
    UINT8 ueRxTxMeasurementNotPossible : 1;
    UINT8 nrsrpMeasurementNotPossibleR14 : 1;
    UINT8 nrsrqMeasurementNotPossibleR14 : 1;
    UINT8 reserved1 : 3;
    UINT16 reserved2;
}CmiEcidMeasResult;
typedef struct CmiDevLppGetLocInfoCnf_Tag
{
    UINT8 otdoaMeasResult;
    BOOL otdoaMeasuredInfoPresent;
    BOOL ecidMeasuredInfoPresent;
    UINT8 reserved1;
    CmiEcidMeasResult ecidMeasResult;
    CmiOtdoaMeasuredInfoNB otdoaMeasuredInfo;
    CmiEcidMeasuredInfo ecidMeasuredInfo;
}CmiDevLppGetLocInfoCnf;
typedef struct CmiDevLppGetLocInfoInd_Tag
{
    CmiEcidMeasResult ecidMeasResult;
    CmiEcidMeasuredInfo ecidMeasuredInfo;
}CmiDevLppGetLocInfoInd;
typedef struct CmiDevLppStopLocMeasReq_Tag
{
    BOOL withTempResult;
    UINT8 reserved0;
    UINT16 reserved1;
}CmiDevLppStopLocMeasReq;
typedef CamCmiEmptySig CmiDevLppStopLocMeasCnf;
typedef CamCmiEmptySig CmiDevLppGetEarlyLocReq;
typedef struct CmiDevLppGetEarlyLocCnf_Tag
{
    UINT8 otdoaMeasResult;
    BOOL otdoaMeasuredInfoPresent;
    BOOL ecidMeasuredInfoPresent;
    UINT8 reserved1;
    CmiEcidMeasResult ecidMeasResult;
    CmiOtdoaMeasuredInfoNB otdoaMeasuredInfo;
    CmiEcidMeasuredInfo ecidMeasuredInfo;
}CmiDevLppGetEarlyLocCnf;
typedef CamCmiEmptySig CmiDevLppGetCellInfoReq;
typedef struct CmiDevLppGetCellInfoCnf_Tag
{
    CmiECGI ecgi;
    UINT16 phyCellId;
}CmiDevLppGetCellInfoCnf;
typedef enum CmiDevMolrEnableModeEnum_Tag
{
    CMI_DEV_DISABLE_REPORTING_AND_POSITIONING = 0,
    CMI_DEV_ENABLE_REPORTING_NMEA = 1,
    CMI_DEV_ENABLE_REPORTING_GAD_SHAPES = 2,
    CMI_DEV_ENABLE_REPORTING_NMEA_AND_GAD_SHAPES = 3
}
CmiDevMolrEnableModeEnum;
typedef enum CmiDevMolrMethodEnum_Tag
{
    CMI_DEV_UNASSISTED_GPS = 0,
    CMI_DEV_ASSISTED_GPS = 1,
    CMI_DEV_ASSISTED_GANSS = 2,
    CMI_DEV_ASSISTED_GPS_AND_GANSS = 3,
    CMI_DEV_BASIC_SELF_LOCATION = 4,
    CMI_DEV_TRANSFER_TO_THIRD_PARTY = 5,
    CMI_DEV_RETRIEVAL_FROM_THIRD_PARTY = 6
}
CmiDevMolrMethodEnum;
typedef enum CmiDevHorizontalAccuracySet_Tag
{
    CMI_DEV_HOR_ACC_NOT_SET = 0,
    CMI_DEV_HOR_ACC_SET = 1
}
CmiDevHorizontalAccuracySet;
typedef enum CmiDevVerReq_Tag
{
    CMI_DEV_VER_REQ_NOT_REQUESTED = 0,
    CMI_DEV_VER_REQ_REQUESTED = 1
}
CmiDevVerReq;
typedef enum CmiDevVerticalAccuracySet_Tag
{
    CMI_DEV_VER_ACC_NOT_SET = 0,
    CMI_DEV_VER_ACC_SET = 1
}
CmiDevVerticalAccuracySet;
typedef enum CmiDevVelocityType_Tag
{
    CMI_DEV_VELOCITY_NOT_REQUESTED = 0,
    CMI_DEV_HORIZONTAL_VELOCITY_REQUESTED = 1,
    CMI_DEV_HORIZONTAL_AND_VERTICAL_VELOCITY_REQUESTED = 2,
    CMI_DEV_HORIZONTAL_VELOCITY_WITH_UNCERTAINTY_REQUESTED = 3,
    CMI_DEV_HORIZONTAL_AND_VERTICAL_VELOCITY_WITH_UNCERTAINTY_REQUESTED = 4
}
CmiDevVelocityType;
typedef enum CmiDevMolrReportingMode_Tag
{
    CMI_DEV_MOLR_SINGLE_REPORT = 0,
    CMI_DEV_MOLR_PERIODIC_REPORTING = 1
}
CmiDevMolrReportingMode;
typedef enum CmiDevShapeRepresenting_Tag
{
    CMI_DEV_ELLIPSOID_POINT = 0x01,
    CMI_DEV_ELLIPSOID_POINT_WITH_UNCERTAINTY_CIRCLE = 0x02,
    CMI_DEV_ELLIPSOID_POINT_WITH_UNCERTAINTY_ELLIPSE = 0x04,
    CMI_DEV_POLYGON = 0x08,
    CMI_DEV_ELLIPSOID_POINT_WITH_ALTITUDE = 0x10,
    CMI_DEV_ELLIPSOID_POINT_WITH_ALTITUDE_AND_UNCERTAINTY_ELLIPSOID = 0x20,
    CMI_DEV_ELLIPSOID_ARC = 0x40
}
CmiDevShapeRepresenting;
typedef enum CmiDevMolrPlane_Tag
{
    CMI_DEV_CONTROL_PLANE = 0,
    CMI_DEV_SECURE_USER_PLANE = 1
}
CmiDevMolrPlane;
typedef enum CmiDevNmeaStringType_Tag
{
    CMI_DEV_NMEA_TYPE_GPRMC = 0,
    CMI_DEV_NMEA_TYPE_GPGSA = 1,
    CMI_DEV_NMEA_TYPE_GPGSV = 2,
    CMI_DEV_NMEA_TYPE_DEFAULT = 3
}
CmiDevNmeaStringType;
typedef struct LppMessage_Tag
{
    UINT8 length;
    UINT8 *pMessage;
}
LppMessage;
typedef struct CmiDevSetCmolrReq_Tag
{
    BOOL enablePresent;
    UINT8 enableMode;
    BOOL methodPresent;
    UINT8 method;
    BOOL horAccSetPresent;
    UINT8 horAccSet;
    UINT8 horAcc;
    BOOL verReqPresent;
    UINT8 verReq;
    BOOL verAccSetPresent;
    UINT8 verAccSet;
    UINT8 verAcc;
    BOOL velReqPresent;
    UINT8 velReq;
    BOOL reportModePresent;
    UINT8 reportMode;
    UINT16 timeout;
    UINT16 interval;
    BOOL shapeRepPresent;
    UINT8 shapeRep;
    BOOL planePresent;
    UINT8 plane;
    UINT8 numOfLppMsg;
    LppMessage lppMsg[3];
}
CmiDevSetCmolrReq;
typedef CamCmiEmptySig CmiDevSetCmolrCnf;
typedef CamCmiEmptySig CmiDevGetCfunReq;
typedef struct CmiDevGetCmolrCnf_Tag
{
    UINT8 enableMode;
    UINT8 method;
    UINT8 horAccSet;
    BOOL horAccPresent;
    UINT8 horAcc;
    UINT8 verReq;
    BOOL verAccSetPresent;
    UINT8 verAccSet;
    BOOL verAccPresent;
    UINT8 verAcc;
    UINT8 velReq;
    UINT8 reportMode;
    UINT16 timeout;
    UINT16 interval;
    UINT8 shapeRep;
    UINT8 plane;
    UINT8 nmeaRep;
}CmiDevGetCmolrCnf;
typedef enum CmiDevSubscriber_Tag
{
    DISABLE_REPORTING_AND_POSITIONING = 0,
    NOTIFICATION_OF_MTLR_OVER_CONTROL_PLANE = 1,
    NOTIFICATION_OF_MTLR_OVER_SUPLE = 2,
    NOTIFICATION_OF_MTLR_OVER_CONTROL_PLANE_AND_SUPLE = 3
}
CmiDevSubscriber;
typedef struct CmiDevSetCmtlrReq_Tag
{
    UINT8 subscribe;
    UINT8 reserved0;
    UINT16 reserved1;
}
CmiDevSetCmtlrReq;
typedef CamCmiEmptySig CmiDevSetCmtlrCnf;
typedef CamCmiEmptySig CmiDevGetCmtlrReq;
typedef struct CmiDevGetCmtlrCnf_Tag
{
    UINT8 subscribe;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiDevGetCmtlrCnf;
typedef CamCmiEmptySig CmiDevGetCmtlrCapaReq;
typedef struct CmiDevGetCmtlrCapaCnf_Tag
{
    UINT8 bBitMap;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiDevGetCmtlrCapaCnf;
#define CMI_DEV_MAX_SIZE_EXTERNAL_ADDRESS 20
#define CMI_DEV_MAX_SIZE_EXTENSION_TYPE 16
#define CMI_DEV_MAX_SIZE_EXTENSION_ID 16
#define CMI_DEV_MAX_NUM_OF_PRIVATE_EXTENSIONS 10
#define CMI_DEV_MAX_LCS_NAME_STRING_LENGTH 63
typedef enum CmiDevNotificationType_Tag
{
    POSITIONING_USER_IS_ALLOWED = 0,
    LOCATING_USER_IS_PERMITTED_IF_IGNORE_NOTIFICATION = 1,
    LOCATING_USER_IS_FORBIDDEN_IF_IGNORE_NOTIFICATION = 2
}
CmiDevNotificationType;
typedef enum CmiDevLocationType_Tag
{
    THE_CURRENT_LOCATION = 0,
    THE_CURRENT_OR_LAST_KNOWN_LOCATION = 1,
    THE_INITIAL_LOCATION = 2,
    LOCATION_TYPE_NOT_USED
}
CmiDevLocationType;
typedef struct CmiDevExternalAddress_Tag
{
    BOOL present;
    UINT8 size;
    UINT8 address[20];
}
CmiDevExternalAddress;
typedef struct CmiDevExtensionType_Tag
{
    UINT8 size;
    UINT8 type[16];
}
CmiDevExtensionType;
typedef struct CmiDevExtensionId_Tag
{
    UINT8 size;
    UINT8 id[16];
}
CmiDevExtensionId;
typedef struct CmiDevPrivateExtension_Tag
{
    BOOL extensionTypePresent;
    CmiDevExtensionId extensionId;
    CmiDevExtensionType extensionType;
}
CmiDevPrivateExtension;
typedef struct CmiDevPrivateExtensionList_Tag
{
    UINT8 size;
    CmiDevPrivateExtension privateExtension[10];
}
CmiDevPrivateExtensionList;
typedef struct CmiDevPcsExtensions_Tag
{
    UINT8 null;
}
CmiDevPcsExtensions;
typedef struct CmiDevExtensionContainerContext_Tag
{
    BOOL privateExtensionListPresent;
    CmiDevPrivateExtensionList privateExtensionList;
    BOOL pcsExtensionsPresent;
    CmiDevPcsExtensions pcsExtensions;
}
CmiDevExtensionContainerContext;
typedef struct CmiDevExtensionContainer_Tag
{
    BOOL present;
    CmiDevExtensionContainerContext container;
}
CmiDevExtensionContainer;
typedef struct CmiDevClientExternalId_Tag
{
    BOOL present;
    CmiDevExternalAddress externalAddress;
    CmiDevExtensionContainer extensionContainer;
}
CmiDevClientExternalId;
typedef struct CmiDevNameString_Tag
{
    UINT8 length;
    UINT8 nameValue[63];
}
CmiDevNameString;
typedef enum CmiDevFormatIndicator_Tag
{
    CMI_DEV_LOGICAL_NAME = 0,
    CMI_DEV_EMAIL_ADDRESS = 1,
    CMI_DEV_MSISDN = 2,
    CMI_DEV_URL = 3,
    CMI_DEV_SIP_URL = 4
}
CmiDevFormatIndicator;
typedef struct CmiDevLcsFormatIndicator_Tag
{
    BOOL present;
    CmiDevFormatIndicator indicator;
}
CmiDevLcsFormatIndicator;
typedef struct CmiDevClientName_Tag
{
    BOOL present;
    UINT8 dataCodingScheme;
    CmiDevNameString nameString;
    CmiDevLcsFormatIndicator lcsFormatIndicator;
}
CmiDevClientName;
typedef struct CmiDevCmtlrInd_Tag
{
    UINT8 handleId;
    UINT8 notificationType;
    BOOL locationTypePresent;
    UINT8 locationType;
    CmiDevClientExternalId clientExternalId;
    CmiDevClientName clientName;
    UINT8 plane;
}
CmiDevCmtlrInd;
typedef enum CmidevLocationDisclosureAllowance_Tag
{
    LOCATION_DISCLOSURE_ALLOWED = 0,
    LOCATION_DISCLOSURE_NOT_ALLOWED = 1
}
CmiDevLocationDisclosureAllowance;
typedef struct CmiDevSetCmtlraReq_Tag
{
    UINT8 locationAllowance;
    UINT8 handleId;
}
CmiDevSetCmtlraReq;
typedef CamCmiEmptySig CmiDevSetCmtlraCnf;
typedef CamCmiEmptySig CmiDevGetCmtlraReq;
typedef struct CmiDevGetCmtlraCnf_Tag
{
    UINT8 allowance;
    UINT8 handleId;
    UINT16 reserved;
}
CmiDevGetCmtlraCnf;
typedef CamCmiEmptySig CmiDevGetCmtlraCapaReq;
typedef struct CmiDevGetCmtlraCapaCnf_Tag
{
    UINT8 bBitMap;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiDevGetCmtlraCapaCnf;
typedef enum CmiGetExtStatusEnum_TAG
{
    CMI_DEV_GET_ECSTATUS = 0,
    CMI_DEV_GET_ECSTATUS_PHY,
    CMI_DEV_GET_ECSTATUS_L2,
    CMI_DEV_GET_ECSTATUS_RRC,
    CMI_DEV_GET_ECSTATUS_EMM,
    CMI_DEV_GET_ECSTATUS_PLMN,
    CMI_DEV_GET_ECSTATUS_ESM,
    CMI_DEV_GET_ECSTATUS_CCM,
    CMI_DEV_GET_QENG_SCELL,
    CMI_DEV_GET_QENG_NCELL
}CmiGetExtStatusEnum;
typedef enum CmiSimStateEnum_Tag
{
    CMI_SIM_POWER_OFF,
    CMI_SIM_POWER_INIT,
    CMI_SIM_DETECT,
    CMI_SIM_READY,
    CMI_SIM_NOK,
    CMI_SIM_REMOVED
}CmiSimStateEnum;
typedef struct CmiDevGetExtStatusReq_Tag
{
    UINT8 getStatusType;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiDevGetExtStatusReq;
typedef enum CmiDevEMNBOperModeEnum_Tag
{
    CMI_DEV_EM_NB_INBAND_SAME_PCI_MODE = 0,
    CMI_DEV_EM_NB_INBAND_DIFF_PCI_MODE,
    CMI_DEV_EM_NB_GUARD_BAND_MODE,
    CMI_DEV_EM_NB_STAND_ALONE_MODE
}CmiDevEMNBOperModeEnum;
typedef struct CmiDevPhyStatusInfo_Tag
{
    UINT32 dlEarfcn;
    UINT16 phyCellId;
    BOOL primaryCell;
    INT8 snr;
    INT16 sRsrp;
    INT16 sRsrq;
    UINT32 ulEarfcn;
    UINT8 band;
    UINT8 ulBandWidth;
    UINT8 dlBandWidth;
    UINT8 rsvd;
    UINT16 dlBler;
    UINT16 ulBler;
    UINT16 dataInactTimerS;
    UINT16 retxBSRTimerP;
    INT16 taValue;
    INT8 txPower;
    UINT8 rsvd0;
    INT16 rssi;
    INT16 rssiAllBW;
    UINT32 txTime;
    UINT32 rxTime;
    UINT32 totalTxBytes;
    UINT32 totalRxBytes;
    UINT32 totalTxBlocks;
    UINT32 totalRxBlocks;
    UINT32 retransTxBlocks;
    UINT32 retransRxBlocks;
}CmiDevPhyStatusInfo;
typedef struct CmiDevL2StatusInfo_Tag
{
    UINT8 srbNum;
    UINT8 drbNum;
    UINT8 rlcUlBler;
    UINT8 rlcDlBler;
}CmiDevL2StatusInfo;
typedef enum CmiDevEMRrcStateEnum_Tag
{
    CMI_DEV_EM_RRC_DEACTIVE_STATE = 0,
    CMI_DEV_EM_RRC_DEACTIVE_PSM_STATE,
    CMI_DEV_EM_RRC_CELL_SEARCH_STATE,
    CMI_DEV_EM_RRC_NORMAL_IDLE_STATE,
    CMI_DEV_EM_RRC_SUSPEND_IDLE_STATE,
    CMI_DEV_EM_RRC_CONNECTED_STATE
}CmiDevEMRrcStateEnum;
typedef struct CmiDevIntraCellInfo_Tag
{
    UINT32 earfcn;
    UINT16 phyCellId;
    INT16 rsrp;
    INT16 rsrq;
    INT16 srxlev;
    UINT8 cellPrority;
    UINT8 s_IntraSearch;
    UINT8 s_NonIntraSearch;
    UINT8 threshServingLow;
}CmiDevIntraCellInfo;
typedef struct CmiDevInterCellInfo_Tag
{
    UINT32 earfcn;
    UINT16 phyCellId;
    INT16 rsrp;
    INT16 rsrq;
    INT16 srxlev;
    UINT8 cellPrority;
    UINT8 threshXHigh;
    UINT8 threshXLow;
    UINT8 rsvd0;
}CmiDevInterCellInfo;
typedef struct CmiDevRrcStatusInfo_Tag
{
    UINT8 nIntraCellNum;
    UINT8 nInterCellNum;
    UINT8 rrcState;
    BOOL isTdd;
    INT16 srxlev;
    UINT16 tac;
    CmiNumericPlmn plmn;
    UINT32 cellId;
    CmiDevIntraCellInfo intraCellList[4];
    CmiDevInterCellInfo interCellList[16];
}CmiDevRrcStatusInfo;
typedef enum CmiDevEMEmmStateEnum_Tag
{
    CMI_DEV_EM_EMM_NULL_STATE = 0,
    CMI_DEV_EM_EMM_DEREGISTERED,
    CMI_DEV_EM_EMM_REGISTERED_INITIATED,
    CMI_DEV_EM_EMM_REGISTERED,
    CMI_DEV_EM_EMM_DEREGISTERED_INITIATED,
    CMI_DEV_EM_EMM_TAU_INITIATED,
    CMI_DEV_EM_EMM_SR_INITIATED
}CmiDevEMEmmStateEnum;
typedef enum CmiDevEMEmmModeEnum_Tag
{
    CMI_DEV_EM_EMM_IDLE_MODE = 0,
    CMI_DEV_EM_EMM_PSM_MODE,
    CMI_DEV_EM_EMM_CONNECTED_MODE
}CmiDevEMEmmModeEnum;
typedef enum CmiDevEMPlmnStateEnum_Tag
{
    CMI_DEV_EM_NO_PLMN_SELECTED = 0,
    CMI_DEV_EM_PLMN_SEARCHING,
    CMI_DEV_EM_PLMN_SELECTED
}CmiDevEMPlmnStateEnum;
typedef enum CmiDevEMPlmnTypeEnum_Tag
{
    CMI_DEV_EMM_HPLMN = 0,
    CMI_DEV_EMM_EHPLMN,
    CMI_DEV_EMM_VPLMN,
    CMI_DEV_EMM_UPLMN,
    CMI_DEV_EMM_OPLMN,
    CMI_DEV_EMM_FPLMN,
    CMI_DEV_EMM_APLMN,
}CmiDevEMPlmnTypeEnum;
#define CMI_DEV_EM_APN_LEN 100
typedef struct CmiDevNasStatusInfo_Tag
{
    UINT8 emmState;
    UINT8 emmMode;
    UINT16 ptwMs;
    UINT32 eDRXPeriodMs;
    UINT32 psmExT3412TimerS;
    UINT16 T3324TimerS;
    UINT16 T3346RemainTimeS;
    UINT8 plmnState;
    UINT8 plmnType;
    UINT16 rsvd0;
    CmiNumericPlmn selectPlmn;
    UINT8 actBearerNum;
    UINT8 rsvd1;
    UINT16 rsvd2;
    UINT8 apnStr[100];
    CmiIpAddr ipv4Addr;
    CmiIpAddr ipv6Addr;
}CmiDevNasStatusInfo;
#define CMI_DEV_EM_IMSI_STR_LEN 16
typedef struct CmiDevCcmStatusInfo_Tag
{
    UINT8 cfunValue;
    UINT8 rsvd0;
    UINT16 rsvd1;
    CHAR imsi[16];
}CmiDevCcmStatusInfo;
typedef enum CmiDevGetBasicCellInfoMode_Enum
{
    CMI_DEV_GET_BASIC_CELL_MEAS = 0,
    CMI_DEV_GET_BASIC_CELL_ID,
    CMI_DEV_GET_SAVED_BASIC_CELL_INFO
}CmiDevGetBasicCellInfoMode;
typedef enum CmiDevGetBasicCellInfoRptMode_Enum
{
    CMI_DEV_BCINFO_SYN_RPT = 0,
    CMI_DEV_BCINFO_ASYN_RPT
}CmiDevGetBasicCellInfoRptMode;
typedef struct CmiDevGetBasicCellListInfoReq_Tag
{
    UINT8 mode;
    BOOL needSave;
    UINT16 maxTimeoutS;
    UINT8 reqMaxCellNum;
    UINT8 rptMode;
    BOOL bSearchBand;
    BOOL onlyEplmn;
    BOOL bSearchPreferred;
    UINT8 rsvd1;
    UINT16 rsvd2;
}CmiDevGetBasicCellListInfoReq;
typedef struct CmiDevSCellBasicInfo_Tag
{
    CmiNumericPlmn plmn;
    UINT32 earfcn;
    UINT32 cellId;
    UINT16 tac;
    UINT16 phyCellId;
    BOOL snrPresent;
    INT8 snr;
    INT16 rsrp;
    INT16 rsrq;
    INT16 srxlev;
    BOOL isTdd;
    UINT8 band;
    UINT16 rssiCompensation;
    UINT8 ulBandWidth;
    UINT8 dlBandWidth;
    UINT16 reserved0;
}CmiDevSCellBasicInfo;
typedef struct CmiDevNCellBasicInfo_Tag
{
    UINT32 earfcn;
    UINT16 phyCellId;
    UINT16 revd0;
    INT16 rsrp;
    INT16 rsrq;
    INT8 snr;
    BOOL cellInfoValid;
    UINT16 tac;
    CmiNumericPlmn plmn;
    UINT32 cellId;
}CmiDevNCellBasicInfo;
typedef struct CmiDevGetBasicCellListInfoCnf_Tag
{
    BOOL sCellPresent;
    UINT8 nCellNum;
    UINT16 rsvd0;
    CmiDevSCellBasicInfo sCellInfo;
    CmiDevNCellBasicInfo nCellList[6];
}CmiDevGetBasicCellListInfoCnf;
typedef CmiDevGetBasicCellListInfoCnf CmiDevGetBasicCellListInfoInd;
typedef struct CmiDevSetExtStatisModeReq_Tag
{
    UINT16 periodRptS;
    UINT16 rsvd0;
}CmiDevSetExtStatisModeReq;
typedef CamCmiEmptySig CmiDevSetExtStatisModeCnf;
typedef struct CmiDevL2StatisInfo_Tag
{
    UINT32 macUlBytes;
    UINT32 macUlPadBytes;
    UINT32 macDlBytes;
    UINT32 macDlPadBytes;
    UINT32 rlcUlPduBytes;
    UINT32 rlcUlRetxBytes;
    UINT32 rlcDlPduBytes;
    UINT32 pdcpUlPduBytes;
    UINT32 pdcpDlPduBytes;
    UINT32 pdcpULDiscardBytes;
}CmiDevL2StatisInfo;
typedef struct CmiDevPhyStatisInfo_Tag
{
    INT16 avgRsrp;
    INT8 avgSnr;
    UINT8 transMode;
    UINT16 dlBler;
    UINT16 dlNewGrantBler;
    UINT16 dlGrantNum;
    UINT8 dlAvgPRB;
    UINT8 dlAvgMCS;
    UINT32 dlAccTBSize;
    UINT16 dlAvgTBSize;
    UINT8 dlAvgCqi;
    UINT8 dlAvgHarqNum;
    UINT16 ulBler;
    UINT16 ulNewGrantBler;
    UINT16 ulGrantNum;
    UINT8 ulAvgPRB;
    UINT8 ulAvgMCS;
    INT8 ulPower;
    UINT8 ulAvgHarqNum;
    UINT16 ulAvgTBSize;
    UINT32 ulAccTBSize;
}CmiDevPhyStatisInfo;
typedef struct CmiDevExtStatisInd_Tag
{
    UINT16 periodTimeS;
    UINT16 rsvd0;
    CmiDevL2StatisInfo l2StatisInfo;
    CmiDevPhyStatisInfo phyStatisInfo;
}CmiDevExtStatisInd;
typedef struct CmiDevGetExtStatusCnf_Tag
{
    UINT8 getStatusType;
    UINT8 bPowerOn;
    UINT8 usimState;
    UINT8 rsvd;
    CmiDevPhyStatusInfo phyStatus;
    CmiDevL2StatusInfo l2Status;
    CmiDevRrcStatusInfo rrcStatus;
    CmiDevNasStatusInfo nasStatus;
    CmiDevCcmStatusInfo ccmStatus;
    CmiDevL2StatisInfo l2Statis;
}CmiDevGetExtStatusCnf;
typedef struct CmiDevBandApnAutoCfgReqInd_Tag
{
    BOOL bCfgApn;
    BOOL bCfgBand;
    UINT16 rsvd0;
    CmiSimImsiStr imsiStr;
}CmiDevBandApnAutoCfgReqInd;
typedef struct CmiDevPowerOnCfunInd_Tag
{
    UINT8 func;
    UINT8 rsvd1;
    UINT16 rsvd2;
}CmiDevPowerOnCfunInd;
typedef CamCmiEmptySig CmiDevSilentResetInd;
typedef struct CmiDevSetPsTestReq_Tag
{
    BOOL enablePsTest;
    UINT8 reserved0;
    UINT16 reserved1;
}
CmiDevSetPsTestReq;
typedef CamCmiEmptySig CmiDevSetPsTestCnf;
typedef CamCmiEmptySig CmiDevGetPsTestReq;
typedef struct CmiDevGetPsTestCnf_Tag
{
    BOOL enablePsTest;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiDevGetPsTestCnf;
typedef struct CmiDevSetPowerClassReq_Tag
{
    UINT8 band;
    UINT8 powerClass;
    UINT16 reserved2;
}
CmiDevSetPowerClassReq;
typedef CamCmiEmptySig CmiDevSetPowerClassCnf;
typedef CamCmiEmptySig CmiDevGetPowerClassReq;
typedef struct CmiDevGetPowerClassCnf_Tag
{
    UINT8 numOfBand;
    UINT8 rsv0;
    UINT16 rsv1;
    UINT8 band[32];
    UINT8 powerClass[32];
}
CmiDevGetPowerClassCnf;
typedef CamCmiEmptySig CmiDevGetPowerClassCapaReq;
typedef struct CmiDevGetPowerClassCapaCnf_Tag
{
    UINT8 numOfBand;
    UINT8 rsv0;
    UINT16 rsv1;
    UINT8 band[32];
    UINT8 powerClass[32];
}
CmiDevGetPowerClassCapaCnf;
typedef CamCmiEmptySig CmiDevGetEventStatisReq;
typedef struct CmiDevGetEventStatisCnf_Tag
{
    UINT16 curMode;
    UINT16 numRrcEstSucc;
    UINT16 numRrcEstFail;
    UINT16 numAttachSucc;
    UINT16 numAttachFail;
    UINT16 numTauSucc;
    UINT16 numTauFail;
    UINT16 numSrSucc;
    UINT16 numSrFail;
    UINT16 numAuthFail;
    UINT16 numDetach;
    UINT16 numOOS;
}
CmiDevGetEventStatisCnf;
typedef struct CmiDevSetEventStatisReq_Tag
{
    UINT8 mode;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiDevSetEventStatisReq;
typedef struct CmiDevSetEventStatisCnf_Tag
{
    UINT8 ret;
    UINT8 reserved0;
    UINT16 reserved1;
}CmiDevSetEventStatisCnf;
typedef struct CmiDevEmmEventStatisCnf_Tag
{
    BOOL eventMode;
    UINT16 numAttachSucc;
    UINT16 numAttachFail;
    UINT16 numTauSucc;
    UINT16 numTauFail;
    UINT16 numSrSucc;
    UINT16 numSrFail;
    UINT16 numAuthFail;
    UINT16 numDetach;
    UINT16 numOOS;
    UINT8 reverse0;
}CmiDevEmmEventStatisCnf;
typedef struct CmiDevCrrcEventStatisCnf_Tag
{
    UINT16 numRrcConnEstSucc;
    UINT16 numRrcConnEstFail;
}CmiDevCrrcEventStatisCnf;
typedef struct CmiDevEmmRrcEventStatisCnf_Tag
{
    BOOL rrcReceived;
    BOOL emmReceived;
    UINT16 reversed;
    CmiDevCrrcEventStatisCnf rrcEventStatisCnf;
    CmiDevEmmEventStatisCnf emmEventStatisCnf;
}CmiDevEmmRrcEventStatisCnf;
typedef CamCmiEmptySig CmiDevGetNBRelFeatureReq;
typedef struct CmiDevGetNBRelFeatureCnf_Tag
{
    UINT8 ueRelVer;
    BOOL ueR14UpRaiCap;
    BOOL r14TwoHarqEnabled;
    BOOL r14UpRaiEnabled;
    BOOL r14NonAnchorNPrach;
    BOOL r14NonAnchorPaging;
    BOOL r14CpReest;
    UINT8 rsvd;
}CmiDevGetNBRelFeatureCnf;
typedef CamCmiEmptySig CmiDevErrcExitDeactInd;
typedef CamCmiEmptySig CmiDevGetWifiSacnReq;
typedef struct CmiDevGetWifiScanCnf_Tag
{
    INT32 maxTimeOut;
    UINT8 round;
    UINT8 maxBssidNum;
    UINT8 scanTimeOut;
    UINT8 wifiPriority;
}CmiDevGetWifiScanCnf;
typedef enum CmiWifiScanPriority_Tag
{
    CMI_WIFISCAN_DATA_PERFERRD,
    CMI_WIFISCAN_WIFI_PERFERRD
}CmiWifiScanPriority;
typedef struct CmiDevSetWifiSacnReq_Tag
{
    INT32 maxTimeOut;
    UINT8 round;
    UINT8 maxBssidNum;
    UINT8 scanTimeOut;
    UINT8 wifiPriority;
}CmiDevSetWifiSacnReq;
#define CMI_DEV_MAX_WIFI_BSSID_NUM 10
#define CMI_DEV_MAX_SSID_HEX_LENGTH 32
typedef struct CmiDevSetWifiScanCnf_Tag
{
    UINT8 bssidNum;
    UINT8 rsvd;
    UINT8 ssidHexLen[10];
    UINT8 ssidHex[10][32];
    INT8 rssi[10];
    UINT8 channel[10];
    UINT8 bssid[10][6];
}CmiDevSetWifiScanCnf;
#define __CMI_SIM_H__ 
#define CMI_SIM_MAX_PIN_CODE_LENGTH 8
#define CMI_SIM_MAX_FILE_PATH_LEN 8
#define CMI_SIM_MAX_CMD_APDU_LEN 261
#define CMI_SIM_MAX_CMD_DATA_LEN 255
#define CMI_SIM_ICCID_LEN 20
#define CMI_SIM_MAX_TEXT_STRING_LEN 22
#define CMI_SIM_MAX_BIP_DATA_BUF_LEN 1400
#define CMI_SIM_MAX_APN_NAME 100
#define CMI_SIM_USAT_MAX_ADDRESS_LEN 16
#define CMI_SIM_USAT_MAX_TP_LEN 39
#define CMI_SIM_MAX_AID_LEN 16
#define CMI_SIM_MAX_ALPHA_ID_STR_LEN 32
#define CMI_SIM_MAX_DAIL_NUMBER_STR_LEN 24
#define CMI_SIM_MAX_SMS_ADDRESS_LEN 40
typedef enum CMI_SIM_PRIM_ID_TAG
{
    CMI_SIM_PRIM_BASE = 0,
    CMI_SIM_GET_SUBSCRIBER_ID_REQ,
    CMI_SIM_GET_SUBSCRIBER_ID_CNF,
    CMI_SIM_OPERATE_PIN_REQ,
    CMI_SIM_OPERATE_PIN_CNF,
    CMI_SIM_GET_PIN_STATE_REQ,
    CMI_SIM_GET_PIN_STATE_CNF,
    CMI_SIM_LOCK_FACILITY_REQ,
    CMI_SIM_LOCK_FACILITY_CNF,
    CMI_SIM_PERSONALIZEME_REQ,
    CMI_SIM_PERSONALIZEME_CNF = 10,
    CMI_SIM_GENERIC_ACCESS_REQ,
    CMI_SIM_GENERIC_ACCESS_CNF,
    CMI_SIM_RESTRICTED_ACCESS_REQ,
    CMI_SIM_RESTRICTED_ACCESS_CNF,
    CMI_SIM_OPEN_LOGICAL_CHANNEL_REQ,
    CMI_SIM_OPEN_LOGICAL_CHANNEL_CNF = 0x10,
    CMI_SIM_CLOSE_LOGICAL_CHANNEL_REQ,
    CMI_SIM_CLOSE_LOGICAL_CHANNEL_CNF,
    CMI_SIM_GENERIC_LOGICAL_CHANNEL_ACCESS_REQ,
    CMI_SIM_GENERIC_LOGICAL_CHANNEL_ACCESS_CNF = 20,
    CMI_SIM_GET_TERMINAL_PROFILE_REQ,
    CMI_SIM_GET_TERMINAL_PROFILE_CNF,
    CMI_SIM_SET_TERMINAL_PROFILE_REQ,
    CMI_SIM_SET_TERMINAL_PROFILE_CNF,
    CMI_SIM_TERMINAL_RESPONSE_REQ,
    CMI_SIM_TERMINAL_RESPONSE_CNF,
    CMI_SIM_ENVELOPE_CMD_REQ,
    CMI_SIM_ENVELOPE_CMD_CNF,
    CMI_SIM_QUERY_REMIAN_PIN_RETRIES_REQ,
    CMI_SIM_QUERY_REMIAN_PIN_RETRIES_CNF = 30,
    CMI_SIM_GET_ICCID_REQ,
    CMI_SIM_GET_ICCID_CNF,
    CMI_SIM_SET_SIM_SLEEP_REQ,
    CMI_SIM_SET_SIM_SLEEP_CNF,
    CMI_SIM_GET_SIM_SLEEP_STATE_REQ,
    CMI_SIM_GET_SIM_SLEEP_STATE_CNF,
    CMI_SIM_SET_SIM_WRITE_COUNTER_REQ,
    CMI_SIM_SET_SIM_WRITE_COUNTER_CNF,
    CMI_SIM_GET_SIM_WRITE_COUNTER_MODE_REQ,
    CMI_SIM_GET_SIM_WRITE_COUNTER_MODE_CNF = 40,
    CMI_SIM_GET_SUBSCRIBER_NUMBER_REQ,
    CMI_SIM_GET_SUBSCRIBER_NUMBER_CNF,
    CMI_SIM_SET_EXT_CFG_REQ,
    CMI_SIM_SET_EXT_CFG_CNF,
    CMI_SIM_GET_EXT_CFG_REQ,
    CMI_SIM_GET_EXT_CFG_CNF,
    CMI_SIM_SET_SIM_REMOVAL_REQ,
    CMI_SIM_SET_SIM_REMOVAL_CNF,
    CMI_SIM_GET_SMS_PARAMS_REQ,
    CMI_SIM_GET_SMS_PARAMS_CNF = 50,
    CMI_SIM_SET_HOT_SWAP_NOTIFY_REQ,
    CMI_SIM_SET_HOT_SWAP_NOTIFY_CNF,
    CMI_SIM_SET_PREFERRED_PLMN_LIST_REQ,
    CMI_SIM_SET_PREFERRED_PLMN_LIST_CNF,
    CMI_SIM_GET_PREFERRED_PLMN_LIST_REQ,
    CMI_SIM_GET_PREFERRED_PLMN_LIST_CNF,
    CMI_SIM_SET_SELECT_PLMN_LIST_REQ,
    CMI_SIM_SET_SELECT_PLMN_LIST_CNF,
    CMI_SIM_GET_SELECT_PLMN_LIST_REQ,
    CMI_SIM_GET_SELECT_PLMN_LIST_CNF,
    CMI_SIM_PROACTIVE_CMD_IND = 70,
    CMI_SIM_PROACTIVE_CMD_END_IND,
    CMI_SIM_UICC_STATE_IND,
    CMI_SIM_UICC_PIN_STATE_IND,
    CMI_SIM_USAT_OPEN_CHANNEL_IND = 80,
    CMI_SIM_USAT_OPEN_CHANNEL_RSP,
    CMI_SIM_USAT_CLOSE_CHANNEL_IND,
    CMI_SIM_USAT_CLOSE_CHANNEL_RSP,
    CMI_SIM_USAT_SEND_DATA_IND,
    CMI_SIM_USAT_SEND_DATA_RSP,
    CMI_SIM_USAT_DATA_AVAILABLE_REQ,
    CMI_SIM_USAT_DATA_AVAILABLE_CNF,
    CMI_SIM_USAT_CHANNEL_STATUS_EVENT_REQ,
    CMI_SIM_USAT_CHANNEL_STATUS_EVENT_CNF,
    CMI_SIM_USAT_PROACTIVE_CMD_SESSION_END_IND,
    CMI_SIM_PRIM_END = 0x0fff
}CMI_SIM_PRIM_ID;
typedef enum CmiSimStatusTag
{
    CMI_SIM_UICC_NOT_POWERED = 0,
    CMI_SIM_UICC_START_BEFORE_PD,
    CMI_SIM_UICC_READY_FOR_PD,
    CMI_SIM_UICC_PD_DONE_CONT_INIT,
    CMI_SIM_UICC_AWAIT_PIN_VER,
    CMI_SIM_UICC_ACTIVE,
    CMI_SIM_UICC_ERROR,
    CMI_SIM_UICC_REMOVED,
    CMI_SIM_UICC_STATUS_UNKNOWN
}
CmiSimStatus;
typedef enum CmiSimPinStateTag
{
    CMI_SIM_PIN_STATE_READY,
    CMI_SIM_PIN_STATE_PIN_REQUIRED,
    CMI_SIM_PIN_STATE_UNBLOCK_PIN_REQUIRED,
    CMI_SIM_PIN_STATE_PIN2_REQUIRED,
    CMI_SIM_PIN_STATE_UNBLOCK_PIN2_REQUIRED,
    CMI_SIM_PIN_STATE_PH_NET_PIN_REQUIRED,
    CMI_SIM_PIN_STATE_UNBLOCK_PH_NET_PIN_REQUIRED,
    CMI_SIM_PIN_STATE_PH_NETSUB_PIN_REQUIRED,
    CMI_SIM_PIN_STATE_UNBLOCK_PH_NETSUB_PIN_REQUIRED,
    CMI_SIM_PIN_STATE_PH_SP_PIN_REQUIRED,
    CMI_SIM_PIN_STATE_UNBLOCK_PH_SP_PIN_REQUIRED,
    CMI_SIM_PIN_STATE_PH_CORP_PIN_REQUIRED,
    CMI_SIM_PIN_STATE_UNBLOCK_PH_CORP_PIN_REQUIRED,
    CMI_SIM_PIN_STATE_UNBLOCK_PIN_BLOCKED,
    CMI_SIM_PIN_STATE_UNBLOCK_PIN2_BLOCKED,
    CMI_SIM_PIN_STATE_SIM_NOT_INSERTED,
    CMI_SIM_PIN_STATE_SIM_NOT_READY,
    CMI_SIM_PIN_STATE_UNKNOWN
}
CmiSimPinState;
typedef enum CmiSimPinOperTag
{
    CMI_SIM_PIN_VERIFY = 0,
    CMI_SIM_PIN_CHANGE,
    CMI_SIM_PIN_ENABLE,
    CMI_SIM_PIN_DISABLE,
    CMI_SIM_PIN_UNBLOCK,
    CMI_SIM_PIN_QUERY,
    CMI_SIM_PIN_NUM_OPERS
}
CmiSimPinOper;
typedef enum CmiSimPinNumTag
{
    CMI_SIM_PIN_1 = 0,
    CMI_SIM_PIN_2,
    CMI_SIM_PUK_1,
    CMI_SIM_PUK_2,
    CMI_SIM_PIN_ALL
}
CmiSimPinNum;
typedef enum CmiSimFacLockModeTag
{
    CMI_SIM_FAC_LOCK_MODE_UNLOCK,
    CMI_SIM_FAC_LOCK_MODE_LOCK,
    CMI_SIM_FAC_LOCK_MODE_QUERY,
    CMI_SIM_FAC_LOCK_MODE_UNKNOWN
}
CmiSimFacLockMode;
typedef enum CmiSimFacilityTag
{
    CMI_SIM_FACILITY_SIM,
    CMI_SIM_FACILITY_FDN,
    CMI_SIM_FACILITY_MEP,
    CMI_SIM_FACILITY_UNKNOWN
}
CmiSimFacility;
typedef enum CmiSimFacStatusTag
{
    CMI_SIM_FAC_STATUS_NOT_ACTIVE,
    CMI_SIM_FAC_STATUS_ACTIVE,
    CMI_SIM_FAC_STATUS_UNKNOWN
}
CmiSimFacStatus;
typedef enum CmiSimCmdTag
{
    CMI_SIM_CMD_SELECT = 0xa4,
    CMI_SIM_CMD_STATUS = 0xf2,
    CMI_SIM_CMD_READ_BINARY = 0xb0,
    CMI_SIM_CMD_UPDATE_BINARY = 0xd6,
    CMI_SIM_CMD_READ_RECORD = 0xb2,
    CMI_SIM_CMD_UPDATE_RECORD = 0xdc,
    CMI_SIM_CMD_INCREASE = 0x32,
    CMI_SIM_CMD_VERIFY_PIN = 0x20,
    CMI_SIM_CMD_CHANGE_PIN = 0x24,
    CMI_SIM_CMD_DISABLE_PIN = 0x26,
    CMI_SIM_CMD_ENABLE_PIN = 0x28,
    CMI_SIM_CMD_UNBLOCK_PIN = 0x2c,
    CMI_SIM_CMD_AUTHENTICATE = 0x88,
    CMI_SIM_CMD_MANAGE_CHANNEL = 0x70,
    CMI_SIM_CMD_GET_CHALLENGE = 0x84,
    CMI_SIM_CMD_GET_RESPONSE = 0xc0,
}
CmiSimCmd;
typedef enum CmiSimFileIdTag
{
    CMI_SIM_FID_KEYS_PS = 0x6f09,
    CMI_SIM_FID_SMS = 0x6f3c,
    CMI_SIM_FID_SMSP = 0x6f42,
    CMI_SIM_FID_SMSS = 0x6f43,
    CMI_SIM_FID_SMSR = 0x6f47,
    CMI_SIM_FID_PLMN_ACT = 0x6f60,
    CMI_SIM_FID_FPLMN = 0x6f7b,
    CMI_SIM_FID_EPSLOCI = 0x6fe3,
    CMI_SIM_FID_EPSNSC = 0x6fe4,
    CMI_SIM_FID_INVALID = 0x0000
}
CmiSimFileId;
typedef enum CmiSimBearerTypeTag
{
    CMI_SIM_BEARER_TYPE_CSD = 0x01,
    CMI_SIM_BEARER_TYPE_GPRS = 0x02,
    CMI_SIM_BEARER_TYPE_DEFAULT = 0x03,
    CMI_SIM_BEARER_TYPE_PACKET_SERIVCE = 0x09,
    CMI_SIM_BEARER_TYPE_EUTRAN_MAPPED_UTRAN_PS = 0x0B
}
CmiSimBearerType;
typedef enum CmiSimTransportFormatTag
{
    CMI_SIM_UDP_UICC_IN_CLIENT_MODE_REMOTE_CONN = 0x01,
    CMI_SIM_TCP_UICC_IN_CLIENT_MODE_REMOTE_CONN = 0x02,
    CMI_SIM_TCP_UICC_IN_SERVER_MODE = 0x03,
    CMI_SIM_UDP_UICC_IN_CLIENT_MODE_LOCAL_CONN = 0x04,
    CMI_SIM_TCP_UICC_IN_CLIENT_MODE_LOCAL_CONN = 0x05,
    CMI_SIM_DIRECT_COMMUNICATE_CHANNEL = 0x06
}
CmiSimTransportFormat;
typedef enum CmiSimUsatGeneralResultTag
{
    CMI_SIM_USAT_GR_CMD_PERFORMED_OK = 0x00,
    CMI_SIM_USAT_GR_CMD_PERFORMED_PARTIAL_COMPREHENSION = 0x01,
    CMI_SIM_USAT_GR_CMD_PERFORMED_MISS_INFO = 0x02,
    CMI_SIM_USAT_GR_REFRESH_ADDITIONAL_EF_READ = 0x03,
    CMI_SIM_USAT_GR_CMD_PERFORMED_OK_NO_ICON = 0x04,
    CMI_SIM_USAT_GR_CMD_PERFORMED_OK_MOD_BY_CC = 0x05,
    CMI_SIM_USAT_GR_CMD_PERFORMED_OK_LIMIT_SERVICE = 0x06,
    CMI_SIM_USAT_GR_CMD_PERFORMED_OK_WITH_MOD = 0x07,
    CMI_SIM_USAT_GR_REFRESH_APP_INACTIVE = 0x08,
    CMI_SIM_USAT_GR_PROAC_SESSION_TERMINATE_BY_USER = 0x10,
    CMI_SIM_USAT_GR_USER_REQ_BACK_MOVE = 0x11,
    CMI_SIM_USAT_GR_USER_NO_RESPONSE = 0x12,
    CMI_SIM_USAT_GR_USER_REQ_HELP_INFO = 0x13,
    CMI_SIM_USAT_GR_USSD_SS_TRANS_USER_TERMINATE = 0x14,
    CMI_SIM_USAT_GR_ME_CANNOT_PROC_COMMAND = 0x20,
    CMI_SIM_USAT_GR_NET_CANNOT_PROC_COMMAND = 0x21,
    CMI_SIM_USAT_GR_USER_REJ_PROACTIVE_CMD = 0x22,
    CMI_SIM_USAT_GR_USER_CLEAR_DOWN = 0x23,
    CMI_SIM_USAT_GR_CONTRADICT_CURR_TIMER_STATE = 0x24,
    CMI_SIM_USAT_GR_MOD_BY_CC_TEMP_PROB = 0x25,
    CMI_SIM_USAT_GR_BROWSER_GEN_ERROR = 0x26,
    CMI_SIM_USAT_GR_CMD_BEYOND_ME_CAP = 0x30,
    CMI_SIM_USAT_GR_CMD_TYPE_UNKNOWN_BY_ME = 0x31,
    CMI_SIM_USAT_GR_CMD_DATA_UNKNOWN_BY_ME = 0x32,
    CMI_SIM_USAT_GR_CMD_NUM_UNKNOWN_BY_ME = 0x33,
    CMI_SIM_USAT_GR_SS_RETURN_ERROR = 0x34,
    CMI_SIM_USAT_GR_SMS_RP_ERROR = 0x35,
    CMI_SIM_USAT_GR_ERR_REQ_VALUES_MISSING = 0x36,
    CMI_SIM_USAT_GR_USSD_RETURN_ERROR = 0x37,
    CMI_SIM_USAT_GR_CC_OR_MOSM_PERM_PROB = 0x39,
    CMI_SIM_USAT_GR_BIP_ERROR = 0x3A,
    CMI_SIM_USAT_GR_ACCESS_TECHNO_UNAVAILABLE = 0x3B
}
CmiSimUsatGeneralResult;
typedef enum CmiSimUsatAddiInfoMeProblemTag
{
    CMI_SIM_USAT_ADDI_INFO_ME_NO_CAUSE_GIVEN = 0x00,
    CMI_SIM_USAT_ADDI_INFO_SCREEN_BUSY = 0x01,
    CMI_SIM_USAT_ADDI_INFO_ME_BUSY_ON_CALL = 0x02,
    CMI_SIM_USAT_ADDI_INFO_ME_BUSY_ON_SS = 0x03,
    CMI_SIM_USAT_ADDI_INFO_NO_SERVICE = 0x04,
    CMI_SIM_USAT_ADDI_INFO_ACC_CONT_CLASS_BAR = 0x05,
    CMI_SIM_USAT_ADDI_INFO_RADIO_RES_NOT_GRANTED = 0x06,
    CMI_SIM_USAT_ADDI_INFO_NOT_IN_SPEECH_CALL = 0x07,
    CMI_SIM_USAT_ADDI_INFO_ME_BUSY_ON_USSD = 0x08,
    CMI_SIM_USAT_ADDI_INFO_ME_BUSY_ON_DTMF = 0x09,
    CMI_SIM_USAT_ADDI_INFO_ME_NO_APP_ACTIVE = 0x0a
}
CmiSimUsatAddiInfoMeProblem;
typedef enum CmiSimUsatAddiInfoBipProblemTag
{
    CMI_SIM_USAT_ADDI_INFO_BIP_NO_CAUSE_GIVEN = 0x00,
    CMI_SIM_USAT_ADDI_INFO_BIP_NO_CHANNEL_AVAIL = 0x01,
    CMI_SIM_USAT_ADDI_INFO_BIP_CHANNEL_CLOSED = 0x02,
    CMI_SIM_USAT_ADDI_INFO_BIP_CHANNEL_ID_INVALID = 0x03,
    CMI_SIM_USAT_ADDI_INFO_BIP_REQ_BUFFER_SIZE_UNAVAIL = 0x04,
    CMI_SIM_USAT_ADDI_INFO_BIP_SECURITY_ERROR = 0x05,
    CMI_SIM_USAT_ADDI_INFO_BIP_TRANS_LEVEL_UNAVAIL = 0x06,
    CMI_SIM_USAT_ADDI_INFO_BIP_REMOTE_DEV_NOT_REACH = 0x07,
    CMI_SIM_USAT_ADDI_INFO_BIP_SERVICE_ERROR = 0x08,
    CMI_SIM_USAT_ADDI_INFO_BIP_SERVICE_ID_UNKNOWN = 0x09,
    CMI_SIM_USAT_ADDI_INFO_BIP_PORT_UNAVAIL = 0x10
}
CmiSimUsatAddiInfoBipProblem;
typedef enum CmiSimSleepModeTag
{
    CMI_SIM_SLEEP_DISABLE = 0,
    CMI_SIM_SLEEP_ENABLE = 1,
    CMI_SIM_SLEEP_NUM = 0xFF
}
CmiSimSleepMode;
typedef enum CmiSimWriteCounterModeTag
{
    CMI_SIM_WRITE_COUNTER_DISBALE = 0,
    CMI_SIM_WRITE_COUNTER_ENBALE = 1,
    CMI_SIM_WRITE_COUNTER_QUERY = 2,
    CMI_SIM_WRITE_COUNTER_CLEAR = 3,
    CMI_SIM_WRITE_COUNTER_UNDEF = 0xFF
}
CmiSimWriteCounterMode;
typedef enum CmiSimPresenceDetectModeTag
{
    CMI_SIM_PRESENCE_DETECT_DISBALE = 0,
    CMI_SIM_PRESENCE_DETECT_ENBALE = 1,
    CMI_SIM_PRESENCE_DETECT_UNDEF = 0xFF
}
CmiSimPresenceDetectMode;
typedef enum CmiSimPlmnFormatEnum_Tag
{
    CMI_SIM_PLMN_LONG_ALPH = 0,
    CMI_SIM_PLMN_SHORT_ALPH = 1,
    CMI_SIM_PLMN_NUMERIC = 2
}
CmiSimPlmnFormatEnum;
typedef enum CmiSimSelPreferPlmnListTag
{
    CMI_SIM_SELECT_USER_PLMN_ACT = 0,
    CMI_SIM_SELECT_OPLMN_ACT = 1,
    CMI_SIM_SELECT_HPLMN_ACT = 2
}
CmiSimSelPreferPlmnList;
typedef struct CmiSimPinCodeTag
{
    UINT8 length;
    UINT8 reserved1;
    UINT16 reserved2;
    UINT8 data[8];
}
CmiSimPinCode;
typedef struct CmiSimIccidStrTag
{
    CHAR data[20];
}
CmiSimIccidStr;
typedef struct CmiSimFilePathTag
{
    UINT8 len;
    UINT8 reserved1;
    UINT16 reserved2;
    UINT8 filePath[8];
}
CmiSimFilePath;
typedef struct CmiSimUsatBipEqosTag
{
    UINT8 qci;
    UINT16 reserved;
    BOOL gbrMbrPresent;
    UINT32 ulMBR;
    UINT32 dlMBR;
    UINT32 ulGBR;
    UINT32 dlGBR;
}
CmiSimUsatBipEqos;
typedef struct CmiSimUsatBipQosTag
{
    UINT8 precedenceClass;
    UINT8 delayClass;
    UINT8 reliaClass;
    UINT8 peakTptClass;
    UINT8 meanTptClass;
    UINT8 rsvd1;
    UINT16 rsvd2;
}
CmiSimUsatBipQos;
typedef struct CmiSimTextStringTag
{
    UINT16 length;
    UINT8 textString[22];
}
CmiSimTextString;
typedef struct CmiSimUsatCmdResultTag
{
    UINT8 generalResult;
    BOOL addiInfoMeProblemPresent;
    UINT8 addiInfoMeProblem;
    BOOL addiInfoBipProblemPresent;
    UINT8 addiInfoBipProblem;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiSimUsatCmdResult;
typedef struct CmiSimUsatBipDataPduTag
{
    UINT8 channelId;
    UINT8 reserved;
    UINT16 length;
    UINT8 *ptr;
    struct CmiSimUsatBipDataPduTag *pNext;
}
CmiSimUsatBipDataPdu;
typedef struct CmiSimEfWriteCnt_Tag
{
    UINT16 fileId;
    UINT16 reserved;
    UINT32 writeCnt;
}
CmiSimEfWriteCnt;
#define CMI_MAX_SWC_EF_LIST_NUM 20
typedef struct CmiSimWriteCntList_Tag
{
    UINT8 swcEfNum;
    UINT8 rsvd1;
    UINT16 rsvd2;
    CmiSimEfWriteCnt swcCnt[20];
}
CmiSimWriteCntList;
typedef struct CmiSimDialNumber_Tag
{
    UINT8 resvd1;
    UINT16 resvd2;
    UINT8 type;
    CHAR alphaId[32];
    CHAR dialNumStr[24];
}
CmiSimDialNumber;
typedef struct CmiSimSmsAddress_Tag
{
    UINT8 typeOfNumber;
    UINT8 numberPlanId;
    UINT8 reserved;
    UINT8 length;
    UINT8 digitAddr[40];
}
CmiSimSmsAddress;
typedef CamCmiEmptySig CmiSimGetSubscriberIdReq;
typedef struct CmiSimGetSubscriberIdCnfTag
{
    CmiSimImsiStr imsiStr;
}
CmiSimGetSubscriberIdCnf;
typedef CamCmiEmptySig CmiSimGetIccIdReq;
typedef struct CmiSimGetIccIdCnfTag
{
    CmiSimIccidStr iccidStr;
}
CmiSimGetIccIdCnf;
typedef CamCmiEmptySig CmiSimGetSubscriberNumReq;
#define CMI_SIM_MAX_DIAL_NUMBER_LIST_SIZE 4
typedef struct CmiSimGetSubscriberNumCnfTag
{
    UINT8 resvd1;
    UINT16 resvd2;
    UINT8 totalNum;
    CmiSimDialNumber dialNumberList[4];
}
CmiSimGetSubscriberNumCnf;
typedef struct CmiSimOperatePinReqTag
{
    UINT8 pinOper;
    UINT8 pinNum;
    UINT16 reserved;
    CmiSimPinCode pinCode;
    CmiSimPinCode newPinCode;
}
CmiSimOperatePinReq;
typedef struct CmiSimOperatePinCnfTag
{
    UINT8 pinOper;
    UINT8 remianRetries;
    UINT16 reserved;
}
CmiSimOperatePinCnf;
typedef CamCmiEmptySig CmiSimGetPinStateReq;
typedef struct CmiSimGetPinStateCnfTag
{
    UINT8 pinState;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiSimGetPinStateCnf;
typedef struct CmiSimFacilityLockReqTag
{
    UINT8 mode;
    UINT8 fac;
    UINT16 reserved;
    CmiSimPinCode passwd;
}
CmiSimFacilityLockReq;
typedef struct CmiSimFacilityLockCnfTag
{
    UINT8 facStatus;
    UINT8 mode;
    UINT16 reserved2;
}
CmiSimFacilityLockCnf;
typedef struct CmiSimGenericAccessReqTag
{
    UINT16 reserved;
    UINT16 cmdReqLen;
    UINT8 cmdReqData[261];
}
CmiSimGenericAccessReq;
typedef struct CmiSimGenericAccessCnfTag
{
    UINT16 reserved;
    UINT16 cmdRspLen;
    UINT8 *cmdRspData;
}
CmiSimGenericAccessCnf;
typedef struct CmiSimRestrictedAccessReqTag
{
    CmiSimFilePath filePath;
    UINT8 uiccCmd;
    UINT8 p1;
    UINT8 p2;
    UINT8 dataLen;
    UINT8 data[255];
    BOOL expResponse;
    UINT8 responseLen;
    UINT16 reserved;
}
CmiSimRestrictedAccessReq;
typedef struct CmiSimRestrictedAccessCnfTag
{
    UINT8 sw1;
    UINT8 sw2;
    UINT16 cmdRspLen;
    UINT8 *cmdRspData;
}
CmiSimRestrictedAccessCnf;
typedef struct CmiSimOpenLogicalChannelReqTag
{
    UINT8 length;
    UINT8 reserved1;
    UINT16 reserved2;
    UINT8 dfName[16];
}
CmiSimOpenLogicalChannelReq;
typedef struct CmiSimOpenLogicalChannelCnfTag
{
    UINT8 sessionId;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiSimOpenLogicalChannelCnf;
typedef struct CmiSimCloseLogicalChannelReqTag
{
    UINT8 sessionId;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiSimCloseLogicalChannelReq;
typedef CamCmiEmptySig CmiSimCloseLogicalChannelCnf;
typedef struct CmiSimGenLogicalChannelAccessReqTag
{
    UINT8 sessionId;
    UINT8 reserved;
    UINT16 cmdReqLen;
    UINT8 cmdReqData[261];
}
CmiSimGenLogicalChannelAccessReq;
typedef struct CmiSimGenLogicalChannelAccessCnfTag
{
    UINT16 reserved;
    UINT16 cmdRspLen;
    UINT8 *cmdRspData;
}
CmiSimGenLogicalChannelAccessCnf;
typedef struct CmiSimSetExtCfgReq_Tag
{
    BOOL simSimuPresent;
    BOOL bSimSimulator;
    BOOL softsimPresent;
    BOOL bSoftSim;
    BOOL simPowerSavePresent;
    BOOL bSimPowerSave;
    BOOL simPreDetectPresent;
    BOOL bSimPreDetect;
    BOOL simSlotPresent;
    UINT8 simSlot;
    UINT16 resvd;
}CmiSimSetExtCfgReq;
typedef CamCmiEmptySig CmiSimSetExtCfgCnf;
typedef CamCmiEmptySig CmiSimGetExtCfgReq;
typedef struct CmiSimGetExtCfgCnf_Tag
{
    BOOL bSimSimulator;
    BOOL bSoftSim;
    BOOL bSimPowerSave;
    BOOL bSimPreDetect;
    UINT8 simSlot;
    UINT8 resvd1;
    UINT16 resvd2;
}
CmiSimGetExtCfgCnf;
typedef struct CmiSimSetSimSleepReqTag
{
    UINT8 mode;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiSimSetSimSleepReq;
typedef CamCmiEmptySig CmiSimSetSimSleepCnf;
typedef CamCmiEmptySig CmiSimGetSimSleepStateReq;
typedef struct CmiSimGetSimSleepStateCnfTag
{
    UINT8 mode;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiSimGetSimSleepStateCnf;
typedef struct CmiSimQueryRemianPinRetriesReqTag
{
    UINT8 pinCode;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiSimQueryRemianPinRetriesReq;
typedef struct CmiSimQueryRemianPinRetriesCnfTag
{
    UINT8 pinCode;
    UINT8 remianRetries[CMI_SIM_PIN_ALL];
    UINT8 defaultRetries[CMI_SIM_PIN_ALL];
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiSimQueryRemianPinRetriesCnf;
typedef struct CmiSimSetSimWriteCounterReqTag
{
    UINT8 mode;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiSimSetSimWriteCounterReq;
typedef struct CmiSimSetSimWriteCounterCnfTag
{
    UINT8 mode;
    UINT8 reserved1;
    UINT16 reserved2;
    CmiSimWriteCntList swcList;
}
CmiSimSetSimWriteCounterCnf;
typedef CamCmiEmptySig CmiSimGetSimWriteCounterModeReq;
typedef struct CmiSimGetSimWriteCounterModeCnfTag
{
    UINT8 mode;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiSimGetSimWriteCounterModeCnf;
typedef struct CmiSimSetSimPresenceDetectReqTag
{
    UINT8 mode;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiSimSetSimPresenceDetectReq;
typedef CamCmiEmptySig CmiSimSetSimPresenceDetectCnf;
typedef CamCmiEmptySig CmiSimGetSimPresenceDetectModeReq;
typedef struct CmiSimGetSimPresenceDetectModeCnfTag
{
    UINT8 mode;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiSimGetSimPresenceDetectModeCnf;
typedef struct CmiSimUsatSetTerminalProfileReqTag
{
    UINT8 resvd1;
    UINT16 resvd2;
    UINT8 tpLength;
    UINT8 tpData[39];
}
CmiSimUsatSetTerminalProfileReq;
typedef CamCmiEmptySig CmiSimUsatSetTerminalProfileCnf;
typedef CamCmiEmptySig CmiSimUsatGetTerminalProfileReq;
typedef struct CmiSimUsatGetTerminalProfileCnfTag
{
    UINT8 resvd1;
    UINT16 resvd2;
    UINT8 tpLength;
    UINT8 tpData[39];
}
CmiSimUsatGetTerminalProfileCnf;
typedef CamCmiEmptySig CmiSimSetSimRemovalReq;
typedef CamCmiEmptySig CmiSimSetSimRemovalCnf;
typedef CamCmiEmptySig CmiSimGetSmsParamsReq;
typedef struct CmiSimGetSmsParamsCnfTag
{
    UINT8 bDestAddrPresent:1;
    UINT8 bScAddrPresent:1;
    UINT8 bProtocolIdPresent:1;
    UINT8 bCodingSchemePresent:1;
    UINT8 bValidityPeriodPresent:1;
    UINT8 reserved:3;
    UINT8 smsProtocolId;
    UINT8 smsDataCodingScheme;
    UINT8 validityPeriod;
    CmiSimSmsAddress destAddr;
    CmiSimSmsAddress scAddr;
}
CmiSimGetSmsParamsCnf;
typedef struct CmiSimSetHotSwapNotifyReqTag
{
    BOOL bSimPlugIn;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiSimSetHotSwapNotifyReq;
typedef CamCmiEmptySig CmiSimSetHotSwapNotifyCnf;
typedef struct CmiSimSetPreferredPlmnListReqTag
{
    UINT16 index;
    UINT8 format;
    UINT8 resvd1;
    UINT16 resvd2;
    UINT16 accessTechnology;
    CmiNumericPlmn plmn;
}
CmiSimSetPreferredPlmnListReq;
typedef CamCmiEmptySig CmiSimSetPreferredPlmnListCnf;
typedef CamCmiEmptySig CmiSimGetPreferredPlmnListReq;
typedef struct CmiSimGetPreferredPlmnListCnfTag
{
    UINT16 index;
    UINT8 format;
    BOOL bEndStatus;
    UINT16 accessTechnology;
    UINT16 resvd;
    CmiNumericPlmn plmn;
}
CmiSimGetPreferredPlmnListCnf;
typedef struct CmiSimSetSelectPlmnListReqTag
{
    UINT8 plmnList;
    UINT8 resved1;
    UINT16 resved2;
}
CmiSimSetSelectPlmnListReq;
typedef CamCmiEmptySig CmiSimSetSelectPlmnListCnf;
typedef CamCmiEmptySig CmiSimGetSelectPlmnListReq;
typedef struct CmiSimGetSelectPlmnListCnfTag
{
    UINT8 plmnList;
    UINT8 resved1;
    UINT16 resved2;
}
CmiSimGetSelectPlmnListCnf;
typedef struct CmiSimUiccStateIndTag
{
    UINT8 uiccState;
    UINT8 reserved1;
    UINT16 reserved2;
    CmiSimImsiStr imsiStr;
}
CmiSimUiccStateInd;
typedef struct CmiSimUiccPinStateIndTag
{
    UINT8 uiccPinState;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiSimUiccPinStateInd;
typedef struct CmiSimUsatOpenChannelIndTag
{
    CmiSimUsatBipEqos bipEqos;
    CmiSimUsatBipQos bipQos;
    UINT16 reserved;
    UINT8 bearerType;
    UINT8 apnLength;
    UINT8 apnName[100];
    CmiSimTextString userLogin;
    CmiSimTextString userPassword;
    UINT8 transFormat;
    UINT16 portNum;
    UINT8 addressLength;
    UINT8 destAddress[16];
}
CmiSimUsatOpenChannelInd;
typedef struct CmiSimUsatOpenChannelRspTag
{
    CmiSimUsatCmdResult cmdResult;
    UINT8 bearType;
    UINT8 channelId;
    BOOL linkEstOrPsActive;
    CmiSimUsatBipEqos bipEqos;
    CmiSimUsatBipQos bipQos;
}
CmiSimUsatOpenChannelRsp;
typedef struct CmiSimUsatCloseChannelIndTag
{
    UINT8 channelId;
    UINT8 reserved1;
    UINT16 reserved2;
}
CmiSimUsatCloseChannelInd;
typedef struct CmiSimUsatCloseChannelRspTag
{
    CmiSimUsatCmdResult cmdResult;
}
CmiSimUsatCloseChannelRsp;
typedef struct CmiSimUsatSendDataIndTag
{
    CmiSimUsatBipDataPdu *pBipData;
}
CmiSimUsatSendDataInd;
typedef struct CmiSimUsatSendDataRspTag
{
    CmiSimUsatCmdResult cmdResult;
}
CmiSimUsatSendDataRsp;
typedef struct CmiSimUsatDataAvailableReqTag
{
    CmiSimUsatBipDataPdu *pBipData;
}
CmiSimUsatDataAvailableReq;
typedef UINT32 CmiSimUsatDataAvailableCnf;
typedef struct CmiSimUsatChannelStatusEventReqTag
{
    UINT8 channelId;
    BOOL linkEstOrPsActive;
    UINT8 addiInfo;
    UINT8 reserved;
}
CmiSimUsatChannelStatusEventReq;
typedef UINT32 CmiSimUsatChannelStatusEventCnf;
typedef UINT32 CmiSimUsatGetChannelStatusInd;
typedef struct CmiSimUsatGetChannelStatusRspTag
{
    CmiSimUsatCmdResult cmdResult;
    UINT8 channelId;
    BOOL linkEstOrPsActive;
    UINT16 reserved;
}
CmiSimUsatGetChannelStatusRsp;
#define EC_NV_DATA_LEN 96
#define EC_NV_DATA_IMEI_LEN 32
#define EC_NV_DATA_SN_LEN 32
#define EC_NV_DATA_IMEI_LOCK_LEN 16
#define EC_NV_DATA_SN_LOCK_LEN 16
#define EC_NV_DATA_IMEI_OFFSET 0
#define EC_NV_DATA_SN_OFFSET 32
#define EC_NV_DATA_IMEI_LOCK_OFFSET 64
#define EC_NV_DATA_SN_LOCK_OFFSET 80
#define PS_APN_MAX_SIZE (CMI_PS_MAX_APN_LEN+1)
typedef struct AppPsCmiReqData_Tag
{
    UINT8 sgId;
    UINT8 rsvd0;
    UINT16 reqPrimId;
    UINT16 cnfPrimId;
    UINT16 reqParamLen;
    void *pReqParam;
    UINT16 cnfRc;
    UINT16 cnfBufLen;
    void *pCnfBuf;
}AppPsCmiReqData;
typedef struct CeregGetStateParams_Tag
{
    UINT8 state;
    BOOL bRegOngoing;
    UINT16 rsvd0;
    BOOL locPresent;
    UINT8 act;
    UINT16 tac;
    UINT32 celId;
    BOOL rejCausePresent;
    UINT8 causeType;
    UINT16 rejCause;
    BOOL activeTimePresent;
    UINT8 activeTime;
    BOOL extTauTimePresent;
    UINT8 extPeriodicTau;
    UINT32 activeTimeS;
    UINT32 extPeriodicTauS;
    BOOL tauTimerPresent;
    UINT8 rsvd1;
    UINT16 rsvd2;
    UINT32 periodicTauS;
}CeregGetStateParams;
typedef struct EdrxPtwSetParamsReq_Tag
{
    UINT8 edrxMode;
    UINT8 actType;
    UINT8 ptwValuePresent;
    UINT8 edrxValuePresent;
    UINT8 reqPtwValue;
    UINT8 reqEdrxValue;
    UINT16 reserved1;
}EdrxPtwSetParamsReq;
typedef struct EdrxPtwGetSettingParams_Tag
{
    UINT8 edrxCfg;
    UINT8 actType;
    UINT8 reqPtwValue;
    UINT8 reqEdrxValue;
    UINT32 reqEdrxValueMs;
}EdrxPtwGetSettingParams;
typedef CmiDevSetExtCfgReq EcCfgSetParamsReq;
typedef CmiDevGetExtCfgCnf EcCfgGetParamsReq;
typedef CmiDevGetBasicCellListInfoCnf BasicCellListInfo;
#define SUPPORT_MAX_FREQ_NUM 8
typedef struct CiotSetFreqParams_Tag
{
    UINT8 mode;
    UINT8 cellPresent;
    UINT16 phyCellId;
    UINT8 arfcnNum;
    UINT8 reserved0;
    UINT16 reserved1;
    UINT32 lockedArfcn;
    UINT32 arfcnList[8];
}CiotSetFreqParams;
typedef struct CiotGetFreqParams_Tag
{
    UINT8 mode;
    UINT8 cellPresent;
    UINT16 phyCellId;
    UINT8 arfcnNum;
    UINT8 reserved0;
    UINT16 reserved1;
    UINT32 lockedArfcn;
    UINT32 arfcnList[8];
}CiotGetFreqParams;
typedef enum UeExtStatusType_TAG
{
    UE_EXT_STATUS_ALL = CMI_DEV_GET_ECSTATUS,
    UE_EXT_STATUS_PHY = CMI_DEV_GET_ECSTATUS_PHY,
    UE_EXT_STATUS_L2 = CMI_DEV_GET_ECSTATUS_L2,
    UE_EXT_STATUS_ERRC = CMI_DEV_GET_ECSTATUS_RRC,
    UE_EXT_STATUS_EMM = CMI_DEV_GET_ECSTATUS_EMM,
    UE_EXT_STATUS_PLMN = CMI_DEV_GET_ECSTATUS_PLMN,
    UE_EXT_STATUS_ESM = CMI_DEV_GET_ECSTATUS_ESM,
    UE_EXT_STATUS_CCM = CMI_DEV_GET_ECSTATUS_CCM,
    UE_EXT_QENG_SCELL = CMI_DEV_GET_QENG_SCELL,
    UE_EXT_QENG_NCELL = CMI_DEV_GET_QENG_NCELL
}UeExtStatusType;
typedef CmiDevGetExtStatusCnf UeExtStatusInfo;
typedef CmiPsSetAttachedBearerCtxReq SetAttachBearerParams;
typedef CmiPsGetAttachedBearerCtxCnf GetAttachBearerSetting;
typedef CmiDevSetExtCfgReq SetExtCfgParams;
typedef CmiDevGetExtCfgCnf GetExtCfgSetting;
typedef CmiPsDefineBearerCtxReq SetPsBearerParams;
typedef CmiPsGetDefinedBearerCtxCnf GetPsBearerParams;
#define WIFISCAN_0_TIME_VAL_MIN 4000
#define WIFISCAN_0_TIME_VAL_MAX 255000
#define WIFISCAN_1_ROUND_VAL_MIN 1
#define WIFISCAN_1_ROUND_VAL_MAX 3
#define WIFISCAN_2_MAXBSSIDNUM_VAL_MIN 4
#define WIFISCAN_2_MAXBSSIDNUM_VAL_MAX 10
#define WIFISCAN_3_SCANTIMEOUT_VAL_MIN 1
#define WIFISCAN_3_SCANTIMEOUT_VAL_MAX 255
#define WIFISCAN_4_PRIORITY_VAL_MIN 0
#define WIFISCAN_4_PRIORITY_VAL_MAX 1
typedef CmiDevSetWifiSacnReq SetWifiScanParams;
typedef CmiDevSetWifiScanCnf GetWifiScanInfo;
typedef CmiSimSetExtCfgReq EcSimCfgSetParams;
typedef CmiSimGetExtCfgCnf EcSimCfgGetParams;
#define PIN_STR_SIZE (CMI_SIM_MAX_PIN_CODE_LENGTH +1)
typedef struct SetPinOperReqParams_Tag
{
    CmiSimPinOper operMode;
    UINT8 rsvd1;
    UINT16 rsvd2;
    CHAR pinStr[(8 +1)];
    CHAR newPinStr[(8 +1)];
}
SetPinOperReqParams;
typedef enum GetPinStateType_Tag
{
    QUERY_CPIN,
    QUERY_SIM_LOCK_STATUS
}
GetPinStateType;
typedef enum CpinCode_Tag
{
    CPIN_SIM_NOT_READY,
    CPIN_READY,
    CPIN_SIM_PIN,
    CPIN_SIM_PUK,
    CPIN_SIM_UNKNOWN
}
CpinCode;
typedef enum FacSimLockStatus_Tag
{
    SIM_LOCK_STATUS_NOT_ACTIVE,
    SIM_LOCK_STATUS_ACTIVE,
    SIM_LOCK_STATUS_UNKNOWN
}
FacSimLockStatus;
typedef struct GetPinStateCnfParams_Tag
{
    CpinCode cpinCode;
    FacSimLockStatus simLockStatus;
    UINT16 rsvd;
}
GetPinStateCnfParams;
#define PLMN_STR_MAX_LENGTH 7
typedef struct PlmnSearchInfo_Tag
{
    UINT8 plmn[7];
    UINT8 plmnState;
    UINT8 longPlmn[32];
    UINT8 shortPlmn[8];
    UINT8 act;
}PlmnSearchInfo;
typedef struct ManualPlmnSearchInfo_Tag
{
    UINT8 plmnNum;
    PlmnSearchInfo plmnList[10];
}ManualPlmnSearchInfo;
typedef struct GetCurrentOperatorInfo_Tag
{
    UINT8 plmn[7];
    UINT8 longPlmn[32];
    UINT8 shortPlmn[8];
}GetCurrentOperatorInfo;
CmsRetId appGetNetInfoSync(UINT32 cid, NmAtiNetifInfo *result );
CmsRetId appGetImsiNumSync(CHAR *imsi);
CmsRetId appGetIccidNumSync(CHAR *iccid);
CmsRetId appGetImeiNumSync(CHAR *imei);
CmsRetId appGetCeregStateSync(CeregGetStateParams *pCeregGetStateParams);
CmsRetId appSetEdrxPtwSettingSync(EdrxPtwSetParamsReq *pEdrxPtwSetParams);
CmsRetId appGetEdrxPtwSettingSync(EdrxPtwGetSettingParams *pEdrxPtwGetSettingParams);
CmsRetId appSetEcCfgSettingSync(EcCfgSetParamsReq *pEcCfgSetParams);
CmsRetId appGetEcCfgSettingSync(EcCfgGetParamsReq *pEcCfgGetParams);
CmsRetId appGetAPNSettingSync(UINT8 cid, UINT8 *pApn);
CmsRetId appCheckSystemTimeSync(void);
CmsRetId appGetSystemTimeSecsSync(time_t *time);
CmsRetId appGetSystemTimeUtcSync(utc_timer_value_t *time);
CmsRetId appSetSystemTimeUtcSync(UINT32 time1, UINT32 time2);
CmsRetId appSetCFUN(UINT8 fun);
CmsRetId appGetCFUN(UINT8 *pOutCfun);
CHAR* appGetUeVersionInfo(void);
BOOL appSetImeiNumSync(CHAR* imei);
BOOL appGetSNNumSync(CHAR* sn);
BOOL appSetSNNumSync(CHAR* sn, UINT8 len);
BOOL appGetImeiLockSync(CHAR* imeiLock);
BOOL appSetImeiLockSync(CHAR* imeiLock);
BOOL appGetSNLockSync(CHAR* snLock);
BOOL appSetSNLockSync(CHAR* snLock);
BOOL appSetEcNVDataLockCleanSync(void);
BOOL appSetSnImeiLockCleanSync(void);
CmsRetId appSetBandModeSync(UINT8 bandNum, UINT8 *orderBand);
CmsRetId appGetBandModeSync(UINT8 *bandNum, UINT8 *orderBand);
CmsRetId appGetSupportedBandModeSync(UINT8 *bandNum, UINT8 *orderBand);
CmsRetId appGetECBCInfoSync(BasicCellListInfo *bcListInfo);
CmsRetId appSetCiotFreqSync(CiotSetFreqParams *pCiotFreqParams);
CmsRetId appGetCiotFreqSync(CiotGetFreqParams *pCiotFreqParams);
CmsRetId appGetPSMModeSync(UINT8 *pMode);
CmsRetId appGetUeExtStatusInfoSync(UeExtStatusType statusType, UeExtStatusInfo *pStatusInfo);
CmsRetId appSetAttachBearerSync(SetAttachBearerParams *pAttachBearerParams);
CmsRetId appGetAttachBearerSettingSync(GetAttachBearerSetting *pAttachBearerSettingParams);
CmsRetId appGetCsconStateSync(UINT8 *pCsconState);
CmsRetId appGetWifiScanInfo(SetWifiScanParams *pWifiScanParams, GetWifiScanInfo *pWifiScanInfo);
CmsRetId appSetSIMHotSwapNotify(BOOL bSimPlugIn);
CmsRetId appTriggerTau(UINT8 epsUpdateType);
CmsRetId appSetECSIMCFGSync(EcSimCfgSetParams *pEcSimCfgSetParams);
CmsRetId appGetECSIMCFGSync(EcSimCfgGetParams *pEcSimCfgGetParams);
CmsRetId appSetPinOperationSync(SetPinOperReqParams *pPinOperReqParams);
CmsRetId appGetPINStateSync(GetPinStateType type, GetPinStateCnfParams *pGetPinStateCnfParams);
CmsRetId appManualPlmnSearch(UINT32 gardTimer, ManualPlmnSearchInfo *pManualPlmnSearchInfo);
CmsRetId appManualPlmnSelect(UINT8 mode, CHAR *pPlmnStr);
CmsRetId appAutoPlmnSelect();
CmsRetId appGetCurrentOperatorInfo(GetCurrentOperatorInfo *pOperInfo);
#define USRAPP_TASK_STACK_SIZE (1024)
#define SLPMAN_EXAMPLE_1 1
#define SLPMAN_EXAMPLE_2 2
#define SLPMAN_EXAMPLE_3 3
#define SLPMAN_EXAMPLE_4 4
static StaticTask_t usrapp_task;
static uint8_t usrapp_task_stack[(1024)];
static uint8_t exampleNum;
#define EXAMPLE_NUM_SET(a) (exampleNum = a)
static uint8_t slpmanSlp2Handler = 0xff;
static uint8_t slpmanSlp1Handler = 0xff;
#define SLPMAN_EXAMPLE_INDEX SLPMAN_EXAMPLE_2
static void appBeforeSleep(void *pdata, slpManLpState state)
{
    slpManAONIOLatchEn(1);
    switch(state)
    {
        case SLPMAN_SLEEP1_STATE:
            do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__appBeforeSleep_1, P_SIG); {(void)"Before Sleep1";} }while(0);
            break;
        case SLPMAN_SLEEP2_STATE:
            do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__appBeforeSleep_2, P_SIG); {(void)"Before Sleep2";} }while(0);
            break;
        case SLPMAN_HIBERNATE_STATE:
            do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__appBeforeSleep_3, P_SIG); {(void)"Before Hibernate";} }while(0);
            break;
        default:
            break;
    }
}
static void appAfterSleep(void *pdata, slpManLpState state)
{
    switch(state)
    {
        case SLPMAN_SLEEP1_STATE:
            do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__appAfterSleep_1, P_SIG); {(void)"After Sleep1";} }while(0);
            break;
        case SLPMAN_SLEEP2_STATE:
            do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__appAfterSleep_2, P_SIG); {(void)"After Sleep2";} }while(0);
            break;
        case SLPMAN_HIBERNATE_STATE:
            do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__appAfterSleep_3, P_SIG); {(void)"After Hibernate";} }while(0);
            break;
        default:
            break;
    }
}
static void UserAppTask(void *arg)
{
    uint32_t cnt;
    slpManRet_t ret;
    slpManWakeSrc_e wakeupSrc;
    (exampleNum = 2);
    slpManSetPmuSleepMode(1,SLP_HIB_STATE,0);
    slpManApplyPlatVoteHandle("SLP1Vote",&slpmanSlp1Handler);
    slpManApplyPlatVoteHandle("SLP2Vote",&slpmanSlp2Handler);
    slpManRegisterUsrdefinedBackupCb(appBeforeSleep,((void *)0));
    slpManRegisterUsrdefinedRestoreCb(appAfterSleep,((void *)0));
    slpManSlpState_t slpstate = slpManGetLastSlpState();
    if(slpstate == SLP_ACTIVE_STATE)
    {
        do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__UserAppTask_0, P_SIG); {(void)"Wakeup from Power On, and Set CFUN=0";} }while(0);
        appSetCFUN(0);
    }
    else if((slpstate == SLP_SLP2_STATE) || (slpstate == SLP_HIB_STATE))
    {
        do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__UserAppTask_1, P_SIG, slpstate); {(void)"Wakeup From state = %u";} }while(0);
        if(exampleNum == 2)
        {
            wakeupSrc = slpManGetWakeupSrc();
            do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__UserAppTask_80, P_SIG, wakeupSrc); {(void)"Wakeup Source is = %e<slpManWakeSrc_e>";} }while(0);
        }
    }
    while(1)
    {
        switch(exampleNum)
        {
            case 1:
            {
                slpManSlpState_t State;
                uint8_t vote_cnt;
                do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__UserAppTask_2, P_SIG); {(void)"Example Step1: Disable Sleep1/2 to keep in IDLE";} }while(0);
                ret = slpManPlatVoteDisableSleep(slpmanSlp1Handler, SLP_SLP1_STATE);
                do { { if((ret == RET_TRUE) == 0) { ec_assert_regs(); excepEcAssert(__FUNCTION__, 130, (uint32_t)(ret),(uint32_t)(0),(uint32_t)(0)); while(1); } } } while(0);
                ret = slpManPlatVoteDisableSleep(slpmanSlp2Handler, SLP_SLP2_STATE);
                do { { if((ret == RET_TRUE) == 0) { ec_assert_regs(); excepEcAssert(__FUNCTION__, 132, (uint32_t)(ret),(uint32_t)(0),(uint32_t)(0)); while(1); } } } while(0);
                cnt = 0;
                while(cnt<2)
                {
                    cnt++;
                    osDelay(3000);
                }
                do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__UserAppTask_3, P_SIG); {(void)"Example 1: Enable sleep1 to enter sleep1";} }while(0);
                ret = slpManPlatVoteEnableSleep(slpmanSlp1Handler, SLP_SLP1_STATE);
                do { { if((ret == RET_TRUE) == 0) { ec_assert_regs(); excepEcAssert(__FUNCTION__, 142, (uint32_t)(ret),(uint32_t)(0),(uint32_t)(0)); while(1); } } } while(0);
                cnt = 0;
                while(cnt<5)
                {
                    cnt++;
                    osDelay(3000);
                }
                do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__UserAppTask_4, P_SIG); {(void)"Example 1: We can check vote state and vote counter";} }while(0);
                if(slpManCheckVoteState(slpmanSlp2Handler, &State, &vote_cnt)==RET_TRUE)
                {
                    do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__UserAppTask_5, P_SIG,State,vote_cnt); {(void)"Check Vote State, state=%u, cnt=%u";} }while(0);
                }
                slpManPlatVoteEnableSleep(slpmanSlp2Handler, SLP_SLP2_STATE);
                if(slpManCheckVoteState(slpmanSlp2Handler, &State, &vote_cnt)==RET_TRUE)
                {
                    do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__UserAppTask_6, P_SIG,State,vote_cnt); {(void)"Check Vote State Again, state=%u, cnt=%u";} }while(0);
                }
                do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__UserAppTask_7, P_SIG); {(void)"Example 1: Now we can enter Hibernate";} }while(0);
                while(1)
                {
                    osDelay(3000);
                }
                break;
            }
            case 2:
            {
                do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__UserAppTask_81, P_SIG); {(void)"Example 2: Enter Hibernate and test for wakeup";} }while(0);
                void WakeupPadInit(void);
                WakeupPadInit();
                if(slpManGetLastSlpState() == SLP_ACTIVE_STATE)
                {
                    slpManDeepSlpTimerStart(DEEPSLP_TIMER_ID0, 15000);
                    slpManDeepSlpTimerStart(DEEPSLP_TIMER_ID3, 40000);
                    slpManDeepSlpTimerStart(DEEPSLP_TIMER_ID6, 300000);
                }
                while(1)
                {
                    osDelay(3000);
                }
                break;
            }
            case 4:
            {
                do { swLogPrintf(UNILOG_PLAT_AP__UNILOG_PLA_APP__UserAppTask_9, P_SIG); {(void)"Example 4: Empty";} }while(0);
                while(1)
                {
                    osDelay(3000);
                }
                break;
            }
        }
    }
}
void app_gps_init(void);
void app_test_init(void *arg)
{
    osThreadAttr_t task_attr;
    memset(&task_attr,0,sizeof(task_attr));
    memset(usrapp_task_stack, 0xA5,(1024));
    task_attr.name = "usrapp";
    task_attr.stack_mem = usrapp_task_stack;
    task_attr.stack_size = (1024);
    task_attr.priority = osPriorityNormal;
    task_attr.cb_mem = &usrapp_task;
    task_attr.cb_size = sizeof(StaticTask_t);
    app_gps_init();
    osThreadNew(UserAppTask, ((void *)0), &task_attr);
}
