INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/dataMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/forward.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/instMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/memCtrlr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memCtrlr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/mux21.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/mux31.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux31
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/or2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/regs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/Pipeline-4-stage.srcs/sources_1/new/FyraVortex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FyraVortex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/src/decoderTemp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoderTemp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/testbench/tb_mem_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alphadelta1803/projects/RV32I-4Stage/testbench/tb_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller
