Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
Error: Current design is not defined. (UID-4)
0
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Sep 21 05:42:24 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    18

Cells                                                              53
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         14
    Nets connected to multiple pins on same cell (LINT-33)          2

Nets                                                               10
    Unloaded nets (LINT-2)                                         10
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Sep 21 05:48:08 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    18

Cells                                                              53
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         14
    Nets connected to multiple pins on same cell (LINT-33)          2

Nets                                                               10
    Unloaded nets (LINT-2)                                         10
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Thu Sep 21 05:53:57 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Unconnected ports (LINT-28)                                    18

Cells                                                              53
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                         14
    Nets connected to multiple pins on same cell (LINT-33)          2

Nets                                                               10
    Unloaded nets (LINT-2)                                         10
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv__', cell 'C467' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C473' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C477' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'C481' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_25' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv__', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'SYS_CTRL', cell 'C720' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C362' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C364' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C365' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C392' does not drive any nets. (LINT-1)
Warning: In design 'ALU_00000008_00000004', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'UART_TX', cell 'C458' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_24' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_10', cell 'B_32' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling_10', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C155' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C163' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter_10', cell 'C167' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wrptr_full_00000008_00000010', cell 'C366' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rdptr_empty_00000008_00000010', cell 'C363' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'REG2[2]' driven by pin 'Reg_file_dut/REG2[2]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[3]' driven by pin 'Reg_file_dut/REG2[3]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[4]' driven by pin 'Reg_file_dut/REG2[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[5]' driven by pin 'Reg_file_dut/REG2[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[6]' driven by pin 'Reg_file_dut/REG2[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'REG2[7]' driven by pin 'Reg_file_dut/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[4]' driven by pin 'SYS_CTRL_dut/Addr[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[5]' driven by pin 'SYS_CTRL_dut/Addr[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[6]' driven by pin 'SYS_CTRL_dut/Addr[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'Addr[7]' driven by pin 'SYS_CTRL_dut/Addr[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[15]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[14]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[13]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[12]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[11]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[10]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[9]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_CTRL', port 'ALU_OUT[8]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[5]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[4]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[3]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[2]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[1]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling_10', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'FIFO_MEMORY_00000008_00000010', port 'R_CLK' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[1]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'CLK_DIV_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[4]' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[3]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[2]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[1]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_dut' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'Prescale[0]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'CLK_DIV_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]', 'i_div_ratio[3]', 'i_div_ratio[2]', 'i_div_ratio[0]'.
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_dut'. (LINT-33)
   Net '*Logic0*' is connected to pins 'Prescale[5]', 'Prescale[3]'', 'Prescale[2]', 'Prescale[1]', 'Prescale[0]'.
1
