<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `arm` mod in crate `core_arch`."><meta name="keywords" content="rust, rustlang, rust-lang, arm"><title>core_arch::arm - Rust</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css"><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script src="../../storage.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="shortcut icon" href="../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../core_arch/index.html'><img src='../../rust-logo.png' alt='logo' width='100'></a><p class='location'>Module arm</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li><li><a href="#functions">Functions</a></li></ul></div><p class='location'><a href='../index.html'>core_arch</a></p><script>window.sidebarCurrent = {name: 'arm', ty: 'mod', relpath: '../'};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form js-only"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press â€˜Sâ€™ to search, â€˜?â€™ for more optionsâ€¦" type="search"></div><a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class='fqn'><span class='out-of-band'><span class='since' title='Stable since Rust version '></span><span id='render-detail'><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class='inner'>&#x2212;</span>]</a></span><a class='srclink' href='../../src/core_arch/mod.rs.html#48-50' title='goto source code'>[src]</a></span><span class='in-band'>Module <a href='../index.html'>core_arch</a>::<wbr><a class="mod" href=''>arm</a></span></h1><div class='stability'><div class='stab unstable'><span class='emoji'>ðŸ”¬</span> This is a nightly-only experimental API. (<code>stdsimd</code>)</div><div class='stab portability'>This is supported on <strong>ARM</strong> only.</div></div><div class='docblock'><p>Platform-specific intrinsics for the <code>arm</code> platform.</p>
<p>See the <a href="../index.html">module documentation</a> for more details.</p>
</div><h2 id='structs' class='section-header'><a href="#structs">Structs</a></h2>
<table><tr class='unstable module-item'><td><a class="struct" href="struct.APSR.html" title='core_arch::arm::APSR struct'>APSR</a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Application Program Status Register</p>
</td></tr><tr class='unstable module-item'><td><a class="struct" href="struct.ISH.html" title='core_arch::arm::ISH struct'>ISH</a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Inner Shareable is the required shareability domain, reads and writes are
the required access types</p>
</td></tr><tr class='unstable module-item'><td><a class="struct" href="struct.ISHST.html" title='core_arch::arm::ISHST struct'>ISHST</a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Inner Shareable is the required shareability domain, writes are the required
access type</p>
</td></tr><tr class='unstable module-item'><td><a class="struct" href="struct.NSH.html" title='core_arch::arm::NSH struct'>NSH</a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Non-shareable is the required shareability domain, reads and writes are the
required access types</p>
</td></tr><tr class='unstable module-item'><td><a class="struct" href="struct.NSHST.html" title='core_arch::arm::NSHST struct'>NSHST</a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Non-shareable is the required shareability domain, writes are the required
access type</p>
</td></tr><tr class='unstable module-item'><td><a class="struct" href="struct.OSH.html" title='core_arch::arm::OSH struct'>OSH</a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Outer Shareable is the required shareability domain, reads and writes are
the required access types</p>
</td></tr><tr class='unstable module-item'><td><a class="struct" href="struct.OSHST.html" title='core_arch::arm::OSHST struct'>OSHST</a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Outer Shareable is the required shareability domain, writes are the required
access type</p>
</td></tr><tr class='unstable module-item'><td><a class="struct" href="struct.ST.html" title='core_arch::arm::ST struct'>ST</a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Full system is the required shareability domain, writes are the required
access type</p>
</td></tr><tr class='unstable module-item'><td><a class="struct" href="struct.SY.html" title='core_arch::arm::SY struct'>SY</a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Full system is the required shareability domain, reads and writes are the
required access types</p>
</td></tr><tr class='unstable module-item'><td><a class="struct" href="struct.int16x2_t.html" title='core_arch::arm::int16x2_t struct'>int16x2_t</a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>ARM-specific 32-bit wide vector of two packed <code>i16</code>.</p>
</td></tr><tr class='unstable module-item'><td><a class="struct" href="struct.int8x4_t.html" title='core_arch::arm::int8x4_t struct'>int8x4_t</a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>ARM-specific 32-bit wide vector of four packed <code>i8</code>.</p>
</td></tr><tr class='unstable module-item'><td><a class="struct" href="struct.uint16x2_t.html" title='core_arch::arm::uint16x2_t struct'>uint16x2_t</a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>ARM-specific 32-bit wide vector of two packed <code>u16</code>.</p>
</td></tr><tr class='unstable module-item'><td><a class="struct" href="struct.uint8x4_t.html" title='core_arch::arm::uint8x4_t struct'>uint8x4_t</a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>ARM-specific 32-bit wide vector of four packed <code>u8</code>.</p>
</td></tr></table><h2 id='functions' class='section-header'><a href="#functions">Functions</a></h2>
<table><tr class='unstable module-item'><td><a class="fn" href="fn.__breakpoint.html" title='core_arch::arm::__breakpoint fn'>__breakpoint</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Inserts a breakpoint instruction.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__clrex.html" title='core_arch::arm::__clrex fn'>__clrex</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Removes the exclusive lock created by LDREX</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__dbg.html" title='core_arch::arm::__dbg fn'>__dbg</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Generates a DBG instruction.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__dmb.html" title='core_arch::arm::__dmb fn'>__dmb</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Generates a DMB (data memory barrier) instruction or equivalent CP15 instruction.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__dsb.html" title='core_arch::arm::__dsb fn'>__dsb</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Generates a DSB (data synchronization barrier) instruction or equivalent CP15 instruction.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__isb.html" title='core_arch::arm::__isb fn'>__isb</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Generates an ISB (instruction synchronization barrier) instruction or equivalent CP15
instruction.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__ldrex.html" title='core_arch::arm::__ldrex fn'>__ldrex</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Executes a exclusive LDR instruction for 32 bit value.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__ldrexb.html" title='core_arch::arm::__ldrexb fn'>__ldrexb</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Executes a exclusive LDR instruction for 8 bit value.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__ldrexh.html" title='core_arch::arm::__ldrexh fn'>__ldrexh</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Executes a exclusive LDR instruction for 16 bit value.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__nop.html" title='core_arch::arm::__nop fn'>__nop</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Generates an unspecified no-op instruction.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__qadd.html" title='core_arch::arm::__qadd fn'>__qadd</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Signed saturating addition</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__qadd8.html" title='core_arch::arm::__qadd8 fn'>__qadd8</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Saturating four 8-bit integer additions</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__qadd16.html" title='core_arch::arm::__qadd16 fn'>__qadd16</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Saturating two 16-bit integer additions</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__qasx.html" title='core_arch::arm::__qasx fn'>__qasx</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Returns the 16-bit signed saturated equivalent of</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__qdbl.html" title='core_arch::arm::__qdbl fn'>__qdbl</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Insert a QADD instruction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__qsax.html" title='core_arch::arm::__qsax fn'>__qsax</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Returns the 16-bit signed saturated equivalent of</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__qsub.html" title='core_arch::arm::__qsub fn'>__qsub</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Signed saturating subtraction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__qsub8.html" title='core_arch::arm::__qsub8 fn'>__qsub8</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Saturating two 8-bit integer subtraction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__qsub16.html" title='core_arch::arm::__qsub16 fn'>__qsub16</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Saturating two 16-bit integer subtraction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__rsr.html" title='core_arch::arm::__rsr fn'>__rsr</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Reads a 32-bit system register</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__rsrp.html" title='core_arch::arm::__rsrp fn'>__rsrp</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Reads a system register containing an address</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__sadd8.html" title='core_arch::arm::__sadd8 fn'>__sadd8</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Returns the 8-bit signed saturated equivalent of</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__sadd16.html" title='core_arch::arm::__sadd16 fn'>__sadd16</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Returns the 16-bit signed saturated equivalent of</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__sasx.html" title='core_arch::arm::__sasx fn'>__sasx</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Returns the 16-bit signed equivalent of</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__sel.html" title='core_arch::arm::__sel fn'>__sel</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Select bytes from each operand according to APSR GE flags</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__sev.html" title='core_arch::arm::__sev fn'>__sev</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Generates a SEV (send a global event) hint instruction.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__shadd8.html" title='core_arch::arm::__shadd8 fn'>__shadd8</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Signed halving parallel byte-wise addition.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__shadd16.html" title='core_arch::arm::__shadd16 fn'>__shadd16</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Signed halving parallel halfword-wise addition.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__shsub8.html" title='core_arch::arm::__shsub8 fn'>__shsub8</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Signed halving parallel byte-wise subtraction.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__shsub16.html" title='core_arch::arm::__shsub16 fn'>__shsub16</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Signed halving parallel halfword-wise subtraction.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smlabb.html" title='core_arch::arm::__smlabb fn'>__smlabb</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Insert a SMLABB instruction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smlabt.html" title='core_arch::arm::__smlabt fn'>__smlabt</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Insert a SMLABT instruction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smlad.html" title='core_arch::arm::__smlad fn'>__smlad</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Dual 16-bit Signed Multiply with Addition of products
and 32-bit accumulation.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smlatb.html" title='core_arch::arm::__smlatb fn'>__smlatb</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Insert a SMLATB instruction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smlatt.html" title='core_arch::arm::__smlatt fn'>__smlatt</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Insert a SMLATT instruction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smlawb.html" title='core_arch::arm::__smlawb fn'>__smlawb</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Insert a SMLAWB instruction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smlawt.html" title='core_arch::arm::__smlawt fn'>__smlawt</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Insert a SMLAWT instruction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smlsd.html" title='core_arch::arm::__smlsd fn'>__smlsd</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Dual 16-bit Signed Multiply with Subtraction  of products
and 32-bit accumulation and overflow detection.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smuad.html" title='core_arch::arm::__smuad fn'>__smuad</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Signed Dual Multiply Add.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smuadx.html" title='core_arch::arm::__smuadx fn'>__smuadx</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Signed Dual Multiply Add Reversed.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smulbb.html" title='core_arch::arm::__smulbb fn'>__smulbb</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Insert a SMULBB instruction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smulbt.html" title='core_arch::arm::__smulbt fn'>__smulbt</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Insert a SMULTB instruction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smultb.html" title='core_arch::arm::__smultb fn'>__smultb</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Insert a SMULTB instruction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smultt.html" title='core_arch::arm::__smultt fn'>__smultt</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Insert a SMULTT instruction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smulwb.html" title='core_arch::arm::__smulwb fn'>__smulwb</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Insert a SMULWB instruction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smulwt.html" title='core_arch::arm::__smulwt fn'>__smulwt</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Insert a SMULWT instruction</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smusd.html" title='core_arch::arm::__smusd fn'>__smusd</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Signed Dual Multiply Subtract.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__smusdx.html" title='core_arch::arm::__smusdx fn'>__smusdx</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Signed Dual Multiply Subtract Reversed.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__ssub8.html" title='core_arch::arm::__ssub8 fn'>__ssub8</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Inserts a <code>SSUB8</code> instruction.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__strex.html" title='core_arch::arm::__strex fn'>__strex</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Executes a exclusive STR instruction for 32 bit values</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__strexb.html" title='core_arch::arm::__strexb fn'>__strexb</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Executes a exclusive STR instruction for 8 bit values</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__strexh.html" title='core_arch::arm::__strexh fn'>__strexh</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Executes a exclusive STR instruction for 16 bit values</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__usad8.html" title='core_arch::arm::__usad8 fn'>__usad8</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Sum of 8-bit absolute differences.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__usada8.html" title='core_arch::arm::__usada8 fn'>__usada8</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Sum of 8-bit absolute differences and constant.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__usub8.html" title='core_arch::arm::__usub8 fn'>__usub8</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Inserts a <code>USUB8</code> instruction.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__wfe.html" title='core_arch::arm::__wfe fn'>__wfe</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Generates a WFE (wait for event) hint instruction, or nothing.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__wfi.html" title='core_arch::arm::__wfi fn'>__wfi</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Generates a WFI (wait for interrupt) hint instruction, or nothing.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__wsr.html" title='core_arch::arm::__wsr fn'>__wsr</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Writes a 32-bit system register</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__wsrp.html" title='core_arch::arm::__wsrp fn'>__wsrp</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Writes a system register containing an address</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.__yield.html" title='core_arch::arm::__yield fn'>__yield</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Generates a YIELD hint instruction.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn._clz_u8.html" title='core_arch::arm::_clz_u8 fn'>_clz_u8</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM and <code>v7</code></span><p>Count Leading Zeros.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn._clz_u16.html" title='core_arch::arm::_clz_u16 fn'>_clz_u16</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM and <code>v7</code></span><p>Count Leading Zeros.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn._clz_u32.html" title='core_arch::arm::_clz_u32 fn'>_clz_u32</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM and <code>v7</code></span><p>Count Leading Zeros.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn._rbit_u32.html" title='core_arch::arm::_rbit_u32 fn'>_rbit_u32</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM and <code>v7</code></span><p>Reverse the bit order.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn._rev_u16.html" title='core_arch::arm::_rev_u16 fn'>_rev_u16</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Reverse the order of the bytes.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn._rev_u32.html" title='core_arch::arm::_rev_u32 fn'>_rev_u32</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Reverse the order of the bytes.</p>
</td></tr><tr class='unstable module-item'><td><a class="fn" href="fn.udf.html" title='core_arch::arm::udf fn'>udf</a><a title='unsafe function' href='#'><sup>âš </sup></a></td><td class='docblock-short'><span class="stab unstable">Experimental</span><span class="stab portability">ARM</span><p>Generates the trap instruction <code>UDF</code></p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><aside id="help" class="hidden"><div><h1 class="hidden">Help</h1><div class="shortcuts"><h2>Keyboard Shortcuts</h2><dl><dt><kbd>?</kbd></dt><dd>Show this help dialog</dd><dt><kbd>S</kbd></dt><dd>Focus the search field</dd><dt><kbd>â†‘</kbd></dt><dd>Move up in search results</dd><dt><kbd>â†“</kbd></dt><dd>Move down in search results</dd><dt><kbd>â†¹</kbd></dt><dd>Switch tab</dd><dt><kbd>&#9166;</kbd></dt><dd>Go to active search result</dd><dt><kbd>+</kbd></dt><dd>Expand all sections</dd><dt><kbd>-</kbd></dt><dd>Collapse all sections</dd></dl></div><div class="infos"><h2>Search Tricks</h2><p>Prefix searches with a type followed by a colon (e.g., <code>fn:</code>) to restrict the search to a given type.</p><p>Accepted types are: <code>fn</code>, <code>mod</code>, <code>struct</code>, <code>enum</code>, <code>trait</code>, <code>type</code>, <code>macro</code>, and <code>const</code>.</p><p>Search functions by type signature (e.g., <code>vec -> usize</code> or <code>* -> vec</code>)</p><p>Search multiple things at once by splitting your query with comma (e.g., <code>str,u8</code> or <code>String,struct:Vec,test</code>)</p></div></div></aside><script>window.rootPath = "../../";window.currentCrate = "core_arch";</script><script src="../../aliases.js"></script><script src="../../main.js"></script><script defer src="../../search-index.js"></script></body></html>