Loading db file '/home/IC/Projects/system/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Aug 15 00:17:40 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/system/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                   0.371    0.139 1.97e+07    0.529 100.0
  U0_CLK_GATE (CLK_GATE)               3.13e-02 4.35e-03 3.72e+04 3.56e-02   6.7
  U0_ALU (ALU)                         2.89e-03 1.24e-02 6.59e+06 2.19e-02   4.1
    mult_49 (ALU_DW02_mult_0)             0.000    0.000 1.64e+06 1.64e-03   0.3
    add_43 (ALU_DW01_add_0)               0.000    0.000 2.03e+05 2.03e-04   0.0
    sub_46 (ALU_DW01_sub_0)               0.000    0.000 2.38e+05 2.38e-04   0.0
    div_52 (ALU_DW_div_uns_0)             0.000    0.000 3.35e+06 3.35e-03   0.6
  U0_RegFile (RegFile)                 2.23e-02 5.68e-02 3.85e+06 8.30e-02  15.7
  U0_SYS_CTRL (SYS_CTRL)               5.83e-03 1.59e-02 2.67e+06 2.44e-02   4.6
  U0_UART (UART)                       1.29e-02 4.31e-03 2.53e+06 1.98e-02   3.7
    U0_UART_RX (UART_RX)               8.77e-03 2.84e-03 1.78e+06 1.34e-02   2.5
      U0_stp_chk (stp_chk)                0.000 6.77e-05 1.90e+04 8.67e-05   0.0
      U0_par_chk (par_chk_DATA_WIDTH8)    0.000 6.77e-05 1.22e+05 1.90e-04   0.0
      U0_strt_chk (strt_chk)              0.000 6.70e-05 1.61e+04 8.32e-05   0.0
      U0_deserializer (deserializer_DATA_WIDTH8)
                                       1.12e-03 5.94e-04 2.73e+05 1.99e-03   0.4
      U0_data_sampling (data_sampling) 6.19e-04 3.61e-04 4.49e+05 1.43e-03   0.3
      U0_edge_bit_counter (edge_bit_counter)
                                       3.85e-03 1.10e-03 4.43e+05 5.40e-03   1.0
      U0_uart_fsm (uart_rx_fsm_DATA_WIDTH8)
                                       2.25e-03 5.41e-04 4.45e+05 3.23e-03   0.6
    U0_UART_TX (UART_TX_DATA_WIDTH8)   3.84e-03 1.44e-03 7.46e+05 6.02e-03   1.1
      U0_parity_calc (parity_calc_WIDTH8)
                                       1.21e-03 4.72e-04 2.77e+05 1.96e-03   0.4
      U0_mux (mux)                     1.26e-04 1.38e-04 3.65e+04 3.01e-04   0.1
      U0_Serializer (Serializer_WIDTH8)
                                       1.45e-03 5.65e-04 2.87e+05 2.30e-03   0.4
      U0_fsm (uart_tx_fsm)             4.88e-04 2.26e-04 1.41e+05 8.55e-04   0.2
  U1_ClkDiv (ClkDiv_1)                 1.33e-03 7.09e-04 5.66e+05 2.61e-03   0.5
    add_42 (ClkDiv_1_DW01_inc_0)          0.000    0.000 8.37e+04 8.37e-05   0.0
  U0_CLKDIV_MUX (CLKDIV_MUX)           9.47e-07 8.23e-08 5.46e+04 5.56e-05   0.0
  U0_ClkDiv (ClkDiv_0)                 1.70e-03 8.89e-04 5.38e+05 3.13e-03   0.6
    add_42 (ClkDiv_0_DW01_inc_0)       7.24e-05 1.45e-05 8.34e+04 1.70e-04   0.0
  U0_PULSE_GEN (PULSE_GEN)             3.43e-07 9.02e-05 2.29e+04 1.13e-04   0.0
  U0_UART_FIFO (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                       1.64e-02 3.27e-02 2.39e+06 5.15e-02   9.7
    u_r2w_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1)
                                       1.36e-03 3.16e-03 8.51e+04 4.60e-03   0.9
    u_fifo_wr (fifo_wr_P_SIZE4)        1.22e-03 3.16e-03 2.55e+05 4.63e-03   0.9
    u_w2r_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0)
                                       1.07e-03 4.07e-04 8.11e+04 1.56e-03   0.3
    u_fifo_rd (fifo_rd_P_SIZE4)        1.08e-03 4.13e-04 2.52e+05 1.74e-03   0.3
    u_fifo_mem (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                       1.06e-02 2.54e-02 1.71e+06 3.78e-02   7.1
  U0_ref_sync (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                       1.97e-03 4.71e-03 2.19e+05 6.89e-03   1.3
  U1_RST_SYNC (RST_SYNC_NUM_STAGES2_1) 1.88e-04 1.28e-03 2.30e+04 1.49e-03   0.3
  U0_RST_SYNC (RST_SYNC_NUM_STAGES2_0) 1.17e-04 2.88e-04 2.24e+04 4.28e-04   0.1
  U6_mux2X1 (mux2X1_5)                 1.14e-04 5.50e-05 1.32e+04 1.82e-04   0.0
  U5_mux2X1 (mux2X1_6)                 1.44e-04 7.07e-05 1.29e+04 2.27e-04   0.0
  U4_mux2X1 (mux2X1_0)                 5.88e-04 7.50e-05 1.26e+04 6.76e-04   0.1
  U3_mux2X1 (mux2X1_2)                 4.00e-03 1.30e-04 1.99e+04 4.15e-03   0.8
  U2_mux2X1 (mux2X1_3)                 4.26e-03 1.90e-04 1.99e+04 4.47e-03   0.8
  U1_mux2X1 (mux2X1_4)                 3.41e-03 1.83e-04 1.99e+04 3.61e-03   0.7
  U0_mux2X1 (mux2X1_1)                    0.259 3.53e-03 1.99e+04    0.263  49.6
1
