Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Mar 23 16:07:06 2025
| Host         : LG25-C7097F3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_lfsr_timing_summary_routed.rpt -pb top_lfsr_timing_summary_routed.pb -rpx top_lfsr_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lfsr
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  71          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (71)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (142)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (71)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: clkdiv/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (142)
--------------------------------------------------
 There are 142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  158          inf        0.000                      0                  158           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           158 Endpoints
Min Delay           158 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.833ns  (logic 3.977ns (50.780%)  route 3.855ns (49.220%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE                         0.000     0.000 r  my_lfsr/Q_state_reg[14]_lopt_replica/C
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  my_lfsr/Q_state_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           3.855     4.311    lopt_5
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.833 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.833    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.641ns  (logic 3.974ns (52.013%)  route 3.667ns (47.987%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDPE                         0.000     0.000 r  my_lfsr/Q_state_reg[11]_lopt_replica/C
    SLICE_X36Y39         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  my_lfsr/Q_state_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           3.667     4.123    lopt_2
    P3                   OBUF (Prop_obuf_I_O)         3.518     7.641 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.641    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.471ns  (logic 3.963ns (53.046%)  route 3.508ns (46.954%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE                         0.000     0.000 r  my_lfsr/Q_state_reg[12]_lopt_replica/C
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  my_lfsr/Q_state_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           3.508     3.964    lopt_3
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.471 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.471    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 4.026ns (54.175%)  route 3.406ns (45.825%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDCE                         0.000     0.000 r  my_lfsr/Q_state_reg[8]_lopt_replica/C
    SLICE_X14Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  my_lfsr/Q_state_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           3.406     3.924    lopt_14
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.432 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.432    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.304ns  (logic 4.043ns (55.359%)  route 3.260ns (44.641%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         FDPE                         0.000     0.000 r  my_lfsr/Q_state_reg[9]_lopt_replica/C
    SLICE_X14Y26         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  my_lfsr/Q_state_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           3.260     3.778    lopt
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.304 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.304    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.162ns  (logic 3.971ns (55.449%)  route 3.191ns (44.551%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE                         0.000     0.000 r  my_lfsr/Q_state_reg[13]_lopt_replica/C
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  my_lfsr/Q_state_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           3.191     3.647    lopt_4
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.162 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.162    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 4.022ns (59.771%)  route 2.707ns (40.229%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE                         0.000     0.000 r  my_lfsr/Q_state_reg[10]_lopt_replica/C
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  my_lfsr/Q_state_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.707     3.225    lopt_1
    U3                   OBUF (Prop_obuf_I_O)         3.504     6.729 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.729    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkdiv/counter_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.375ns  (logic 1.453ns (22.790%)  route 4.922ns (77.210%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=71, routed)          4.922     6.375    clkdiv/AR[0]
    SLICE_X37Y46         FDCE                                         f  clkdiv/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkdiv/counter_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.375ns  (logic 1.453ns (22.790%)  route 4.922ns (77.210%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=71, routed)          4.922     6.375    clkdiv/AR[0]
    SLICE_X37Y46         FDCE                                         f  clkdiv/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkdiv/counter_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.375ns  (logic 1.453ns (22.790%)  route 4.922ns (77.210%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=71, routed)          4.922     6.375    clkdiv/AR[0]
    SLICE_X37Y46         FDCE                                         f  clkdiv/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_lfsr/Q_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  my_lfsr/Q_state_reg[0]/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  my_lfsr/Q_state_reg[0]/Q
                         net (fo=3, routed)           0.119     0.247    my_lfsr/led_OBUF[1]
    SLICE_X1Y20          FDCE                                         r  my_lfsr/Q_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_lfsr/Q_state_reg[6]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.427%)  route 0.128ns (47.573%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  my_lfsr/Q_state_reg[5]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_lfsr/Q_state_reg[5]/Q
                         net (fo=3, routed)           0.128     0.269    my_lfsr/led_OBUF[6]
    SLICE_X0Y15          FDPE                                         r  my_lfsr/Q_state_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_lfsr/Q_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.745%)  route 0.131ns (48.255%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE                         0.000     0.000 r  my_lfsr/Q_state_reg[2]/C
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_lfsr/Q_state_reg[2]/Q
                         net (fo=3, routed)           0.131     0.272    my_lfsr/led_OBUF[3]
    SLICE_X0Y20          FDPE                                         r  my_lfsr/Q_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_lfsr/Q_state_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.193%)  route 0.134ns (48.807%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE                         0.000     0.000 r  my_lfsr/Q_state_reg[2]/C
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_lfsr/Q_state_reg[2]/Q
                         net (fo=3, routed)           0.134     0.275    my_lfsr/led_OBUF[3]
    SLICE_X0Y20          FDPE                                         r  my_lfsr/Q_state_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[11]/C
                            (rising edge-triggered cell FDPE)
  Destination:            my_lfsr/Q_state_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.318%)  route 0.145ns (50.682%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE                         0.000     0.000 r  my_lfsr/Q_state_reg[11]/C
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  my_lfsr/Q_state_reg[11]/Q
                         net (fo=3, routed)           0.145     0.286    my_lfsr/led_OBUF[12]
    SLICE_X34Y32         FDCE                                         r  my_lfsr/Q_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_lfsr/Q_state_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.602%)  route 0.180ns (58.398%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE                         0.000     0.000 r  my_lfsr/Q_state_reg[0]/C
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  my_lfsr/Q_state_reg[0]/Q
                         net (fo=3, routed)           0.180     0.308    my_lfsr/led_OBUF[1]
    SLICE_X1Y20          FDCE                                         r  my_lfsr/Q_state_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_lfsr/Q_state_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  my_lfsr/Q_state_reg[18]/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_lfsr/Q_state_reg[18]/Q
                         net (fo=2, routed)           0.179     0.320    my_lfsr/Q_state[18]
    SLICE_X1Y25          FDCE                                         r  my_lfsr/Q_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_lfsr/Q_state_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.872%)  route 0.196ns (58.128%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE                         0.000     0.000 r  my_lfsr/Q_state_reg[10]/C
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_lfsr/Q_state_reg[10]/Q
                         net (fo=3, routed)           0.196     0.337    my_lfsr/led_OBUF[11]
    SLICE_X35Y32         FDPE                                         r  my_lfsr/Q_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_lfsr/Q_state_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDCE                         0.000     0.000 r  my_lfsr/Q_state_reg[14]/C
    SLICE_X34Y32         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  my_lfsr/Q_state_reg[14]/Q
                         net (fo=2, routed)           0.181     0.345    my_lfsr/led_OBUF[15]
    SLICE_X34Y32         FDCE                                         r  my_lfsr/Q_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_lfsr/Q_state_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_lfsr/Q_state_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.164ns (46.708%)  route 0.187ns (53.292%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE                         0.000     0.000 r  my_lfsr/Q_state_reg[13]/C
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  my_lfsr/Q_state_reg[13]/Q
                         net (fo=3, routed)           0.187     0.351    my_lfsr/led_OBUF[14]
    SLICE_X34Y32         FDCE                                         r  my_lfsr/Q_state_reg[14]/D
  -------------------------------------------------------------------    -------------------





