	.amdgcn_target "amdgcn-amd-amdhsa--gfx950"
	.amdhsa_code_object_version 6
	.text
	.globl	_Z9vectorAddPfS_S_i
	.p2align	8
	.type	_Z9vectorAddPfS_S_i,@function
_Z9vectorAddPfS_S_i:
	;;#ASMSTART
		s_load_dword s4, s[0:1], 0x18
	;;#ASMEND
	;;#ASMSTART
		s_waitcnt lgkmcnt(0)
	;;#ASMEND
	;;#ASMSTART
		s_and_b32 s4, s4, 0xffff
	;;#ASMEND
	;;#ASMSTART
		v_cmp_gt_u32_e32 vcc, s4, v0
	;;#ASMEND
	;;#ASMSTART
		s_and_saveexec_b64 s[2:3], vcc
	;;#ASMEND
	;;#ASMSTART
		s_cbranch_execz .LBB0_2
	;;#ASMEND
	;;#ASMSTART
	.LBB0_1:
	;;#ASMEND
	;;#ASMSTART
		s_load_dwordx2 s[6:7], s[0:1], 0x0
	;;#ASMEND
	;;#ASMSTART
		v_lshlrev_b32_e32 v1, 2, v0
	;;#ASMEND
	;;#ASMSTART
		s_load_dwordx2 s[8:9], s[0:1], 0x8
	;;#ASMEND
	;;#ASMSTART
		s_load_dwordx2 s[4:5], s[0:1], 0x10
	;;#ASMEND
	;;#ASMSTART
		s_waitcnt lgkmcnt(0)
	;;#ASMEND
	;;#ASMSTART
		global_load_dword v2, v1, s[6:7]
	;;#ASMEND
	;;#ASMSTART
		global_load_dword v3, v1, s[8:9]
	;;#ASMEND
	;;#ASMSTART
		s_waitcnt vmcnt(0)
	;;#ASMEND
	;;#ASMSTART
		v_add_f32_e32 v2, v2, v3
	;;#ASMEND
	;;#ASMSTART
		global_store_dword v1, v2, s[4:5]
	;;#ASMEND
	;;#ASMSTART
	.LBB0_2:
	;;#ASMEND
	;;#ASMSTART
	s_mov_b64 s[20:21], exec
	;;#ASMEND
	;;#ASMSTART
	v_cmp_eq_u32_e32 vcc, 0, v0
	;;#ASMEND
	;;#ASMSTART
	s_and_b64 exec, exec, vcc
	;;#ASMEND
	;;#ASMSTART
	v_mov_b32 v4, v2
	;;#ASMEND
	;;#ASMSTART
	v_mov_b32 v5, v3
	;;#ASMEND
	;;#ASMSTART
	s_mov_b64 exec, s[20:21]
	;;#ASMEND
	;;#ASMSTART
	s_mov_b64 s[22:23], exec
	;;#ASMEND
	;;#ASMSTART
	v_cmp_eq_u32_e32 vcc, 0, v0
	;;#ASMEND
	;;#ASMSTART
	s_and_b64 exec, exec, vcc
	;;#ASMEND
	;;#ASMSTART
	v_mov_b32 v6, v2
	;;#ASMEND
	;;#ASMSTART
	v_mul_f32 v7, v2, 2.0
	;;#ASMEND
	;;#ASMSTART
	s_mov_b64 exec, s[22:23]
	;;#ASMEND
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _Z9vectorAddPfS_S_i
		.amdhsa_group_segment_fixed_size 0
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 24
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length 0
		.amdhsa_user_sgpr_kernarg_preload_offset 0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 0
		.amdhsa_system_sgpr_workgroup_id_z 0
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 8
		.amdhsa_next_free_sgpr 10
		.amdhsa_accum_offset 4
		.amdhsa_reserve_vcc 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.text
.Lfunc_end0:
	.size	_Z9vectorAddPfS_S_i, .Lfunc_end0-_Z9vectorAddPfS_S_i

	.set _Z9vectorAddPfS_S_i.num_vgpr, 0
	.set _Z9vectorAddPfS_S_i.num_agpr, 0
	.set _Z9vectorAddPfS_S_i.numbered_sgpr, 0
	.set _Z9vectorAddPfS_S_i.num_named_barrier, 0
	.set _Z9vectorAddPfS_S_i.private_seg_size, 0
	.set _Z9vectorAddPfS_S_i.uses_vcc, 0
	.set _Z9vectorAddPfS_S_i.uses_flat_scratch, 0
	.set _Z9vectorAddPfS_S_i.has_dyn_sized_stack, 0
	.set _Z9vectorAddPfS_S_i.has_recursion, 0
	.set _Z9vectorAddPfS_S_i.has_indirect_call, 0
	.p2alignl 6, 3212836864
	.fill 256, 4, 3212836864
	.section	.AMDGPU.gpr_maximums,"",@progbits
	.set amdgpu.max_num_vgpr, 0
	.set amdgpu.max_num_agpr, 0
	.set amdgpu.max_num_sgpr, 0
	.text
	.section	".note.GNU-stack","",@progbits
	.amdgpu_metadata
---
amdhsa.kernels:
- .agpr_count: 0
  .args:
  - .address_space: global
    .offset: 0
    .size: 8
    .value_kind: global_buffer
  - .address_space: global
    .offset: 8
    .size: 8
    .value_kind: global_buffer
  - .address_space: global
    .offset: 16
    .size: 8
    .value_kind: global_buffer
  - .offset: 24
    .size: 4
    .value_kind: by_value
  .group_segment_fixed_size: 0
  .kernarg_segment_align: 8
  .kernarg_segment_size: 28
  .max_flat_workgroup_size: 256
  .name: _Z9vectorAddPfS_S_i
  .private_segment_fixed_size: 0
  .sgpr_count: 10
  .sgpr_spill_count: 0
  .symbol: _Z9vectorAddPfS_S_i.kd
  .uniform_work_group_size: 1
  .uses_dynamic_stack: false
  .vgpr_count: 8
  .vgpr_spill_count: 0
  .wavefront_size: 64
  .language: OpenCL C
  .language_version:
  - 2
  - 0
amdhsa.target: amdgcn-amd-amdhsa--gfx950
amdhsa.version:
- 1
- 2
...

	.end_amdgpu_metadata
