/*
 * arch/arm/plat-ambarella/include/plat/gpio.h
 *
 * Author: Anthony Ginger <hfjiang@ambarella.com>
 *
 * Copyright (C) 2004-2010, Ambarella, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 *
 */

#ifndef __PLAT_AMBARELLA_GPIO_H__
#define __PLAT_AMBARELLA_GPIO_H__

/* ==========================================================================*/
#if (CHIP_REV == A7L)
#define GPIO_INSTANCES			4
#define GPIO_MAX_LINES			128
#elif (CHIP_REV == A5S)
#define GPIO_INSTANCES			3
#define GPIO_MAX_LINES			96
#elif (CHIP_REV == S2)
#define GPIO_INSTANCES			5
#define GPIO_MAX_LINES			138
#elif (CHIP_REV == I1)
#define GPIO_INSTANCES			6
#define GPIO_MAX_LINES			192
#elif (CHIP_REV == A8)
#define GPIO_INSTANCES			1
#define GPIO_MAX_LINES			16
#elif (CHIP_REV == S2L)
#define GPIO_INSTANCES			4
#define GPIO_MAX_LINES			113
#else
#error "Not supported!"
#endif

/* ==========================================================================*/
#define GPIO0_OFFSET			0x9000
#define GPIO1_OFFSET			0xA000
#define GPIO2_OFFSET			0xE000
#if (CHIP_REV == I1) || (CHIP_REV == S2) || (CHIP_REV == S2L)
#define GPIO3_OFFSET			0x10000
#elif (CHIP_REV == A7L)
#define GPIO3_OFFSET			0x1E000
#else
#define GPIO3_OFFSET			0x1F000
#endif
#define GPIO4_OFFSET			0x11000
#define GPIO5_OFFSET			0x12000

#define GPIO0_BASE			(APB_BASE + GPIO0_OFFSET)
#define GPIO1_BASE			(APB_BASE + GPIO1_OFFSET)
#define GPIO2_BASE			(APB_BASE + GPIO2_OFFSET)
#define GPIO3_BASE			(APB_BASE + GPIO3_OFFSET)
#define GPIO4_BASE			(APB_BASE + GPIO4_OFFSET)
#define GPIO5_BASE			(APB_BASE + GPIO5_OFFSET)

#define GPIO0_REG(x)			(GPIO0_BASE + (x))
#define GPIO1_REG(x)			(GPIO1_BASE + (x))
#define GPIO2_REG(x)			(GPIO2_BASE + (x))
#define GPIO3_REG(x)			(GPIO3_BASE + (x))
#define GPIO4_REG(x)			(GPIO4_BASE + (x))
#define GPIO5_REG(x)			(GPIO5_BASE + (x))

/* ==========================================================================*/
#if (CHIP_REV == I1) || (CHIP_REV == A7L) || (CHIP_REV == S2) || \
    (CHIP_REV == A8)
#define GPIO_PAD_PULL_CTRL_VERSION		1
#elif (CHIP_REV == S2L)
#define GPIO_PAD_PULL_CTRL_VERSION		2
#else
#define GPIO_PAD_PULL_CTRL_VERSION		0
#endif

#if (GPIO_PAD_PULL_CTRL_VERSION == 1)
#define GPIO_PAD_PULL_OFFSET		0xD000
#elif (GPIO_PAD_PULL_CTRL_VERSION == 2)
#define GPIO_PAD_PULL_OFFSET		0x15000
#endif

#define GPIO_PAD_PULL_EN_0_OFFSET	0x80
#define GPIO_PAD_PULL_EN_1_OFFSET	0x84
#define GPIO_PAD_PULL_EN_2_OFFSET	0x88
#define GPIO_PAD_PULL_EN_3_OFFSET	0x8C
#define GPIO_PAD_PULL_EN_4_OFFSET	0x90
#define GPIO_PAD_PULL_EN_5_OFFSET	0x54
#define GPIO_PAD_PULL_DIR_0_OFFSET	0x94
#define GPIO_PAD_PULL_DIR_1_OFFSET	0x98
#define GPIO_PAD_PULL_DIR_2_OFFSET	0x9C
#define GPIO_PAD_PULL_DIR_3_OFFSET	0xA0
#define GPIO_PAD_PULL_DIR_4_OFFSET	0xA4
#define GPIO_PAD_PULL_DIR_5_OFFSET	0x58

#define GPIO_PAD_PULL_BASE		(APB_BASE + GPIO_PAD_PULL_OFFSET)
#define GPIO_PAD_PULL_REG(x)		(GPIO_PAD_PULL_BASE + (x))

/* ==========================================================================*/
#define GPIO_DATA_OFFSET		0x00
#define GPIO_DIR_OFFSET			0x04
#define GPIO_IS_OFFSET			0x08
#define GPIO_IBE_OFFSET			0x0c
#define GPIO_IEV_OFFSET			0x10
#define GPIO_IE_OFFSET			0x14
#define GPIO_AFSEL_OFFSET		0x18
#define GPIO_RIS_OFFSET			0x1c
#define GPIO_MIS_OFFSET			0x20
#define GPIO_IC_OFFSET			0x24
#define GPIO_MASK_OFFSET		0x28
#define GPIO_ENABLE_OFFSET		0x2c

/* ==========================================================================*/

#define IOMUX_REG0_0_OFFSET		0x00
#define IOMUX_REG0_1_OFFSET		0x04
#define IOMUX_REG0_2_OFFSET		0x08
#define IOMUX_REG1_0_OFFSET		0x0c
#define IOMUX_REG1_1_OFFSET		0x10
#define IOMUX_REG1_2_OFFSET		0x14
#define IOMUX_REG2_0_OFFSET		0x18
#define IOMUX_REG2_1_OFFSET		0x1c
#define IOMUX_REG2_2_OFFSET		0x20
#define IOMUX_REG3_0_OFFSET		0x24
#define IOMUX_REG3_1_OFFSET		0x28
#define IOMUX_REG3_2_OFFSET		0x2c
#define IOMUX_CTRL_SET_OFFSET		0xf0
#define IOMUX_REG_OFFSET(bank, n)	(((bank) * 0xc) + ((n) * 4))

#define IOMUX_OFFSET			0x16000
#define IOMUX_BASE			(APB_BASE + IOMUX_OFFSET)
#define IOMUX_REG(x)			(IOMUX_BASE + (x))

/* ==========================================================================*/
#define GPIO_BANK_SIZE			32
#define AMBGPIO_SIZE			(GPIO_INSTANCES * GPIO_BANK_SIZE)

#ifndef CONFIG_AMBARELLA_EXT_GPIO_NUM
#define CONFIG_AMBARELLA_EXT_GPIO_NUM	(64)
#endif
#define EXT_GPIO(x)			(AMBGPIO_SIZE + x)

#define ARCH_NR_GPIOS			EXT_GPIO(CONFIG_AMBARELLA_EXT_GPIO_NUM)

/* ==========================================================================*/
#define GPIO(x)				(x)

#define GPIO_HIGH			1
#define GPIO_LOW			0

#define GPIO_FUNC_SW_INPUT		0
#define GPIO_FUNC_SW_OUTPUT		1
#define GPIO_FUNC_HW			2

/* ==========================================================================*/
#ifndef __ASSEMBLER__
#include <asm-generic/gpio.h>
#include <plat/irq.h>

#define gpio_get_value	__gpio_get_value
#define gpio_set_value	__gpio_set_value
#define gpio_cansleep	__gpio_cansleep
#define gpio_to_irq	__gpio_to_irq

static inline int irq_to_gpio(unsigned irq)
{
	if ((irq > GPIO_INT_VEC(0)) && (irq < NR_IRQS))
		return irq - GPIO_INT_VEC(0);

	return -EINVAL;
}

/* ==========================================================================*/
struct ambarella_gpio_io_info {
	int	gpio_id;
	int	active_level;
	int	active_delay;		//ms
};
#define AMBA_GPIO_IO_MODULE_PARAM_CALL(name_prefix, arg, perm) \
	module_param_cb(name_prefix##gpio_id, &param_ops_int, &(arg.gpio_id), perm); \
	module_param_cb(name_prefix##active_level, &param_ops_int, &(arg.active_level), perm); \
	module_param_cb(name_prefix##active_delay, &param_ops_int, &(arg.active_delay), perm)
#define AMBA_GPIO_RESET_MODULE_PARAM_CALL(name_prefix, arg, perm) \
	module_param_cb(name_prefix##gpio_id, &param_ops_int, &(arg.gpio_id), perm); \
	module_param_cb(name_prefix##active_level, &param_ops_int, &(arg.active_level), perm); \
	module_param_cb(name_prefix##active_delay, &param_ops_int, &(arg.active_delay), perm)

extern int ambarella_set_gpio_output(
	struct ambarella_gpio_io_info *pinfo, u32 on);
extern int ambarella_set_gpio_reset(
	struct ambarella_gpio_io_info *pinfo);

struct ambarella_gpio_irq_info {
	int	irq_gpio;
	int	irq_line;
	int	irq_type;
	int	irq_gpio_val;
	int	irq_gpio_mode;
};
#define AMBA_GPIO_IRQ_MODULE_PARAM_CALL(name_prefix, arg, perm) \
	module_param_cb(name_prefix##irq_gpio, &param_ops_int, &(arg.irq_gpio), perm); \
	module_param_cb(name_prefix##irq_line, &param_ops_int, &(arg.irq_line), perm); \
	module_param_cb(name_prefix##irq_type, &param_ops_int, &(arg.irq_type), perm); \
	module_param_cb(name_prefix##irq_gpio_val, &param_ops_int, &(arg.irq_gpio_val), perm); \
	module_param_cb(name_prefix##irq_gpio_mode, &param_ops_int, &(arg.irq_gpio_mode), perm)

/* ==========================================================================*/
extern int ambarella_init_gpio(void);
extern void ambarella_gpio_set_valid(unsigned pin, int valid);

extern void ambarella_gpio_config(int id, int func);
extern void ambarella_gpio_set(int id, int value);
extern int ambarella_gpio_get(int id);

extern void ambarella_gpio_raw_lock(u32 id, unsigned long *pflags);
extern void ambarella_gpio_raw_unlock(u32 id, unsigned long *pflags);

#endif /* __ASSEMBLER__ */
/* ==========================================================================*/

#endif /* __PLAT_AMBARELLA_GPIO_H__ */

