# DigitalSystemsDesign---Fall2017-2018
The Digital Systems Design @ Sharif University of Technology ---Fall2017-2018

HW1: Implementing a multiplier in Verilog language. For this, several simpler modules are implemented.

HW2: Implementing a Han Carlson Adder + testing different delaying scenarios in Verilog.

HW3: Implementing a receiver-transmitter module working in a serial fashion in Verilog.

HW5: Implementing an IPCore module. 
