ARM GAS  /tmp/cczvjJoD.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.rodata.CHANNEL_OFFSET_TAB,"a",%progbits
  18              		.align	2
  21              	CHANNEL_OFFSET_TAB:
  22 0000 08       		.byte	8
  23 0001 1C       		.byte	28
  24 0002 30       		.byte	48
  25 0003 44       		.byte	68
  26 0004 58       		.byte	88
  27 0005 6C       		.byte	108
  28 0006 80       		.byte	-128
  29              		.global	aPLLMULFactorTable
  30              		.section	.rodata.aPLLMULFactorTable,"a",%progbits
  31              		.align	2
  34              	aPLLMULFactorTable:
  35 0000 02       		.byte	2
  36 0001 03       		.byte	3
  37 0002 04       		.byte	4
  38 0003 05       		.byte	5
  39 0004 06       		.byte	6
  40 0005 07       		.byte	7
  41 0006 08       		.byte	8
  42 0007 09       		.byte	9
  43 0008 0A       		.byte	10
  44 0009 0B       		.byte	11
  45 000a 0C       		.byte	12
  46 000b 0D       		.byte	13
  47 000c 0E       		.byte	14
  48 000d 0F       		.byte	15
  49 000e 10       		.byte	16
  50 000f 10       		.byte	16
  51              		.global	aPredivFactorTable
  52              		.section	.rodata.aPredivFactorTable,"a",%progbits
  53              		.align	2
  56              	aPredivFactorTable:
  57 0000 01       		.byte	1
  58 0001 02       		.byte	2
  59 0002 03       		.byte	3
  60 0003 04       		.byte	4
  61 0004 05       		.byte	5
  62 0005 06       		.byte	6
  63 0006 07       		.byte	7
ARM GAS  /tmp/cczvjJoD.s 			page 2


  64 0007 08       		.byte	8
  65 0008 09       		.byte	9
  66 0009 0A       		.byte	10
  67 000a 0B       		.byte	11
  68 000b 0C       		.byte	12
  69 000c 0D       		.byte	13
  70 000d 0E       		.byte	14
  71 000e 0F       		.byte	15
  72 000f 10       		.byte	16
  73              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  74              		.align	1
  75              		.global	HAL_RCC_DeInit
  76              		.syntax unified
  77              		.thumb
  78              		.thumb_func
  79              		.fpu fpv4-sp-d16
  81              	HAL_RCC_DeInit:
  82              	.LFB695:
  83              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c"
   1:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @file    stm32f3xx_hal_rcc.c
   4:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *       
  11:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim                
  12:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  16:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  18:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  28:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  31:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, I2C, I2S, TIM, USB FS)
  32:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  33:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC Limitations #####
  34:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  35:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  36:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  37:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  38:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       from/to registers.
ARM GAS  /tmp/cczvjJoD.s 			page 3


  39:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  40:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  41:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  42:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  43:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       Workarounds:
  44:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  45:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  46:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  47:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
  48:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  49:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @attention
  50:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  51:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  52:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  53:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  54:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * are permitted provided that the following conditions are met:
  55:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  56:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer.
  57:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  58:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer in the documentation
  59:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      and/or other materials provided with the distribution.
  60:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  61:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      may be used to endorse or promote products derived from this software
  62:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      without specific prior written permission.
  63:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  64:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  65:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  66:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  67:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  68:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  69:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  70:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  71:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  72:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  73:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  74:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  75:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************  
  76:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** */
  77:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  78:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  79:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #include "stm32f3xx_hal.h"
  80:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  81:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @addtogroup STM32F3xx_HAL_Driver
  82:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  83:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  84:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  85:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC RCC
  86:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** * @brief RCC HAL module driver
  87:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  88:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  89:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  90:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  91:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  92:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  93:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  94:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  95:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  * @{
ARM GAS  /tmp/cczvjJoD.s 			page 4


  96:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  */
  97:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
  98:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
  99:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
 100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
 101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
 105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
 106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
 110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
 111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
 112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                        10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
 123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                          9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};
 125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim    
 140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and APB2).
 147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the PLL as System clock source.
 151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The HSI clock can be used also to clock the USART and I2C peripherals.
 152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/cczvjJoD.s 			page 5


 153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source.
 155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz)
 163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB FS (48 MHz)
 164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The third output may be used to generate the clock for the ADC peripherals (up to 72 M
 165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The fourth output may be used to generate the clock for the TIM peripherals (144 MHz)
 166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M4 NMI 
 171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSE, LSI, LSE or PLL
 174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock (divided by 2) output on pin (such as PA8 pin).
 175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           HSE and PLL.
 179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) All the peripheral clocks are derived from the System clock (SYSCLK) except:
 187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The FLASH program/erase clock  which is always HSI 8MHz clock.
 188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USB 48 MHz clock which is derived from the PLL VCO clock.
 189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
 190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The I2C clock which can be derived as well from HSI 8MHz clock.
 191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The ADC clock which is derived from PLL output.
 192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC
 193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              (HSE divided by a programmable prescaler). The System clock (SYSCLK)
 194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              frequency must be higher or equal to the RTC clock frequency.
 195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) IWDG clock which is always the LSI clock.
 196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) For the STM32F3xx devices, the maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 
 198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and
 201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              prefetch is disabled.
 202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 206:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /*
 207:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 208:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 209:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
ARM GAS  /tmp/cczvjJoD.s 			page 6


 210:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 211:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 212:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 213:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 214:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 215:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 216:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 217:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 218:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 219:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 220:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 221:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 222:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 223:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSE and PLL OFF
 224:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 225:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - All interrupts disabled
 227:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 228:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - Peripheral clocks
 229:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 230:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 231:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 232:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DeInit(void)
 233:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  84              		.loc 1 233 0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 1, uses_anonymous_args = 0
  88              		@ link register save eliminated.
  89 0000 80B4     		push	{r7}
  90              	.LCFI0:
  91              		.cfi_def_cfa_offset 4
  92              		.cfi_offset 7, -4
  93 0002 00AF     		add	r7, sp, #0
  94              	.LCFI1:
  95              		.cfi_def_cfa_register 7
 234:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSION bit, HSITRIM[4:0] bits to the reset value*/
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4); 
  96              		.loc 1 235 0
  97 0004 164B     		ldr	r3, .L2
  98 0006 1B68     		ldr	r3, [r3]
  99 0008 154A     		ldr	r2, .L2
 100 000a 43F08103 		orr	r3, r3, #129
 101 000e 1360     		str	r3, [r2]
 236:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0] and MCOSEL[2:0] bits */
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2 | RCC_CFGR_MCO
 102              		.loc 1 238 0
 103 0010 134B     		ldr	r3, .L2
 104 0012 5A68     		ldr	r2, [r3, #4]
 105 0014 1249     		ldr	r1, .L2
 106 0016 134B     		ldr	r3, .L2+4
 107 0018 1340     		ands	r3, r3, r2
 108 001a 4B60     		str	r3, [r1, #4]
 239:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEON, CSSON, PLLON bits */
 241:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
ARM GAS  /tmp/cczvjJoD.s 			page 7


 109              		.loc 1 241 0
 110 001c 104B     		ldr	r3, .L2
 111 001e 1B68     		ldr	r3, [r3]
 112 0020 0F4A     		ldr	r2, .L2
 113 0022 23F08473 		bic	r3, r3, #17301504
 114 0026 23F48033 		bic	r3, r3, #65536
 115 002a 1360     		str	r3, [r2]
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 243:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 116              		.loc 1 244 0
 117 002c 0C4B     		ldr	r3, .L2
 118 002e 1B68     		ldr	r3, [r3]
 119 0030 0B4A     		ldr	r2, .L2
 120 0032 23F48023 		bic	r3, r3, #262144
 121 0036 1360     		str	r3, [r2]
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 246:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR register */
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 122              		.loc 1 247 0
 123 0038 094B     		ldr	r3, .L2
 124 003a 0022     		movs	r2, #0
 125 003c 5A60     		str	r2, [r3, #4]
 248:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR2 register */
 250:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 126              		.loc 1 250 0
 127 003e 084B     		ldr	r3, .L2
 128 0040 0022     		movs	r2, #0
 129 0042 DA62     		str	r2, [r3, #44]
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 252:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR3 register */
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR3);
 130              		.loc 1 253 0
 131 0044 064B     		ldr	r3, .L2
 132 0046 0022     		movs	r2, #0
 133 0048 1A63     		str	r2, [r3, #48]
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 255:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Disable all interrupts */
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 134              		.loc 1 256 0
 135 004a 054B     		ldr	r3, .L2
 136 004c 0022     		movs	r2, #0
 137 004e 9A60     		str	r2, [r3, #8]
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 258:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 138              		.loc 1 259 0
 139 0050 054B     		ldr	r3, .L2+8
 140 0052 064A     		ldr	r2, .L2+12
 141 0054 1A60     		str	r2, [r3]
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 142              		.loc 1 260 0
 143 0056 00BF     		nop
 144 0058 BD46     		mov	sp, r7
 145              	.LCFI2:
 146              		.cfi_def_cfa_register 13
ARM GAS  /tmp/cczvjJoD.s 			page 8


 147              		@ sp needed
 148 005a 5DF8047B 		ldr	r7, [sp], #4
 149              	.LCFI3:
 150              		.cfi_restore 7
 151              		.cfi_def_cfa_offset 0
 152 005e 7047     		bx	lr
 153              	.L3:
 154              		.align	2
 155              	.L2:
 156 0060 00100240 		.word	1073876992
 157 0064 0CC0FFF8 		.word	-117456884
 158 0068 00000000 		.word	SystemCoreClock
 159 006c 00127A00 		.word	8000000
 160              		.cfi_endproc
 161              	.LFE695:
 163              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 164              		.align	1
 165              		.global	HAL_RCC_OscConfig
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 169              		.fpu fpv4-sp-d16
 171              	HAL_RCC_OscConfig:
 172              	.LFB696:
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 262:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 264:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 269:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 274:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 276:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 173              		.loc 1 277 0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 512
 176              		@ frame_needed = 1, uses_anonymous_args = 0
 177 0000 80B5     		push	{r7, lr}
 178              	.LCFI4:
 179              		.cfi_def_cfa_offset 8
 180              		.cfi_offset 7, -8
 181              		.cfi_offset 14, -4
 182 0002 ADF5007D 		sub	sp, sp, #512
 183              	.LCFI5:
 184              		.cfi_def_cfa_offset 520
 185 0006 00AF     		add	r7, sp, #0
 186              	.LCFI6:
 187              		.cfi_def_cfa_register 7
 188 0008 3B1D     		adds	r3, r7, #4
ARM GAS  /tmp/cczvjJoD.s 			page 9


 189 000a 1860     		str	r0, [r3]
 278:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****    uint32_t tickstart = 0U;
 190              		.loc 1 278 0
 191 000c 0023     		movs	r3, #0
 192 000e C7F8F831 		str	r3, [r7, #504]
 279:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 193              		.loc 1 285 0
 194 0012 3B1D     		adds	r3, r7, #4
 195 0014 1B68     		ldr	r3, [r3]
 196 0016 1B68     		ldr	r3, [r3]
 197 0018 03F00103 		and	r3, r3, #1
 198 001c 002B     		cmp	r3, #0
 199 001e 00F06E81 		beq	.L5
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 287:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 290:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 200              		.loc 1 291 0
 201 0022 B54B     		ldr	r3, .L142
 202 0024 5B68     		ldr	r3, [r3, #4]
 203 0026 03F00C03 		and	r3, r3, #12
 204 002a 042B     		cmp	r3, #4
 205 002c 0CD0     		beq	.L6
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 206              		.loc 1 292 0
 207 002e B24B     		ldr	r3, .L142
 208 0030 5B68     		ldr	r3, [r3, #4]
 209 0032 03F00C03 		and	r3, r3, #12
 210 0036 082B     		cmp	r3, #8
 211 0038 5AD1     		bne	.L7
 212              		.loc 1 292 0 is_stmt 0 discriminator 1
 213 003a AF4B     		ldr	r3, .L142
 214 003c 5B68     		ldr	r3, [r3, #4]
 215 003e 03F48033 		and	r3, r3, #65536
 216 0042 B3F5803F 		cmp	r3, #65536
 217 0046 53D1     		bne	.L7
 218              	.L6:
 219 0048 4FF40033 		mov	r3, #131072
 220 004c C7F8F431 		str	r3, [r7, #500]
 221              	.LBB166:
 222              	.LBB167:
 223              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
ARM GAS  /tmp/cczvjJoD.s 			page 10


   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cczvjJoD.s 			page 11


  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/cczvjJoD.s 			page 12


 122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/cczvjJoD.s 			page 13


 179:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  /tmp/cczvjJoD.s 			page 14


 236:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cczvjJoD.s 			page 15


 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
ARM GAS  /tmp/cczvjJoD.s 			page 16


 350:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
ARM GAS  /tmp/cczvjJoD.s 			page 17


 407:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 409:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 463:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cczvjJoD.s 			page 18


 464:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 478:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 479:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 483:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cczvjJoD.s 			page 19


 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 224              		.loc 2 531 0 is_stmt 1
 225 0050 D7F8F431 		ldr	r3, [r7, #500]
 226              		.syntax unified
 227              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 228 0054 93FAA3F3 		rbit r3, r3
 229              	@ 0 "" 2
 230              		.thumb
 231              		.syntax unified
 232 0058 C7F8F031 		str	r3, [r7, #496]
 532:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 536:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 233              		.loc 2 544 0
 234 005c D7F8F031 		ldr	r3, [r7, #496]
 235              	.LBE167:
 236              	.LBE166:
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 237              		.loc 1 294 0
 238 0060 B3FA83F3 		clz	r3, r3
 239 0064 DBB2     		uxtb	r3, r3
 240 0066 5B09     		lsrs	r3, r3, #5
 241 0068 DBB2     		uxtb	r3, r3
 242 006a 43F00103 		orr	r3, r3, #1
 243 006e DBB2     		uxtb	r3, r3
 244 0070 012B     		cmp	r3, #1
 245 0072 02D1     		bne	.L9
 246              		.loc 1 294 0 is_stmt 0 discriminator 1
 247 0074 A04B     		ldr	r3, .L142
 248 0076 1B68     		ldr	r3, [r3]
 249 0078 15E0     		b	.L10
 250              	.L9:
 251 007a 4FF40033 		mov	r3, #131072
 252 007e C7F8EC31 		str	r3, [r7, #492]
 253              	.LBB168:
 254              	.LBB169:
ARM GAS  /tmp/cczvjJoD.s 			page 20


 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 255              		.loc 2 531 0 is_stmt 1 discriminator 2
 256 0082 D7F8EC31 		ldr	r3, [r7, #492]
 257              		.syntax unified
 258              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 259 0086 93FAA3F3 		rbit r3, r3
 260              	@ 0 "" 2
 261              		.thumb
 262              		.syntax unified
 263 008a C7F8E831 		str	r3, [r7, #488]
 264 008e 4FF40033 		mov	r3, #131072
 265 0092 C7F8E431 		str	r3, [r7, #484]
 266              	.LBE169:
 267              	.LBE168:
 268              	.LBB170:
 269              	.LBB171:
 270 0096 D7F8E431 		ldr	r3, [r7, #484]
 271              		.syntax unified
 272              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 273 009a 93FAA3F3 		rbit r3, r3
 274              	@ 0 "" 2
 275              		.thumb
 276              		.syntax unified
 277 009e C7F8E031 		str	r3, [r7, #480]
 278              	.LBE171:
 279              	.LBE170:
 280              		.loc 1 294 0 discriminator 2
 281 00a2 954B     		ldr	r3, .L142
 282 00a4 5B6A     		ldr	r3, [r3, #36]
 283              	.L10:
 284 00a6 4FF40032 		mov	r2, #131072
 285 00aa C7F8DC21 		str	r2, [r7, #476]
 286              	.LBB172:
 287              	.LBB173:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 288              		.loc 2 531 0 discriminator 12
 289 00ae D7F8DC21 		ldr	r2, [r7, #476]
 290              		.syntax unified
 291              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 292 00b2 92FAA2F2 		rbit r2, r2
 293              	@ 0 "" 2
 294              		.thumb
 295              		.syntax unified
 296 00b6 C7F8D821 		str	r2, [r7, #472]
 297              		.loc 2 544 0 discriminator 12
 298 00ba D7F8D821 		ldr	r2, [r7, #472]
 299              	.LBE173:
 300              	.LBE172:
 301              		.loc 1 294 0 discriminator 12
 302 00be B2FA82F2 		clz	r2, r2
 303 00c2 52B2     		sxtb	r2, r2
 304 00c4 42F02002 		orr	r2, r2, #32
 305 00c8 52B2     		sxtb	r2, r2
 306 00ca D2B2     		uxtb	r2, r2
 307 00cc 02F01F02 		and	r2, r2, #31
 308 00d0 0121     		movs	r1, #1
 309 00d2 01FA02F2 		lsl	r2, r1, r2
ARM GAS  /tmp/cczvjJoD.s 			page 21


 310 00d6 1340     		ands	r3, r3, r2
 311 00d8 002B     		cmp	r3, #0
 312 00da 00F00F81 		beq	.L141
 313              		.loc 1 294 0 is_stmt 0 discriminator 13
 314 00de 3B1D     		adds	r3, r7, #4
 315 00e0 1B68     		ldr	r3, [r3]
 316 00e2 5B68     		ldr	r3, [r3, #4]
 317 00e4 002B     		cmp	r3, #0
 318 00e6 40F00981 		bne	.L141
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 319              		.loc 1 296 0 is_stmt 1
 320 00ea 0123     		movs	r3, #1
 321 00ec 00F06BBE 		b	.L15
 322              	.L7:
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 300:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 302:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 323              		.loc 1 302 0
 324 00f0 3B1D     		adds	r3, r7, #4
 325 00f2 1B68     		ldr	r3, [r3]
 326 00f4 5B68     		ldr	r3, [r3, #4]
 327 00f6 B3F5803F 		cmp	r3, #65536
 328 00fa 06D1     		bne	.L16
 329              		.loc 1 302 0 is_stmt 0 discriminator 1
 330 00fc 7E4B     		ldr	r3, .L142
 331 00fe 1B68     		ldr	r3, [r3]
 332 0100 7D4A     		ldr	r2, .L142
 333 0102 43F48033 		orr	r3, r3, #65536
 334 0106 1360     		str	r3, [r2]
 335 0108 30E0     		b	.L17
 336              	.L16:
 337              		.loc 1 302 0 discriminator 2
 338 010a 3B1D     		adds	r3, r7, #4
 339 010c 1B68     		ldr	r3, [r3]
 340 010e 5B68     		ldr	r3, [r3, #4]
 341 0110 002B     		cmp	r3, #0
 342 0112 0CD1     		bne	.L18
 343              		.loc 1 302 0 discriminator 3
 344 0114 784B     		ldr	r3, .L142
 345 0116 1B68     		ldr	r3, [r3]
 346 0118 774A     		ldr	r2, .L142
 347 011a 23F48033 		bic	r3, r3, #65536
 348 011e 1360     		str	r3, [r2]
 349 0120 754B     		ldr	r3, .L142
 350 0122 1B68     		ldr	r3, [r3]
 351 0124 744A     		ldr	r2, .L142
 352 0126 23F48023 		bic	r3, r3, #262144
 353 012a 1360     		str	r3, [r2]
 354 012c 1EE0     		b	.L17
 355              	.L18:
 356              		.loc 1 302 0 discriminator 4
 357 012e 3B1D     		adds	r3, r7, #4
 358 0130 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cczvjJoD.s 			page 22


 359 0132 5B68     		ldr	r3, [r3, #4]
 360 0134 B3F5A02F 		cmp	r3, #327680
 361 0138 0CD1     		bne	.L19
 362              		.loc 1 302 0 discriminator 5
 363 013a 6F4B     		ldr	r3, .L142
 364 013c 1B68     		ldr	r3, [r3]
 365 013e 6E4A     		ldr	r2, .L142
 366 0140 43F48023 		orr	r3, r3, #262144
 367 0144 1360     		str	r3, [r2]
 368 0146 6C4B     		ldr	r3, .L142
 369 0148 1B68     		ldr	r3, [r3]
 370 014a 6B4A     		ldr	r2, .L142
 371 014c 43F48033 		orr	r3, r3, #65536
 372 0150 1360     		str	r3, [r2]
 373 0152 0BE0     		b	.L17
 374              	.L19:
 375              		.loc 1 302 0 discriminator 6
 376 0154 684B     		ldr	r3, .L142
 377 0156 1B68     		ldr	r3, [r3]
 378 0158 674A     		ldr	r2, .L142
 379 015a 23F48033 		bic	r3, r3, #65536
 380 015e 1360     		str	r3, [r2]
 381 0160 654B     		ldr	r3, .L142
 382 0162 1B68     		ldr	r3, [r3]
 383 0164 644A     		ldr	r2, .L142
 384 0166 23F48023 		bic	r3, r3, #262144
 385 016a 1360     		str	r3, [r2]
 386              	.L17:
 303:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 305:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the HSE predivision factor --------------------------------*/
 306:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 387              		.loc 1 306 0 is_stmt 1
 388 016c 624B     		ldr	r3, .L142
 389 016e DB6A     		ldr	r3, [r3, #44]
 390 0170 23F00F02 		bic	r2, r3, #15
 391 0174 3B1D     		adds	r3, r7, #4
 392 0176 1B68     		ldr	r3, [r3]
 393 0178 9B68     		ldr	r3, [r3, #8]
 394 017a 5F49     		ldr	r1, .L142
 395 017c 1343     		orrs	r3, r3, r2
 396 017e CB62     		str	r3, [r1, #44]
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 308:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 309:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Check the HSE State */
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 397              		.loc 1 310 0
 398 0180 3B1D     		adds	r3, r7, #4
 399 0182 1B68     		ldr	r3, [r3]
 400 0184 5B68     		ldr	r3, [r3, #4]
 401 0186 002B     		cmp	r3, #0
 402 0188 5AD0     		beq	.L20
 311:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 312:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 403              		.loc 1 313 0
 404 018a FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/cczvjJoD.s 			page 23


 405 018e C7F8F801 		str	r0, [r7, #504]
 314:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is ready */
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 406              		.loc 1 316 0
 407 0192 0AE0     		b	.L21
 408              	.L28:
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 409              		.loc 1 318 0
 410 0194 FFF7FEFF 		bl	HAL_GetTick
 411 0198 0246     		mov	r2, r0
 412 019a D7F8F831 		ldr	r3, [r7, #504]
 413 019e D31A     		subs	r3, r2, r3
 414 01a0 642B     		cmp	r3, #100
 415 01a2 02D9     		bls	.L21
 319:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 320:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 416              		.loc 1 320 0
 417 01a4 0323     		movs	r3, #3
 418 01a6 00F00EBE 		b	.L15
 419              	.L21:
 420 01aa 4FF40033 		mov	r3, #131072
 421 01ae C7F8D431 		str	r3, [r7, #468]
 422              	.LBB174:
 423              	.LBB175:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 424              		.loc 2 531 0
 425 01b2 D7F8D431 		ldr	r3, [r7, #468]
 426              		.syntax unified
 427              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 428 01b6 93FAA3F3 		rbit r3, r3
 429              	@ 0 "" 2
 430              		.thumb
 431              		.syntax unified
 432 01ba C7F8D031 		str	r3, [r7, #464]
 433              		.loc 2 544 0
 434 01be D7F8D031 		ldr	r3, [r7, #464]
 435              	.LBE175:
 436              	.LBE174:
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 437              		.loc 1 316 0
 438 01c2 B3FA83F3 		clz	r3, r3
 439 01c6 DBB2     		uxtb	r3, r3
 440 01c8 5B09     		lsrs	r3, r3, #5
 441 01ca DBB2     		uxtb	r3, r3
 442 01cc 43F00103 		orr	r3, r3, #1
 443 01d0 DBB2     		uxtb	r3, r3
 444 01d2 012B     		cmp	r3, #1
 445 01d4 02D1     		bne	.L23
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 446              		.loc 1 316 0 is_stmt 0 discriminator 1
 447 01d6 484B     		ldr	r3, .L142
 448 01d8 1B68     		ldr	r3, [r3]
 449 01da 15E0     		b	.L24
 450              	.L23:
 451 01dc 4FF40033 		mov	r3, #131072
ARM GAS  /tmp/cczvjJoD.s 			page 24


 452 01e0 C7F8CC31 		str	r3, [r7, #460]
 453              	.LBB176:
 454              	.LBB177:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455              		.loc 2 531 0 is_stmt 1 discriminator 2
 456 01e4 D7F8CC31 		ldr	r3, [r7, #460]
 457              		.syntax unified
 458              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 459 01e8 93FAA3F3 		rbit r3, r3
 460              	@ 0 "" 2
 461              		.thumb
 462              		.syntax unified
 463 01ec C7F8C831 		str	r3, [r7, #456]
 464 01f0 4FF40033 		mov	r3, #131072
 465 01f4 C7F8C431 		str	r3, [r7, #452]
 466              	.LBE177:
 467              	.LBE176:
 468              	.LBB178:
 469              	.LBB179:
 470 01f8 D7F8C431 		ldr	r3, [r7, #452]
 471              		.syntax unified
 472              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 473 01fc 93FAA3F3 		rbit r3, r3
 474              	@ 0 "" 2
 475              		.thumb
 476              		.syntax unified
 477 0200 C7F8C031 		str	r3, [r7, #448]
 478              	.LBE179:
 479              	.LBE178:
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 480              		.loc 1 316 0 discriminator 2
 481 0204 3C4B     		ldr	r3, .L142
 482 0206 5B6A     		ldr	r3, [r3, #36]
 483              	.L24:
 484 0208 4FF40032 		mov	r2, #131072
 485 020c C7F8BC21 		str	r2, [r7, #444]
 486              	.LBB180:
 487              	.LBB181:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 488              		.loc 2 531 0 discriminator 12
 489 0210 D7F8BC21 		ldr	r2, [r7, #444]
 490              		.syntax unified
 491              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 492 0214 92FAA2F2 		rbit r2, r2
 493              	@ 0 "" 2
 494              		.thumb
 495              		.syntax unified
 496 0218 C7F8B821 		str	r2, [r7, #440]
 497              		.loc 2 544 0 discriminator 12
 498 021c D7F8B821 		ldr	r2, [r7, #440]
 499              	.LBE181:
 500              	.LBE180:
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 501              		.loc 1 316 0 discriminator 12
 502 0220 B2FA82F2 		clz	r2, r2
 503 0224 52B2     		sxtb	r2, r2
 504 0226 42F02002 		orr	r2, r2, #32
ARM GAS  /tmp/cczvjJoD.s 			page 25


 505 022a 52B2     		sxtb	r2, r2
 506 022c D2B2     		uxtb	r2, r2
 507 022e 02F01F02 		and	r2, r2, #31
 508 0232 0121     		movs	r1, #1
 509 0234 01FA02F2 		lsl	r2, r1, r2
 510 0238 1340     		ands	r3, r3, r2
 511 023a 002B     		cmp	r3, #0
 512 023c AAD0     		beq	.L28
 513 023e 5EE0     		b	.L5
 514              	.L20:
 321:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 322:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 323:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 324:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 326:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 515              		.loc 1 327 0
 516 0240 FFF7FEFF 		bl	HAL_GetTick
 517 0244 C7F8F801 		str	r0, [r7, #504]
 328:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 329:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 518              		.loc 1 330 0
 519 0248 0AE0     		b	.L29
 520              	.L36:
 331:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 521              		.loc 1 332 0
 522 024a FFF7FEFF 		bl	HAL_GetTick
 523 024e 0246     		mov	r2, r0
 524 0250 D7F8F831 		ldr	r3, [r7, #504]
 525 0254 D31A     		subs	r3, r2, r3
 526 0256 642B     		cmp	r3, #100
 527 0258 02D9     		bls	.L29
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 334:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 528              		.loc 1 334 0
 529 025a 0323     		movs	r3, #3
 530 025c 00F0B3BD 		b	.L15
 531              	.L29:
 532 0260 4FF40033 		mov	r3, #131072
 533 0264 C7F8B431 		str	r3, [r7, #436]
 534              	.LBB182:
 535              	.LBB183:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 536              		.loc 2 531 0
 537 0268 D7F8B431 		ldr	r3, [r7, #436]
 538              		.syntax unified
 539              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 540 026c 93FAA3F3 		rbit r3, r3
 541              	@ 0 "" 2
 542              		.thumb
 543              		.syntax unified
 544 0270 C7F8B031 		str	r3, [r7, #432]
 545              		.loc 2 544 0
 546 0274 D7F8B031 		ldr	r3, [r7, #432]
ARM GAS  /tmp/cczvjJoD.s 			page 26


 547              	.LBE183:
 548              	.LBE182:
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 549              		.loc 1 330 0
 550 0278 B3FA83F3 		clz	r3, r3
 551 027c DBB2     		uxtb	r3, r3
 552 027e 5B09     		lsrs	r3, r3, #5
 553 0280 DBB2     		uxtb	r3, r3
 554 0282 43F00103 		orr	r3, r3, #1
 555 0286 DBB2     		uxtb	r3, r3
 556 0288 012B     		cmp	r3, #1
 557 028a 02D1     		bne	.L31
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 558              		.loc 1 330 0 is_stmt 0 discriminator 1
 559 028c 1A4B     		ldr	r3, .L142
 560 028e 1B68     		ldr	r3, [r3]
 561 0290 15E0     		b	.L32
 562              	.L31:
 563 0292 4FF40033 		mov	r3, #131072
 564 0296 C7F8AC31 		str	r3, [r7, #428]
 565              	.LBB184:
 566              	.LBB185:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 567              		.loc 2 531 0 is_stmt 1 discriminator 2
 568 029a D7F8AC31 		ldr	r3, [r7, #428]
 569              		.syntax unified
 570              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 571 029e 93FAA3F3 		rbit r3, r3
 572              	@ 0 "" 2
 573              		.thumb
 574              		.syntax unified
 575 02a2 C7F8A831 		str	r3, [r7, #424]
 576 02a6 4FF40033 		mov	r3, #131072
 577 02aa C7F8A431 		str	r3, [r7, #420]
 578              	.LBE185:
 579              	.LBE184:
 580              	.LBB186:
 581              	.LBB187:
 582 02ae D7F8A431 		ldr	r3, [r7, #420]
 583              		.syntax unified
 584              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 585 02b2 93FAA3F3 		rbit r3, r3
 586              	@ 0 "" 2
 587              		.thumb
 588              		.syntax unified
 589 02b6 C7F8A031 		str	r3, [r7, #416]
 590              	.LBE187:
 591              	.LBE186:
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 592              		.loc 1 330 0 discriminator 2
 593 02ba 0F4B     		ldr	r3, .L142
 594 02bc 5B6A     		ldr	r3, [r3, #36]
 595              	.L32:
 596 02be 4FF40032 		mov	r2, #131072
 597 02c2 C7F89C21 		str	r2, [r7, #412]
 598              	.LBB188:
 599              	.LBB189:
ARM GAS  /tmp/cczvjJoD.s 			page 27


 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 600              		.loc 2 531 0 discriminator 12
 601 02c6 D7F89C21 		ldr	r2, [r7, #412]
 602              		.syntax unified
 603              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 604 02ca 92FAA2F2 		rbit r2, r2
 605              	@ 0 "" 2
 606              		.thumb
 607              		.syntax unified
 608 02ce C7F89821 		str	r2, [r7, #408]
 609              		.loc 2 544 0 discriminator 12
 610 02d2 D7F89821 		ldr	r2, [r7, #408]
 611              	.LBE189:
 612              	.LBE188:
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 613              		.loc 1 330 0 discriminator 12
 614 02d6 B2FA82F2 		clz	r2, r2
 615 02da 52B2     		sxtb	r2, r2
 616 02dc 42F02002 		orr	r2, r2, #32
 617 02e0 52B2     		sxtb	r2, r2
 618 02e2 D2B2     		uxtb	r2, r2
 619 02e4 02F01F02 		and	r2, r2, #31
 620 02e8 0121     		movs	r1, #1
 621 02ea 01FA02F2 		lsl	r2, r1, r2
 622 02ee 1340     		ands	r3, r3, r2
 623 02f0 002B     		cmp	r3, #0
 624 02f2 AAD1     		bne	.L36
 625 02f4 03E0     		b	.L5
 626              	.L143:
 627 02f6 00BF     		.align	2
 628              	.L142:
 629 02f8 00100240 		.word	1073876992
 630              	.L141:
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 631              		.loc 1 294 0
 632 02fc 00BF     		nop
 633              	.L5:
 335:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 336:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 337:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 338:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 340:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 634              		.loc 1 341 0
 635 02fe 3B1D     		adds	r3, r7, #4
 636 0300 1B68     		ldr	r3, [r3]
 637 0302 1B68     		ldr	r3, [r3]
 638 0304 03F00203 		and	r3, r3, #2
 639 0308 002B     		cmp	r3, #0
 640 030a 00F07081 		beq	.L37
 342:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 344:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 346:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 347:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
ARM GAS  /tmp/cczvjJoD.s 			page 28


 348:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 641              		.loc 1 348 0
 642 030e D04B     		ldr	r3, .L144
 643 0310 5B68     		ldr	r3, [r3, #4]
 644 0312 03F00C03 		and	r3, r3, #12
 645 0316 002B     		cmp	r3, #0
 646 0318 0BD0     		beq	.L38
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 647              		.loc 1 349 0
 648 031a CD4B     		ldr	r3, .L144
 649 031c 5B68     		ldr	r3, [r3, #4]
 650 031e 03F00C03 		and	r3, r3, #12
 651 0322 082B     		cmp	r3, #8
 652 0324 6DD1     		bne	.L39
 653              		.loc 1 349 0 is_stmt 0 discriminator 1
 654 0326 CA4B     		ldr	r3, .L144
 655 0328 5B68     		ldr	r3, [r3, #4]
 656 032a 03F48033 		and	r3, r3, #65536
 657 032e 002B     		cmp	r3, #0
 658 0330 67D1     		bne	.L39
 659              	.L38:
 660 0332 0223     		movs	r3, #2
 661 0334 C7F89431 		str	r3, [r7, #404]
 662              	.LBB190:
 663              	.LBB191:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664              		.loc 2 531 0 is_stmt 1
 665 0338 D7F89431 		ldr	r3, [r7, #404]
 666              		.syntax unified
 667              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 668 033c 93FAA3F3 		rbit r3, r3
 669              	@ 0 "" 2
 670              		.thumb
 671              		.syntax unified
 672 0340 C7F89031 		str	r3, [r7, #400]
 673              		.loc 2 544 0
 674 0344 D7F89031 		ldr	r3, [r7, #400]
 675              	.LBE191:
 676              	.LBE190:
 350:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 352:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 677              		.loc 1 352 0
 678 0348 B3FA83F3 		clz	r3, r3
 679 034c DBB2     		uxtb	r3, r3
 680 034e 5B09     		lsrs	r3, r3, #5
 681 0350 DBB2     		uxtb	r3, r3
 682 0352 43F00103 		orr	r3, r3, #1
 683 0356 DBB2     		uxtb	r3, r3
 684 0358 012B     		cmp	r3, #1
 685 035a 02D1     		bne	.L41
 686              		.loc 1 352 0 is_stmt 0 discriminator 1
 687 035c BC4B     		ldr	r3, .L144
 688 035e 1B68     		ldr	r3, [r3]
 689 0360 13E0     		b	.L42
 690              	.L41:
 691 0362 0223     		movs	r3, #2
ARM GAS  /tmp/cczvjJoD.s 			page 29


 692 0364 C7F88C31 		str	r3, [r7, #396]
 693              	.LBB192:
 694              	.LBB193:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 695              		.loc 2 531 0 is_stmt 1 discriminator 2
 696 0368 D7F88C31 		ldr	r3, [r7, #396]
 697              		.syntax unified
 698              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 699 036c 93FAA3F3 		rbit r3, r3
 700              	@ 0 "" 2
 701              		.thumb
 702              		.syntax unified
 703 0370 C7F88831 		str	r3, [r7, #392]
 704 0374 0223     		movs	r3, #2
 705 0376 C7F88431 		str	r3, [r7, #388]
 706              	.LBE193:
 707              	.LBE192:
 708              	.LBB194:
 709              	.LBB195:
 710 037a D7F88431 		ldr	r3, [r7, #388]
 711              		.syntax unified
 712              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 713 037e 93FAA3F3 		rbit r3, r3
 714              	@ 0 "" 2
 715              		.thumb
 716              		.syntax unified
 717 0382 C7F88031 		str	r3, [r7, #384]
 718              	.LBE195:
 719              	.LBE194:
 720              		.loc 1 352 0 discriminator 2
 721 0386 B24B     		ldr	r3, .L144
 722 0388 5B6A     		ldr	r3, [r3, #36]
 723              	.L42:
 724 038a 0222     		movs	r2, #2
 725 038c C7F87C21 		str	r2, [r7, #380]
 726              	.LBB196:
 727              	.LBB197:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 728              		.loc 2 531 0 discriminator 12
 729 0390 D7F87C21 		ldr	r2, [r7, #380]
 730              		.syntax unified
 731              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 732 0394 92FAA2F2 		rbit r2, r2
 733              	@ 0 "" 2
 734              		.thumb
 735              		.syntax unified
 736 0398 C7F87821 		str	r2, [r7, #376]
 737              		.loc 2 544 0 discriminator 12
 738 039c D7F87821 		ldr	r2, [r7, #376]
 739              	.LBE197:
 740              	.LBE196:
 741              		.loc 1 352 0 discriminator 12
 742 03a0 B2FA82F2 		clz	r2, r2
 743 03a4 52B2     		sxtb	r2, r2
 744 03a6 42F02002 		orr	r2, r2, #32
 745 03aa 52B2     		sxtb	r2, r2
 746 03ac D2B2     		uxtb	r2, r2
ARM GAS  /tmp/cczvjJoD.s 			page 30


 747 03ae 02F01F02 		and	r2, r2, #31
 748 03b2 0121     		movs	r1, #1
 749 03b4 01FA02F2 		lsl	r2, r1, r2
 750 03b8 1340     		ands	r3, r3, r2
 751 03ba 002B     		cmp	r3, #0
 752 03bc 07D0     		beq	.L46
 753              		.loc 1 352 0 is_stmt 0 discriminator 13
 754 03be 3B1D     		adds	r3, r7, #4
 755 03c0 1B68     		ldr	r3, [r3]
 756 03c2 1B69     		ldr	r3, [r3, #16]
 757 03c4 012B     		cmp	r3, #1
 758 03c6 02D0     		beq	.L46
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 759              		.loc 1 354 0 is_stmt 1
 760 03c8 0123     		movs	r3, #1
 761 03ca 00F0FCBC 		b	.L15
 762              	.L46:
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 356:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 358:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 763              		.loc 1 360 0
 764 03ce A04B     		ldr	r3, .L144
 765 03d0 1B68     		ldr	r3, [r3]
 766 03d2 23F0F802 		bic	r2, r3, #248
 767 03d6 3B1D     		adds	r3, r7, #4
 768 03d8 1B68     		ldr	r3, [r3]
 769 03da 5969     		ldr	r1, [r3, #20]
 770 03dc F823     		movs	r3, #248
 771 03de C7F87431 		str	r3, [r7, #372]
 772              	.LBB198:
 773              	.LBB199:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 774              		.loc 2 531 0
 775 03e2 D7F87431 		ldr	r3, [r7, #372]
 776              		.syntax unified
 777              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 778 03e6 93FAA3F3 		rbit r3, r3
 779              	@ 0 "" 2
 780              		.thumb
 781              		.syntax unified
 782 03ea C7F87031 		str	r3, [r7, #368]
 783              		.loc 2 544 0
 784 03ee D7F87031 		ldr	r3, [r7, #368]
 785              	.LBE199:
 786              	.LBE198:
 787              		.loc 1 360 0
 788 03f2 B3FA83F3 		clz	r3, r3
 789 03f6 01FA03F3 		lsl	r3, r1, r3
 790 03fa 9549     		ldr	r1, .L144
 791 03fc 1343     		orrs	r3, r3, r2
 792 03fe 0B60     		str	r3, [r1]
 352:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 793              		.loc 1 352 0
ARM GAS  /tmp/cczvjJoD.s 			page 31


 794 0400 F5E0     		b	.L37
 795              	.L39:
 361:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 364:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI State */
 366:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 796              		.loc 1 366 0
 797 0402 3B1D     		adds	r3, r7, #4
 798 0404 1B68     		ldr	r3, [r3]
 799 0406 1B69     		ldr	r3, [r3, #16]
 800 0408 002B     		cmp	r3, #0
 801 040a 00F08580 		beq	.L48
 802 040e 0123     		movs	r3, #1
 803 0410 C7F86C31 		str	r3, [r7, #364]
 804              	.LBB200:
 805              	.LBB201:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 806              		.loc 2 531 0
 807 0414 D7F86C31 		ldr	r3, [r7, #364]
 808              		.syntax unified
 809              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 810 0418 93FAA3F3 		rbit r3, r3
 811              	@ 0 "" 2
 812              		.thumb
 813              		.syntax unified
 814 041c C7F86831 		str	r3, [r7, #360]
 815              		.loc 2 544 0
 816 0420 D7F86831 		ldr	r3, [r7, #360]
 817              	.LBE201:
 818              	.LBE200:
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 368:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 819              		.loc 1 369 0
 820 0424 B3FA83F3 		clz	r3, r3
 821 0428 03F18453 		add	r3, r3, #276824064
 822 042c 03F58413 		add	r3, r3, #1081344
 823 0430 9B00     		lsls	r3, r3, #2
 824 0432 1A46     		mov	r2, r3
 825 0434 0123     		movs	r3, #1
 826 0436 1360     		str	r3, [r2]
 370:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 372:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 827              		.loc 1 372 0
 828 0438 FFF7FEFF 		bl	HAL_GetTick
 829 043c C7F8F801 		str	r0, [r7, #504]
 373:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is ready */
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 830              		.loc 1 375 0
 831 0440 0AE0     		b	.L50
 832              	.L57:
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
ARM GAS  /tmp/cczvjJoD.s 			page 32


 833              		.loc 1 377 0
 834 0442 FFF7FEFF 		bl	HAL_GetTick
 835 0446 0246     		mov	r2, r0
 836 0448 D7F8F831 		ldr	r3, [r7, #504]
 837 044c D31A     		subs	r3, r2, r3
 838 044e 022B     		cmp	r3, #2
 839 0450 02D9     		bls	.L50
 378:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 840              		.loc 1 379 0
 841 0452 0323     		movs	r3, #3
 842 0454 00F0B7BC 		b	.L15
 843              	.L50:
 844 0458 0223     		movs	r3, #2
 845 045a C7F86431 		str	r3, [r7, #356]
 846              	.LBB202:
 847              	.LBB203:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 848              		.loc 2 531 0
 849 045e D7F86431 		ldr	r3, [r7, #356]
 850              		.syntax unified
 851              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 852 0462 93FAA3F3 		rbit r3, r3
 853              	@ 0 "" 2
 854              		.thumb
 855              		.syntax unified
 856 0466 C7F86031 		str	r3, [r7, #352]
 857              		.loc 2 544 0
 858 046a D7F86031 		ldr	r3, [r7, #352]
 859              	.LBE203:
 860              	.LBE202:
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 861              		.loc 1 375 0
 862 046e B3FA83F3 		clz	r3, r3
 863 0472 DBB2     		uxtb	r3, r3
 864 0474 5B09     		lsrs	r3, r3, #5
 865 0476 DBB2     		uxtb	r3, r3
 866 0478 43F00103 		orr	r3, r3, #1
 867 047c DBB2     		uxtb	r3, r3
 868 047e 012B     		cmp	r3, #1
 869 0480 02D1     		bne	.L52
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 870              		.loc 1 375 0 is_stmt 0 discriminator 1
 871 0482 734B     		ldr	r3, .L144
 872 0484 1B68     		ldr	r3, [r3]
 873 0486 13E0     		b	.L53
 874              	.L52:
 875 0488 0223     		movs	r3, #2
 876 048a C7F85C31 		str	r3, [r7, #348]
 877              	.LBB204:
 878              	.LBB205:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 879              		.loc 2 531 0 is_stmt 1 discriminator 2
 880 048e D7F85C31 		ldr	r3, [r7, #348]
 881              		.syntax unified
 882              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 883 0492 93FAA3F3 		rbit r3, r3
ARM GAS  /tmp/cczvjJoD.s 			page 33


 884              	@ 0 "" 2
 885              		.thumb
 886              		.syntax unified
 887 0496 C7F85831 		str	r3, [r7, #344]
 888 049a 0223     		movs	r3, #2
 889 049c C7F85431 		str	r3, [r7, #340]
 890              	.LBE205:
 891              	.LBE204:
 892              	.LBB206:
 893              	.LBB207:
 894 04a0 D7F85431 		ldr	r3, [r7, #340]
 895              		.syntax unified
 896              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 897 04a4 93FAA3F3 		rbit r3, r3
 898              	@ 0 "" 2
 899              		.thumb
 900              		.syntax unified
 901 04a8 C7F85031 		str	r3, [r7, #336]
 902              	.LBE207:
 903              	.LBE206:
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 904              		.loc 1 375 0 discriminator 2
 905 04ac 684B     		ldr	r3, .L144
 906 04ae 5B6A     		ldr	r3, [r3, #36]
 907              	.L53:
 908 04b0 0222     		movs	r2, #2
 909 04b2 C7F84C21 		str	r2, [r7, #332]
 910              	.LBB208:
 911              	.LBB209:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 912              		.loc 2 531 0 discriminator 12
 913 04b6 D7F84C21 		ldr	r2, [r7, #332]
 914              		.syntax unified
 915              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 916 04ba 92FAA2F2 		rbit r2, r2
 917              	@ 0 "" 2
 918              		.thumb
 919              		.syntax unified
 920 04be C7F84821 		str	r2, [r7, #328]
 921              		.loc 2 544 0 discriminator 12
 922 04c2 D7F84821 		ldr	r2, [r7, #328]
 923              	.LBE209:
 924              	.LBE208:
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 925              		.loc 1 375 0 discriminator 12
 926 04c6 B2FA82F2 		clz	r2, r2
 927 04ca 52B2     		sxtb	r2, r2
 928 04cc 42F02002 		orr	r2, r2, #32
 929 04d0 52B2     		sxtb	r2, r2
 930 04d2 D2B2     		uxtb	r2, r2
 931 04d4 02F01F02 		and	r2, r2, #31
 932 04d8 0121     		movs	r1, #1
 933 04da 01FA02F2 		lsl	r2, r1, r2
 934 04de 1340     		ands	r3, r3, r2
 935 04e0 002B     		cmp	r3, #0
 936 04e2 AED0     		beq	.L57
 380:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
ARM GAS  /tmp/cczvjJoD.s 			page 34


 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 382:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                 
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 384:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 937              		.loc 1 384 0
 938 04e4 5A4B     		ldr	r3, .L144
 939 04e6 1B68     		ldr	r3, [r3]
 940 04e8 23F0F802 		bic	r2, r3, #248
 941 04ec 3B1D     		adds	r3, r7, #4
 942 04ee 1B68     		ldr	r3, [r3]
 943 04f0 5969     		ldr	r1, [r3, #20]
 944 04f2 F823     		movs	r3, #248
 945 04f4 C7F84431 		str	r3, [r7, #324]
 946              	.LBB210:
 947              	.LBB211:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 948              		.loc 2 531 0
 949 04f8 D7F84431 		ldr	r3, [r7, #324]
 950              		.syntax unified
 951              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 952 04fc 93FAA3F3 		rbit r3, r3
 953              	@ 0 "" 2
 954              		.thumb
 955              		.syntax unified
 956 0500 C7F84031 		str	r3, [r7, #320]
 957              		.loc 2 544 0
 958 0504 D7F84031 		ldr	r3, [r7, #320]
 959              	.LBE211:
 960              	.LBE210:
 961              		.loc 1 384 0
 962 0508 B3FA83F3 		clz	r3, r3
 963 050c 01FA03F3 		lsl	r3, r1, r3
 964 0510 4F49     		ldr	r1, .L144
 965 0512 1343     		orrs	r3, r3, r2
 966 0514 0B60     		str	r3, [r1]
 967 0516 6AE0     		b	.L37
 968              	.L48:
 969 0518 0123     		movs	r3, #1
 970 051a C7F83C31 		str	r3, [r7, #316]
 971              	.LBB212:
 972              	.LBB213:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 973              		.loc 2 531 0
 974 051e D7F83C31 		ldr	r3, [r7, #316]
 975              		.syntax unified
 976              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 977 0522 93FAA3F3 		rbit r3, r3
 978              	@ 0 "" 2
 979              		.thumb
 980              		.syntax unified
 981 0526 C7F83831 		str	r3, [r7, #312]
 982              		.loc 2 544 0
 983 052a D7F83831 		ldr	r3, [r7, #312]
 984              	.LBE213:
 985              	.LBE212:
 385:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 386:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
ARM GAS  /tmp/cczvjJoD.s 			page 35


 387:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 389:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 986              		.loc 1 389 0
 987 052e B3FA83F3 		clz	r3, r3
 988 0532 03F18453 		add	r3, r3, #276824064
 989 0536 03F58413 		add	r3, r3, #1081344
 990 053a 9B00     		lsls	r3, r3, #2
 991 053c 1A46     		mov	r2, r3
 992 053e 0023     		movs	r3, #0
 993 0540 1360     		str	r3, [r2]
 390:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 392:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 994              		.loc 1 392 0
 995 0542 FFF7FEFF 		bl	HAL_GetTick
 996 0546 C7F8F801 		str	r0, [r7, #504]
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 394:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 997              		.loc 1 395 0
 998 054a 0AE0     		b	.L60
 999              	.L67:
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 1000              		.loc 1 397 0
 1001 054c FFF7FEFF 		bl	HAL_GetTick
 1002 0550 0246     		mov	r2, r0
 1003 0552 D7F8F831 		ldr	r3, [r7, #504]
 1004 0556 D31A     		subs	r3, r2, r3
 1005 0558 022B     		cmp	r3, #2
 1006 055a 02D9     		bls	.L60
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1007              		.loc 1 399 0
 1008 055c 0323     		movs	r3, #3
 1009 055e 00F032BC 		b	.L15
 1010              	.L60:
 1011 0562 0223     		movs	r3, #2
 1012 0564 C7F83431 		str	r3, [r7, #308]
 1013              	.LBB214:
 1014              	.LBB215:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1015              		.loc 2 531 0
 1016 0568 D7F83431 		ldr	r3, [r7, #308]
 1017              		.syntax unified
 1018              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1019 056c 93FAA3F3 		rbit r3, r3
 1020              	@ 0 "" 2
 1021              		.thumb
 1022              		.syntax unified
 1023 0570 C7F83031 		str	r3, [r7, #304]
 1024              		.loc 2 544 0
 1025 0574 D7F83031 		ldr	r3, [r7, #304]
 1026              	.LBE215:
 1027              	.LBE214:
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
ARM GAS  /tmp/cczvjJoD.s 			page 36


 1028              		.loc 1 395 0
 1029 0578 B3FA83F3 		clz	r3, r3
 1030 057c DBB2     		uxtb	r3, r3
 1031 057e 5B09     		lsrs	r3, r3, #5
 1032 0580 DBB2     		uxtb	r3, r3
 1033 0582 43F00103 		orr	r3, r3, #1
 1034 0586 DBB2     		uxtb	r3, r3
 1035 0588 012B     		cmp	r3, #1
 1036 058a 02D1     		bne	.L62
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1037              		.loc 1 395 0 is_stmt 0 discriminator 1
 1038 058c 304B     		ldr	r3, .L144
 1039 058e 1B68     		ldr	r3, [r3]
 1040 0590 13E0     		b	.L63
 1041              	.L62:
 1042 0592 0223     		movs	r3, #2
 1043 0594 C7F82C31 		str	r3, [r7, #300]
 1044              	.LBB216:
 1045              	.LBB217:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1046              		.loc 2 531 0 is_stmt 1 discriminator 2
 1047 0598 D7F82C31 		ldr	r3, [r7, #300]
 1048              		.syntax unified
 1049              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1050 059c 93FAA3F3 		rbit r3, r3
 1051              	@ 0 "" 2
 1052              		.thumb
 1053              		.syntax unified
 1054 05a0 C7F82831 		str	r3, [r7, #296]
 1055 05a4 0223     		movs	r3, #2
 1056 05a6 C7F82431 		str	r3, [r7, #292]
 1057              	.LBE217:
 1058              	.LBE216:
 1059              	.LBB218:
 1060              	.LBB219:
 1061 05aa D7F82431 		ldr	r3, [r7, #292]
 1062              		.syntax unified
 1063              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1064 05ae 93FAA3F3 		rbit r3, r3
 1065              	@ 0 "" 2
 1066              		.thumb
 1067              		.syntax unified
 1068 05b2 C7F82031 		str	r3, [r7, #288]
 1069              	.LBE219:
 1070              	.LBE218:
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1071              		.loc 1 395 0 discriminator 2
 1072 05b6 264B     		ldr	r3, .L144
 1073 05b8 5B6A     		ldr	r3, [r3, #36]
 1074              	.L63:
 1075 05ba 0222     		movs	r2, #2
 1076 05bc C7F81C21 		str	r2, [r7, #284]
 1077              	.LBB220:
 1078              	.LBB221:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1079              		.loc 2 531 0 discriminator 12
 1080 05c0 D7F81C21 		ldr	r2, [r7, #284]
ARM GAS  /tmp/cczvjJoD.s 			page 37


 1081              		.syntax unified
 1082              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1083 05c4 92FAA2F2 		rbit r2, r2
 1084              	@ 0 "" 2
 1085              		.thumb
 1086              		.syntax unified
 1087 05c8 C7F81821 		str	r2, [r7, #280]
 1088              		.loc 2 544 0 discriminator 12
 1089 05cc D7F81821 		ldr	r2, [r7, #280]
 1090              	.LBE221:
 1091              	.LBE220:
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1092              		.loc 1 395 0 discriminator 12
 1093 05d0 B2FA82F2 		clz	r2, r2
 1094 05d4 52B2     		sxtb	r2, r2
 1095 05d6 42F02002 		orr	r2, r2, #32
 1096 05da 52B2     		sxtb	r2, r2
 1097 05dc D2B2     		uxtb	r2, r2
 1098 05de 02F01F02 		and	r2, r2, #31
 1099 05e2 0121     		movs	r1, #1
 1100 05e4 01FA02F2 		lsl	r2, r1, r2
 1101 05e8 1340     		ands	r3, r3, r2
 1102 05ea 002B     		cmp	r3, #0
 1103 05ec AED1     		bne	.L67
 1104              	.L37:
 400:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 402:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 404:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 405:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 406:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 1105              		.loc 1 406 0
 1106 05ee 3B1D     		adds	r3, r7, #4
 1107 05f0 1B68     		ldr	r3, [r3]
 1108 05f2 1B68     		ldr	r3, [r3]
 1109 05f4 03F00803 		and	r3, r3, #8
 1110 05f8 002B     		cmp	r3, #0
 1111 05fa 00F0D880 		beq	.L68
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 408:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 411:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSI State */
 412:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 1112              		.loc 1 412 0
 1113 05fe 3B1D     		adds	r3, r7, #4
 1114 0600 1B68     		ldr	r3, [r3]
 1115 0602 9B69     		ldr	r3, [r3, #24]
 1116 0604 002B     		cmp	r3, #0
 1117 0606 67D0     		beq	.L69
 1118 0608 0123     		movs	r3, #1
 1119 060a C7F81431 		str	r3, [r7, #276]
 1120              	.LBB222:
 1121              	.LBB223:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1122              		.loc 2 531 0
ARM GAS  /tmp/cczvjJoD.s 			page 38


 1123 060e D7F81431 		ldr	r3, [r7, #276]
 1124              		.syntax unified
 1125              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1126 0612 93FAA3F3 		rbit r3, r3
 1127              	@ 0 "" 2
 1128              		.thumb
 1129              		.syntax unified
 1130 0616 C7F81031 		str	r3, [r7, #272]
 1131              		.loc 2 544 0
 1132 061a D7F81031 		ldr	r3, [r7, #272]
 1133              	.LBE223:
 1134              	.LBE222:
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 414:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 1135              		.loc 1 415 0
 1136 061e B3FA83F3 		clz	r3, r3
 1137 0622 1A46     		mov	r2, r3
 1138 0624 0B4B     		ldr	r3, .L144+4
 1139 0626 1344     		add	r3, r3, r2
 1140 0628 9B00     		lsls	r3, r3, #2
 1141 062a 1A46     		mov	r2, r3
 1142 062c 0123     		movs	r3, #1
 1143 062e 1360     		str	r3, [r2]
 416:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 417:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 418:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1144              		.loc 1 418 0
 1145 0630 FFF7FEFF 		bl	HAL_GetTick
 1146 0634 C7F8F801 		str	r0, [r7, #504]
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 420:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 1147              		.loc 1 421 0
 1148 0638 0EE0     		b	.L71
 1149              	.L76:
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1150              		.loc 1 423 0
 1151 063a FFF7FEFF 		bl	HAL_GetTick
 1152 063e 0246     		mov	r2, r0
 1153 0640 D7F8F831 		ldr	r3, [r7, #504]
 1154 0644 D31A     		subs	r3, r2, r3
 1155 0646 022B     		cmp	r3, #2
 1156 0648 06D9     		bls	.L71
 424:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 425:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1157              		.loc 1 425 0
 1158 064a 0323     		movs	r3, #3
 1159 064c BBE3     		b	.L15
 1160              	.L145:
 1161 064e 00BF     		.align	2
 1162              	.L144:
 1163 0650 00100240 		.word	1073876992
 1164 0654 20819010 		.word	277905696
 1165              	.L71:
 1166 0658 0223     		movs	r3, #2
ARM GAS  /tmp/cczvjJoD.s 			page 39


 1167 065a C7F80C31 		str	r3, [r7, #268]
 1168              	.LBB224:
 1169              	.LBB225:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1170              		.loc 2 531 0
 1171 065e D7F80C31 		ldr	r3, [r7, #268]
 1172              		.syntax unified
 1173              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1174 0662 93FAA3F3 		rbit r3, r3
 1175              	@ 0 "" 2
 1176              		.thumb
 1177              		.syntax unified
 1178 0666 C7F80831 		str	r3, [r7, #264]
 1179 066a 0223     		movs	r3, #2
 1180 066c C7F80431 		str	r3, [r7, #260]
 1181              	.LBE225:
 1182              	.LBE224:
 1183              	.LBB226:
 1184              	.LBB227:
 1185 0670 D7F80431 		ldr	r3, [r7, #260]
 1186              		.syntax unified
 1187              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1188 0674 93FAA3F2 		rbit r2, r3
 1189              	@ 0 "" 2
 1190              		.thumb
 1191              		.syntax unified
 1192 0678 07F58073 		add	r3, r7, #256
 1193 067c 1A60     		str	r2, [r3]
 1194 067e 07F1FC03 		add	r3, r7, #252
 1195 0682 0222     		movs	r2, #2
 1196 0684 1A60     		str	r2, [r3]
 1197              	.LBE227:
 1198              	.LBE226:
 1199              	.LBB228:
 1200              	.LBB229:
 1201 0686 07F1FC03 		add	r3, r7, #252
 1202 068a 1B68     		ldr	r3, [r3]
 1203              		.syntax unified
 1204              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1205 068c 93FAA3F2 		rbit r2, r3
 1206              	@ 0 "" 2
 1207              		.thumb
 1208              		.syntax unified
 1209 0690 07F1F803 		add	r3, r7, #248
 1210 0694 1A60     		str	r2, [r3]
 1211              	.LBE229:
 1212              	.LBE228:
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1213              		.loc 1 421 0
 1214 0696 A54B     		ldr	r3, .L146
 1215 0698 5A6A     		ldr	r2, [r3, #36]
 1216 069a 07F1F403 		add	r3, r7, #244
 1217 069e 0221     		movs	r1, #2
 1218 06a0 1960     		str	r1, [r3]
 1219              	.LBB230:
 1220              	.LBB231:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/cczvjJoD.s 			page 40


 1221              		.loc 2 531 0
 1222 06a2 07F1F403 		add	r3, r7, #244
 1223 06a6 1B68     		ldr	r3, [r3]
 1224              		.syntax unified
 1225              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1226 06a8 93FAA3F1 		rbit r1, r3
 1227              	@ 0 "" 2
 1228              		.thumb
 1229              		.syntax unified
 1230 06ac 07F1F003 		add	r3, r7, #240
 1231 06b0 1960     		str	r1, [r3]
 1232              		.loc 2 544 0
 1233 06b2 07F1F003 		add	r3, r7, #240
 1234 06b6 1B68     		ldr	r3, [r3]
 1235              	.LBE231:
 1236              	.LBE230:
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1237              		.loc 1 421 0
 1238 06b8 B3FA83F3 		clz	r3, r3
 1239 06bc 5BB2     		sxtb	r3, r3
 1240 06be 43F06003 		orr	r3, r3, #96
 1241 06c2 5BB2     		sxtb	r3, r3
 1242 06c4 DBB2     		uxtb	r3, r3
 1243 06c6 03F01F03 		and	r3, r3, #31
 1244 06ca 0121     		movs	r1, #1
 1245 06cc 01FA03F3 		lsl	r3, r1, r3
 1246 06d0 1340     		ands	r3, r3, r2
 1247 06d2 002B     		cmp	r3, #0
 1248 06d4 B1D0     		beq	.L76
 1249 06d6 6AE0     		b	.L68
 1250              	.L69:
 1251 06d8 07F1EC03 		add	r3, r7, #236
 1252 06dc 0122     		movs	r2, #1
 1253 06de 1A60     		str	r2, [r3]
 1254              	.LBB232:
 1255              	.LBB233:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1256              		.loc 2 531 0
 1257 06e0 07F1EC03 		add	r3, r7, #236
 1258 06e4 1B68     		ldr	r3, [r3]
 1259              		.syntax unified
 1260              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1261 06e6 93FAA3F2 		rbit r2, r3
 1262              	@ 0 "" 2
 1263              		.thumb
 1264              		.syntax unified
 1265 06ea 07F1E803 		add	r3, r7, #232
 1266 06ee 1A60     		str	r2, [r3]
 1267              		.loc 2 544 0
 1268 06f0 07F1E803 		add	r3, r7, #232
 1269 06f4 1B68     		ldr	r3, [r3]
 1270              	.LBE233:
 1271              	.LBE232:
 426:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 427:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 428:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 429:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
ARM GAS  /tmp/cczvjJoD.s 			page 41


 430:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 432:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 1272              		.loc 1 432 0
 1273 06f6 B3FA83F3 		clz	r3, r3
 1274 06fa 1A46     		mov	r2, r3
 1275 06fc 8C4B     		ldr	r3, .L146+4
 1276 06fe 1344     		add	r3, r3, r2
 1277 0700 9B00     		lsls	r3, r3, #2
 1278 0702 1A46     		mov	r2, r3
 1279 0704 0023     		movs	r3, #0
 1280 0706 1360     		str	r3, [r2]
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 434:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 435:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1281              		.loc 1 435 0
 1282 0708 FFF7FEFF 		bl	HAL_GetTick
 1283 070c C7F8F801 		str	r0, [r7, #504]
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 437:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 1284              		.loc 1 438 0
 1285 0710 09E0     		b	.L78
 1286              	.L83:
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1287              		.loc 1 440 0
 1288 0712 FFF7FEFF 		bl	HAL_GetTick
 1289 0716 0246     		mov	r2, r0
 1290 0718 D7F8F831 		ldr	r3, [r7, #504]
 1291 071c D31A     		subs	r3, r2, r3
 1292 071e 022B     		cmp	r3, #2
 1293 0720 01D9     		bls	.L78
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1294              		.loc 1 442 0
 1295 0722 0323     		movs	r3, #3
 1296 0724 4FE3     		b	.L15
 1297              	.L78:
 1298 0726 07F1E403 		add	r3, r7, #228
 1299 072a 0222     		movs	r2, #2
 1300 072c 1A60     		str	r2, [r3]
 1301              	.LBB234:
 1302              	.LBB235:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1303              		.loc 2 531 0
 1304 072e 07F1E403 		add	r3, r7, #228
 1305 0732 1B68     		ldr	r3, [r3]
 1306              		.syntax unified
 1307              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1308 0734 93FAA3F2 		rbit r2, r3
 1309              	@ 0 "" 2
 1310              		.thumb
 1311              		.syntax unified
 1312 0738 07F1E003 		add	r3, r7, #224
 1313 073c 1A60     		str	r2, [r3]
 1314 073e 07F1DC03 		add	r3, r7, #220
ARM GAS  /tmp/cczvjJoD.s 			page 42


 1315 0742 0222     		movs	r2, #2
 1316 0744 1A60     		str	r2, [r3]
 1317              	.LBE235:
 1318              	.LBE234:
 1319              	.LBB236:
 1320              	.LBB237:
 1321 0746 07F1DC03 		add	r3, r7, #220
 1322 074a 1B68     		ldr	r3, [r3]
 1323              		.syntax unified
 1324              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1325 074c 93FAA3F2 		rbit r2, r3
 1326              	@ 0 "" 2
 1327              		.thumb
 1328              		.syntax unified
 1329 0750 07F1D803 		add	r3, r7, #216
 1330 0754 1A60     		str	r2, [r3]
 1331 0756 07F1D403 		add	r3, r7, #212
 1332 075a 0222     		movs	r2, #2
 1333 075c 1A60     		str	r2, [r3]
 1334              	.LBE237:
 1335              	.LBE236:
 1336              	.LBB238:
 1337              	.LBB239:
 1338 075e 07F1D403 		add	r3, r7, #212
 1339 0762 1B68     		ldr	r3, [r3]
 1340              		.syntax unified
 1341              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1342 0764 93FAA3F2 		rbit r2, r3
 1343              	@ 0 "" 2
 1344              		.thumb
 1345              		.syntax unified
 1346 0768 07F1D003 		add	r3, r7, #208
 1347 076c 1A60     		str	r2, [r3]
 1348              	.LBE239:
 1349              	.LBE238:
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1350              		.loc 1 438 0
 1351 076e 6F4B     		ldr	r3, .L146
 1352 0770 5A6A     		ldr	r2, [r3, #36]
 1353 0772 07F1CC03 		add	r3, r7, #204
 1354 0776 0221     		movs	r1, #2
 1355 0778 1960     		str	r1, [r3]
 1356              	.LBB240:
 1357              	.LBB241:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1358              		.loc 2 531 0
 1359 077a 07F1CC03 		add	r3, r7, #204
 1360 077e 1B68     		ldr	r3, [r3]
 1361              		.syntax unified
 1362              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1363 0780 93FAA3F1 		rbit r1, r3
 1364              	@ 0 "" 2
 1365              		.thumb
 1366              		.syntax unified
 1367 0784 07F1C803 		add	r3, r7, #200
 1368 0788 1960     		str	r1, [r3]
 1369              		.loc 2 544 0
ARM GAS  /tmp/cczvjJoD.s 			page 43


 1370 078a 07F1C803 		add	r3, r7, #200
 1371 078e 1B68     		ldr	r3, [r3]
 1372              	.LBE241:
 1373              	.LBE240:
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1374              		.loc 1 438 0
 1375 0790 B3FA83F3 		clz	r3, r3
 1376 0794 5BB2     		sxtb	r3, r3
 1377 0796 43F06003 		orr	r3, r3, #96
 1378 079a 5BB2     		sxtb	r3, r3
 1379 079c DBB2     		uxtb	r3, r3
 1380 079e 03F01F03 		and	r3, r3, #31
 1381 07a2 0121     		movs	r1, #1
 1382 07a4 01FA03F3 		lsl	r3, r1, r3
 1383 07a8 1340     		ands	r3, r3, r2
 1384 07aa 002B     		cmp	r3, #0
 1385 07ac B1D1     		bne	.L83
 1386              	.L68:
 443:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 447:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 1387              		.loc 1 448 0
 1388 07ae 3B1D     		adds	r3, r7, #4
 1389 07b0 1B68     		ldr	r3, [r3]
 1390 07b2 1B68     		ldr	r3, [r3]
 1391 07b4 03F00403 		and	r3, r3, #4
 1392 07b8 002B     		cmp	r3, #0
 1393 07ba 00F05981 		beq	.L84
 1394              	.LBB242:
 449:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 1395              		.loc 1 450 0
 1396 07be 0023     		movs	r3, #0
 1397 07c0 87F8FF31 		strb	r3, [r7, #511]
 451:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 452:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 454:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 455:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 457:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1398              		.loc 1 457 0
 1399 07c4 594B     		ldr	r3, .L146
 1400 07c6 DB69     		ldr	r3, [r3, #28]
 1401 07c8 03F08053 		and	r3, r3, #268435456
 1402 07cc 002B     		cmp	r3, #0
 1403 07ce 12D1     		bne	.L85
 1404              	.LBB243:
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1405              		.loc 1 459 0
 1406 07d0 564B     		ldr	r3, .L146
 1407 07d2 DB69     		ldr	r3, [r3, #28]
 1408 07d4 554A     		ldr	r2, .L146
ARM GAS  /tmp/cczvjJoD.s 			page 44


 1409 07d6 43F08053 		orr	r3, r3, #268435456
 1410 07da D361     		str	r3, [r2, #28]
 1411 07dc 534B     		ldr	r3, .L146
 1412 07de DB69     		ldr	r3, [r3, #28]
 1413 07e0 03F08052 		and	r2, r3, #268435456
 1414 07e4 07F10C03 		add	r3, r7, #12
 1415 07e8 1A60     		str	r2, [r3]
 1416 07ea 07F10C03 		add	r3, r7, #12
 1417 07ee 1B68     		ldr	r3, [r3]
 1418              	.LBE243:
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1419              		.loc 1 460 0
 1420 07f0 0123     		movs	r3, #1
 1421 07f2 87F8FF31 		strb	r3, [r7, #511]
 1422              	.L85:
 461:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 463:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1423              		.loc 1 463 0
 1424 07f6 4F4B     		ldr	r3, .L146+8
 1425 07f8 1B68     		ldr	r3, [r3]
 1426 07fa 03F48073 		and	r3, r3, #256
 1427 07fe 002B     		cmp	r3, #0
 1428 0800 1AD1     		bne	.L86
 464:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 466:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 1429              		.loc 1 466 0
 1430 0802 4C4B     		ldr	r3, .L146+8
 1431 0804 1B68     		ldr	r3, [r3]
 1432 0806 4B4A     		ldr	r2, .L146+8
 1433 0808 43F48073 		orr	r3, r3, #256
 1434 080c 1360     		str	r3, [r2]
 467:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 469:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1435              		.loc 1 469 0
 1436 080e FFF7FEFF 		bl	HAL_GetTick
 1437 0812 C7F8F801 		str	r0, [r7, #504]
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 471:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 1438              		.loc 1 471 0
 1439 0816 09E0     		b	.L87
 1440              	.L88:
 472:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 1441              		.loc 1 473 0
 1442 0818 FFF7FEFF 		bl	HAL_GetTick
 1443 081c 0246     		mov	r2, r0
 1444 081e D7F8F831 		ldr	r3, [r7, #504]
 1445 0822 D31A     		subs	r3, r2, r3
 1446 0824 642B     		cmp	r3, #100
 1447 0826 01D9     		bls	.L87
 474:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 475:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1448              		.loc 1 475 0
 1449 0828 0323     		movs	r3, #3
ARM GAS  /tmp/cczvjJoD.s 			page 45


 1450 082a CCE2     		b	.L15
 1451              	.L87:
 471:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1452              		.loc 1 471 0
 1453 082c 414B     		ldr	r3, .L146+8
 1454 082e 1B68     		ldr	r3, [r3]
 1455 0830 03F48073 		and	r3, r3, #256
 1456 0834 002B     		cmp	r3, #0
 1457 0836 EFD0     		beq	.L88
 1458              	.L86:
 476:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 477:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 478:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 480:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 481:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1459              		.loc 1 481 0
 1460 0838 3B1D     		adds	r3, r7, #4
 1461 083a 1B68     		ldr	r3, [r3]
 1462 083c DB68     		ldr	r3, [r3, #12]
 1463 083e 012B     		cmp	r3, #1
 1464 0840 06D1     		bne	.L89
 1465              		.loc 1 481 0 is_stmt 0 discriminator 1
 1466 0842 3A4B     		ldr	r3, .L146
 1467 0844 1B6A     		ldr	r3, [r3, #32]
 1468 0846 394A     		ldr	r2, .L146
 1469 0848 43F00103 		orr	r3, r3, #1
 1470 084c 1362     		str	r3, [r2, #32]
 1471 084e 2FE0     		b	.L90
 1472              	.L89:
 1473              		.loc 1 481 0 discriminator 2
 1474 0850 3B1D     		adds	r3, r7, #4
 1475 0852 1B68     		ldr	r3, [r3]
 1476 0854 DB68     		ldr	r3, [r3, #12]
 1477 0856 002B     		cmp	r3, #0
 1478 0858 0CD1     		bne	.L91
 1479              		.loc 1 481 0 discriminator 3
 1480 085a 344B     		ldr	r3, .L146
 1481 085c 1B6A     		ldr	r3, [r3, #32]
 1482 085e 334A     		ldr	r2, .L146
 1483 0860 23F00103 		bic	r3, r3, #1
 1484 0864 1362     		str	r3, [r2, #32]
 1485 0866 314B     		ldr	r3, .L146
 1486 0868 1B6A     		ldr	r3, [r3, #32]
 1487 086a 304A     		ldr	r2, .L146
 1488 086c 23F00403 		bic	r3, r3, #4
 1489 0870 1362     		str	r3, [r2, #32]
 1490 0872 1DE0     		b	.L90
 1491              	.L91:
 1492              		.loc 1 481 0 discriminator 4
 1493 0874 3B1D     		adds	r3, r7, #4
 1494 0876 1B68     		ldr	r3, [r3]
 1495 0878 DB68     		ldr	r3, [r3, #12]
 1496 087a 052B     		cmp	r3, #5
 1497 087c 0CD1     		bne	.L92
 1498              		.loc 1 481 0 discriminator 5
 1499 087e 2B4B     		ldr	r3, .L146
ARM GAS  /tmp/cczvjJoD.s 			page 46


 1500 0880 1B6A     		ldr	r3, [r3, #32]
 1501 0882 2A4A     		ldr	r2, .L146
 1502 0884 43F00403 		orr	r3, r3, #4
 1503 0888 1362     		str	r3, [r2, #32]
 1504 088a 284B     		ldr	r3, .L146
 1505 088c 1B6A     		ldr	r3, [r3, #32]
 1506 088e 274A     		ldr	r2, .L146
 1507 0890 43F00103 		orr	r3, r3, #1
 1508 0894 1362     		str	r3, [r2, #32]
 1509 0896 0BE0     		b	.L90
 1510              	.L92:
 1511              		.loc 1 481 0 discriminator 6
 1512 0898 244B     		ldr	r3, .L146
 1513 089a 1B6A     		ldr	r3, [r3, #32]
 1514 089c 234A     		ldr	r2, .L146
 1515 089e 23F00103 		bic	r3, r3, #1
 1516 08a2 1362     		str	r3, [r2, #32]
 1517 08a4 214B     		ldr	r3, .L146
 1518 08a6 1B6A     		ldr	r3, [r3, #32]
 1519 08a8 204A     		ldr	r2, .L146
 1520 08aa 23F00403 		bic	r3, r3, #4
 1521 08ae 1362     		str	r3, [r2, #32]
 1522              	.L90:
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 483:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1523              		.loc 1 483 0 is_stmt 1
 1524 08b0 3B1D     		adds	r3, r7, #4
 1525 08b2 1B68     		ldr	r3, [r3]
 1526 08b4 DB68     		ldr	r3, [r3, #12]
 1527 08b6 002B     		cmp	r3, #0
 1528 08b8 6BD0     		beq	.L93
 484:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 486:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1529              		.loc 1 486 0
 1530 08ba FFF7FEFF 		bl	HAL_GetTick
 1531 08be C7F8F801 		str	r0, [r7, #504]
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 488:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 1532              		.loc 1 489 0
 1533 08c2 0BE0     		b	.L94
 1534              	.L101:
 490:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1535              		.loc 1 491 0
 1536 08c4 FFF7FEFF 		bl	HAL_GetTick
 1537 08c8 0246     		mov	r2, r0
 1538 08ca D7F8F831 		ldr	r3, [r7, #504]
 1539 08ce D31A     		subs	r3, r2, r3
 1540 08d0 41F28832 		movw	r2, #5000
 1541 08d4 9342     		cmp	r3, r2
 1542 08d6 01D9     		bls	.L94
 492:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 493:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1543              		.loc 1 493 0
 1544 08d8 0323     		movs	r3, #3
ARM GAS  /tmp/cczvjJoD.s 			page 47


 1545 08da 74E2     		b	.L15
 1546              	.L94:
 1547 08dc 07F1C403 		add	r3, r7, #196
 1548 08e0 0222     		movs	r2, #2
 1549 08e2 1A60     		str	r2, [r3]
 1550              	.LBB244:
 1551              	.LBB245:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1552              		.loc 2 531 0
 1553 08e4 07F1C403 		add	r3, r7, #196
 1554 08e8 1B68     		ldr	r3, [r3]
 1555              		.syntax unified
 1556              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1557 08ea 93FAA3F2 		rbit r2, r3
 1558              	@ 0 "" 2
 1559              		.thumb
 1560              		.syntax unified
 1561 08ee 07F1C003 		add	r3, r7, #192
 1562 08f2 1A60     		str	r2, [r3]
 1563 08f4 07F1BC03 		add	r3, r7, #188
 1564 08f8 0222     		movs	r2, #2
 1565 08fa 1A60     		str	r2, [r3]
 1566              	.LBE245:
 1567              	.LBE244:
 1568              	.LBB246:
 1569              	.LBB247:
 1570 08fc 07F1BC03 		add	r3, r7, #188
 1571 0900 1B68     		ldr	r3, [r3]
 1572              		.syntax unified
 1573              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1574 0902 93FAA3F2 		rbit r2, r3
 1575              	@ 0 "" 2
 1576              		.thumb
 1577              		.syntax unified
 1578 0906 07F1B803 		add	r3, r7, #184
 1579 090a 1A60     		str	r2, [r3]
 1580              		.loc 2 544 0
 1581 090c 07F1B803 		add	r3, r7, #184
 1582 0910 1B68     		ldr	r3, [r3]
 1583              	.LBE247:
 1584              	.LBE246:
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1585              		.loc 1 489 0
 1586 0912 B3FA83F3 		clz	r3, r3
 1587 0916 DBB2     		uxtb	r3, r3
 1588 0918 5B09     		lsrs	r3, r3, #5
 1589 091a DBB2     		uxtb	r3, r3
 1590 091c 43F00203 		orr	r3, r3, #2
 1591 0920 DBB2     		uxtb	r3, r3
 1592 0922 022B     		cmp	r3, #2
 1593 0924 08D1     		bne	.L97
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1594              		.loc 1 489 0 is_stmt 0 discriminator 4
 1595 0926 014B     		ldr	r3, .L146
 1596 0928 1B6A     		ldr	r3, [r3, #32]
 1597 092a 13E0     		b	.L98
 1598              	.L147:
ARM GAS  /tmp/cczvjJoD.s 			page 48


 1599              		.align	2
 1600              	.L146:
 1601 092c 00100240 		.word	1073876992
 1602 0930 20819010 		.word	277905696
 1603 0934 00700040 		.word	1073770496
 1604              	.L97:
 1605 0938 07F1B403 		add	r3, r7, #180
 1606 093c 0222     		movs	r2, #2
 1607 093e 1A60     		str	r2, [r3]
 1608              	.LBB248:
 1609              	.LBB249:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1610              		.loc 2 531 0 is_stmt 1 discriminator 5
 1611 0940 07F1B403 		add	r3, r7, #180
 1612 0944 1B68     		ldr	r3, [r3]
 1613              		.syntax unified
 1614              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1615 0946 93FAA3F2 		rbit r2, r3
 1616              	@ 0 "" 2
 1617              		.thumb
 1618              		.syntax unified
 1619 094a 07F1B003 		add	r3, r7, #176
 1620 094e 1A60     		str	r2, [r3]
 1621              	.LBE249:
 1622              	.LBE248:
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1623              		.loc 1 489 0 discriminator 5
 1624 0950 BB4B     		ldr	r3, .L148
 1625 0952 5B6A     		ldr	r3, [r3, #36]
 1626              	.L98:
 1627 0954 07F1AC02 		add	r2, r7, #172
 1628 0958 0221     		movs	r1, #2
 1629 095a 1160     		str	r1, [r2]
 1630              	.LBB250:
 1631              	.LBB251:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1632              		.loc 2 531 0 discriminator 11
 1633 095c 07F1AC02 		add	r2, r7, #172
 1634 0960 1268     		ldr	r2, [r2]
 1635              		.syntax unified
 1636              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1637 0962 92FAA2F1 		rbit r1, r2
 1638              	@ 0 "" 2
 1639              		.thumb
 1640              		.syntax unified
 1641 0966 07F1A802 		add	r2, r7, #168
 1642 096a 1160     		str	r1, [r2]
 1643              		.loc 2 544 0 discriminator 11
 1644 096c 07F1A802 		add	r2, r7, #168
 1645 0970 1268     		ldr	r2, [r2]
 1646              	.LBE251:
 1647              	.LBE250:
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1648              		.loc 1 489 0 discriminator 11
 1649 0972 B2FA82F2 		clz	r2, r2
 1650 0976 52B2     		sxtb	r2, r2
 1651 0978 42F04002 		orr	r2, r2, #64
ARM GAS  /tmp/cczvjJoD.s 			page 49


 1652 097c 52B2     		sxtb	r2, r2
 1653 097e D2B2     		uxtb	r2, r2
 1654 0980 02F01F02 		and	r2, r2, #31
 1655 0984 0121     		movs	r1, #1
 1656 0986 01FA02F2 		lsl	r2, r1, r2
 1657 098a 1340     		ands	r3, r3, r2
 1658 098c 002B     		cmp	r3, #0
 1659 098e 99D0     		beq	.L101
 1660 0990 64E0     		b	.L102
 1661              	.L93:
 494:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 496:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 498:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 500:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1662              		.loc 1 500 0
 1663 0992 FFF7FEFF 		bl	HAL_GetTick
 1664 0996 C7F8F801 		str	r0, [r7, #504]
 501:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 502:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 1665              		.loc 1 503 0
 1666 099a 0BE0     		b	.L103
 1667              	.L110:
 504:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1668              		.loc 1 505 0
 1669 099c FFF7FEFF 		bl	HAL_GetTick
 1670 09a0 0246     		mov	r2, r0
 1671 09a2 D7F8F831 		ldr	r3, [r7, #504]
 1672 09a6 D31A     		subs	r3, r2, r3
 1673 09a8 41F28832 		movw	r2, #5000
 1674 09ac 9342     		cmp	r3, r2
 1675 09ae 01D9     		bls	.L103
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1676              		.loc 1 507 0
 1677 09b0 0323     		movs	r3, #3
 1678 09b2 08E2     		b	.L15
 1679              	.L103:
 1680 09b4 07F1A403 		add	r3, r7, #164
 1681 09b8 0222     		movs	r2, #2
 1682 09ba 1A60     		str	r2, [r3]
 1683              	.LBB252:
 1684              	.LBB253:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1685              		.loc 2 531 0
 1686 09bc 07F1A403 		add	r3, r7, #164
 1687 09c0 1B68     		ldr	r3, [r3]
 1688              		.syntax unified
 1689              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1690 09c2 93FAA3F2 		rbit r2, r3
 1691              	@ 0 "" 2
 1692              		.thumb
 1693              		.syntax unified
ARM GAS  /tmp/cczvjJoD.s 			page 50


 1694 09c6 07F1A003 		add	r3, r7, #160
 1695 09ca 1A60     		str	r2, [r3]
 1696 09cc 07F19C03 		add	r3, r7, #156
 1697 09d0 0222     		movs	r2, #2
 1698 09d2 1A60     		str	r2, [r3]
 1699              	.LBE253:
 1700              	.LBE252:
 1701              	.LBB254:
 1702              	.LBB255:
 1703 09d4 07F19C03 		add	r3, r7, #156
 1704 09d8 1B68     		ldr	r3, [r3]
 1705              		.syntax unified
 1706              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1707 09da 93FAA3F2 		rbit r2, r3
 1708              	@ 0 "" 2
 1709              		.thumb
 1710              		.syntax unified
 1711 09de 07F19803 		add	r3, r7, #152
 1712 09e2 1A60     		str	r2, [r3]
 1713              		.loc 2 544 0
 1714 09e4 07F19803 		add	r3, r7, #152
 1715 09e8 1B68     		ldr	r3, [r3]
 1716              	.LBE255:
 1717              	.LBE254:
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1718              		.loc 1 503 0
 1719 09ea B3FA83F3 		clz	r3, r3
 1720 09ee DBB2     		uxtb	r3, r3
 1721 09f0 5B09     		lsrs	r3, r3, #5
 1722 09f2 DBB2     		uxtb	r3, r3
 1723 09f4 43F00203 		orr	r3, r3, #2
 1724 09f8 DBB2     		uxtb	r3, r3
 1725 09fa 022B     		cmp	r3, #2
 1726 09fc 02D1     		bne	.L106
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1727              		.loc 1 503 0 is_stmt 0 discriminator 4
 1728 09fe 904B     		ldr	r3, .L148
 1729 0a00 1B6A     		ldr	r3, [r3, #32]
 1730 0a02 0DE0     		b	.L107
 1731              	.L106:
 1732 0a04 07F19403 		add	r3, r7, #148
 1733 0a08 0222     		movs	r2, #2
 1734 0a0a 1A60     		str	r2, [r3]
 1735              	.LBB256:
 1736              	.LBB257:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1737              		.loc 2 531 0 is_stmt 1 discriminator 5
 1738 0a0c 07F19403 		add	r3, r7, #148
 1739 0a10 1B68     		ldr	r3, [r3]
 1740              		.syntax unified
 1741              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1742 0a12 93FAA3F2 		rbit r2, r3
 1743              	@ 0 "" 2
 1744              		.thumb
 1745              		.syntax unified
 1746 0a16 07F19003 		add	r3, r7, #144
 1747 0a1a 1A60     		str	r2, [r3]
ARM GAS  /tmp/cczvjJoD.s 			page 51


 1748              	.LBE257:
 1749              	.LBE256:
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1750              		.loc 1 503 0 discriminator 5
 1751 0a1c 884B     		ldr	r3, .L148
 1752 0a1e 5B6A     		ldr	r3, [r3, #36]
 1753              	.L107:
 1754 0a20 07F18C02 		add	r2, r7, #140
 1755 0a24 0221     		movs	r1, #2
 1756 0a26 1160     		str	r1, [r2]
 1757              	.LBB258:
 1758              	.LBB259:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1759              		.loc 2 531 0 discriminator 11
 1760 0a28 07F18C02 		add	r2, r7, #140
 1761 0a2c 1268     		ldr	r2, [r2]
 1762              		.syntax unified
 1763              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1764 0a2e 92FAA2F1 		rbit r1, r2
 1765              	@ 0 "" 2
 1766              		.thumb
 1767              		.syntax unified
 1768 0a32 07F18802 		add	r2, r7, #136
 1769 0a36 1160     		str	r1, [r2]
 1770              		.loc 2 544 0 discriminator 11
 1771 0a38 07F18802 		add	r2, r7, #136
 1772 0a3c 1268     		ldr	r2, [r2]
 1773              	.LBE259:
 1774              	.LBE258:
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1775              		.loc 1 503 0 discriminator 11
 1776 0a3e B2FA82F2 		clz	r2, r2
 1777 0a42 52B2     		sxtb	r2, r2
 1778 0a44 42F04002 		orr	r2, r2, #64
 1779 0a48 52B2     		sxtb	r2, r2
 1780 0a4a D2B2     		uxtb	r2, r2
 1781 0a4c 02F01F02 		and	r2, r2, #31
 1782 0a50 0121     		movs	r1, #1
 1783 0a52 01FA02F2 		lsl	r2, r1, r2
 1784 0a56 1340     		ands	r3, r3, r2
 1785 0a58 002B     		cmp	r3, #0
 1786 0a5a 9FD1     		bne	.L110
 1787              	.L102:
 508:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 509:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 510:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 512:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 1788              		.loc 1 513 0
 1789 0a5c 97F8FF31 		ldrb	r3, [r7, #511]	@ zero_extendqisi2
 1790 0a60 012B     		cmp	r3, #1
 1791 0a62 05D1     		bne	.L84
 514:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1792              		.loc 1 515 0
 1793 0a64 764B     		ldr	r3, .L148
ARM GAS  /tmp/cczvjJoD.s 			page 52


 1794 0a66 DB69     		ldr	r3, [r3, #28]
 1795 0a68 754A     		ldr	r2, .L148
 1796 0a6a 23F08053 		bic	r3, r3, #268435456
 1797 0a6e D361     		str	r3, [r2, #28]
 1798              	.L84:
 1799              	.LBE242:
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 517:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 519:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 521:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 1800              		.loc 1 522 0
 1801 0a70 3B1D     		adds	r3, r7, #4
 1802 0a72 1B68     		ldr	r3, [r3]
 1803 0a74 DB69     		ldr	r3, [r3, #28]
 1804 0a76 002B     		cmp	r3, #0
 1805 0a78 00F0A481 		beq	.L111
 523:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 525:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 1806              		.loc 1 525 0
 1807 0a7c 704B     		ldr	r3, .L148
 1808 0a7e 5B68     		ldr	r3, [r3, #4]
 1809 0a80 03F00C03 		and	r3, r3, #12
 1810 0a84 082B     		cmp	r3, #8
 1811 0a86 00F09B81 		beq	.L112
 526:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     { 
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 1812              		.loc 1 527 0
 1813 0a8a 3B1D     		adds	r3, r7, #4
 1814 0a8c 1B68     		ldr	r3, [r3]
 1815 0a8e DB69     		ldr	r3, [r3, #28]
 1816 0a90 022B     		cmp	r3, #2
 1817 0a92 40F01381 		bne	.L113
 1818 0a96 07F18403 		add	r3, r7, #132
 1819 0a9a 4FF08072 		mov	r2, #16777216
 1820 0a9e 1A60     		str	r2, [r3]
 1821              	.LBB260:
 1822              	.LBB261:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1823              		.loc 2 531 0
 1824 0aa0 07F18403 		add	r3, r7, #132
 1825 0aa4 1B68     		ldr	r3, [r3]
 1826              		.syntax unified
 1827              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1828 0aa6 93FAA3F2 		rbit r2, r3
 1829              	@ 0 "" 2
 1830              		.thumb
 1831              		.syntax unified
 1832 0aaa 07F18003 		add	r3, r7, #128
 1833 0aae 1A60     		str	r2, [r3]
 1834              		.loc 2 544 0
 1835 0ab0 07F18003 		add	r3, r7, #128
 1836 0ab4 1B68     		ldr	r3, [r3]
 1837              	.LBE261:
ARM GAS  /tmp/cczvjJoD.s 			page 53


 1838              	.LBE260:
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 529:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Check the parameters */
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 531:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 535:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 537:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1839              		.loc 1 537 0
 1840 0ab6 B3FA83F3 		clz	r3, r3
 1841 0aba 03F18453 		add	r3, r3, #276824064
 1842 0abe 03F58413 		add	r3, r3, #1081344
 1843 0ac2 9B00     		lsls	r3, r3, #2
 1844 0ac4 1A46     		mov	r2, r3
 1845 0ac6 0023     		movs	r3, #0
 1846 0ac8 1360     		str	r3, [r2]
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 539:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1847              		.loc 1 540 0
 1848 0aca FFF7FEFF 		bl	HAL_GetTick
 1849 0ace C7F8F801 		str	r0, [r7, #504]
 541:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 1850              		.loc 1 543 0
 1851 0ad2 09E0     		b	.L115
 1852              	.L122:
 544:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1853              		.loc 1 545 0
 1854 0ad4 FFF7FEFF 		bl	HAL_GetTick
 1855 0ad8 0246     		mov	r2, r0
 1856 0ada D7F8F831 		ldr	r3, [r7, #504]
 1857 0ade D31A     		subs	r3, r2, r3
 1858 0ae0 022B     		cmp	r3, #2
 1859 0ae2 01D9     		bls	.L115
 546:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1860              		.loc 1 547 0
 1861 0ae4 0323     		movs	r3, #3
 1862 0ae6 6EE1     		b	.L15
 1863              	.L115:
 1864 0ae8 07F17C03 		add	r3, r7, #124
 1865 0aec 4FF00072 		mov	r2, #33554432
 1866 0af0 1A60     		str	r2, [r3]
 1867              	.LBB262:
 1868              	.LBB263:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1869              		.loc 2 531 0
 1870 0af2 07F17C03 		add	r3, r7, #124
 1871 0af6 1B68     		ldr	r3, [r3]
 1872              		.syntax unified
 1873              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/cczvjJoD.s 			page 54


 1874 0af8 93FAA3F2 		rbit r2, r3
 1875              	@ 0 "" 2
 1876              		.thumb
 1877              		.syntax unified
 1878 0afc 07F17803 		add	r3, r7, #120
 1879 0b00 1A60     		str	r2, [r3]
 1880              		.loc 2 544 0
 1881 0b02 07F17803 		add	r3, r7, #120
 1882 0b06 1B68     		ldr	r3, [r3]
 1883              	.LBE263:
 1884              	.LBE262:
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1885              		.loc 1 543 0
 1886 0b08 B3FA83F3 		clz	r3, r3
 1887 0b0c DBB2     		uxtb	r3, r3
 1888 0b0e 5B09     		lsrs	r3, r3, #5
 1889 0b10 DBB2     		uxtb	r3, r3
 1890 0b12 43F00103 		orr	r3, r3, #1
 1891 0b16 DBB2     		uxtb	r3, r3
 1892 0b18 012B     		cmp	r3, #1
 1893 0b1a 02D1     		bne	.L117
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1894              		.loc 1 543 0 is_stmt 0 discriminator 1
 1895 0b1c 484B     		ldr	r3, .L148
 1896 0b1e 1B68     		ldr	r3, [r3]
 1897 0b20 1BE0     		b	.L118
 1898              	.L117:
 1899 0b22 07F17403 		add	r3, r7, #116
 1900 0b26 4FF00072 		mov	r2, #33554432
 1901 0b2a 1A60     		str	r2, [r3]
 1902              	.LBB264:
 1903              	.LBB265:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1904              		.loc 2 531 0 is_stmt 1 discriminator 2
 1905 0b2c 07F17403 		add	r3, r7, #116
 1906 0b30 1B68     		ldr	r3, [r3]
 1907              		.syntax unified
 1908              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1909 0b32 93FAA3F2 		rbit r2, r3
 1910              	@ 0 "" 2
 1911              		.thumb
 1912              		.syntax unified
 1913 0b36 07F17003 		add	r3, r7, #112
 1914 0b3a 1A60     		str	r2, [r3]
 1915 0b3c 07F16C03 		add	r3, r7, #108
 1916 0b40 4FF00072 		mov	r2, #33554432
 1917 0b44 1A60     		str	r2, [r3]
 1918              	.LBE265:
 1919              	.LBE264:
 1920              	.LBB266:
 1921              	.LBB267:
 1922 0b46 07F16C03 		add	r3, r7, #108
 1923 0b4a 1B68     		ldr	r3, [r3]
 1924              		.syntax unified
 1925              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1926 0b4c 93FAA3F2 		rbit r2, r3
 1927              	@ 0 "" 2
ARM GAS  /tmp/cczvjJoD.s 			page 55


 1928              		.thumb
 1929              		.syntax unified
 1930 0b50 07F16803 		add	r3, r7, #104
 1931 0b54 1A60     		str	r2, [r3]
 1932              	.LBE267:
 1933              	.LBE266:
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1934              		.loc 1 543 0 discriminator 2
 1935 0b56 3A4B     		ldr	r3, .L148
 1936 0b58 5B6A     		ldr	r3, [r3, #36]
 1937              	.L118:
 1938 0b5a 07F16402 		add	r2, r7, #100
 1939 0b5e 4FF00071 		mov	r1, #33554432
 1940 0b62 1160     		str	r1, [r2]
 1941              	.LBB268:
 1942              	.LBB269:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1943              		.loc 2 531 0 discriminator 12
 1944 0b64 07F16402 		add	r2, r7, #100
 1945 0b68 1268     		ldr	r2, [r2]
 1946              		.syntax unified
 1947              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1948 0b6a 92FAA2F1 		rbit r1, r2
 1949              	@ 0 "" 2
 1950              		.thumb
 1951              		.syntax unified
 1952 0b6e 07F16002 		add	r2, r7, #96
 1953 0b72 1160     		str	r1, [r2]
 1954              		.loc 2 544 0 discriminator 12
 1955 0b74 07F16002 		add	r2, r7, #96
 1956 0b78 1268     		ldr	r2, [r2]
 1957              	.LBE269:
 1958              	.LBE268:
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1959              		.loc 1 543 0 discriminator 12
 1960 0b7a B2FA82F2 		clz	r2, r2
 1961 0b7e 52B2     		sxtb	r2, r2
 1962 0b80 42F02002 		orr	r2, r2, #32
 1963 0b84 52B2     		sxtb	r2, r2
 1964 0b86 D2B2     		uxtb	r2, r2
 1965 0b88 02F01F02 		and	r2, r2, #31
 1966 0b8c 0121     		movs	r1, #1
 1967 0b8e 01FA02F2 		lsl	r2, r1, r2
 1968 0b92 1340     		ands	r3, r3, r2
 1969 0b94 002B     		cmp	r3, #0
 1970 0b96 9DD1     		bne	.L122
 548:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 549:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 551:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 553:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 555:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 557:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the main PLL clock source and multiplication factor. */
 558:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
ARM GAS  /tmp/cczvjJoD.s 			page 56


 1971              		.loc 1 558 0
 1972 0b98 294B     		ldr	r3, .L148
 1973 0b9a 5B68     		ldr	r3, [r3, #4]
 1974 0b9c 23F47412 		bic	r2, r3, #3997696
 1975 0ba0 3B1D     		adds	r3, r7, #4
 1976 0ba2 1B68     		ldr	r3, [r3]
 1977 0ba4 596A     		ldr	r1, [r3, #36]
 1978 0ba6 3B1D     		adds	r3, r7, #4
 1979 0ba8 1B68     		ldr	r3, [r3]
 1980 0baa 1B6A     		ldr	r3, [r3, #32]
 1981 0bac 0B43     		orrs	r3, r3, r1
 1982 0bae 2449     		ldr	r1, .L148
 1983 0bb0 1343     		orrs	r3, r3, r2
 1984 0bb2 4B60     		str	r3, [r1, #4]
 1985 0bb4 07F15C03 		add	r3, r7, #92
 1986 0bb8 4FF08072 		mov	r2, #16777216
 1987 0bbc 1A60     		str	r2, [r3]
 1988              	.LBB270:
 1989              	.LBB271:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1990              		.loc 2 531 0
 1991 0bbe 07F15C03 		add	r3, r7, #92
 1992 0bc2 1B68     		ldr	r3, [r3]
 1993              		.syntax unified
 1994              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1995 0bc4 93FAA3F2 		rbit r2, r3
 1996              	@ 0 "" 2
 1997              		.thumb
 1998              		.syntax unified
 1999 0bc8 07F15803 		add	r3, r7, #88
 2000 0bcc 1A60     		str	r2, [r3]
 2001              		.loc 2 544 0
 2002 0bce 07F15803 		add	r3, r7, #88
 2003 0bd2 1B68     		ldr	r3, [r3]
 2004              	.LBE271:
 2005              	.LBE270:
 559:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 561:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Enable the main PLL. */
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 2006              		.loc 1 562 0
 2007 0bd4 B3FA83F3 		clz	r3, r3
 2008 0bd8 03F18453 		add	r3, r3, #276824064
 2009 0bdc 03F58413 		add	r3, r3, #1081344
 2010 0be0 9B00     		lsls	r3, r3, #2
 2011 0be2 1A46     		mov	r2, r3
 2012 0be4 0123     		movs	r3, #1
 2013 0be6 1360     		str	r3, [r2]
 563:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 565:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2014              		.loc 1 565 0
 2015 0be8 FFF7FEFF 		bl	HAL_GetTick
 2016 0bec C7F8F801 		str	r0, [r7, #504]
 566:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 567:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is ready */
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
ARM GAS  /tmp/cczvjJoD.s 			page 57


 2017              		.loc 1 568 0
 2018 0bf0 09E0     		b	.L124
 2019              	.L131:
 569:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2020              		.loc 1 570 0
 2021 0bf2 FFF7FEFF 		bl	HAL_GetTick
 2022 0bf6 0246     		mov	r2, r0
 2023 0bf8 D7F8F831 		ldr	r3, [r7, #504]
 2024 0bfc D31A     		subs	r3, r2, r3
 2025 0bfe 022B     		cmp	r3, #2
 2026 0c00 01D9     		bls	.L124
 571:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 572:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2027              		.loc 1 572 0
 2028 0c02 0323     		movs	r3, #3
 2029 0c04 DFE0     		b	.L15
 2030              	.L124:
 2031 0c06 07F15403 		add	r3, r7, #84
 2032 0c0a 4FF00072 		mov	r2, #33554432
 2033 0c0e 1A60     		str	r2, [r3]
 2034              	.LBB272:
 2035              	.LBB273:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2036              		.loc 2 531 0
 2037 0c10 07F15403 		add	r3, r7, #84
 2038 0c14 1B68     		ldr	r3, [r3]
 2039              		.syntax unified
 2040              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2041 0c16 93FAA3F2 		rbit r2, r3
 2042              	@ 0 "" 2
 2043              		.thumb
 2044              		.syntax unified
 2045 0c1a 07F15003 		add	r3, r7, #80
 2046 0c1e 1A60     		str	r2, [r3]
 2047              		.loc 2 544 0
 2048 0c20 07F15003 		add	r3, r7, #80
 2049 0c24 1B68     		ldr	r3, [r3]
 2050              	.LBE273:
 2051              	.LBE272:
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2052              		.loc 1 568 0
 2053 0c26 B3FA83F3 		clz	r3, r3
 2054 0c2a DBB2     		uxtb	r3, r3
 2055 0c2c 5B09     		lsrs	r3, r3, #5
 2056 0c2e DBB2     		uxtb	r3, r3
 2057 0c30 43F00103 		orr	r3, r3, #1
 2058 0c34 DBB2     		uxtb	r3, r3
 2059 0c36 012B     		cmp	r3, #1
 2060 0c38 04D1     		bne	.L126
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2061              		.loc 1 568 0 is_stmt 0 discriminator 1
 2062 0c3a 014B     		ldr	r3, .L148
 2063 0c3c 1B68     		ldr	r3, [r3]
 2064 0c3e 1DE0     		b	.L127
 2065              	.L149:
 2066              		.align	2
ARM GAS  /tmp/cczvjJoD.s 			page 58


 2067              	.L148:
 2068 0c40 00100240 		.word	1073876992
 2069              	.L126:
 2070 0c44 07F14C03 		add	r3, r7, #76
 2071 0c48 4FF00072 		mov	r2, #33554432
 2072 0c4c 1A60     		str	r2, [r3]
 2073              	.LBB274:
 2074              	.LBB275:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2075              		.loc 2 531 0 is_stmt 1 discriminator 2
 2076 0c4e 07F14C03 		add	r3, r7, #76
 2077 0c52 1B68     		ldr	r3, [r3]
 2078              		.syntax unified
 2079              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2080 0c54 93FAA3F2 		rbit r2, r3
 2081              	@ 0 "" 2
 2082              		.thumb
 2083              		.syntax unified
 2084 0c58 07F14803 		add	r3, r7, #72
 2085 0c5c 1A60     		str	r2, [r3]
 2086 0c5e 07F14403 		add	r3, r7, #68
 2087 0c62 4FF00072 		mov	r2, #33554432
 2088 0c66 1A60     		str	r2, [r3]
 2089              	.LBE275:
 2090              	.LBE274:
 2091              	.LBB276:
 2092              	.LBB277:
 2093 0c68 07F14403 		add	r3, r7, #68
 2094 0c6c 1B68     		ldr	r3, [r3]
 2095              		.syntax unified
 2096              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2097 0c6e 93FAA3F2 		rbit r2, r3
 2098              	@ 0 "" 2
 2099              		.thumb
 2100              		.syntax unified
 2101 0c72 07F14003 		add	r3, r7, #64
 2102 0c76 1A60     		str	r2, [r3]
 2103              	.LBE277:
 2104              	.LBE276:
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2105              		.loc 1 568 0 discriminator 2
 2106 0c78 554B     		ldr	r3, .L150
 2107 0c7a 5B6A     		ldr	r3, [r3, #36]
 2108              	.L127:
 2109 0c7c 07F13C02 		add	r2, r7, #60
 2110 0c80 4FF00071 		mov	r1, #33554432
 2111 0c84 1160     		str	r1, [r2]
 2112              	.LBB278:
 2113              	.LBB279:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2114              		.loc 2 531 0 discriminator 12
 2115 0c86 07F13C02 		add	r2, r7, #60
 2116 0c8a 1268     		ldr	r2, [r2]
 2117              		.syntax unified
 2118              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2119 0c8c 92FAA2F1 		rbit r1, r2
 2120              	@ 0 "" 2
ARM GAS  /tmp/cczvjJoD.s 			page 59


 2121              		.thumb
 2122              		.syntax unified
 2123 0c90 07F13802 		add	r2, r7, #56
 2124 0c94 1160     		str	r1, [r2]
 2125              		.loc 2 544 0 discriminator 12
 2126 0c96 07F13802 		add	r2, r7, #56
 2127 0c9a 1268     		ldr	r2, [r2]
 2128              	.LBE279:
 2129              	.LBE278:
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2130              		.loc 1 568 0 discriminator 12
 2131 0c9c B2FA82F2 		clz	r2, r2
 2132 0ca0 52B2     		sxtb	r2, r2
 2133 0ca2 42F02002 		orr	r2, r2, #32
 2134 0ca6 52B2     		sxtb	r2, r2
 2135 0ca8 D2B2     		uxtb	r2, r2
 2136 0caa 02F01F02 		and	r2, r2, #31
 2137 0cae 0121     		movs	r1, #1
 2138 0cb0 01FA02F2 		lsl	r2, r1, r2
 2139 0cb4 1340     		ands	r3, r3, r2
 2140 0cb6 002B     		cmp	r3, #0
 2141 0cb8 9BD0     		beq	.L131
 2142 0cba 83E0     		b	.L111
 2143              	.L113:
 2144 0cbc 07F13403 		add	r3, r7, #52
 2145 0cc0 4FF08072 		mov	r2, #16777216
 2146 0cc4 1A60     		str	r2, [r3]
 2147              	.LBB280:
 2148              	.LBB281:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2149              		.loc 2 531 0
 2150 0cc6 07F13403 		add	r3, r7, #52
 2151 0cca 1B68     		ldr	r3, [r3]
 2152              		.syntax unified
 2153              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2154 0ccc 93FAA3F2 		rbit r2, r3
 2155              	@ 0 "" 2
 2156              		.thumb
 2157              		.syntax unified
 2158 0cd0 07F13003 		add	r3, r7, #48
 2159 0cd4 1A60     		str	r2, [r3]
 2160              		.loc 2 544 0
 2161 0cd6 07F13003 		add	r3, r7, #48
 2162 0cda 1B68     		ldr	r3, [r3]
 2163              	.LBE281:
 2164              	.LBE280:
 573:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 574:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 575:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 2165              		.loc 1 579 0
 2166 0cdc B3FA83F3 		clz	r3, r3
 2167 0ce0 03F18453 		add	r3, r3, #276824064
 2168 0ce4 03F58413 		add	r3, r3, #1081344
ARM GAS  /tmp/cczvjJoD.s 			page 60


 2169 0ce8 9B00     		lsls	r3, r3, #2
 2170 0cea 1A46     		mov	r2, r3
 2171 0cec 0023     		movs	r3, #0
 2172 0cee 1360     		str	r3, [r2]
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 581:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2173              		.loc 1 582 0
 2174 0cf0 FFF7FEFF 		bl	HAL_GetTick
 2175 0cf4 C7F8F801 		str	r0, [r7, #504]
 583:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 2176              		.loc 1 585 0
 2177 0cf8 09E0     		b	.L133
 2178              	.L140:
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2179              		.loc 1 587 0
 2180 0cfa FFF7FEFF 		bl	HAL_GetTick
 2181 0cfe 0246     		mov	r2, r0
 2182 0d00 D7F8F831 		ldr	r3, [r7, #504]
 2183 0d04 D31A     		subs	r3, r2, r3
 2184 0d06 022B     		cmp	r3, #2
 2185 0d08 01D9     		bls	.L133
 588:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2186              		.loc 1 589 0
 2187 0d0a 0323     		movs	r3, #3
 2188 0d0c 5BE0     		b	.L15
 2189              	.L133:
 2190 0d0e 07F12C03 		add	r3, r7, #44
 2191 0d12 4FF00072 		mov	r2, #33554432
 2192 0d16 1A60     		str	r2, [r3]
 2193              	.LBB282:
 2194              	.LBB283:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2195              		.loc 2 531 0
 2196 0d18 07F12C03 		add	r3, r7, #44
 2197 0d1c 1B68     		ldr	r3, [r3]
 2198              		.syntax unified
 2199              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2200 0d1e 93FAA3F2 		rbit r2, r3
 2201              	@ 0 "" 2
 2202              		.thumb
 2203              		.syntax unified
 2204 0d22 07F12803 		add	r3, r7, #40
 2205 0d26 1A60     		str	r2, [r3]
 2206              		.loc 2 544 0
 2207 0d28 07F12803 		add	r3, r7, #40
 2208 0d2c 1B68     		ldr	r3, [r3]
 2209              	.LBE283:
 2210              	.LBE282:
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2211              		.loc 1 585 0
 2212 0d2e B3FA83F3 		clz	r3, r3
 2213 0d32 DBB2     		uxtb	r3, r3
ARM GAS  /tmp/cczvjJoD.s 			page 61


 2214 0d34 5B09     		lsrs	r3, r3, #5
 2215 0d36 DBB2     		uxtb	r3, r3
 2216 0d38 43F00103 		orr	r3, r3, #1
 2217 0d3c DBB2     		uxtb	r3, r3
 2218 0d3e 012B     		cmp	r3, #1
 2219 0d40 02D1     		bne	.L135
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2220              		.loc 1 585 0 is_stmt 0 discriminator 1
 2221 0d42 234B     		ldr	r3, .L150
 2222 0d44 1B68     		ldr	r3, [r3]
 2223 0d46 1BE0     		b	.L136
 2224              	.L135:
 2225 0d48 07F12403 		add	r3, r7, #36
 2226 0d4c 4FF00072 		mov	r2, #33554432
 2227 0d50 1A60     		str	r2, [r3]
 2228              	.LBB284:
 2229              	.LBB285:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2230              		.loc 2 531 0 is_stmt 1 discriminator 2
 2231 0d52 07F12403 		add	r3, r7, #36
 2232 0d56 1B68     		ldr	r3, [r3]
 2233              		.syntax unified
 2234              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2235 0d58 93FAA3F2 		rbit r2, r3
 2236              	@ 0 "" 2
 2237              		.thumb
 2238              		.syntax unified
 2239 0d5c 07F12003 		add	r3, r7, #32
 2240 0d60 1A60     		str	r2, [r3]
 2241 0d62 07F11C03 		add	r3, r7, #28
 2242 0d66 4FF00072 		mov	r2, #33554432
 2243 0d6a 1A60     		str	r2, [r3]
 2244              	.LBE285:
 2245              	.LBE284:
 2246              	.LBB286:
 2247              	.LBB287:
 2248 0d6c 07F11C03 		add	r3, r7, #28
 2249 0d70 1B68     		ldr	r3, [r3]
 2250              		.syntax unified
 2251              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2252 0d72 93FAA3F2 		rbit r2, r3
 2253              	@ 0 "" 2
 2254              		.thumb
 2255              		.syntax unified
 2256 0d76 07F11803 		add	r3, r7, #24
 2257 0d7a 1A60     		str	r2, [r3]
 2258              	.LBE287:
 2259              	.LBE286:
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2260              		.loc 1 585 0 discriminator 2
 2261 0d7c 144B     		ldr	r3, .L150
 2262 0d7e 5B6A     		ldr	r3, [r3, #36]
 2263              	.L136:
 2264 0d80 07F11402 		add	r2, r7, #20
 2265 0d84 4FF00071 		mov	r1, #33554432
 2266 0d88 1160     		str	r1, [r2]
 2267              	.LBB288:
ARM GAS  /tmp/cczvjJoD.s 			page 62


 2268              	.LBB289:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2269              		.loc 2 531 0 discriminator 12
 2270 0d8a 07F11402 		add	r2, r7, #20
 2271 0d8e 1268     		ldr	r2, [r2]
 2272              		.syntax unified
 2273              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2274 0d90 92FAA2F1 		rbit r1, r2
 2275              	@ 0 "" 2
 2276              		.thumb
 2277              		.syntax unified
 2278 0d94 07F11002 		add	r2, r7, #16
 2279 0d98 1160     		str	r1, [r2]
 2280              		.loc 2 544 0 discriminator 12
 2281 0d9a 07F11002 		add	r2, r7, #16
 2282 0d9e 1268     		ldr	r2, [r2]
 2283              	.LBE289:
 2284              	.LBE288:
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2285              		.loc 1 585 0 discriminator 12
 2286 0da0 B2FA82F2 		clz	r2, r2
 2287 0da4 52B2     		sxtb	r2, r2
 2288 0da6 42F02002 		orr	r2, r2, #32
 2289 0daa 52B2     		sxtb	r2, r2
 2290 0dac D2B2     		uxtb	r2, r2
 2291 0dae 02F01F02 		and	r2, r2, #31
 2292 0db2 0121     		movs	r1, #1
 2293 0db4 01FA02F2 		lsl	r2, r1, r2
 2294 0db8 1340     		ands	r3, r3, r2
 2295 0dba 002B     		cmp	r3, #0
 2296 0dbc 9DD1     		bne	.L140
 2297 0dbe 01E0     		b	.L111
 2298              	.L112:
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 593:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 595:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 2299              		.loc 1 596 0
 2300 0dc0 0123     		movs	r3, #1
 2301 0dc2 00E0     		b	.L15
 2302              	.L111:
 597:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 599:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 2303              		.loc 1 600 0
 2304 0dc4 0023     		movs	r3, #0
 2305              	.L15:
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2306              		.loc 1 601 0
 2307 0dc6 1846     		mov	r0, r3
 2308 0dc8 07F50077 		add	r7, r7, #512
 2309              	.LCFI7:
 2310              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cczvjJoD.s 			page 63


 2311 0dcc BD46     		mov	sp, r7
 2312              	.LCFI8:
 2313              		.cfi_def_cfa_register 13
 2314              		@ sp needed
 2315 0dce 80BD     		pop	{r7, pc}
 2316              	.L151:
 2317              		.align	2
 2318              	.L150:
 2319 0dd0 00100240 		.word	1073876992
 2320              		.cfi_endproc
 2321              	.LFE696:
 2323              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 2324              		.align	1
 2325              		.global	HAL_RCC_ClockConfig
 2326              		.syntax unified
 2327              		.thumb
 2328              		.thumb_func
 2329              		.fpu fpv4-sp-d16
 2331              	HAL_RCC_ClockConfig:
 2332              	.LFB697:
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 603:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 605:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 607:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 610:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 613:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 616:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 618:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 620:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 622:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         currently used as system clock source.
 624:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 625:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 627:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2333              		.loc 1 627 0
 2334              		.cfi_startproc
 2335              		@ args = 0, pretend = 0, frame = 120
 2336              		@ frame_needed = 1, uses_anonymous_args = 0
 2337 0000 80B5     		push	{r7, lr}
 2338              	.LCFI9:
 2339              		.cfi_def_cfa_offset 8
 2340              		.cfi_offset 7, -8
 2341              		.cfi_offset 14, -4
 2342 0002 9EB0     		sub	sp, sp, #120
 2343              	.LCFI10:
ARM GAS  /tmp/cczvjJoD.s 			page 64


 2344              		.cfi_def_cfa_offset 128
 2345 0004 00AF     		add	r7, sp, #0
 2346              	.LCFI11:
 2347              		.cfi_def_cfa_register 7
 2348 0006 7860     		str	r0, [r7, #4]
 2349 0008 3960     		str	r1, [r7]
 628:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2350              		.loc 1 628 0
 2351 000a 0023     		movs	r3, #0
 2352 000c 7B67     		str	r3, [r7, #116]
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 630:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 634:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 635:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 636:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 637:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     (HCLK) of the device. */
 638:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 639:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 640:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 2353              		.loc 1 640 0
 2354 000e A74B     		ldr	r3, .L190
 2355 0010 1B68     		ldr	r3, [r3]
 2356 0012 03F00703 		and	r3, r3, #7
 2357 0016 3A68     		ldr	r2, [r7]
 2358 0018 9A42     		cmp	r2, r3
 2359 001a 10D9     		bls	.L153
 641:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 642:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 643:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 2360              		.loc 1 643 0
 2361 001c A34B     		ldr	r3, .L190
 2362 001e 1B68     		ldr	r3, [r3]
 2363 0020 23F00702 		bic	r2, r3, #7
 2364 0024 A149     		ldr	r1, .L190
 2365 0026 3B68     		ldr	r3, [r7]
 2366 0028 1343     		orrs	r3, r3, r2
 2367 002a 0B60     		str	r3, [r1]
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 645:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 647:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 2368              		.loc 1 647 0
 2369 002c 9F4B     		ldr	r3, .L190
 2370 002e 1B68     		ldr	r3, [r3]
 2371 0030 03F00703 		and	r3, r3, #7
 2372 0034 3A68     		ldr	r2, [r7]
 2373 0036 9A42     		cmp	r2, r3
 2374 0038 01D0     		beq	.L153
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 649:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 2375              		.loc 1 649 0
 2376 003a 0123     		movs	r3, #1
 2377 003c 75E1     		b	.L154
 2378              	.L153:
ARM GAS  /tmp/cczvjJoD.s 			page 65


 650:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 652:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 2379              		.loc 1 654 0
 2380 003e 7B68     		ldr	r3, [r7, #4]
 2381 0040 1B68     		ldr	r3, [r3]
 2382 0042 03F00203 		and	r3, r3, #2
 2383 0046 002B     		cmp	r3, #0
 2384 0048 08D0     		beq	.L155
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2385              		.loc 1 657 0
 2386 004a 994B     		ldr	r3, .L190+4
 2387 004c 5B68     		ldr	r3, [r3, #4]
 2388 004e 23F0F002 		bic	r2, r3, #240
 2389 0052 7B68     		ldr	r3, [r7, #4]
 2390 0054 9B68     		ldr	r3, [r3, #8]
 2391 0056 9649     		ldr	r1, .L190+4
 2392 0058 1343     		orrs	r3, r3, r2
 2393 005a 4B60     		str	r3, [r1, #4]
 2394              	.L155:
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 2395              		.loc 1 661 0
 2396 005c 7B68     		ldr	r3, [r7, #4]
 2397 005e 1B68     		ldr	r3, [r3]
 2398 0060 03F00103 		and	r3, r3, #1
 2399 0064 002B     		cmp	r3, #0
 2400 0066 00F00981 		beq	.L156
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 663:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 665:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 666:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 2401              		.loc 1 666 0
 2402 006a 7B68     		ldr	r3, [r7, #4]
 2403 006c 5B68     		ldr	r3, [r3, #4]
 2404 006e 012B     		cmp	r3, #1
 2405 0070 3DD1     		bne	.L157
 2406 0072 4FF40033 		mov	r3, #131072
 2407 0076 3B67     		str	r3, [r7, #112]
 2408              	.LBB290:
 2409              	.LBB291:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2410              		.loc 2 531 0
 2411 0078 3B6F     		ldr	r3, [r7, #112]
 2412              		.syntax unified
 2413              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2414 007a 93FAA3F3 		rbit r3, r3
 2415              	@ 0 "" 2
 2416              		.thumb
 2417              		.syntax unified
ARM GAS  /tmp/cczvjJoD.s 			page 66


 2418 007e FB66     		str	r3, [r7, #108]
 2419              		.loc 2 544 0
 2420 0080 FB6E     		ldr	r3, [r7, #108]
 2421              	.LBE291:
 2422              	.LBE290:
 667:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 669:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 2423              		.loc 1 669 0
 2424 0082 B3FA83F3 		clz	r3, r3
 2425 0086 DBB2     		uxtb	r3, r3
 2426 0088 5B09     		lsrs	r3, r3, #5
 2427 008a DBB2     		uxtb	r3, r3
 2428 008c 43F00103 		orr	r3, r3, #1
 2429 0090 DBB2     		uxtb	r3, r3
 2430 0092 012B     		cmp	r3, #1
 2431 0094 02D1     		bne	.L159
 2432              		.loc 1 669 0 is_stmt 0 discriminator 1
 2433 0096 864B     		ldr	r3, .L190+4
 2434 0098 1B68     		ldr	r3, [r3]
 2435 009a 0FE0     		b	.L160
 2436              	.L159:
 2437 009c 4FF40033 		mov	r3, #131072
 2438 00a0 BB66     		str	r3, [r7, #104]
 2439              	.LBB292:
 2440              	.LBB293:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2441              		.loc 2 531 0 is_stmt 1 discriminator 2
 2442 00a2 BB6E     		ldr	r3, [r7, #104]
 2443              		.syntax unified
 2444              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2445 00a4 93FAA3F3 		rbit r3, r3
 2446              	@ 0 "" 2
 2447              		.thumb
 2448              		.syntax unified
 2449 00a8 7B66     		str	r3, [r7, #100]
 2450 00aa 4FF40033 		mov	r3, #131072
 2451 00ae 3B66     		str	r3, [r7, #96]
 2452              	.LBE293:
 2453              	.LBE292:
 2454              	.LBB294:
 2455              	.LBB295:
 2456 00b0 3B6E     		ldr	r3, [r7, #96]
 2457              		.syntax unified
 2458              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2459 00b2 93FAA3F3 		rbit r3, r3
 2460              	@ 0 "" 2
 2461              		.thumb
 2462              		.syntax unified
 2463 00b6 FB65     		str	r3, [r7, #92]
 2464              	.LBE295:
 2465              	.LBE294:
 2466              		.loc 1 669 0 discriminator 2
 2467 00b8 7D4B     		ldr	r3, .L190+4
 2468 00ba 5B6A     		ldr	r3, [r3, #36]
 2469              	.L160:
 2470 00bc 4FF40032 		mov	r2, #131072
ARM GAS  /tmp/cczvjJoD.s 			page 67


 2471 00c0 BA65     		str	r2, [r7, #88]
 2472              	.LBB296:
 2473              	.LBB297:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2474              		.loc 2 531 0 discriminator 12
 2475 00c2 BA6D     		ldr	r2, [r7, #88]
 2476              		.syntax unified
 2477              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2478 00c4 92FAA2F2 		rbit r2, r2
 2479              	@ 0 "" 2
 2480              		.thumb
 2481              		.syntax unified
 2482 00c8 7A65     		str	r2, [r7, #84]
 2483              		.loc 2 544 0 discriminator 12
 2484 00ca 7A6D     		ldr	r2, [r7, #84]
 2485              	.LBE297:
 2486              	.LBE296:
 2487              		.loc 1 669 0 discriminator 12
 2488 00cc B2FA82F2 		clz	r2, r2
 2489 00d0 52B2     		sxtb	r2, r2
 2490 00d2 42F02002 		orr	r2, r2, #32
 2491 00d6 52B2     		sxtb	r2, r2
 2492 00d8 D2B2     		uxtb	r2, r2
 2493 00da 02F01F02 		and	r2, r2, #31
 2494 00de 0121     		movs	r1, #1
 2495 00e0 01FA02F2 		lsl	r2, r1, r2
 2496 00e4 1340     		ands	r3, r3, r2
 2497 00e6 002B     		cmp	r3, #0
 2498 00e8 7DD1     		bne	.L164
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 2499              		.loc 1 671 0
 2500 00ea 0123     		movs	r3, #1
 2501 00ec 1DE1     		b	.L154
 2502              	.L157:
 672:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 673:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 674:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 675:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 2503              		.loc 1 675 0
 2504 00ee 7B68     		ldr	r3, [r7, #4]
 2505 00f0 5B68     		ldr	r3, [r3, #4]
 2506 00f2 022B     		cmp	r3, #2
 2507 00f4 3DD1     		bne	.L165
 2508 00f6 4FF00073 		mov	r3, #33554432
 2509 00fa 3B65     		str	r3, [r7, #80]
 2510              	.LBB298:
 2511              	.LBB299:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2512              		.loc 2 531 0
 2513 00fc 3B6D     		ldr	r3, [r7, #80]
 2514              		.syntax unified
 2515              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2516 00fe 93FAA3F3 		rbit r3, r3
 2517              	@ 0 "" 2
 2518              		.thumb
 2519              		.syntax unified
ARM GAS  /tmp/cczvjJoD.s 			page 68


 2520 0102 FB64     		str	r3, [r7, #76]
 2521              		.loc 2 544 0
 2522 0104 FB6C     		ldr	r3, [r7, #76]
 2523              	.LBE299:
 2524              	.LBE298:
 676:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 677:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 678:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 2525              		.loc 1 678 0
 2526 0106 B3FA83F3 		clz	r3, r3
 2527 010a DBB2     		uxtb	r3, r3
 2528 010c 5B09     		lsrs	r3, r3, #5
 2529 010e DBB2     		uxtb	r3, r3
 2530 0110 43F00103 		orr	r3, r3, #1
 2531 0114 DBB2     		uxtb	r3, r3
 2532 0116 012B     		cmp	r3, #1
 2533 0118 02D1     		bne	.L167
 2534              		.loc 1 678 0 is_stmt 0 discriminator 1
 2535 011a 654B     		ldr	r3, .L190+4
 2536 011c 1B68     		ldr	r3, [r3]
 2537 011e 0FE0     		b	.L168
 2538              	.L167:
 2539 0120 4FF00073 		mov	r3, #33554432
 2540 0124 BB64     		str	r3, [r7, #72]
 2541              	.LBB300:
 2542              	.LBB301:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2543              		.loc 2 531 0 is_stmt 1 discriminator 2
 2544 0126 BB6C     		ldr	r3, [r7, #72]
 2545              		.syntax unified
 2546              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2547 0128 93FAA3F3 		rbit r3, r3
 2548              	@ 0 "" 2
 2549              		.thumb
 2550              		.syntax unified
 2551 012c 7B64     		str	r3, [r7, #68]
 2552 012e 4FF00073 		mov	r3, #33554432
 2553 0132 3B64     		str	r3, [r7, #64]
 2554              	.LBE301:
 2555              	.LBE300:
 2556              	.LBB302:
 2557              	.LBB303:
 2558 0134 3B6C     		ldr	r3, [r7, #64]
 2559              		.syntax unified
 2560              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2561 0136 93FAA3F3 		rbit r3, r3
 2562              	@ 0 "" 2
 2563              		.thumb
 2564              		.syntax unified
 2565 013a FB63     		str	r3, [r7, #60]
 2566              	.LBE303:
 2567              	.LBE302:
 2568              		.loc 1 678 0 discriminator 2
 2569 013c 5C4B     		ldr	r3, .L190+4
 2570 013e 5B6A     		ldr	r3, [r3, #36]
 2571              	.L168:
 2572 0140 4FF00072 		mov	r2, #33554432
ARM GAS  /tmp/cczvjJoD.s 			page 69


 2573 0144 BA63     		str	r2, [r7, #56]
 2574              	.LBB304:
 2575              	.LBB305:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2576              		.loc 2 531 0 discriminator 12
 2577 0146 BA6B     		ldr	r2, [r7, #56]
 2578              		.syntax unified
 2579              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2580 0148 92FAA2F2 		rbit r2, r2
 2581              	@ 0 "" 2
 2582              		.thumb
 2583              		.syntax unified
 2584 014c 7A63     		str	r2, [r7, #52]
 2585              		.loc 2 544 0 discriminator 12
 2586 014e 7A6B     		ldr	r2, [r7, #52]
 2587              	.LBE305:
 2588              	.LBE304:
 2589              		.loc 1 678 0 discriminator 12
 2590 0150 B2FA82F2 		clz	r2, r2
 2591 0154 52B2     		sxtb	r2, r2
 2592 0156 42F02002 		orr	r2, r2, #32
 2593 015a 52B2     		sxtb	r2, r2
 2594 015c D2B2     		uxtb	r2, r2
 2595 015e 02F01F02 		and	r2, r2, #31
 2596 0162 0121     		movs	r1, #1
 2597 0164 01FA02F2 		lsl	r2, r1, r2
 2598 0168 1340     		ands	r3, r3, r2
 2599 016a 002B     		cmp	r3, #0
 2600 016c 3BD1     		bne	.L164
 679:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 2601              		.loc 1 680 0
 2602 016e 0123     		movs	r3, #1
 2603 0170 DBE0     		b	.L154
 2604              	.L165:
 2605 0172 0223     		movs	r3, #2
 2606 0174 3B63     		str	r3, [r7, #48]
 2607              	.LBB306:
 2608              	.LBB307:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2609              		.loc 2 531 0
 2610 0176 3B6B     		ldr	r3, [r7, #48]
 2611              		.syntax unified
 2612              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2613 0178 93FAA3F3 		rbit r3, r3
 2614              	@ 0 "" 2
 2615              		.thumb
 2616              		.syntax unified
 2617 017c FB62     		str	r3, [r7, #44]
 2618              		.loc 2 544 0
 2619 017e FB6A     		ldr	r3, [r7, #44]
 2620              	.LBE307:
 2621              	.LBE306:
 681:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 682:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 683:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 684:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
ARM GAS  /tmp/cczvjJoD.s 			page 70


 685:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 686:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 687:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 2622              		.loc 1 687 0
 2623 0180 B3FA83F3 		clz	r3, r3
 2624 0184 DBB2     		uxtb	r3, r3
 2625 0186 5B09     		lsrs	r3, r3, #5
 2626 0188 DBB2     		uxtb	r3, r3
 2627 018a 43F00103 		orr	r3, r3, #1
 2628 018e DBB2     		uxtb	r3, r3
 2629 0190 012B     		cmp	r3, #1
 2630 0192 02D1     		bne	.L173
 2631              		.loc 1 687 0 is_stmt 0 discriminator 1
 2632 0194 464B     		ldr	r3, .L190+4
 2633 0196 1B68     		ldr	r3, [r3]
 2634 0198 0DE0     		b	.L174
 2635              	.L173:
 2636 019a 0223     		movs	r3, #2
 2637 019c BB62     		str	r3, [r7, #40]
 2638              	.LBB308:
 2639              	.LBB309:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2640              		.loc 2 531 0 is_stmt 1 discriminator 2
 2641 019e BB6A     		ldr	r3, [r7, #40]
 2642              		.syntax unified
 2643              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2644 01a0 93FAA3F3 		rbit r3, r3
 2645              	@ 0 "" 2
 2646              		.thumb
 2647              		.syntax unified
 2648 01a4 7B62     		str	r3, [r7, #36]
 2649 01a6 0223     		movs	r3, #2
 2650 01a8 3B62     		str	r3, [r7, #32]
 2651              	.LBE309:
 2652              	.LBE308:
 2653              	.LBB310:
 2654              	.LBB311:
 2655 01aa 3B6A     		ldr	r3, [r7, #32]
 2656              		.syntax unified
 2657              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2658 01ac 93FAA3F3 		rbit r3, r3
 2659              	@ 0 "" 2
 2660              		.thumb
 2661              		.syntax unified
 2662 01b0 FB61     		str	r3, [r7, #28]
 2663              	.LBE311:
 2664              	.LBE310:
 2665              		.loc 1 687 0 discriminator 2
 2666 01b2 3F4B     		ldr	r3, .L190+4
 2667 01b4 5B6A     		ldr	r3, [r3, #36]
 2668              	.L174:
 2669 01b6 0222     		movs	r2, #2
 2670 01b8 BA61     		str	r2, [r7, #24]
 2671              	.LBB312:
 2672              	.LBB313:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2673              		.loc 2 531 0 discriminator 12
ARM GAS  /tmp/cczvjJoD.s 			page 71


 2674 01ba BA69     		ldr	r2, [r7, #24]
 2675              		.syntax unified
 2676              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2677 01bc 92FAA2F2 		rbit r2, r2
 2678              	@ 0 "" 2
 2679              		.thumb
 2680              		.syntax unified
 2681 01c0 7A61     		str	r2, [r7, #20]
 2682              		.loc 2 544 0 discriminator 12
 2683 01c2 7A69     		ldr	r2, [r7, #20]
 2684              	.LBE313:
 2685              	.LBE312:
 2686              		.loc 1 687 0 discriminator 12
 2687 01c4 B2FA82F2 		clz	r2, r2
 2688 01c8 52B2     		sxtb	r2, r2
 2689 01ca 42F02002 		orr	r2, r2, #32
 2690 01ce 52B2     		sxtb	r2, r2
 2691 01d0 D2B2     		uxtb	r2, r2
 2692 01d2 02F01F02 		and	r2, r2, #31
 2693 01d6 0121     		movs	r1, #1
 2694 01d8 01FA02F2 		lsl	r2, r1, r2
 2695 01dc 1340     		ands	r3, r3, r2
 2696 01de 002B     		cmp	r3, #0
 2697 01e0 01D1     		bne	.L164
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 2698              		.loc 1 689 0
 2699 01e2 0123     		movs	r3, #1
 2700 01e4 A1E0     		b	.L154
 2701              	.L164:
 690:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 691:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 2702              		.loc 1 692 0
 2703 01e6 324B     		ldr	r3, .L190+4
 2704 01e8 5B68     		ldr	r3, [r3, #4]
 2705 01ea 23F00302 		bic	r2, r3, #3
 2706 01ee 7B68     		ldr	r3, [r7, #4]
 2707 01f0 5B68     		ldr	r3, [r3, #4]
 2708 01f2 2F49     		ldr	r1, .L190+4
 2709 01f4 1343     		orrs	r3, r3, r2
 2710 01f6 4B60     		str	r3, [r1, #4]
 693:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Get Start Tick */
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 2711              		.loc 1 695 0
 2712 01f8 FFF7FEFF 		bl	HAL_GetTick
 2713 01fc 7867     		str	r0, [r7, #116]
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 2714              		.loc 1 697 0
 2715 01fe 7B68     		ldr	r3, [r7, #4]
 2716 0200 5B68     		ldr	r3, [r3, #4]
 2717 0202 012B     		cmp	r3, #1
 2718 0204 12D1     		bne	.L178
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
ARM GAS  /tmp/cczvjJoD.s 			page 72


 2719              		.loc 1 699 0
 2720 0206 0AE0     		b	.L179
 2721              	.L180:
 700:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 2722              		.loc 1 701 0
 2723 0208 FFF7FEFF 		bl	HAL_GetTick
 2724 020c 0246     		mov	r2, r0
 2725 020e 7B6F     		ldr	r3, [r7, #116]
 2726 0210 D31A     		subs	r3, r2, r3
 2727 0212 41F28832 		movw	r2, #5000
 2728 0216 9342     		cmp	r3, r2
 2729 0218 01D9     		bls	.L179
 702:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 2730              		.loc 1 703 0
 2731 021a 0323     		movs	r3, #3
 2732 021c 85E0     		b	.L154
 2733              	.L179:
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2734              		.loc 1 699 0
 2735 021e 244B     		ldr	r3, .L190+4
 2736 0220 5B68     		ldr	r3, [r3, #4]
 2737 0222 03F00C03 		and	r3, r3, #12
 2738 0226 042B     		cmp	r3, #4
 2739 0228 EED1     		bne	.L180
 2740 022a 27E0     		b	.L156
 2741              	.L178:
 704:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 2742              		.loc 1 707 0
 2743 022c 7B68     		ldr	r3, [r7, #4]
 2744 022e 5B68     		ldr	r3, [r3, #4]
 2745 0230 022B     		cmp	r3, #2
 2746 0232 1DD1     		bne	.L184
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 2747              		.loc 1 709 0
 2748 0234 0AE0     		b	.L182
 2749              	.L183:
 710:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 2750              		.loc 1 711 0
 2751 0236 FFF7FEFF 		bl	HAL_GetTick
 2752 023a 0246     		mov	r2, r0
 2753 023c 7B6F     		ldr	r3, [r7, #116]
 2754 023e D31A     		subs	r3, r2, r3
 2755 0240 41F28832 		movw	r2, #5000
 2756 0244 9342     		cmp	r3, r2
 2757 0246 01D9     		bls	.L182
 712:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 2758              		.loc 1 713 0
 2759 0248 0323     		movs	r3, #3
 2760 024a 6EE0     		b	.L154
ARM GAS  /tmp/cczvjJoD.s 			page 73


 2761              	.L182:
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2762              		.loc 1 709 0
 2763 024c 184B     		ldr	r3, .L190+4
 2764 024e 5B68     		ldr	r3, [r3, #4]
 2765 0250 03F00C03 		and	r3, r3, #12
 2766 0254 082B     		cmp	r3, #8
 2767 0256 EED1     		bne	.L183
 2768 0258 10E0     		b	.L156
 2769              	.L185:
 714:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 717:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 719:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 2770              		.loc 1 721 0
 2771 025a FFF7FEFF 		bl	HAL_GetTick
 2772 025e 0246     		mov	r2, r0
 2773 0260 7B6F     		ldr	r3, [r7, #116]
 2774 0262 D31A     		subs	r3, r2, r3
 2775 0264 41F28832 		movw	r2, #5000
 2776 0268 9342     		cmp	r3, r2
 2777 026a 01D9     		bls	.L184
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 2778              		.loc 1 723 0
 2779 026c 0323     		movs	r3, #3
 2780 026e 5CE0     		b	.L154
 2781              	.L184:
 719:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2782              		.loc 1 719 0
 2783 0270 0F4B     		ldr	r3, .L190+4
 2784 0272 5B68     		ldr	r3, [r3, #4]
 2785 0274 03F00C03 		and	r3, r3, #12
 2786 0278 002B     		cmp	r3, #0
 2787 027a EED1     		bne	.L185
 2788              	.L156:
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 725:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 726:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }      
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 728:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 2789              		.loc 1 729 0
 2790 027c 0B4B     		ldr	r3, .L190
 2791 027e 1B68     		ldr	r3, [r3]
 2792 0280 03F00703 		and	r3, r3, #7
 2793 0284 3A68     		ldr	r2, [r7]
 2794 0286 9A42     		cmp	r2, r3
 2795 0288 14D2     		bcs	.L186
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 2796              		.loc 1 732 0
ARM GAS  /tmp/cczvjJoD.s 			page 74


 2797 028a 084B     		ldr	r3, .L190
 2798 028c 1B68     		ldr	r3, [r3]
 2799 028e 23F00702 		bic	r2, r3, #7
 2800 0292 0649     		ldr	r1, .L190
 2801 0294 3B68     		ldr	r3, [r7]
 2802 0296 1343     		orrs	r3, r3, r2
 2803 0298 0B60     		str	r3, [r1]
 733:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 2804              		.loc 1 736 0
 2805 029a 044B     		ldr	r3, .L190
 2806 029c 1B68     		ldr	r3, [r3]
 2807 029e 03F00703 		and	r3, r3, #7
 2808 02a2 3A68     		ldr	r2, [r7]
 2809 02a4 9A42     		cmp	r2, r3
 2810 02a6 05D0     		beq	.L186
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 2811              		.loc 1 738 0
 2812 02a8 0123     		movs	r3, #1
 2813 02aa 3EE0     		b	.L154
 2814              	.L191:
 2815              		.align	2
 2816              	.L190:
 2817 02ac 00200240 		.word	1073881088
 2818 02b0 00100240 		.word	1073876992
 2819              	.L186:
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 740:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 743:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 2820              		.loc 1 743 0
 2821 02b4 7B68     		ldr	r3, [r7, #4]
 2822 02b6 1B68     		ldr	r3, [r3]
 2823 02b8 03F00403 		and	r3, r3, #4
 2824 02bc 002B     		cmp	r3, #0
 2825 02be 08D0     		beq	.L187
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 745:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2826              		.loc 1 746 0
 2827 02c0 1C4B     		ldr	r3, .L192
 2828 02c2 5B68     		ldr	r3, [r3, #4]
 2829 02c4 23F4E062 		bic	r2, r3, #1792
 2830 02c8 7B68     		ldr	r3, [r7, #4]
 2831 02ca DB68     		ldr	r3, [r3, #12]
 2832 02cc 1949     		ldr	r1, .L192
 2833 02ce 1343     		orrs	r3, r3, r2
 2834 02d0 4B60     		str	r3, [r1, #4]
 2835              	.L187:
 747:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 749:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
ARM GAS  /tmp/cczvjJoD.s 			page 75


 2836              		.loc 1 750 0
 2837 02d2 7B68     		ldr	r3, [r7, #4]
 2838 02d4 1B68     		ldr	r3, [r3]
 2839 02d6 03F00803 		and	r3, r3, #8
 2840 02da 002B     		cmp	r3, #0
 2841 02dc 09D0     		beq	.L188
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 752:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2842              		.loc 1 753 0
 2843 02de 154B     		ldr	r3, .L192
 2844 02e0 5B68     		ldr	r3, [r3, #4]
 2845 02e2 23F46052 		bic	r2, r3, #14336
 2846 02e6 7B68     		ldr	r3, [r7, #4]
 2847 02e8 1B69     		ldr	r3, [r3, #16]
 2848 02ea DB00     		lsls	r3, r3, #3
 2849 02ec 1149     		ldr	r1, .L192
 2850 02ee 1343     		orrs	r3, r3, r2
 2851 02f0 4B60     		str	r3, [r1, #4]
 2852              	.L188:
 754:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 756:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 757:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 2853              		.loc 1 757 0
 2854 02f2 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2855 02f6 0146     		mov	r1, r0
 2856 02f8 0E4B     		ldr	r3, .L192
 2857 02fa 5B68     		ldr	r3, [r3, #4]
 2858 02fc 03F0F002 		and	r2, r3, #240
 2859 0300 F023     		movs	r3, #240
 2860 0302 3B61     		str	r3, [r7, #16]
 2861              	.LBB314:
 2862              	.LBB315:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2863              		.loc 2 531 0
 2864 0304 3B69     		ldr	r3, [r7, #16]
 2865              		.syntax unified
 2866              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2867 0306 93FAA3F3 		rbit r3, r3
 2868              	@ 0 "" 2
 2869              		.thumb
 2870              		.syntax unified
 2871 030a FB60     		str	r3, [r7, #12]
 2872              		.loc 2 544 0
 2873 030c FB68     		ldr	r3, [r7, #12]
 2874              	.LBE315:
 2875              	.LBE314:
 2876              		.loc 1 757 0
 2877 030e B3FA83F3 		clz	r3, r3
 2878 0312 22FA03F3 		lsr	r3, r2, r3
 2879 0316 084A     		ldr	r2, .L192+4
 2880 0318 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 2881 031a 21FA03F3 		lsr	r3, r1, r3
 2882 031e 074A     		ldr	r2, .L192+8
 2883 0320 1360     		str	r3, [r2]
 758:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/cczvjJoD.s 			page 76


 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_InitTick (TICK_INT_PRIORITY);
 2884              		.loc 1 760 0
 2885 0322 0020     		movs	r0, #0
 2886 0324 FFF7FEFF 		bl	HAL_InitTick
 761:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 2887              		.loc 1 762 0
 2888 0328 0023     		movs	r3, #0
 2889              	.L154:
 763:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2890              		.loc 1 763 0
 2891 032a 1846     		mov	r0, r3
 2892 032c 7837     		adds	r7, r7, #120
 2893              	.LCFI12:
 2894              		.cfi_def_cfa_offset 8
 2895 032e BD46     		mov	sp, r7
 2896              	.LCFI13:
 2897              		.cfi_def_cfa_register 13
 2898              		@ sp needed
 2899 0330 80BD     		pop	{r7, pc}
 2900              	.L193:
 2901 0332 00BF     		.align	2
 2902              	.L192:
 2903 0334 00100240 		.word	1073876992
 2904 0338 00000000 		.word	AHBPrescTable
 2905 033c 00000000 		.word	SystemCoreClock
 2906              		.cfi_endproc
 2907              	.LFE697:
 2909              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 2910              		.align	1
 2911              		.global	HAL_RCC_MCOConfig
 2912              		.syntax unified
 2913              		.thumb
 2914              		.thumb_func
 2915              		.fpu fpv4-sp-d16
 2917              	HAL_RCC_MCOConfig:
 2918              	.LFB698:
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 765:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 767:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 770:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 772:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim   
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 774:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================  
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 778:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     frequencies.
 779:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 781:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
ARM GAS  /tmp/cczvjJoD.s 			page 77


 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 784:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_MCOPRE)
 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 786:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 788:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 792:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 793:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System Clock selected as MCO clock
 795:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLLCLK selected as MCO clock
 800:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 802:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1   no division applied to MCO clock
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2   division by 2 applied to MCO clock
 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4   division by 4 applied to MCO clock
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8   division by 8 applied to MCO clock
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
 809:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128 division by 128 applied to MCO clock
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 812:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 817:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 818:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 819:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 820:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 821:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 822:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 823:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 824:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 825:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 826:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 827:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 828:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 829:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 830:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 831:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 832:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 833:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 834:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 835:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 836:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2919              		.loc 1 836 0
 2920              		.cfi_startproc
 2921              		@ args = 0, pretend = 0, frame = 40
ARM GAS  /tmp/cczvjJoD.s 			page 78


 2922              		@ frame_needed = 1, uses_anonymous_args = 0
 2923 0000 80B5     		push	{r7, lr}
 2924              	.LCFI14:
 2925              		.cfi_def_cfa_offset 8
 2926              		.cfi_offset 7, -8
 2927              		.cfi_offset 14, -4
 2928 0002 8AB0     		sub	sp, sp, #40
 2929              	.LCFI15:
 2930              		.cfi_def_cfa_offset 48
 2931 0004 00AF     		add	r7, sp, #0
 2932              	.LCFI16:
 2933              		.cfi_def_cfa_register 7
 2934 0006 F860     		str	r0, [r7, #12]
 2935 0008 B960     		str	r1, [r7, #8]
 2936 000a 7A60     		str	r2, [r7, #4]
 837:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 838:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 839:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 840:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 841:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 842:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 843:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 844:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 845:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 2937              		.loc 1 845 0
 2938 000c 0223     		movs	r3, #2
 2939 000e BB61     		str	r3, [r7, #24]
 846:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 2940              		.loc 1 846 0
 2941 0010 0323     		movs	r3, #3
 2942 0012 3B62     		str	r3, [r7, #32]
 847:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 2943              		.loc 1 847 0
 2944 0014 0023     		movs	r3, #0
 2945 0016 FB61     		str	r3, [r7, #28]
 848:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 2946              		.loc 1 848 0
 2947 0018 4FF48073 		mov	r3, #256
 2948 001c 7B61     		str	r3, [r7, #20]
 849:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 2949              		.loc 1 849 0
 2950 001e 0023     		movs	r3, #0
 2951 0020 7B62     		str	r3, [r7, #36]
 2952              	.LBB316:
 850:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 851:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 852:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 2953              		.loc 1 852 0
 2954 0022 104B     		ldr	r3, .L195
 2955 0024 5B69     		ldr	r3, [r3, #20]
 2956 0026 0F4A     		ldr	r2, .L195
 2957 0028 43F40033 		orr	r3, r3, #131072
 2958 002c 5361     		str	r3, [r2, #20]
 2959 002e 0D4B     		ldr	r3, .L195
 2960 0030 5B69     		ldr	r3, [r3, #20]
 2961 0032 03F40033 		and	r3, r3, #131072
 2962 0036 3B61     		str	r3, [r7, #16]
ARM GAS  /tmp/cczvjJoD.s 			page 79


 2963 0038 3B69     		ldr	r3, [r7, #16]
 2964              	.LBE316:
 853:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 854:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 2965              		.loc 1 854 0
 2966 003a 07F11403 		add	r3, r7, #20
 2967 003e 1946     		mov	r1, r3
 2968 0040 4FF09040 		mov	r0, #1207959552
 2969 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 855:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 856:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO clock source */
 857:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 2970              		.loc 1 857 0
 2971 0048 064B     		ldr	r3, .L195
 2972 004a 5B68     		ldr	r3, [r3, #4]
 2973 004c 23F0EE42 		bic	r2, r3, #1996488704
 2974 0050 B968     		ldr	r1, [r7, #8]
 2975 0052 7B68     		ldr	r3, [r7, #4]
 2976 0054 0B43     		orrs	r3, r3, r1
 2977 0056 0349     		ldr	r1, .L195
 2978 0058 1343     		orrs	r3, r3, r2
 2979 005a 4B60     		str	r3, [r1, #4]
 858:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2980              		.loc 1 858 0
 2981 005c 00BF     		nop
 2982 005e 2837     		adds	r7, r7, #40
 2983              	.LCFI17:
 2984              		.cfi_def_cfa_offset 8
 2985 0060 BD46     		mov	sp, r7
 2986              	.LCFI18:
 2987              		.cfi_def_cfa_register 13
 2988              		@ sp needed
 2989 0062 80BD     		pop	{r7, pc}
 2990              	.L196:
 2991              		.align	2
 2992              	.L195:
 2993 0064 00100240 		.word	1073876992
 2994              		.cfi_endproc
 2995              	.LFE698:
 2997              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2998              		.align	1
 2999              		.global	HAL_RCC_EnableCSS
 3000              		.syntax unified
 3001              		.thumb
 3002              		.thumb_func
 3003              		.fpu fpv4-sp-d16
 3005              	HAL_RCC_EnableCSS:
 3006              	.LFB699:
 859:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 860:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 861:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 862:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 863:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 864:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 865:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 866:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 867:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
ARM GAS  /tmp/cczvjJoD.s 			page 80


 868:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 869:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 870:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3007              		.loc 1 870 0
 3008              		.cfi_startproc
 3009              		@ args = 0, pretend = 0, frame = 8
 3010              		@ frame_needed = 1, uses_anonymous_args = 0
 3011              		@ link register save eliminated.
 3012 0000 80B4     		push	{r7}
 3013              	.LCFI19:
 3014              		.cfi_def_cfa_offset 4
 3015              		.cfi_offset 7, -4
 3016 0002 83B0     		sub	sp, sp, #12
 3017              	.LCFI20:
 3018              		.cfi_def_cfa_offset 16
 3019 0004 00AF     		add	r7, sp, #0
 3020              	.LCFI21:
 3021              		.cfi_def_cfa_register 7
 3022 0006 4FF40023 		mov	r3, #524288
 3023 000a 7B60     		str	r3, [r7, #4]
 3024              	.LBB317:
 3025              	.LBB318:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3026              		.loc 2 531 0
 3027 000c 7B68     		ldr	r3, [r7, #4]
 3028              		.syntax unified
 3029              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3030 000e 93FAA3F3 		rbit r3, r3
 3031              	@ 0 "" 2
 3032              		.thumb
 3033              		.syntax unified
 3034 0012 3B60     		str	r3, [r7]
 3035              		.loc 2 544 0
 3036 0014 3B68     		ldr	r3, [r7]
 3037              	.LBE318:
 3038              	.LBE317:
 871:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 3039              		.loc 1 871 0
 3040 0016 B3FA83F3 		clz	r3, r3
 3041 001a 03F18453 		add	r3, r3, #276824064
 3042 001e 03F58413 		add	r3, r3, #1081344
 3043 0022 9B00     		lsls	r3, r3, #2
 3044 0024 1A46     		mov	r2, r3
 3045 0026 0123     		movs	r3, #1
 3046 0028 1360     		str	r3, [r2]
 872:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3047              		.loc 1 872 0
 3048 002a 00BF     		nop
 3049 002c 0C37     		adds	r7, r7, #12
 3050              	.LCFI22:
 3051              		.cfi_def_cfa_offset 4
 3052 002e BD46     		mov	sp, r7
 3053              	.LCFI23:
 3054              		.cfi_def_cfa_register 13
 3055              		@ sp needed
 3056 0030 5DF8047B 		ldr	r7, [sp], #4
 3057              	.LCFI24:
ARM GAS  /tmp/cczvjJoD.s 			page 81


 3058              		.cfi_restore 7
 3059              		.cfi_def_cfa_offset 0
 3060 0034 7047     		bx	lr
 3061              		.cfi_endproc
 3062              	.LFE699:
 3064              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 3065              		.align	1
 3066              		.global	HAL_RCC_DisableCSS
 3067              		.syntax unified
 3068              		.thumb
 3069              		.thumb_func
 3070              		.fpu fpv4-sp-d16
 3072              	HAL_RCC_DisableCSS:
 3073              	.LFB700:
 873:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 874:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 875:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 876:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 877:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 878:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 879:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3074              		.loc 1 879 0
 3075              		.cfi_startproc
 3076              		@ args = 0, pretend = 0, frame = 8
 3077              		@ frame_needed = 1, uses_anonymous_args = 0
 3078              		@ link register save eliminated.
 3079 0000 80B4     		push	{r7}
 3080              	.LCFI25:
 3081              		.cfi_def_cfa_offset 4
 3082              		.cfi_offset 7, -4
 3083 0002 83B0     		sub	sp, sp, #12
 3084              	.LCFI26:
 3085              		.cfi_def_cfa_offset 16
 3086 0004 00AF     		add	r7, sp, #0
 3087              	.LCFI27:
 3088              		.cfi_def_cfa_register 7
 3089 0006 4FF40023 		mov	r3, #524288
 3090 000a 7B60     		str	r3, [r7, #4]
 3091              	.LBB319:
 3092              	.LBB320:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3093              		.loc 2 531 0
 3094 000c 7B68     		ldr	r3, [r7, #4]
 3095              		.syntax unified
 3096              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3097 000e 93FAA3F3 		rbit r3, r3
 3098              	@ 0 "" 2
 3099              		.thumb
 3100              		.syntax unified
 3101 0012 3B60     		str	r3, [r7]
 3102              		.loc 2 544 0
 3103 0014 3B68     		ldr	r3, [r7]
 3104              	.LBE320:
 3105              	.LBE319:
 880:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 3106              		.loc 1 880 0
 3107 0016 B3FA83F3 		clz	r3, r3
ARM GAS  /tmp/cczvjJoD.s 			page 82


 3108 001a 03F18453 		add	r3, r3, #276824064
 3109 001e 03F58413 		add	r3, r3, #1081344
 3110 0022 9B00     		lsls	r3, r3, #2
 3111 0024 1A46     		mov	r2, r3
 3112 0026 0023     		movs	r3, #0
 3113 0028 1360     		str	r3, [r2]
 881:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3114              		.loc 1 881 0
 3115 002a 00BF     		nop
 3116 002c 0C37     		adds	r7, r7, #12
 3117              	.LCFI28:
 3118              		.cfi_def_cfa_offset 4
 3119 002e BD46     		mov	sp, r7
 3120              	.LCFI29:
 3121              		.cfi_def_cfa_register 13
 3122              		@ sp needed
 3123 0030 5DF8047B 		ldr	r7, [sp], #4
 3124              	.LCFI30:
 3125              		.cfi_restore 7
 3126              		.cfi_def_cfa_offset 0
 3127 0034 7047     		bx	lr
 3128              		.cfi_endproc
 3129              	.LFE700:
 3131              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 3132              		.align	1
 3133              		.global	HAL_RCC_GetSysClockFreq
 3134              		.syntax unified
 3135              		.thumb
 3136              		.thumb_func
 3137              		.fpu fpv4-sp-d16
 3139              	HAL_RCC_GetSysClockFreq:
 3140              	.LFB701:
 882:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 883:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 884:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 885:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 886:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         constant and the selected clock source:
 888:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 889:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 890:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 891:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 892:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 893:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 894:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 895:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               in voltage and temperature.
 896:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 898:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 899:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                have wrong result.
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                  
 901:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 902:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         value for HSE crystal.
 903:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 904:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 905:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 906:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
ARM GAS  /tmp/cczvjJoD.s 			page 83


 907:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 908:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 909:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         
 910:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval SYSCLK frequency
 911:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 912:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 913:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3141              		.loc 1 913 0
 3142              		.cfi_startproc
 3143              		@ args = 0, pretend = 0, frame = 40
 3144              		@ frame_needed = 1, uses_anonymous_args = 0
 3145              		@ link register save eliminated.
 3146 0000 80B4     		push	{r7}
 3147              	.LCFI31:
 3148              		.cfi_def_cfa_offset 4
 3149              		.cfi_offset 7, -4
 3150 0002 8BB0     		sub	sp, sp, #44
 3151              	.LCFI32:
 3152              		.cfi_def_cfa_offset 48
 3153 0004 00AF     		add	r7, sp, #0
 3154              	.LCFI33:
 3155              		.cfi_def_cfa_register 7
 914:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 3156              		.loc 1 914 0
 3157 0006 0023     		movs	r3, #0
 3158 0008 FB61     		str	r3, [r7, #28]
 3159 000a 0023     		movs	r3, #0
 3160 000c BB61     		str	r3, [r7, #24]
 3161 000e 0023     		movs	r3, #0
 3162 0010 7B62     		str	r3, [r7, #36]
 3163 0012 0023     		movs	r3, #0
 3164 0014 7B61     		str	r3, [r7, #20]
 915:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 3165              		.loc 1 915 0
 3166 0016 0023     		movs	r3, #0
 3167 0018 3B62     		str	r3, [r7, #32]
 916:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 917:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 3168              		.loc 1 917 0
 3169 001a 294B     		ldr	r3, .L212
 3170 001c 5B68     		ldr	r3, [r3, #4]
 3171 001e FB61     		str	r3, [r7, #28]
 918:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 919:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 920:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 3172              		.loc 1 920 0
 3173 0020 FB69     		ldr	r3, [r7, #28]
 3174 0022 03F00C03 		and	r3, r3, #12
 3175 0026 042B     		cmp	r3, #4
 3176 0028 02D0     		beq	.L203
 3177 002a 082B     		cmp	r3, #8
 3178 002c 03D0     		beq	.L204
 3179 002e 3CE0     		b	.L211
 3180              	.L203:
 921:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 922:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
 923:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
ARM GAS  /tmp/cczvjJoD.s 			page 84


 924:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 3181              		.loc 1 924 0
 3182 0030 244B     		ldr	r3, .L212+4
 3183 0032 3B62     		str	r3, [r7, #32]
 925:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 3184              		.loc 1 925 0
 3185 0034 3CE0     		b	.L205
 3186              	.L204:
 926:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 927:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 928:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 929:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLL
 3187              		.loc 1 929 0
 3188 0036 FB69     		ldr	r3, [r7, #28]
 3189 0038 03F47012 		and	r2, r3, #3932160
 3190 003c 4FF47013 		mov	r3, #3932160
 3191 0040 BB60     		str	r3, [r7, #8]
 3192              	.LBB321:
 3193              	.LBB322:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3194              		.loc 2 531 0
 3195 0042 BB68     		ldr	r3, [r7, #8]
 3196              		.syntax unified
 3197              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3198 0044 93FAA3F3 		rbit r3, r3
 3199              	@ 0 "" 2
 3200              		.thumb
 3201              		.syntax unified
 3202 0048 7B60     		str	r3, [r7, #4]
 3203              		.loc 2 544 0
 3204 004a 7B68     		ldr	r3, [r7, #4]
 3205              	.LBE322:
 3206              	.LBE321:
 3207              		.loc 1 929 0
 3208 004c B3FA83F3 		clz	r3, r3
 3209 0050 22FA03F3 		lsr	r3, r2, r3
 3210 0054 1C4A     		ldr	r2, .L212+8
 3211 0056 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3212 0058 7B61     		str	r3, [r7, #20]
 930:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 3213              		.loc 1 930 0
 3214 005a 194B     		ldr	r3, .L212
 3215 005c DB6A     		ldr	r3, [r3, #44]
 3216 005e 03F00F02 		and	r2, r3, #15
 3217 0062 0F23     		movs	r3, #15
 3218 0064 3B61     		str	r3, [r7, #16]
 3219              	.LBB323:
 3220              	.LBB324:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3221              		.loc 2 531 0
 3222 0066 3B69     		ldr	r3, [r7, #16]
 3223              		.syntax unified
 3224              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3225 0068 93FAA3F3 		rbit r3, r3
 3226              	@ 0 "" 2
 3227              		.thumb
 3228              		.syntax unified
ARM GAS  /tmp/cczvjJoD.s 			page 85


 3229 006c FB60     		str	r3, [r7, #12]
 3230              		.loc 2 544 0
 3231 006e FB68     		ldr	r3, [r7, #12]
 3232              	.LBE324:
 3233              	.LBE323:
 3234              		.loc 1 930 0
 3235 0070 B3FA83F3 		clz	r3, r3
 3236 0074 22FA03F3 		lsr	r3, r2, r3
 3237 0078 144A     		ldr	r2, .L212+12
 3238 007a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3239 007c BB61     		str	r3, [r7, #24]
 931:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 932:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 3240              		.loc 1 932 0
 3241 007e FB69     		ldr	r3, [r7, #28]
 3242 0080 03F48033 		and	r3, r3, #65536
 3243 0084 002B     		cmp	r3, #0
 3244 0086 08D0     		beq	.L208
 933:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 934:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 935:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 3245              		.loc 1 935 0
 3246 0088 0E4A     		ldr	r2, .L212+4
 3247 008a BB69     		ldr	r3, [r7, #24]
 3248 008c B2FBF3F2 		udiv	r2, r2, r3
 3249 0090 7B69     		ldr	r3, [r7, #20]
 3250 0092 02FB03F3 		mul	r3, r2, r3
 3251 0096 7B62     		str	r3, [r7, #36]
 3252 0098 04E0     		b	.L209
 3253              	.L208:
 936:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 937:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 938:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 939:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 940:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE >> 1U) * pllmul;
 3254              		.loc 1 940 0
 3255 009a 7B69     		ldr	r3, [r7, #20]
 3256 009c 0C4A     		ldr	r2, .L212+16
 3257 009e 02FB03F3 		mul	r3, r2, r3
 3258 00a2 7B62     		str	r3, [r7, #36]
 3259              	.L209:
 941:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 942:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 943:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 944:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 945:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 946:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 947:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 948:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 949:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 950:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
 951:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE / prediv) * pllmul;
 952:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 953:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 954:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = pllclk;
 3260              		.loc 1 954 0
 3261 00a4 7B6A     		ldr	r3, [r7, #36]
ARM GAS  /tmp/cczvjJoD.s 			page 86


 3262 00a6 3B62     		str	r3, [r7, #32]
 955:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 3263              		.loc 1 955 0
 3264 00a8 02E0     		b	.L205
 3265              	.L211:
 956:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 957:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
 958:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     default: /* HSI used as system clock */
 959:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 960:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 3266              		.loc 1 960 0
 3267 00aa 064B     		ldr	r3, .L212+4
 3268 00ac 3B62     		str	r3, [r7, #32]
 961:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 3269              		.loc 1 961 0
 3270 00ae 00BF     		nop
 3271              	.L205:
 962:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 963:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 964:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return sysclockfreq;
 3272              		.loc 1 964 0
 3273 00b0 3B6A     		ldr	r3, [r7, #32]
 965:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3274              		.loc 1 965 0
 3275 00b2 1846     		mov	r0, r3
 3276 00b4 2C37     		adds	r7, r7, #44
 3277              	.LCFI34:
 3278              		.cfi_def_cfa_offset 4
 3279 00b6 BD46     		mov	sp, r7
 3280              	.LCFI35:
 3281              		.cfi_def_cfa_register 13
 3282              		@ sp needed
 3283 00b8 5DF8047B 		ldr	r7, [sp], #4
 3284              	.LCFI36:
 3285              		.cfi_restore 7
 3286              		.cfi_def_cfa_offset 0
 3287 00bc 7047     		bx	lr
 3288              	.L213:
 3289 00be 00BF     		.align	2
 3290              	.L212:
 3291 00c0 00100240 		.word	1073876992
 3292 00c4 00127A00 		.word	8000000
 3293 00c8 00000000 		.word	aPLLMULFactorTable
 3294 00cc 00000000 		.word	aPredivFactorTable
 3295 00d0 00093D00 		.word	4000000
 3296              		.cfi_endproc
 3297              	.LFE701:
 3299              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 3300              		.align	1
 3301              		.global	HAL_RCC_GetHCLKFreq
 3302              		.syntax unified
 3303              		.thumb
 3304              		.thumb_func
 3305              		.fpu fpv4-sp-d16
 3307              	HAL_RCC_GetHCLKFreq:
 3308              	.LFB702:
 966:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/cczvjJoD.s 			page 87


 967:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
 969:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 970:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 971:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * 
 972:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated within this function
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HCLK frequency
 975:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 976:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 977:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3309              		.loc 1 977 0
 3310              		.cfi_startproc
 3311              		@ args = 0, pretend = 0, frame = 0
 3312              		@ frame_needed = 1, uses_anonymous_args = 0
 3313              		@ link register save eliminated.
 3314 0000 80B4     		push	{r7}
 3315              	.LCFI37:
 3316              		.cfi_def_cfa_offset 4
 3317              		.cfi_offset 7, -4
 3318 0002 00AF     		add	r7, sp, #0
 3319              	.LCFI38:
 3320              		.cfi_def_cfa_register 7
 978:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return SystemCoreClock;
 3321              		.loc 1 978 0
 3322 0004 034B     		ldr	r3, .L216
 3323 0006 1B68     		ldr	r3, [r3]
 979:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3324              		.loc 1 979 0
 3325 0008 1846     		mov	r0, r3
 3326 000a BD46     		mov	sp, r7
 3327              	.LCFI39:
 3328              		.cfi_def_cfa_register 13
 3329              		@ sp needed
 3330 000c 5DF8047B 		ldr	r7, [sp], #4
 3331              	.LCFI40:
 3332              		.cfi_restore 7
 3333              		.cfi_def_cfa_offset 0
 3334 0010 7047     		bx	lr
 3335              	.L217:
 3336 0012 00BF     		.align	2
 3337              	.L216:
 3338 0014 00000000 		.word	SystemCoreClock
 3339              		.cfi_endproc
 3340              	.LFE702:
 3342              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 3343              		.align	1
 3344              		.global	HAL_RCC_GetPCLK1Freq
 3345              		.syntax unified
 3346              		.thumb
 3347              		.thumb_func
 3348              		.fpu fpv4-sp-d16
 3350              	HAL_RCC_GetPCLK1Freq:
 3351              	.LFB703:
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
ARM GAS  /tmp/cczvjJoD.s 			page 88


 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 984:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK1 frequency
 986:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3352              		.loc 1 988 0
 3353              		.cfi_startproc
 3354              		@ args = 0, pretend = 0, frame = 8
 3355              		@ frame_needed = 1, uses_anonymous_args = 0
 3356 0000 80B5     		push	{r7, lr}
 3357              	.LCFI41:
 3358              		.cfi_def_cfa_offset 8
 3359              		.cfi_offset 7, -8
 3360              		.cfi_offset 14, -4
 3361 0002 82B0     		sub	sp, sp, #8
 3362              	.LCFI42:
 3363              		.cfi_def_cfa_offset 16
 3364 0004 00AF     		add	r7, sp, #0
 3365              	.LCFI43:
 3366              		.cfi_def_cfa_register 7
 989:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 3367              		.loc 1 990 0
 3368 0006 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3369 000a 0146     		mov	r1, r0
 3370 000c 0B4B     		ldr	r3, .L221
 3371 000e 5B68     		ldr	r3, [r3, #4]
 3372 0010 03F4E062 		and	r2, r3, #1792
 3373 0014 4FF4E063 		mov	r3, #1792
 3374 0018 7B60     		str	r3, [r7, #4]
 3375              	.LBB325:
 3376              	.LBB326:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3377              		.loc 2 531 0
 3378 001a 7B68     		ldr	r3, [r7, #4]
 3379              		.syntax unified
 3380              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3381 001c 93FAA3F3 		rbit r3, r3
 3382              	@ 0 "" 2
 3383              		.thumb
 3384              		.syntax unified
 3385 0020 3B60     		str	r3, [r7]
 3386              		.loc 2 544 0
 3387 0022 3B68     		ldr	r3, [r7]
 3388              	.LBE326:
 3389              	.LBE325:
 3390              		.loc 1 990 0
 3391 0024 B3FA83F3 		clz	r3, r3
 3392 0028 22FA03F3 		lsr	r3, r2, r3
 3393 002c 044A     		ldr	r2, .L221+4
 3394 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3395 0030 21FA03F3 		lsr	r3, r1, r3
 991:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }    
 3396              		.loc 1 991 0
 3397 0034 1846     		mov	r0, r3
 3398 0036 0837     		adds	r7, r7, #8
ARM GAS  /tmp/cczvjJoD.s 			page 89


 3399              	.LCFI44:
 3400              		.cfi_def_cfa_offset 8
 3401 0038 BD46     		mov	sp, r7
 3402              	.LCFI45:
 3403              		.cfi_def_cfa_register 13
 3404              		@ sp needed
 3405 003a 80BD     		pop	{r7, pc}
 3406              	.L222:
 3407              		.align	2
 3408              	.L221:
 3409 003c 00100240 		.word	1073876992
 3410 0040 00000000 		.word	APBPrescTable
 3411              		.cfi_endproc
 3412              	.LFE703:
 3414              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 3415              		.align	1
 3416              		.global	HAL_RCC_GetPCLK2Freq
 3417              		.syntax unified
 3418              		.thumb
 3419              		.thumb_func
 3420              		.fpu fpv4-sp-d16
 3422              	HAL_RCC_GetPCLK2Freq:
 3423              	.LFB704:
 992:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK2 frequency
 998:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1000:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3424              		.loc 1 1000 0
 3425              		.cfi_startproc
 3426              		@ args = 0, pretend = 0, frame = 8
 3427              		@ frame_needed = 1, uses_anonymous_args = 0
 3428 0000 80B5     		push	{r7, lr}
 3429              	.LCFI46:
 3430              		.cfi_def_cfa_offset 8
 3431              		.cfi_offset 7, -8
 3432              		.cfi_offset 14, -4
 3433 0002 82B0     		sub	sp, sp, #8
 3434              	.LCFI47:
 3435              		.cfi_def_cfa_offset 16
 3436 0004 00AF     		add	r7, sp, #0
 3437              	.LCFI48:
 3438              		.cfi_def_cfa_register 7
1001:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
 3439              		.loc 1 1002 0
 3440 0006 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3441 000a 0146     		mov	r1, r0
 3442 000c 0B4B     		ldr	r3, .L226
 3443 000e 5B68     		ldr	r3, [r3, #4]
 3444 0010 03F46052 		and	r2, r3, #14336
 3445 0014 4FF46053 		mov	r3, #14336
 3446 0018 7B60     		str	r3, [r7, #4]
ARM GAS  /tmp/cczvjJoD.s 			page 90


 3447              	.LBB327:
 3448              	.LBB328:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3449              		.loc 2 531 0
 3450 001a 7B68     		ldr	r3, [r7, #4]
 3451              		.syntax unified
 3452              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3453 001c 93FAA3F3 		rbit r3, r3
 3454              	@ 0 "" 2
 3455              		.thumb
 3456              		.syntax unified
 3457 0020 3B60     		str	r3, [r7]
 3458              		.loc 2 544 0
 3459 0022 3B68     		ldr	r3, [r7]
 3460              	.LBE328:
 3461              	.LBE327:
 3462              		.loc 1 1002 0
 3463 0024 B3FA83F3 		clz	r3, r3
 3464 0028 22FA03F3 		lsr	r3, r2, r3
 3465 002c 044A     		ldr	r2, .L226+4
 3466 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3467 0030 21FA03F3 		lsr	r3, r1, r3
1003:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** } 
 3468              		.loc 1 1003 0
 3469 0034 1846     		mov	r0, r3
 3470 0036 0837     		adds	r7, r7, #8
 3471              	.LCFI49:
 3472              		.cfi_def_cfa_offset 8
 3473 0038 BD46     		mov	sp, r7
 3474              	.LCFI50:
 3475              		.cfi_def_cfa_register 13
 3476              		@ sp needed
 3477 003a 80BD     		pop	{r7, pc}
 3478              	.L227:
 3479              		.align	2
 3480              	.L226:
 3481 003c 00100240 		.word	1073876992
 3482 0040 00000000 		.word	APBPrescTable
 3483              		.cfi_endproc
 3484              	.LFE704:
 3486              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 3487              		.align	1
 3488              		.global	HAL_RCC_GetOscConfig
 3489              		.syntax unified
 3490              		.thumb
 3491              		.thumb_func
 3492              		.fpu fpv4-sp-d16
 3494              	HAL_RCC_GetOscConfig:
 3495              	.LFB705:
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1005:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1006:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1007:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1008:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1009:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * will be configured.
1010:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1011:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
ARM GAS  /tmp/cczvjJoD.s 			page 91


1012:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1013:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3496              		.loc 1 1013 0
 3497              		.cfi_startproc
 3498              		@ args = 0, pretend = 0, frame = 16
 3499              		@ frame_needed = 1, uses_anonymous_args = 0
 3500              		@ link register save eliminated.
 3501 0000 80B4     		push	{r7}
 3502              	.LCFI51:
 3503              		.cfi_def_cfa_offset 4
 3504              		.cfi_offset 7, -4
 3505 0002 85B0     		sub	sp, sp, #20
 3506              	.LCFI52:
 3507              		.cfi_def_cfa_offset 24
 3508 0004 00AF     		add	r7, sp, #0
 3509              	.LCFI53:
 3510              		.cfi_def_cfa_register 7
 3511 0006 7860     		str	r0, [r7, #4]
1014:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1015:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
1016:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1017:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1018:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 3512              		.loc 1 1018 0
 3513 0008 7B68     		ldr	r3, [r7, #4]
 3514 000a 0F22     		movs	r2, #15
 3515 000c 1A60     		str	r2, [r3]
1019:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1020:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1021:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1022:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1023:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 3516              		.loc 1 1023 0
 3517 000e 414B     		ldr	r3, .L242
 3518 0010 1B68     		ldr	r3, [r3]
 3519 0012 03F48023 		and	r3, r3, #262144
 3520 0016 B3F5802F 		cmp	r3, #262144
 3521 001a 04D1     		bne	.L229
1024:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1025:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 3522              		.loc 1 1025 0
 3523 001c 7B68     		ldr	r3, [r7, #4]
 3524 001e 4FF4A022 		mov	r2, #327680
 3525 0022 5A60     		str	r2, [r3, #4]
 3526 0024 0EE0     		b	.L230
 3527              	.L229:
1026:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 3528              		.loc 1 1027 0
 3529 0026 3B4B     		ldr	r3, .L242
 3530 0028 1B68     		ldr	r3, [r3]
 3531 002a 03F48033 		and	r3, r3, #65536
 3532 002e B3F5803F 		cmp	r3, #65536
 3533 0032 04D1     		bne	.L231
1028:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 3534              		.loc 1 1029 0
ARM GAS  /tmp/cczvjJoD.s 			page 92


 3535 0034 7B68     		ldr	r3, [r7, #4]
 3536 0036 4FF48032 		mov	r2, #65536
 3537 003a 5A60     		str	r2, [r3, #4]
 3538 003c 02E0     		b	.L230
 3539              	.L231:
1030:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1031:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1032:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1033:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 3540              		.loc 1 1033 0
 3541 003e 7B68     		ldr	r3, [r7, #4]
 3542 0040 0022     		movs	r2, #0
 3543 0042 5A60     		str	r2, [r3, #4]
 3544              	.L230:
1034:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1035:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1036:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
 3545              		.loc 1 1036 0
 3546 0044 334B     		ldr	r3, .L242
 3547 0046 DB6A     		ldr	r3, [r3, #44]
 3548 0048 03F00F02 		and	r2, r3, #15
 3549 004c 7B68     		ldr	r3, [r7, #4]
 3550 004e 9A60     		str	r2, [r3, #8]
1037:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
1038:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1039:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1040:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 3551              		.loc 1 1040 0
 3552 0050 304B     		ldr	r3, .L242
 3553 0052 1B68     		ldr	r3, [r3]
 3554 0054 03F00103 		and	r3, r3, #1
 3555 0058 012B     		cmp	r3, #1
 3556 005a 03D1     		bne	.L232
1041:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1042:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 3557              		.loc 1 1042 0
 3558 005c 7B68     		ldr	r3, [r7, #4]
 3559 005e 0122     		movs	r2, #1
 3560 0060 1A61     		str	r2, [r3, #16]
 3561 0062 02E0     		b	.L233
 3562              	.L232:
1043:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1044:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1045:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1046:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 3563              		.loc 1 1046 0
 3564 0064 7B68     		ldr	r3, [r7, #4]
 3565 0066 0022     		movs	r2, #0
 3566 0068 1A61     		str	r2, [r3, #16]
 3567              	.L233:
1047:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1048:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1049:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RC
 3568              		.loc 1 1049 0
 3569 006a 2A4B     		ldr	r3, .L242
 3570 006c 1B68     		ldr	r3, [r3]
 3571 006e 03F0F802 		and	r2, r3, #248
ARM GAS  /tmp/cczvjJoD.s 			page 93


 3572 0072 F823     		movs	r3, #248
 3573 0074 FB60     		str	r3, [r7, #12]
 3574              	.LBB329:
 3575              	.LBB330:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3576              		.loc 2 531 0
 3577 0076 FB68     		ldr	r3, [r7, #12]
 3578              		.syntax unified
 3579              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3580 0078 93FAA3F3 		rbit r3, r3
 3581              	@ 0 "" 2
 3582              		.thumb
 3583              		.syntax unified
 3584 007c BB60     		str	r3, [r7, #8]
 3585              		.loc 2 544 0
 3586 007e BB68     		ldr	r3, [r7, #8]
 3587              	.LBE330:
 3588              	.LBE329:
 3589              		.loc 1 1049 0
 3590 0080 B3FA83F3 		clz	r3, r3
 3591 0084 DA40     		lsrs	r2, r2, r3
 3592 0086 7B68     		ldr	r3, [r7, #4]
 3593 0088 5A61     		str	r2, [r3, #20]
1050:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1051:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1052:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 3594              		.loc 1 1052 0
 3595 008a 224B     		ldr	r3, .L242
 3596 008c 1B6A     		ldr	r3, [r3, #32]
 3597 008e 03F00403 		and	r3, r3, #4
 3598 0092 042B     		cmp	r3, #4
 3599 0094 03D1     		bne	.L235
1053:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1054:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 3600              		.loc 1 1054 0
 3601 0096 7B68     		ldr	r3, [r7, #4]
 3602 0098 0522     		movs	r2, #5
 3603 009a DA60     		str	r2, [r3, #12]
 3604 009c 0CE0     		b	.L236
 3605              	.L235:
1055:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1056:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 3606              		.loc 1 1056 0
 3607 009e 1D4B     		ldr	r3, .L242
 3608 00a0 1B6A     		ldr	r3, [r3, #32]
 3609 00a2 03F00103 		and	r3, r3, #1
 3610 00a6 012B     		cmp	r3, #1
 3611 00a8 03D1     		bne	.L237
1057:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1058:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 3612              		.loc 1 1058 0
 3613 00aa 7B68     		ldr	r3, [r7, #4]
 3614 00ac 0122     		movs	r2, #1
 3615 00ae DA60     		str	r2, [r3, #12]
 3616 00b0 02E0     		b	.L236
 3617              	.L237:
1059:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
ARM GAS  /tmp/cczvjJoD.s 			page 94


1060:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1061:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1062:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 3618              		.loc 1 1062 0
 3619 00b2 7B68     		ldr	r3, [r7, #4]
 3620 00b4 0022     		movs	r2, #0
 3621 00b6 DA60     		str	r2, [r3, #12]
 3622              	.L236:
1063:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1064:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1065:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1066:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 3623              		.loc 1 1066 0
 3624 00b8 164B     		ldr	r3, .L242
 3625 00ba 5B6A     		ldr	r3, [r3, #36]
 3626 00bc 03F00103 		and	r3, r3, #1
 3627 00c0 012B     		cmp	r3, #1
 3628 00c2 03D1     		bne	.L238
1067:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1068:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 3629              		.loc 1 1068 0
 3630 00c4 7B68     		ldr	r3, [r7, #4]
 3631 00c6 0122     		movs	r2, #1
 3632 00c8 9A61     		str	r2, [r3, #24]
 3633 00ca 02E0     		b	.L239
 3634              	.L238:
1069:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1070:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1072:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 3635              		.loc 1 1072 0
 3636 00cc 7B68     		ldr	r3, [r7, #4]
 3637 00ce 0022     		movs	r2, #0
 3638 00d0 9A61     		str	r2, [r3, #24]
 3639              	.L239:
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1074:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1075:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1076:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 3640              		.loc 1 1077 0
 3641 00d2 104B     		ldr	r3, .L242
 3642 00d4 1B68     		ldr	r3, [r3]
 3643 00d6 03F08073 		and	r3, r3, #16777216
 3644 00da B3F1807F 		cmp	r3, #16777216
 3645 00de 03D1     		bne	.L240
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1079:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 3646              		.loc 1 1079 0
 3647 00e0 7B68     		ldr	r3, [r7, #4]
 3648 00e2 0222     		movs	r2, #2
 3649 00e4 DA61     		str	r2, [r3, #28]
 3650 00e6 02E0     		b	.L241
 3651              	.L240:
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
ARM GAS  /tmp/cczvjJoD.s 			page 95


1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 3652              		.loc 1 1083 0
 3653 00e8 7B68     		ldr	r3, [r7, #4]
 3654 00ea 0122     		movs	r2, #1
 3655 00ec DA61     		str	r2, [r3, #28]
 3656              	.L241:
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1085:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 3657              		.loc 1 1085 0
 3658 00ee 094B     		ldr	r3, .L242
 3659 00f0 5B68     		ldr	r3, [r3, #4]
 3660 00f2 03F48032 		and	r2, r3, #65536
 3661 00f6 7B68     		ldr	r3, [r7, #4]
 3662 00f8 1A62     		str	r2, [r3, #32]
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 3663              		.loc 1 1086 0
 3664 00fa 064B     		ldr	r3, .L242
 3665 00fc 5B68     		ldr	r3, [r3, #4]
 3666 00fe 03F47012 		and	r2, r3, #3932160
 3667 0102 7B68     		ldr	r3, [r7, #4]
 3668 0104 5A62     		str	r2, [r3, #36]
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
1088:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
1089:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3669              		.loc 1 1090 0
 3670 0106 00BF     		nop
 3671 0108 1437     		adds	r7, r7, #20
 3672              	.LCFI54:
 3673              		.cfi_def_cfa_offset 4
 3674 010a BD46     		mov	sp, r7
 3675              	.LCFI55:
 3676              		.cfi_def_cfa_register 13
 3677              		@ sp needed
 3678 010c 5DF8047B 		ldr	r7, [sp], #4
 3679              	.LCFI56:
 3680              		.cfi_restore 7
 3681              		.cfi_def_cfa_offset 0
 3682 0110 7047     		bx	lr
 3683              	.L243:
 3684 0112 00BF     		.align	2
 3685              	.L242:
 3686 0114 00100240 		.word	1073876992
 3687              		.cfi_endproc
 3688              	.LFE705:
 3690              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 3691              		.align	1
 3692              		.global	HAL_RCC_GetClockConfig
 3693              		.syntax unified
 3694              		.thumb
 3695              		.thumb_func
 3696              		.fpu fpv4-sp-d16
 3698              	HAL_RCC_GetClockConfig:
 3699              	.LFB706:
1091:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1092:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1093:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
ARM GAS  /tmp/cczvjJoD.s 			page 96


1094:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1095:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1096:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * contains the current clock configuration.
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1098:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3700              		.loc 1 1101 0
 3701              		.cfi_startproc
 3702              		@ args = 0, pretend = 0, frame = 8
 3703              		@ frame_needed = 1, uses_anonymous_args = 0
 3704              		@ link register save eliminated.
 3705 0000 80B4     		push	{r7}
 3706              	.LCFI57:
 3707              		.cfi_def_cfa_offset 4
 3708              		.cfi_offset 7, -4
 3709 0002 83B0     		sub	sp, sp, #12
 3710              	.LCFI58:
 3711              		.cfi_def_cfa_offset 16
 3712 0004 00AF     		add	r7, sp, #0
 3713              	.LCFI59:
 3714              		.cfi_def_cfa_register 7
 3715 0006 7860     		str	r0, [r7, #4]
 3716 0008 3960     		str	r1, [r7]
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
1104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
1105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 3717              		.loc 1 1107 0
 3718 000a 7B68     		ldr	r3, [r7, #4]
 3719 000c 0F22     		movs	r2, #15
 3720 000e 1A60     		str	r2, [r3]
1108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 3721              		.loc 1 1110 0
 3722 0010 124B     		ldr	r3, .L245
 3723 0012 5B68     		ldr	r3, [r3, #4]
 3724 0014 03F00302 		and	r2, r3, #3
 3725 0018 7B68     		ldr	r3, [r7, #4]
 3726 001a 5A60     		str	r2, [r3, #4]
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 3727              		.loc 1 1113 0
 3728 001c 0F4B     		ldr	r3, .L245
 3729 001e 5B68     		ldr	r3, [r3, #4]
 3730 0020 03F0F002 		and	r2, r3, #240
 3731 0024 7B68     		ldr	r3, [r7, #4]
 3732 0026 9A60     		str	r2, [r3, #8]
1114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 3733              		.loc 1 1116 0
ARM GAS  /tmp/cczvjJoD.s 			page 97


 3734 0028 0C4B     		ldr	r3, .L245
 3735 002a 5B68     		ldr	r3, [r3, #4]
 3736 002c 03F4E062 		and	r2, r3, #1792
 3737 0030 7B68     		ldr	r3, [r7, #4]
 3738 0032 DA60     		str	r2, [r3, #12]
1117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 3739              		.loc 1 1119 0
 3740 0034 094B     		ldr	r3, .L245
 3741 0036 5B68     		ldr	r3, [r3, #4]
 3742 0038 DB08     		lsrs	r3, r3, #3
 3743 003a 03F4E062 		and	r2, r3, #1792
 3744 003e 7B68     		ldr	r3, [r7, #4]
 3745 0040 1A61     		str	r2, [r3, #16]
1120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 3746              		.loc 1 1122 0
 3747 0042 074B     		ldr	r3, .L245+4
 3748 0044 1B68     		ldr	r3, [r3]
 3749 0046 03F00702 		and	r2, r3, #7
 3750 004a 3B68     		ldr	r3, [r7]
 3751 004c 1A60     		str	r2, [r3]
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3752              		.loc 1 1123 0
 3753 004e 00BF     		nop
 3754 0050 0C37     		adds	r7, r7, #12
 3755              	.LCFI60:
 3756              		.cfi_def_cfa_offset 4
 3757 0052 BD46     		mov	sp, r7
 3758              	.LCFI61:
 3759              		.cfi_def_cfa_register 13
 3760              		@ sp needed
 3761 0054 5DF8047B 		ldr	r7, [sp], #4
 3762              	.LCFI62:
 3763              		.cfi_restore 7
 3764              		.cfi_def_cfa_offset 0
 3765 0058 7047     		bx	lr
 3766              	.L246:
 3767 005a 00BF     		.align	2
 3768              	.L245:
 3769 005c 00100240 		.word	1073876992
 3770 0060 00200240 		.word	1073881088
 3771              		.cfi_endproc
 3772              	.LFE706:
 3774              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 3775              		.align	1
 3776              		.global	HAL_RCC_NMI_IRQHandler
 3777              		.syntax unified
 3778              		.thumb
 3779              		.thumb_func
 3780              		.fpu fpv4-sp-d16
 3782              	HAL_RCC_NMI_IRQHandler:
 3783              	.LFB707:
1124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
ARM GAS  /tmp/cczvjJoD.s 			page 98


1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3784              		.loc 1 1131 0
 3785              		.cfi_startproc
 3786              		@ args = 0, pretend = 0, frame = 0
 3787              		@ frame_needed = 1, uses_anonymous_args = 0
 3788 0000 80B5     		push	{r7, lr}
 3789              	.LCFI63:
 3790              		.cfi_def_cfa_offset 8
 3791              		.cfi_offset 7, -8
 3792              		.cfi_offset 14, -4
 3793 0002 00AF     		add	r7, sp, #0
 3794              	.LCFI64:
 3795              		.cfi_def_cfa_register 7
1132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 3796              		.loc 1 1133 0
 3797 0004 064B     		ldr	r3, .L250
 3798 0006 9B68     		ldr	r3, [r3, #8]
 3799 0008 03F08003 		and	r3, r3, #128
 3800 000c 802B     		cmp	r3, #128
 3801 000e 04D1     		bne	.L249
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 3802              		.loc 1 1136 0
 3803 0010 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
1138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 3804              		.loc 1 1139 0
 3805 0014 034B     		ldr	r3, .L250+4
 3806 0016 8022     		movs	r2, #128
 3807 0018 1A70     		strb	r2, [r3]
 3808              	.L249:
1140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3809              		.loc 1 1141 0
 3810 001a 00BF     		nop
 3811 001c 80BD     		pop	{r7, pc}
 3812              	.L251:
 3813 001e 00BF     		.align	2
 3814              	.L250:
 3815 0020 00100240 		.word	1073876992
 3816 0024 0A100240 		.word	1073877002
 3817              		.cfi_endproc
 3818              	.LFE707:
 3820              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 3821              		.align	1
 3822              		.weak	HAL_RCC_CSSCallback
 3823              		.syntax unified
 3824              		.thumb
 3825              		.thumb_func
ARM GAS  /tmp/cczvjJoD.s 			page 99


 3826              		.fpu fpv4-sp-d16
 3828              	HAL_RCC_CSSCallback:
 3829              	.LFB708:
1142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval none
1146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3830              		.loc 1 1148 0
 3831              		.cfi_startproc
 3832              		@ args = 0, pretend = 0, frame = 0
 3833              		@ frame_needed = 1, uses_anonymous_args = 0
 3834              		@ link register save eliminated.
 3835 0000 80B4     		push	{r7}
 3836              	.LCFI65:
 3837              		.cfi_def_cfa_offset 4
 3838              		.cfi_offset 7, -4
 3839 0002 00AF     		add	r7, sp, #0
 3840              	.LCFI66:
 3841              		.cfi_def_cfa_register 7
1149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     */ 
1152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3842              		.loc 1 1152 0
 3843 0004 00BF     		nop
 3844 0006 BD46     		mov	sp, r7
 3845              	.LCFI67:
 3846              		.cfi_def_cfa_register 13
 3847              		@ sp needed
 3848 0008 5DF8047B 		ldr	r7, [sp], #4
 3849              	.LCFI68:
 3850              		.cfi_restore 7
 3851              		.cfi_def_cfa_offset 0
 3852 000c 7047     		bx	lr
 3853              		.cfi_endproc
 3854              	.LFE708:
 3856              		.text
 3857              	.Letext0:
 3858              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 3859              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 3860              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 3861              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 3862              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 3863              		.file 8 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 3864              		.file 9 "/usr/arm-none-eabi/include/sys/lock.h"
 3865              		.file 10 "/usr/arm-none-eabi/include/sys/_types.h"
 3866              		.file 11 "/usr/lib/gcc/arm-none-eabi/7.3.0/include/stddef.h"
 3867              		.file 12 "/usr/arm-none-eabi/include/sys/reent.h"
 3868              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 3869              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 3870              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 3871              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h"
ARM GAS  /tmp/cczvjJoD.s 			page 100


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_rcc.c
     /tmp/cczvjJoD.s:18     .rodata.CHANNEL_OFFSET_TAB:0000000000000000 $d
     /tmp/cczvjJoD.s:21     .rodata.CHANNEL_OFFSET_TAB:0000000000000000 CHANNEL_OFFSET_TAB
     /tmp/cczvjJoD.s:34     .rodata.aPLLMULFactorTable:0000000000000000 aPLLMULFactorTable
     /tmp/cczvjJoD.s:31     .rodata.aPLLMULFactorTable:0000000000000000 $d
     /tmp/cczvjJoD.s:56     .rodata.aPredivFactorTable:0000000000000000 aPredivFactorTable
     /tmp/cczvjJoD.s:53     .rodata.aPredivFactorTable:0000000000000000 $d
     /tmp/cczvjJoD.s:74     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/cczvjJoD.s:81     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/cczvjJoD.s:156    .text.HAL_RCC_DeInit:0000000000000060 $d
     /tmp/cczvjJoD.s:164    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/cczvjJoD.s:171    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/cczvjJoD.s:629    .text.HAL_RCC_OscConfig:00000000000002f8 $d
     /tmp/cczvjJoD.s:632    .text.HAL_RCC_OscConfig:00000000000002fc $t
     /tmp/cczvjJoD.s:1163   .text.HAL_RCC_OscConfig:0000000000000650 $d
     /tmp/cczvjJoD.s:1166   .text.HAL_RCC_OscConfig:0000000000000658 $t
     /tmp/cczvjJoD.s:1601   .text.HAL_RCC_OscConfig:000000000000092c $d
     /tmp/cczvjJoD.s:1605   .text.HAL_RCC_OscConfig:0000000000000938 $t
     /tmp/cczvjJoD.s:2068   .text.HAL_RCC_OscConfig:0000000000000c40 $d
     /tmp/cczvjJoD.s:2070   .text.HAL_RCC_OscConfig:0000000000000c44 $t
     /tmp/cczvjJoD.s:2319   .text.HAL_RCC_OscConfig:0000000000000dd0 $d
     /tmp/cczvjJoD.s:2324   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/cczvjJoD.s:2331   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/cczvjJoD.s:2817   .text.HAL_RCC_ClockConfig:00000000000002ac $d
     /tmp/cczvjJoD.s:2821   .text.HAL_RCC_ClockConfig:00000000000002b4 $t
     /tmp/cczvjJoD.s:3139   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/cczvjJoD.s:2903   .text.HAL_RCC_ClockConfig:0000000000000334 $d
     /tmp/cczvjJoD.s:2910   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/cczvjJoD.s:2917   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/cczvjJoD.s:2993   .text.HAL_RCC_MCOConfig:0000000000000064 $d
     /tmp/cczvjJoD.s:2998   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/cczvjJoD.s:3005   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/cczvjJoD.s:3065   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/cczvjJoD.s:3072   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/cczvjJoD.s:3132   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/cczvjJoD.s:3291   .text.HAL_RCC_GetSysClockFreq:00000000000000c0 $d
     /tmp/cczvjJoD.s:3300   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/cczvjJoD.s:3307   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/cczvjJoD.s:3338   .text.HAL_RCC_GetHCLKFreq:0000000000000014 $d
     /tmp/cczvjJoD.s:3343   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/cczvjJoD.s:3350   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/cczvjJoD.s:3409   .text.HAL_RCC_GetPCLK1Freq:000000000000003c $d
     /tmp/cczvjJoD.s:3415   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/cczvjJoD.s:3422   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/cczvjJoD.s:3481   .text.HAL_RCC_GetPCLK2Freq:000000000000003c $d
     /tmp/cczvjJoD.s:3487   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/cczvjJoD.s:3494   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/cczvjJoD.s:3686   .text.HAL_RCC_GetOscConfig:0000000000000114 $d
     /tmp/cczvjJoD.s:3691   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/cczvjJoD.s:3698   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/cczvjJoD.s:3769   .text.HAL_RCC_GetClockConfig:000000000000005c $d
     /tmp/cczvjJoD.s:3775   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/cczvjJoD.s:3782   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/cczvjJoD.s:3828   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/cczvjJoD.s:3815   .text.HAL_RCC_NMI_IRQHandler:0000000000000020 $d
     /tmp/cczvjJoD.s:3821   .text.HAL_RCC_CSSCallback:0000000000000000 $t
ARM GAS  /tmp/cczvjJoD.s 			page 101



UNDEFINED SYMBOLS
SystemCoreClock
HAL_GetTick
HAL_InitTick
AHBPrescTable
HAL_GPIO_Init
APBPrescTable
