<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAI_602_LCD_20X4_DEM_0_255.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LCD_20X4_DEM_0_255.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LCD_20X4_DEM_0_255.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LCD_20X4_DEM_0_255.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_20X4_DEM_0_255.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LCD_20X4_DEM_0_255.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LCD_20X4_DEM_0_255.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LCD_20X4_DEM_0_255.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LCD_20X4_DEM_0_255.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LCD_20X4_DEM_0_255.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LCD_20X4_DEM_0_255.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_20X4_DEM_0_255.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LCD_20X4_DEM_0_255.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LCD_20X4_DEM_0_255.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LCD_20X4_DEM_0_255.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LCD_20X4_DEM_0_255.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LCD_20X4_DEM_0_255.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LCD_20X4_DEM_0_255.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LCD_20X4_DEM_0_255.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LCD_20X4_DEM_0_255.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LCD_20X4_DEM_0_255.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LCD_20X4_DEM_0_255_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_20X4_DEM_0_255_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LCD_20X4_DEM_0_255_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LCD_20X4_DEM_0_255_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_20X4_DEM_0_255_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LCD_20X4_DEM_0_255_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_20X4_DEM_0_255_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_20X4_DEM_0_255_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LCD_20X4_DEM_0_255_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LCD_20X4_DEM_0_255_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_20X4_DEM_0_255_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LCD_20X4_DEM_0_255_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LCD_20X4_DEM_0_255_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LCD_20X4_DEM_0_255_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_20X4_DEM_0_255_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_20X4_DEM_0_255_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lcd_20x4_dem_0_255.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lcd_20x4_dem_0_255.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lcd_20x4_dem_0_255.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1574320272" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1574320272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574320272" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8111967741750272324" xil_pn:start_ts="1574320272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574320272" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6838712754011384860" xil_pn:start_ts="1574320272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574320272" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1574320272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574320272" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-624498351980633086" xil_pn:start_ts="1574320272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574320272" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1574320272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1574320272" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-559992082075996434" xil_pn:start_ts="1574320272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597019758" xil_pn:in_ck="-3657708491420454138" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8230255632039400063" xil_pn:start_ts="1597019743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.lso"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.ngc"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.ngr"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.prj"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.stx"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.syr"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.xst"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255_vhdl.prj"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1574320758" xil_pn:in_ck="26516141899588424" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5697935237784434167" xil_pn:start_ts="1574320758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597019765" xil_pn:in_ck="8651656906287577165" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3713490815768230225" xil_pn:start_ts="1597019758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.bld"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.ngd"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1597019770" xil_pn:in_ck="8651656906287577166" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1597019765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.pcf"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255_map.map"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255_map.mrp"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255_map.ncd"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255_map.ngm"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255_map.xrpt"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255_summary.xml"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1597019794" xil_pn:in_ck="-8124298138272416153" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1597019770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.ncd"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.pad"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.par"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.ptwx"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.unroutes"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.xpi"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255_pad.csv"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255_pad.txt"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1597019802" xil_pn:in_ck="-5508084861332787582" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1597019794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lcd_20x4_dem_0_255.bgn"/>
      <outfile xil_pn:name="lcd_20x4_dem_0_255.bit"/>
      <outfile xil_pn:name="lcd_20x4_dem_0_255.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1597019813" xil_pn:in_ck="1824414647447711020" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1597019811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597019794" xil_pn:in_ck="8651656906287577034" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1597019790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.twr"/>
      <outfile xil_pn:name="LCD_20X4_DEM_0_255.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
