============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 26 2023  04:19:32 am
  Module:                 risc_v_top
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7 ps) Setup Check with Pin ff_pc_q_reg[31]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[31]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     970                  
             Slack:=       7                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3 10.0    20    61     106    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  7.2    17    34     140    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.7    17    30     170    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  7.2    17    33     203    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.7    17    30     233    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  7.2    17    33     266    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.7    17    30     295    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  7.2    17    33     328    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.7    17    30     358    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  7.2    17    33     391    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.9    17    30     420    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  7.2    17    23     444    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.7    17    30     474    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.9    17    33     506    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3 10.6    19    26     532    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.8    16    25     557    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.8    18    32     590    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.8    18    33     622    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.8    18    33     655    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.8    18    33     688    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.8    18    33     721    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.8    18    33     753    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       B->CO R     ADDHX2         1  4.8    18    33     786    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       B->CO R     ADDHX2         1  4.8    18    33     819    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       B->CO R     ADDHX2         1  4.8    18    33     851    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       B->CO R     ADDHX2         1  4.8    18    33     884    (-,-) 
  adder_pc_4_add_15_16_g342__5107/CO -       B->CO R     ADDHX2         1  4.8    18    33     917    (-,-) 
  adder_pc_4_add_15_16_g341__2398/CO -       B->CO R     ADDHX2         1  4.8    18    33     950    (-,-) 
  adder_pc_4_add_15_16_g340__5477/CO -       B->CO R     ADDHX2         1  4.5    17    32     982    (-,-) 
  adder_pc_4_add_15_16_g339__6417/Y  -       B->Y  R     CLKXOR2X2      1  4.3    17    34    1015    (-,-) 
  ff_pc_q_reg[31]/D                  -       -     R     DFFRHQX4       1    -     -     0    1015    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 2: MET (39 ps) Setup Check with Pin ff_pc_q_reg[30]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[30]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     938                  
             Slack:=      39                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3 10.0    20    61     106    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  7.2    17    34     140    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.7    17    30     170    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  7.2    17    33     203    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.7    17    30     233    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  7.2    17    33     266    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.7    17    30     295    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  7.2    17    33     328    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.7    17    30     358    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  7.2    17    33     391    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.9    17    30     420    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  7.2    17    23     444    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.7    17    30     474    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.9    17    33     506    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3 10.6    19    26     532    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.8    16    25     557    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.8    18    32     590    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.8    18    33     622    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.8    18    33     655    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.8    18    33     688    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.8    18    33     721    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.8    18    33     753    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       B->CO R     ADDHX2         1  4.8    18    33     786    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       B->CO R     ADDHX2         1  4.8    18    33     819    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       B->CO R     ADDHX2         1  4.8    18    33     851    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       B->CO R     ADDHX2         1  4.8    18    33     884    (-,-) 
  adder_pc_4_add_15_16_g342__5107/CO -       B->CO R     ADDHX2         1  4.8    18    33     917    (-,-) 
  adder_pc_4_add_15_16_g341__2398/CO -       B->CO R     ADDHX2         1  4.8    18    33     950    (-,-) 
  adder_pc_4_add_15_16_g340__5477/S  -       B->S  R     ADDHX2         1  4.3    17    34     983    (-,-) 
  ff_pc_q_reg[30]/D                  -       -     R     DFFRHQX4       1    -     -     0     983    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 3: MET (72 ps) Setup Check with Pin ff_pc_q_reg[29]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[29]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     906                  
             Slack:=      72                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3 10.0    20    61     106    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  7.2    17    34     140    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.7    17    30     170    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  7.2    17    33     203    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.7    17    30     233    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  7.2    17    33     266    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.7    17    30     295    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  7.2    17    33     328    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.7    17    30     358    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  7.2    17    33     391    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.9    17    30     420    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  7.2    17    23     444    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.7    17    30     474    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.9    17    33     506    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3 10.6    19    26     532    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.8    16    25     557    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.8    18    32     590    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.8    18    33     622    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.8    18    33     655    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.8    18    33     688    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.8    18    33     721    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.8    18    33     753    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       B->CO R     ADDHX2         1  4.8    18    33     786    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       B->CO R     ADDHX2         1  4.8    18    33     819    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       B->CO R     ADDHX2         1  4.8    18    33     851    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       B->CO R     ADDHX2         1  4.8    18    33     884    (-,-) 
  adder_pc_4_add_15_16_g342__5107/CO -       B->CO R     ADDHX2         1  4.8    18    33     917    (-,-) 
  adder_pc_4_add_15_16_g341__2398/S  -       B->S  R     ADDHX2         1  4.3    17    34     950    (-,-) 
  ff_pc_q_reg[29]/D                  -       -     R     DFFRHQX4       1    -     -     0     950    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 4: MET (105 ps) Setup Check with Pin ff_pc_q_reg[28]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[28]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     873                  
             Slack:=     105                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3 10.0    20    61     106    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  7.2    17    34     140    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.7    17    30     170    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  7.2    17    33     203    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.7    17    30     233    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  7.2    17    33     266    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.7    17    30     295    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  7.2    17    33     328    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.7    17    30     358    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  7.2    17    33     391    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.9    17    30     420    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  7.2    17    23     444    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.7    17    30     474    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.9    17    33     506    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3 10.6    19    26     532    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.8    16    25     557    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.8    18    32     590    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.8    18    33     622    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.8    18    33     655    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.8    18    33     688    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.8    18    33     721    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.8    18    33     753    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       B->CO R     ADDHX2         1  4.8    18    33     786    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       B->CO R     ADDHX2         1  4.8    18    33     819    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       B->CO R     ADDHX2         1  4.8    18    33     851    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       B->CO R     ADDHX2         1  4.8    18    33     884    (-,-) 
  adder_pc_4_add_15_16_g342__5107/S  -       B->S  R     ADDHX2         1  4.3    17    34     918    (-,-) 
  ff_pc_q_reg[28]/D                  -       -     R     DFFRHQX4       1    -     -     0     918    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 5: MET (137 ps) Setup Check with Pin ff_pc_q_reg[27]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[27]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     840                  
             Slack:=     137                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3 10.0    20    61     106    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  7.2    17    34     140    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.7    17    30     170    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  7.2    17    33     203    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.7    17    30     233    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  7.2    17    33     266    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.7    17    30     295    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  7.2    17    33     328    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.7    17    30     358    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  7.2    17    33     391    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.9    17    30     420    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  7.2    17    23     444    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.7    17    30     474    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.9    17    33     506    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3 10.6    19    26     532    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.8    16    25     557    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.8    18    32     590    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.8    18    33     622    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.8    18    33     655    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.8    18    33     688    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.8    18    33     721    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.8    18    33     753    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       B->CO R     ADDHX2         1  4.8    18    33     786    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       B->CO R     ADDHX2         1  4.8    18    33     819    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       B->CO R     ADDHX2         1  4.8    18    33     851    (-,-) 
  adder_pc_4_add_15_16_g343__6260/S  -       B->S  R     ADDHX2         1  4.3    17    34     885    (-,-) 
  ff_pc_q_reg[27]/D                  -       -     R     DFFRHQX4       1    -     -     0     885    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 6: MET (170 ps) Setup Check with Pin ff_pc_q_reg[26]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[26]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     807                  
             Slack:=     170                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3 10.0    20    61     106    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  7.2    17    34     140    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.7    17    30     170    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  7.2    17    33     203    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.7    17    30     233    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  7.2    17    33     266    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.7    17    30     295    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  7.2    17    33     328    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.7    17    30     358    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  7.2    17    33     391    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.9    17    30     420    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  7.2    17    23     444    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.7    17    30     474    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.9    17    33     506    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3 10.6    19    26     532    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.8    16    25     557    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.8    18    32     590    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.8    18    33     622    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.8    18    33     655    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.8    18    33     688    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.8    18    33     721    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.8    18    33     753    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       B->CO R     ADDHX2         1  4.8    18    33     786    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       B->CO R     ADDHX2         1  4.8    18    33     819    (-,-) 
  adder_pc_4_add_15_16_g344__4319/S  -       B->S  R     ADDHX2         1  4.3    17    34     852    (-,-) 
  ff_pc_q_reg[26]/D                  -       -     R     DFFRHQX4       1    -     -     0     852    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 7: MET (203 ps) Setup Check with Pin ff_pc_q_reg[25]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[25]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     775                  
             Slack:=     203                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3 10.0    20    61     106    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  7.2    17    34     140    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.7    17    30     170    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  7.2    17    33     203    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.7    17    30     233    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  7.2    17    33     266    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.7    17    30     295    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  7.2    17    33     328    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.7    17    30     358    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  7.2    17    33     391    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.9    17    30     420    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  7.2    17    23     444    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.7    17    30     474    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.9    17    33     506    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3 10.6    19    26     532    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.8    16    25     557    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.8    18    32     590    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.8    18    33     622    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.8    18    33     655    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.8    18    33     688    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.8    18    33     721    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.8    18    33     753    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       B->CO R     ADDHX2         1  4.8    18    33     786    (-,-) 
  adder_pc_4_add_15_16_g345__8428/S  -       B->S  R     ADDHX2         1  4.3    17    34     820    (-,-) 
  ff_pc_q_reg[25]/D                  -       -     R     DFFRHQX4       1    -     -     0     820    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 8: MET (236 ps) Setup Check with Pin ff_pc_q_reg[24]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[24]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     742                  
             Slack:=     236                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3 10.0    20    61     106    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  7.2    17    34     140    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.7    17    30     170    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  7.2    17    33     203    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.7    17    30     233    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  7.2    17    33     266    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.7    17    30     295    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  7.2    17    33     328    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.7    17    30     358    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  7.2    17    33     391    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.9    17    30     420    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  7.2    17    23     444    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.7    17    30     474    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.9    17    33     506    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3 10.6    19    26     532    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.8    16    25     557    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.8    18    32     590    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.8    18    33     622    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.8    18    33     655    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.8    18    33     688    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.8    18    33     721    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       B->CO R     ADDHX2         1  4.8    18    33     753    (-,-) 
  adder_pc_4_add_15_16_g346__5526/S  -       B->S  R     ADDHX2         1  4.3    17    34     787    (-,-) 
  ff_pc_q_reg[24]/D                  -       -     R     DFFRHQX4       1    -     -     0     787    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 9: MET (268 ps) Setup Check with Pin ff_pc_q_reg[23]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[23]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     709                  
             Slack:=     268                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3 10.0    20    61     106    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  7.2    17    34     140    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.7    17    30     170    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  7.2    17    33     203    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.7    17    30     233    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  7.2    17    33     266    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.7    17    30     295    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  7.2    17    33     328    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.7    17    30     358    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  7.2    17    33     391    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.9    17    30     420    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  7.2    17    23     444    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.7    17    30     474    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.9    17    33     506    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3 10.6    19    26     532    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.8    16    25     557    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.8    18    32     590    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.8    18    33     622    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.8    18    33     655    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.8    18    33     688    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       B->CO R     ADDHX2         1  4.8    18    33     721    (-,-) 
  adder_pc_4_add_15_16_g347__6783/S  -       B->S  R     ADDHX2         1  4.3    17    34     754    (-,-) 
  ff_pc_q_reg[23]/D                  -       -     R     DFFRHQX4       1    -     -     0     754    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 10: MET (296 ps) Setup Check with Pin ff_pc_q_reg[22]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (F) ff_pc_q_reg[22]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      12                  
       Uncertainty:-       8                  
     Required Time:=    1025                  
      Launch Clock:-      45                  
         Data Path:-     684                  
             Slack:=     296                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3 10.0    20    61     106    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  7.2    17    34     140    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.7    17    30     170    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  7.2    17    33     203    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.7    17    30     233    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  7.2    17    33     266    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.7    17    30     295    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  7.2    17    33     328    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.7    17    30     358    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  7.2    17    33     391    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.9    17    30     420    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  7.2    17    23     444    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.7    17    30     474    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.9    17    33     506    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3 10.6    19    26     532    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.8    16    25     557    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.8    18    32     590    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.8    18    33     622    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.8    18    33     655    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       B->CO R     ADDHX2         1  4.8    18    33     688    (-,-) 
  adder_pc_4_add_15_16_g348__3680/S  -       B->S  F     ADDHX2         1  4.3    18    41     729    (-,-) 
  ff_pc_q_reg[22]/D                  -       -     F     DFFSHQX4       1    -     -     0     729    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 11: MET (324 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[32]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[5][0]/CK
          Clock: (R) My_CLK
       Endpoint: (F) mem_wb_datapath_ffd_q_reg[32]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      18                  
       Uncertainty:-       8                  
     Required Time:=     504                  
      Launch Clock:-      45                  
         Data Path:-     135                  
             Slack:=     324                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[5][0]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[5][0]/Q  -       CK->Q F     DFFRX2         1  4.2    15    52      98    (-,-) 
  g32719__9945/Y                       -       B->Y  F     CLKMX2X2       1  4.2    18    40     138    (-,-) 
  g32692__2398/Y                       -       B0->Y F     AO22X2         1  4.2    18    42     180    (-,-) 
  mem_wb_datapath_ffd_q_reg[32]/D      -       -     F     DFFNSRX1       1    -     -     0     180    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 12: MET (334 ps) Setup Check with Pin ff_pc_q_reg[21]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[21]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     644                  
             Slack:=     334                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3 10.0    20    61     106    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  7.2    17    34     140    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.7    17    30     170    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  7.2    17    33     203    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.7    17    30     233    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  7.2    17    33     266    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.7    17    30     295    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  7.2    17    33     328    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.7    17    30     358    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  7.2    17    33     391    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.9    17    30     420    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  7.2    17    23     444    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.7    17    30     474    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.9    17    33     506    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3 10.6    19    26     532    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.8    16    25     557    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.8    18    32     590    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.8    18    33     622    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       B->CO R     ADDHX2         1  4.8    18    33     655    (-,-) 
  adder_pc_4_add_15_16_g349__1617/S  -       B->S  R     ADDHX2         1  4.3    17    34     689    (-,-) 
  ff_pc_q_reg[21]/D                  -       -     R     DFFRHQX4       1    -     -     0     689    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 13: MET (366 ps) Setup Check with Pin ff_pc_q_reg[20]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[20]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     611                  
             Slack:=     366                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3 10.0    20    61     106    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  7.2    17    34     140    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.7    17    30     170    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  7.2    17    33     203    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.7    17    30     233    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  7.2    17    33     266    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.7    17    30     295    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  7.2    17    33     328    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.7    17    30     358    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  7.2    17    33     391    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.9    17    30     420    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  7.2    17    23     444    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.7    17    30     474    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.9    17    33     506    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3 10.6    19    26     532    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.8    16    25     557    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.8    18    32     590    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       B->CO R     ADDHX2         1  4.8    18    33     622    (-,-) 
  adder_pc_4_add_15_16_g350__2802/S  -       B->S  R     ADDHX2         1  4.3    17    34     656    (-,-) 
  ff_pc_q_reg[20]/D                  -       -     R     DFFRHQX4       1    -     -     0     656    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 14: MET (372 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[39]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][7]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[39]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     508                  
      Launch Clock:-      45                  
         Data Path:-      92                  
             Slack:=     372                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][7]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][7]/Q  -       CK->Q R     DFFRX2         1  4.2    17    59     104    (-,-) 
  g32699__3680/Y                       -       A->Y  R     AND2X2         1  4.2    17    32     136    (-,-) 
  mem_wb_datapath_ffd_q_reg[39]/D      -       -     R     DFFNSRX1       1    -     -     0     136    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 15: MET (372 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[38]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][6]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[38]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     508                  
      Launch Clock:-      45                  
         Data Path:-      92                  
             Slack:=     372                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][6]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][6]/Q  -       CK->Q R     DFFRX2         1  4.2    17    59     104    (-,-) 
  g32696__8428/Y                       -       A->Y  R     AND2X2         1  4.2    17    32     136    (-,-) 
  mem_wb_datapath_ffd_q_reg[38]/D      -       -     R     DFFNSRX1       1    -     -     0     136    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 16: MET (372 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[37]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][5]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[37]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     508                  
      Launch Clock:-      45                  
         Data Path:-      92                  
             Slack:=     372                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][5]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][5]/Q  -       CK->Q R     DFFRX2         1  4.2    17    59     104    (-,-) 
  g32697__5526/Y                       -       A->Y  R     AND2X2         1  4.2    17    32     136    (-,-) 
  mem_wb_datapath_ffd_q_reg[37]/D      -       -     R     DFFNSRX1       1    -     -     0     136    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 17: MET (372 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[36]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][4]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[36]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     508                  
      Launch Clock:-      45                  
         Data Path:-      92                  
             Slack:=     372                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][4]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][4]/Q  -       CK->Q R     DFFRX2         1  4.2    17    59     104    (-,-) 
  g32695__4319/Y                       -       A->Y  R     AND2X2         1  4.2    17    32     136    (-,-) 
  mem_wb_datapath_ffd_q_reg[36]/D      -       -     R     DFFNSRX1       1    -     -     0     136    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 18: MET (372 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[35]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[35]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     508                  
      Launch Clock:-      45                  
         Data Path:-      92                  
             Slack:=     372                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][3]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][3]/Q  -       CK->Q R     DFFRX2         1  4.2    17    59     104    (-,-) 
  g32694__6260/Y                       -       A->Y  R     AND2X2         1  4.2    17    32     136    (-,-) 
  mem_wb_datapath_ffd_q_reg[35]/D      -       -     R     DFFNSRX1       1    -     -     0     136    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 19: MET (372 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[34]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[34]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     508                  
      Launch Clock:-      45                  
         Data Path:-      92                  
             Slack:=     372                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][2]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][2]/Q  -       CK->Q R     DFFRX2         1  4.2    17    59     104    (-,-) 
  g32693__5107/Y                       -       A->Y  R     AND2X2         1  4.2    17    32     136    (-,-) 
  mem_wb_datapath_ffd_q_reg[34]/D      -       -     R     DFFNSRX1       1    -     -     0     136    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 20: MET (372 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[33]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][1]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[33]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     508                  
      Launch Clock:-      45                  
         Data Path:-      92                  
             Slack:=     372                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][1]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][1]/Q  -       CK->Q R     DFFRX2         1  4.2    17    59     104    (-,-) 
  g32698__6783/Y                       -       A->Y  R     AND2X2         1  4.2    17    32     136    (-,-) 
  mem_wb_datapath_ffd_q_reg[33]/D      -       -     R     DFFNSRX1       1    -     -     0     136    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 21: MET (399 ps) Setup Check with Pin ff_pc_q_reg[19]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[19]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1022                  
      Launch Clock:-      45                  
         Data Path:-     578                  
             Slack:=     399                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK                  -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q                   -       CK->Q R     DFFRHQX4       3 10.0    20    61     106    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     AND2X4         2  7.2    17    34     140    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       B->Y  R     AND2X6         3 10.7    17    30     170    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     AND2X4         2  7.2    17    33     203    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       B->Y  R     AND2X6         3 10.7    17    30     233    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     AND2X4         2  7.2    17    33     266    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       B->Y  R     AND2X6         3 10.7    17    30     295    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     AND2X4         2  7.2    17    33     328    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       B->Y  R     AND2X6         3 10.7    17    30     358    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     AND2X4         2  7.2    17    33     391    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       B->Y  R     AND2X6         3 10.9    17    30     420    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X3      2  7.2    17    23     444    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       B->Y  R     AND2X6         3 10.7    17    30     474    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       B->Y  R     AND2X4         2  6.9    17    33     506    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       B->Y  R     CLKAND2X4      3 10.6    19    26     532    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       B->Y  R     CLKAND2X2      1  4.8    16    25     557    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX2         1  4.8    18    32     590    (-,-) 
  adder_pc_4_add_15_16_g351__1705/S  -       B->S  R     ADDHX2         1  4.3    17    34     624    (-,-) 
  ff_pc_q_reg[19]/D                  -       -     R     DFFRHQX4       1    -     -     0     624    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 22: MET (401 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[2]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[2]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      61                  
             Slack:=     401                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q              -       CK->Q R     DFFRHQX4       3 10.0    20    61     106    (-,-) 
  if_id_datapath_ffd_q_reg[2]/D -       -     R     DFFNSRX2       3    -     -     0     106    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 23: MET (401 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[14]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[14]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[14]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      61                  
             Slack:=     401                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[14]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[14]/Q              -       CK->Q R     DFFRHQX4       3  9.5    19    61     106    (-,-) 
  if_id_datapath_ffd_q_reg[14]/D -       -     R     DFFNSRX2       3    -     -     0     106    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 24: MET (401 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[12]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[12]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[12]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      61                  
             Slack:=     401                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[12]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[12]/Q              -       CK->Q R     DFFRHQX4       3  9.5    19    61     106    (-,-) 
  if_id_datapath_ffd_q_reg[12]/D -       -     R     DFFNSRX2       3    -     -     0     106    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 25: MET (401 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[10]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[10]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[10]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      61                  
             Slack:=     401                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[10]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[10]/Q              -       CK->Q R     DFFRHQX4       3  9.5    19    61     106    (-,-) 
  if_id_datapath_ffd_q_reg[10]/D -       -     R     DFFNSRX2       3    -     -     0     106    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 26: MET (401 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[8]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[8]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[8]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      61                  
             Slack:=     401                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[8]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[8]/Q              -       CK->Q R     DFFRHQX4       3  9.5    19    61     106    (-,-) 
  if_id_datapath_ffd_q_reg[8]/D -       -     R     DFFNSRX2       3    -     -     0     106    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 27: MET (401 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[6]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[6]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[6]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      61                  
             Slack:=     401                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[6]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[6]/Q              -       CK->Q R     DFFRHQX4       3  9.5    19    61     106    (-,-) 
  if_id_datapath_ffd_q_reg[6]/D -       -     R     DFFNSRX2       3    -     -     0     106    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 28: MET (401 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[4]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[4]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[4]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      61                  
             Slack:=     401                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[4]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[4]/Q              -       CK->Q R     DFFRHQX4       3  9.5    19    61     106    (-,-) 
  if_id_datapath_ffd_q_reg[4]/D -       -     R     DFFNSRX2       3    -     -     0     106    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 29: MET (401 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[22]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[22]/CK
          Clock: (R) My_CLK
       Endpoint: (F) if_id_datapath_ffd_q_reg[22]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      19                  
       Uncertainty:-       8                  
     Required Time:=     503                  
      Launch Clock:-      45                  
         Data Path:-      56                  
             Slack:=     401                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[22]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[22]/Q              -       CK->Q F     DFFSHQX4       2  6.5    13    56     102    (-,-) 
  if_id_datapath_ffd_q_reg[22]/D -       -     F     DFFNSRX2       2    -     -     0     102    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 30: MET (402 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[16]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[16]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[16]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      60                  
             Slack:=     402                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[16]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[16]/Q              -       CK->Q R     DFFRHQX4       3  9.1    19    60     105    (-,-) 
  if_id_datapath_ffd_q_reg[16]/D -       -     R     DFFNSRX2       3    -     -     0     105    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 31: MET (402 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[13]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[13]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[13]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      60                  
             Slack:=     402                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[13]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[13]/Q              -       CK->Q R     DFFRHQX4       3  8.9    18    60     105    (-,-) 
  if_id_datapath_ffd_q_reg[13]/D -       -     R     DFFNSRX2       3    -     -     0     105    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 32: MET (402 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[15]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[15]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[15]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      60                  
             Slack:=     402                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[15]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[15]/Q              -       CK->Q R     DFFRHQX4       3  8.8    18    60     105    (-,-) 
  if_id_datapath_ffd_q_reg[15]/D -       -     R     DFFNSRX2       3    -     -     0     105    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 33: MET (402 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[11]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[11]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[11]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      60                  
             Slack:=     402                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[11]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[11]/Q              -       CK->Q R     DFFRHQX4       3  8.8    18    60     105    (-,-) 
  if_id_datapath_ffd_q_reg[11]/D -       -     R     DFFNSRX2       3    -     -     0     105    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 34: MET (402 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[9]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[9]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[9]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      60                  
             Slack:=     402                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[9]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[9]/Q              -       CK->Q R     DFFRHQX4       3  8.8    18    60     105    (-,-) 
  if_id_datapath_ffd_q_reg[9]/D -       -     R     DFFNSRX2       3    -     -     0     105    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 35: MET (402 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[7]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[7]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[7]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      60                  
             Slack:=     402                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[7]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[7]/Q              -       CK->Q R     DFFRHQX4       3  8.8    18    60     105    (-,-) 
  if_id_datapath_ffd_q_reg[7]/D -       -     R     DFFNSRX2       3    -     -     0     105    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 36: MET (402 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[5]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[5]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[5]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      60                  
             Slack:=     402                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[5]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[5]/Q              -       CK->Q R     DFFRHQX4       3  8.8    18    60     105    (-,-) 
  if_id_datapath_ffd_q_reg[5]/D -       -     R     DFFNSRX2       3    -     -     0     105    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 37: MET (402 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[3]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[3]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      60                  
             Slack:=     402                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q              -       CK->Q R     DFFRHQX4       3  8.7    18    60     105    (-,-) 
  if_id_datapath_ffd_q_reg[3]/D -       -     R     DFFNSRX2       3    -     -     0     105    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 38: MET (402 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[17]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[17]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[17]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      60                  
             Slack:=     402                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[17]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[17]/Q              -       CK->Q R     DFFRHQX4       3  8.6    18    60     105    (-,-) 
  if_id_datapath_ffd_q_reg[17]/D -       -     R     DFFNSRX2       3    -     -     0     105    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 39: MET (404 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[30]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[30]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[30]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      58                  
             Slack:=     404                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[30]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[30]/Q              -       CK->Q R     DFFRHQX4       2  6.6    15    58     104    (-,-) 
  if_id_datapath_ffd_q_reg[30]/D -       -     R     DFFNSRX2       2    -     -     0     104    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 40: MET (404 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[29]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[29]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[29]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      58                  
             Slack:=     404                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[29]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[29]/Q              -       CK->Q R     DFFRHQX4       2  6.6    15    58     104    (-,-) 
  if_id_datapath_ffd_q_reg[29]/D -       -     R     DFFNSRX2       2    -     -     0     104    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 41: MET (404 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[28]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[28]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[28]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      58                  
             Slack:=     404                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[28]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[28]/Q              -       CK->Q R     DFFRHQX4       2  6.6    15    58     104    (-,-) 
  if_id_datapath_ffd_q_reg[28]/D -       -     R     DFFNSRX2       2    -     -     0     104    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 42: MET (404 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[27]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[27]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[27]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      58                  
             Slack:=     404                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[27]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[27]/Q              -       CK->Q R     DFFRHQX4       2  6.6    15    58     104    (-,-) 
  if_id_datapath_ffd_q_reg[27]/D -       -     R     DFFNSRX2       2    -     -     0     104    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 43: MET (404 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[26]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[26]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[26]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      58                  
             Slack:=     404                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[26]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[26]/Q              -       CK->Q R     DFFRHQX4       2  6.6    15    58     104    (-,-) 
  if_id_datapath_ffd_q_reg[26]/D -       -     R     DFFNSRX2       2    -     -     0     104    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 44: MET (404 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[25]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[25]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[25]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      58                  
             Slack:=     404                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[25]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[25]/Q              -       CK->Q R     DFFRHQX4       2  6.6    15    58     104    (-,-) 
  if_id_datapath_ffd_q_reg[25]/D -       -     R     DFFNSRX2       2    -     -     0     104    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 45: MET (404 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[24]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[24]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[24]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      58                  
             Slack:=     404                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[24]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[24]/Q              -       CK->Q R     DFFRHQX4       2  6.6    15    58     104    (-,-) 
  if_id_datapath_ffd_q_reg[24]/D -       -     R     DFFNSRX2       2    -     -     0     104    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 46: MET (404 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[23]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[23]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[23]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      58                  
             Slack:=     404                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[23]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[23]/Q              -       CK->Q R     DFFRHQX4       2  6.6    15    58     104    (-,-) 
  if_id_datapath_ffd_q_reg[23]/D -       -     R     DFFNSRX2       2    -     -     0     104    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 47: MET (404 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[21]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[21]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[21]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      58                  
             Slack:=     404                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[21]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[21]/Q              -       CK->Q R     DFFRHQX4       2  6.6    15    58     104    (-,-) 
  if_id_datapath_ffd_q_reg[21]/D -       -     R     DFFNSRX2       2    -     -     0     104    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 48: MET (404 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[20]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[20]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[20]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      58                  
             Slack:=     404                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[20]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[20]/Q              -       CK->Q R     DFFRHQX4       2  6.6    15    58     104    (-,-) 
  if_id_datapath_ffd_q_reg[20]/D -       -     R     DFFNSRX2       2    -     -     0     104    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 49: MET (404 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[19]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[19]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[19]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      58                  
             Slack:=     404                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[19]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[19]/Q              -       CK->Q R     DFFRHQX4       2  6.6    15    58     104    (-,-) 
  if_id_datapath_ffd_q_reg[19]/D -       -     R     DFFNSRX2       2    -     -     0     104    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 50: MET (404 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[18]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[18]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[18]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=     530           45     
                                              
             Setup:-      15                  
       Uncertainty:-       8                  
     Required Time:=     507                  
      Launch Clock:-      45                  
         Data Path:-      58                  
             Slack:=     404                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[18]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[18]/Q              -       CK->Q R     DFFRHQX4       2  6.6    15    58     104    (-,-) 
  if_id_datapath_ffd_q_reg[18]/D -       -     R     DFFNSRX2       2    -     -     0     104    (-,-) 
#-------------------------------------------------------------------------------------------------------


