$date
	Sun Oct 23 05:25:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#801590
b110 &
b110 %
1$
b110 !
1"
#801591
0"
#801594
b11 &
b11 %
#801598
b1010 &
b1010 %
#801602
b101 &
b101 %
#801606
b10000 &
b10000 %
#801610
b1000 &
b1000 %
#801614
b100 &
b100 %
#801618
b10 &
b10 %
#801622
b1 &
1#
b1 %
#801626
b0 &
b0 %
0#
0$
#1863315
b10100 !
1"
#1863318
b10100 &
b10100 %
1$
#1863319
0"
#1863322
b1010 &
b1010 %
#1863326
b101 &
b101 %
#1863330
b10000 &
b10000 %
#1863334
b1000 &
b1000 %
#1863338
b100 &
b100 %
#1863342
b10 &
b10 %
#1863346
b1 &
b1 %
1#
#1863350
b0 &
0#
b0 %
0$
#2817843
b1100 !
1"
#2817846
b1100 &
b1100 %
1$
#2817847
0"
#2817850
b110 &
b110 %
#2817854
b11 &
b11 %
#2817858
b1010 &
b1010 %
#2817862
b101 &
b101 %
#2817866
b10000 &
b10000 %
#2817870
b1000 &
b1000 %
#2817874
b100 &
b100 %
#2817878
b10 &
b10 %
#2817882
b1 &
b1 %
1#
#2817886
b0 &
0#
b0 %
0$
#4500012
