
Intro_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000011b8  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001c  200011b8  200011b8  000091b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000006c  200011d4  200011d4  000091d4  2**2
                  ALLOC
  3 .stack        00003000  20001240  20001240  000091d4  2**0
                  ALLOC
  4 .comment      000000ac  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000228  00000000  00000000  00009280  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000484  00000000  00000000  000094a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00003641  00000000  00000000  0000992c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000006af  00000000  00000000  0000cf6d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000132b  00000000  00000000  0000d61c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000710  00000000  00000000  0000e948  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001a61  00000000  00000000  0000f058  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000baf  00000000  00000000  00010ab9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 0001918d  00000000  00000000  00011668  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  0002a7f5  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000208  00000000  00000000  0002a81a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20000cf9 	.word	0x20000cf9
2000006c:	20000d25 	.word	0x20000d25
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000791 	.word	0x20000791
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000064d 	.word	0x2000064d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>
2000034c:	e7fe      	b.n	2000034c <CommError_IRQHandler+0x2>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20000d51 	.word	0x20000d51
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	200011b8 	.word	0x200011b8
20000450:	200011b8 	.word	0x200011b8
20000454:	200011b8 	.word	0x200011b8
20000458:	200011d4 	.word	0x200011d4
2000045c:	00000000 	.word	0x00000000
20000460:	200011d4 	.word	0x200011d4
20000464:	20001240 	.word	0x20001240
20000468:	20000f95 	.word	0x20000f95
2000046c:	2000069d 	.word	0x2000069d

20000470 <__do_global_dtors_aux>:
20000470:	f241 13d4 	movw	r3, #4564	; 0x11d4
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f241 10b8 	movw	r0, #4536	; 0x11b8
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200004a0:	b480      	push	{r7}
200004a2:	b083      	sub	sp, #12
200004a4:	af00      	add	r7, sp, #0
200004a6:	4603      	mov	r3, r0
200004a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200004aa:	f24e 1300 	movw	r3, #57600	; 0xe100
200004ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004ba:	88f9      	ldrh	r1, [r7, #6]
200004bc:	f001 011f 	and.w	r1, r1, #31
200004c0:	f04f 0001 	mov.w	r0, #1
200004c4:	fa00 f101 	lsl.w	r1, r0, r1
200004c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200004cc:	f107 070c 	add.w	r7, r7, #12
200004d0:	46bd      	mov	sp, r7
200004d2:	bc80      	pop	{r7}
200004d4:	4770      	bx	lr
200004d6:	bf00      	nop

200004d8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200004d8:	b480      	push	{r7}
200004da:	b083      	sub	sp, #12
200004dc:	af00      	add	r7, sp, #0
200004de:	4603      	mov	r3, r0
200004e0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200004e2:	f24e 1300 	movw	r3, #57600	; 0xe100
200004e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004f2:	88f9      	ldrh	r1, [r7, #6]
200004f4:	f001 011f 	and.w	r1, r1, #31
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	fa00 f101 	lsl.w	r1, r0, r1
20000500:	f102 0220 	add.w	r2, r2, #32
20000504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000508:	f107 070c 	add.w	r7, r7, #12
2000050c:	46bd      	mov	sp, r7
2000050e:	bc80      	pop	{r7}
20000510:	4770      	bx	lr
20000512:	bf00      	nop

20000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000514:	b480      	push	{r7}
20000516:	b083      	sub	sp, #12
20000518:	af00      	add	r7, sp, #0
2000051a:	4603      	mov	r3, r0
2000051c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000051e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000522:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000052a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000052e:	88f9      	ldrh	r1, [r7, #6]
20000530:	f001 011f 	and.w	r1, r1, #31
20000534:	f04f 0001 	mov.w	r0, #1
20000538:	fa00 f101 	lsl.w	r1, r0, r1
2000053c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000544:	f107 070c 	add.w	r7, r7, #12
20000548:	46bd      	mov	sp, r7
2000054a:	bc80      	pop	{r7}
2000054c:	4770      	bx	lr
2000054e:	bf00      	nop

20000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20000550:	b580      	push	{r7, lr}
20000552:	b082      	sub	sp, #8
20000554:	af00      	add	r7, sp, #0
20000556:	4603      	mov	r3, r0
20000558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
2000055a:	f04f 0014 	mov.w	r0, #20
2000055e:	f7ff ffbb 	bl	200004d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20000562:	f242 0300 	movw	r3, #8192	; 0x2000
20000566:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000056a:	f242 0200 	movw	r2, #8192	; 0x2000
2000056e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000572:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
2000057a:	f245 0300 	movw	r3, #20480	; 0x5000
2000057e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000582:	f04f 0200 	mov.w	r2, #0
20000586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20000588:	f240 0300 	movw	r3, #0
2000058c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000590:	f04f 0200 	mov.w	r2, #0
20000594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20000598:	f240 0300 	movw	r3, #0
2000059c:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005a0:	f04f 0200 	mov.w	r2, #0
200005a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200005a8:	f240 0300 	movw	r3, #0
200005ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005b0:	79fa      	ldrb	r2, [r7, #7]
200005b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
200005b6:	f245 0300 	movw	r3, #20480	; 0x5000
200005ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
200005be:	f04f 0201 	mov.w	r2, #1
200005c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
200005c4:	f04f 0014 	mov.w	r0, #20
200005c8:	f7ff ffa4 	bl	20000514 <NVIC_ClearPendingIRQ>
}
200005cc:	f107 0708 	add.w	r7, r7, #8
200005d0:	46bd      	mov	sp, r7
200005d2:	bd80      	pop	{r7, pc}

200005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
200005d4:	b480      	push	{r7}
200005d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
200005d8:	f240 0300 	movw	r3, #0
200005dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005e0:	f04f 0201 	mov.w	r2, #1
200005e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200005e8:	46bd      	mov	sp, r7
200005ea:	bc80      	pop	{r7}
200005ec:	4770      	bx	lr
200005ee:	bf00      	nop

200005f0 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
200005f0:	b480      	push	{r7}
200005f2:	b083      	sub	sp, #12
200005f4:	af00      	add	r7, sp, #0
200005f6:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
200005f8:	f245 0300 	movw	r3, #20480	; 0x5000
200005fc:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000600:	687a      	ldr	r2, [r7, #4]
20000602:	605a      	str	r2, [r3, #4]
}
20000604:	f107 070c 	add.w	r7, r7, #12
20000608:	46bd      	mov	sp, r7
2000060a:	bc80      	pop	{r7}
2000060c:	4770      	bx	lr
2000060e:	bf00      	nop

20000610 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20000610:	b580      	push	{r7, lr}
20000612:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000614:	f240 0300 	movw	r3, #0
20000618:	f2c4 230a 	movt	r3, #16906	; 0x420a
2000061c:	f04f 0201 	mov.w	r2, #1
20000620:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000624:	f04f 0014 	mov.w	r0, #20
20000628:	f7ff ff3a 	bl	200004a0 <NVIC_EnableIRQ>
}
2000062c:	bd80      	pop	{r7, pc}
2000062e:	bf00      	nop

20000630 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20000630:	b480      	push	{r7}
20000632:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000634:	f245 0300 	movw	r3, #20480	; 0x5000
20000638:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000063c:	f04f 0201 	mov.w	r2, #1
20000640:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20000642:	f3bf 8f4f 	dsb	sy
}
20000646:	46bd      	mov	sp, r7
20000648:	bc80      	pop	{r7}
2000064a:	4770      	bx	lr

2000064c <Fabric_IRQHandler>:
/***************************************************************************/
/** * main function. **/

//FABINT interrupt handler
void Fabric_IRQHandler( void )
{
2000064c:	b580      	push	{r7, lr}
2000064e:	af00      	add	r7, sp, #0
  MSS_UART_polled_tx_string( gp_my_uart,(const uint8_t*)"\n\r CoreTimer interrupt occurred - FABINT \n\r " );
20000650:	f640 73e4 	movw	r3, #4068	; 0xfe4
20000654:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000658:	681b      	ldr	r3, [r3, #0]
2000065a:	4618      	mov	r0, r3
2000065c:	f241 1148 	movw	r1, #4424	; 0x1148
20000660:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000664:	f000 f9ce 	bl	20000a04 <MSS_UART_polled_tx_string>
  addr = 0x10; //Interrupt Register Offset
20000668:	f241 13dc 	movw	r3, #4572	; 0x11dc
2000066c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000670:	f04f 0210 	mov.w	r2, #16
20000674:	701a      	strb	r2, [r3, #0]
  *(uint32_t *)(addr + CORETIMER_0) =  CORETIMER_RESET; //This line includes the name of a slave
20000676:	f241 13dc 	movw	r3, #4572	; 0x11dc
2000067a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000067e:	781b      	ldrb	r3, [r3, #0]
20000680:	461a      	mov	r2, r3
20000682:	f240 1300 	movw	r3, #256	; 0x100
20000686:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000068a:	4413      	add	r3, r2
2000068c:	f04f 0200 	mov.w	r2, #0
20000690:	601a      	str	r2, [r3, #0]
  NVIC_ClearPendingIRQ(Fabric_IRQn);
20000692:	f04f 001f 	mov.w	r0, #31
20000696:	f7ff ff3d 	bl	20000514 <NVIC_ClearPendingIRQ>
}
2000069a:	bd80      	pop	{r7, pc}

2000069c <main>:

int main()
{
2000069c:	b580      	push	{r7, lr}
2000069e:	af00      	add	r7, sp, #0
	//SystemCoreClockUpdate();


//Enable UART 0 driver

	MSS_UART_init(gp_my_uart,
200006a0:	f640 73e4 	movw	r3, #4068	; 0xfe4
200006a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a8:	681b      	ldr	r3, [r3, #0]
200006aa:	4618      	mov	r0, r3
200006ac:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
200006b0:	f04f 0203 	mov.w	r2, #3
200006b4:	f000 f8a4 	bl	20000800 <MSS_UART_init>
                       MSS_UART_115200_BAUD,
                       MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
    MSS_UART_polled_tx_string(gp_my_uart, g_greeting_msg);
200006b8:	f640 73e4 	movw	r3, #4068	; 0xfe4
200006bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006c0:	681b      	ldr	r3, [r3, #0]
200006c2:	4618      	mov	r0, r3
200006c4:	f640 71e8 	movw	r1, #4072	; 0xfe8
200006c8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200006cc:	f000 f99a 	bl	20000a04 <MSS_UART_polled_tx_string>

//Enable FABIT interrupt
    NVIC_EnableIRQ(Fabric_IRQn);
200006d0:	f04f 001f 	mov.w	r0, #31
200006d4:	f7ff fee4 	bl	200004a0 <NVIC_EnableIRQ>

//Interrupt initialization
    MSS_TIM1_init( MSS_TIMER_PERIODIC_MODE );
200006d8:	f04f 0000 	mov.w	r0, #0
200006dc:	f7ff ff38 	bl	20000550 <MSS_TIM1_init>

    //timer1_load_value = g_FrequencyPCLK0;
       MSS_TIM1_load_immediate( 0X0000FFFF );
200006e0:	f64f 70ff 	movw	r0, #65535	; 0xffff
200006e4:	f7ff ff84 	bl	200005f0 <MSS_TIM1_load_immediate>
       MSS_TIM1_start();
200006e8:	f7ff ff74 	bl	200005d4 <MSS_TIM1_start>
       MSS_TIM1_enable_irq();
200006ec:	f7ff ff90 	bl	20000610 <MSS_TIM1_enable_irq>


    config_CoreTimer();
200006f0:	f000 f808 	bl	20000704 <config_CoreTimer>
    test = 0;
200006f4:	f241 13db 	movw	r3, #4571	; 0x11db
200006f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006fc:	f04f 0200 	mov.w	r2, #0
20000700:	701a      	strb	r2, [r3, #0]
    while(1)
       {

       }
20000702:	e7fe      	b.n	20000702 <main+0x66>

20000704 <config_CoreTimer>:
    return 0;
   }


 void config_CoreTimer()
 {
20000704:	b480      	push	{r7}
20000706:	af00      	add	r7, sp, #0

	 data = CORETIMER_COUNT;  //CoreTimer is 32bits data; Load Value
20000708:	f241 13e4 	movw	r3, #4580	; 0x11e4
2000070c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000710:	f64f 72ff 	movw	r2, #65535	; 0xffff
20000714:	601a      	str	r2, [r3, #0]
	 addr = 0x00;
20000716:	f241 13dc 	movw	r3, #4572	; 0x11dc
2000071a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000071e:	f04f 0200 	mov.w	r2, #0
20000722:	701a      	strb	r2, [r3, #0]
	 *(uint32_t *)(addr + CORETIMER_0) =  data;
20000724:	f241 13dc 	movw	r3, #4572	; 0x11dc
20000728:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000072c:	781b      	ldrb	r3, [r3, #0]
2000072e:	461a      	mov	r2, r3
20000730:	f240 1300 	movw	r3, #256	; 0x100
20000734:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000738:	4413      	add	r3, r2
2000073a:	461a      	mov	r2, r3
2000073c:	f241 13e4 	movw	r3, #4580	; 0x11e4
20000740:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000744:	681b      	ldr	r3, [r3, #0]
20000746:	6013      	str	r3, [r2, #0]
	 data = CORETIMER_CONTROL;   //Control Register Value
20000748:	f241 13e4 	movw	r3, #4580	; 0x11e4
2000074c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000750:	f04f 0203 	mov.w	r2, #3
20000754:	601a      	str	r2, [r3, #0]
	 addr = 0x08;
20000756:	f241 13dc 	movw	r3, #4572	; 0x11dc
2000075a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000075e:	f04f 0208 	mov.w	r2, #8
20000762:	701a      	strb	r2, [r3, #0]
	 *(uint32_t *)(addr + CORETIMER_0) =  data;
20000764:	f241 13dc 	movw	r3, #4572	; 0x11dc
20000768:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000076c:	781b      	ldrb	r3, [r3, #0]
2000076e:	461a      	mov	r2, r3
20000770:	f240 1300 	movw	r3, #256	; 0x100
20000774:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000778:	4413      	add	r3, r2
2000077a:	461a      	mov	r2, r3
2000077c:	f241 13e4 	movw	r3, #4580	; 0x11e4
20000780:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000784:	681b      	ldr	r3, [r3, #0]
20000786:	6013      	str	r3, [r2, #0]

 }
20000788:	46bd      	mov	sp, r7
2000078a:	bc80      	pop	{r7}
2000078c:	4770      	bx	lr
2000078e:	bf00      	nop

20000790 <Timer1_IRQHandler>:
 __attribute__((__interrupt__)) void Timer1_IRQHandler( void )
 {
20000790:	4668      	mov	r0, sp
20000792:	f020 0107 	bic.w	r1, r0, #7
20000796:	468d      	mov	sp, r1
20000798:	b589      	push	{r0, r3, r7, lr}
2000079a:	af00      	add	r7, sp, #0

	 MSS_UART_polled_tx_string( gp_my_uart,(const uint8_t*)"\n\r MARCOS \n\r " );
2000079c:	f640 73e4 	movw	r3, #4068	; 0xfe4
200007a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007a4:	681b      	ldr	r3, [r3, #0]
200007a6:	4618      	mov	r0, r3
200007a8:	f241 1178 	movw	r1, #4472	; 0x1178
200007ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
200007b0:	f000 f928 	bl	20000a04 <MSS_UART_polled_tx_string>


     /* Clear TIM1 interrupt */
     MSS_TIM1_clear_irq();
200007b4:	f7ff ff3c 	bl	20000630 <MSS_TIM1_clear_irq>
 }
200007b8:	46bd      	mov	sp, r7
200007ba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200007be:	4685      	mov	sp, r0
200007c0:	4770      	bx	lr
200007c2:	bf00      	nop

200007c4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200007c4:	b480      	push	{r7}
200007c6:	b083      	sub	sp, #12
200007c8:	af00      	add	r7, sp, #0
200007ca:	4603      	mov	r3, r0
200007cc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200007ce:	f24e 1300 	movw	r3, #57600	; 0xe100
200007d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200007d6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200007da:	ea4f 1252 	mov.w	r2, r2, lsr #5
200007de:	88f9      	ldrh	r1, [r7, #6]
200007e0:	f001 011f 	and.w	r1, r1, #31
200007e4:	f04f 0001 	mov.w	r0, #1
200007e8:	fa00 f101 	lsl.w	r1, r0, r1
200007ec:	f102 0260 	add.w	r2, r2, #96	; 0x60
200007f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200007f4:	f107 070c 	add.w	r7, r7, #12
200007f8:	46bd      	mov	sp, r7
200007fa:	bc80      	pop	{r7}
200007fc:	4770      	bx	lr
200007fe:	bf00      	nop

20000800 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20000800:	b580      	push	{r7, lr}
20000802:	b088      	sub	sp, #32
20000804:	af00      	add	r7, sp, #0
20000806:	60f8      	str	r0, [r7, #12]
20000808:	60b9      	str	r1, [r7, #8]
2000080a:	4613      	mov	r3, r2
2000080c:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
2000080e:	f04f 0301 	mov.w	r3, #1
20000812:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20000814:	f04f 0300 	mov.w	r3, #0
20000818:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000081a:	68fa      	ldr	r2, [r7, #12]
2000081c:	f241 2314 	movw	r3, #4628	; 0x1214
20000820:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000824:	429a      	cmp	r2, r3
20000826:	d007      	beq.n	20000838 <MSS_UART_init+0x38>
20000828:	68fa      	ldr	r2, [r7, #12]
2000082a:	f241 13ec 	movw	r3, #4588	; 0x11ec
2000082e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000832:	429a      	cmp	r2, r3
20000834:	d000      	beq.n	20000838 <MSS_UART_init+0x38>
20000836:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20000838:	68bb      	ldr	r3, [r7, #8]
2000083a:	2b00      	cmp	r3, #0
2000083c:	d100      	bne.n	20000840 <MSS_UART_init+0x40>
2000083e:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20000840:	f000 fa8c 	bl	20000d5c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20000844:	68fa      	ldr	r2, [r7, #12]
20000846:	f241 2314 	movw	r3, #4628	; 0x1214
2000084a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000084e:	429a      	cmp	r2, r3
20000850:	d12e      	bne.n	200008b0 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20000852:	68fb      	ldr	r3, [r7, #12]
20000854:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20000858:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
2000085a:	68fb      	ldr	r3, [r7, #12]
2000085c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20000860:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20000862:	68fb      	ldr	r3, [r7, #12]
20000864:	f04f 020a 	mov.w	r2, #10
20000868:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
2000086a:	f241 13c4 	movw	r3, #4548	; 0x11c4
2000086e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000872:	681b      	ldr	r3, [r3, #0]
20000874:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20000876:	f242 0300 	movw	r3, #8192	; 0x2000
2000087a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000087e:	f242 0200 	movw	r2, #8192	; 0x2000
20000882:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000886:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000888:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000088c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
2000088e:	f04f 000a 	mov.w	r0, #10
20000892:	f7ff ff97 	bl	200007c4 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20000896:	f242 0300 	movw	r3, #8192	; 0x2000
2000089a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000089e:	f242 0200 	movw	r2, #8192	; 0x2000
200008a2:	f2ce 0204 	movt	r2, #57348	; 0xe004
200008a6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200008a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200008ac:	631a      	str	r2, [r3, #48]	; 0x30
200008ae:	e031      	b.n	20000914 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
200008b0:	68fa      	ldr	r2, [r7, #12]
200008b2:	f240 0300 	movw	r3, #0
200008b6:	f2c4 0301 	movt	r3, #16385	; 0x4001
200008ba:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
200008bc:	68fa      	ldr	r2, [r7, #12]
200008be:	f240 0300 	movw	r3, #0
200008c2:	f2c4 2320 	movt	r3, #16928	; 0x4220
200008c6:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
200008c8:	68fb      	ldr	r3, [r7, #12]
200008ca:	f04f 020b 	mov.w	r2, #11
200008ce:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
200008d0:	f241 13c8 	movw	r3, #4552	; 0x11c8
200008d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008d8:	681b      	ldr	r3, [r3, #0]
200008da:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
200008dc:	f242 0300 	movw	r3, #8192	; 0x2000
200008e0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200008e4:	f242 0200 	movw	r2, #8192	; 0x2000
200008e8:	f2ce 0204 	movt	r2, #57348	; 0xe004
200008ec:	6b12      	ldr	r2, [r2, #48]	; 0x30
200008ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
200008f2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
200008f4:	f04f 000b 	mov.w	r0, #11
200008f8:	f7ff ff64 	bl	200007c4 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
200008fc:	f242 0300 	movw	r3, #8192	; 0x2000
20000900:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000904:	f242 0200 	movw	r2, #8192	; 0x2000
20000908:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000090c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000090e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20000912:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20000914:	68fb      	ldr	r3, [r7, #12]
20000916:	681b      	ldr	r3, [r3, #0]
20000918:	f04f 0200 	mov.w	r2, #0
2000091c:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
2000091e:	68bb      	ldr	r3, [r7, #8]
20000920:	2b00      	cmp	r3, #0
20000922:	d021      	beq.n	20000968 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20000924:	69ba      	ldr	r2, [r7, #24]
20000926:	68bb      	ldr	r3, [r7, #8]
20000928:	fbb2 f3f3 	udiv	r3, r2, r3
2000092c:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
2000092e:	69fb      	ldr	r3, [r7, #28]
20000930:	f003 0308 	and.w	r3, r3, #8
20000934:	2b00      	cmp	r3, #0
20000936:	d006      	beq.n	20000946 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20000938:	69fb      	ldr	r3, [r7, #28]
2000093a:	ea4f 1313 	mov.w	r3, r3, lsr #4
2000093e:	f103 0301 	add.w	r3, r3, #1
20000942:	61fb      	str	r3, [r7, #28]
20000944:	e003      	b.n	2000094e <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20000946:	69fb      	ldr	r3, [r7, #28]
20000948:	ea4f 1313 	mov.w	r3, r3, lsr #4
2000094c:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
2000094e:	69fa      	ldr	r2, [r7, #28]
20000950:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000954:	429a      	cmp	r2, r3
20000956:	d900      	bls.n	2000095a <MSS_UART_init+0x15a>
20000958:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
2000095a:	69fa      	ldr	r2, [r7, #28]
2000095c:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000960:	429a      	cmp	r2, r3
20000962:	d801      	bhi.n	20000968 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20000964:	69fb      	ldr	r3, [r7, #28]
20000966:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20000968:	68fb      	ldr	r3, [r7, #12]
2000096a:	685b      	ldr	r3, [r3, #4]
2000096c:	f04f 0201 	mov.w	r2, #1
20000970:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20000974:	68fb      	ldr	r3, [r7, #12]
20000976:	681b      	ldr	r3, [r3, #0]
20000978:	8afa      	ldrh	r2, [r7, #22]
2000097a:	ea4f 2212 	mov.w	r2, r2, lsr #8
2000097e:	b292      	uxth	r2, r2
20000980:	b2d2      	uxtb	r2, r2
20000982:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20000984:	68fb      	ldr	r3, [r7, #12]
20000986:	681b      	ldr	r3, [r3, #0]
20000988:	8afa      	ldrh	r2, [r7, #22]
2000098a:	b2d2      	uxtb	r2, r2
2000098c:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
2000098e:	68fb      	ldr	r3, [r7, #12]
20000990:	685b      	ldr	r3, [r3, #4]
20000992:	f04f 0200 	mov.w	r2, #0
20000996:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
2000099a:	68fb      	ldr	r3, [r7, #12]
2000099c:	681b      	ldr	r3, [r3, #0]
2000099e:	79fa      	ldrb	r2, [r7, #7]
200009a0:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
200009a2:	68fb      	ldr	r3, [r7, #12]
200009a4:	681b      	ldr	r3, [r3, #0]
200009a6:	f04f 020e 	mov.w	r2, #14
200009aa:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
200009ac:	68fb      	ldr	r3, [r7, #12]
200009ae:	685b      	ldr	r3, [r3, #4]
200009b0:	f04f 0200 	mov.w	r2, #0
200009b4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
200009b8:	68fb      	ldr	r3, [r7, #12]
200009ba:	f04f 0200 	mov.w	r2, #0
200009be:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
200009c0:	68fb      	ldr	r3, [r7, #12]
200009c2:	f04f 0200 	mov.w	r2, #0
200009c6:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
200009c8:	68fb      	ldr	r3, [r7, #12]
200009ca:	f04f 0200 	mov.w	r2, #0
200009ce:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
200009d0:	68fb      	ldr	r3, [r7, #12]
200009d2:	f04f 0200 	mov.w	r2, #0
200009d6:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
200009d8:	68fa      	ldr	r2, [r7, #12]
200009da:	f640 33f1 	movw	r3, #3057	; 0xbf1
200009de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009e2:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
200009e4:	68fb      	ldr	r3, [r7, #12]
200009e6:	f04f 0200 	mov.w	r2, #0
200009ea:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
200009ec:	68fb      	ldr	r3, [r7, #12]
200009ee:	f04f 0200 	mov.w	r2, #0
200009f2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
200009f4:	68fb      	ldr	r3, [r7, #12]
200009f6:	f04f 0200 	mov.w	r2, #0
200009fa:	729a      	strb	r2, [r3, #10]
}
200009fc:	f107 0720 	add.w	r7, r7, #32
20000a00:	46bd      	mov	sp, r7
20000a02:	bd80      	pop	{r7, pc}

20000a04 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20000a04:	b480      	push	{r7}
20000a06:	b087      	sub	sp, #28
20000a08:	af00      	add	r7, sp, #0
20000a0a:	6078      	str	r0, [r7, #4]
20000a0c:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
20000a0e:	f04f 0300 	mov.w	r3, #0
20000a12:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000a14:	687a      	ldr	r2, [r7, #4]
20000a16:	f241 2314 	movw	r3, #4628	; 0x1214
20000a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a1e:	429a      	cmp	r2, r3
20000a20:	d007      	beq.n	20000a32 <MSS_UART_polled_tx_string+0x2e>
20000a22:	687a      	ldr	r2, [r7, #4]
20000a24:	f241 13ec 	movw	r3, #4588	; 0x11ec
20000a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a2c:	429a      	cmp	r2, r3
20000a2e:	d000      	beq.n	20000a32 <MSS_UART_polled_tx_string+0x2e>
20000a30:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20000a32:	683b      	ldr	r3, [r7, #0]
20000a34:	2b00      	cmp	r3, #0
20000a36:	d100      	bne.n	20000a3a <MSS_UART_polled_tx_string+0x36>
20000a38:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000a3a:	687a      	ldr	r2, [r7, #4]
20000a3c:	f241 2314 	movw	r3, #4628	; 0x1214
20000a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a44:	429a      	cmp	r2, r3
20000a46:	d006      	beq.n	20000a56 <MSS_UART_polled_tx_string+0x52>
20000a48:	687a      	ldr	r2, [r7, #4]
20000a4a:	f241 13ec 	movw	r3, #4588	; 0x11ec
20000a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a52:	429a      	cmp	r2, r3
20000a54:	d138      	bne.n	20000ac8 <MSS_UART_polled_tx_string+0xc4>
20000a56:	683b      	ldr	r3, [r7, #0]
20000a58:	2b00      	cmp	r3, #0
20000a5a:	d035      	beq.n	20000ac8 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000a5c:	683a      	ldr	r2, [r7, #0]
20000a5e:	68bb      	ldr	r3, [r7, #8]
20000a60:	4413      	add	r3, r2
20000a62:	781b      	ldrb	r3, [r3, #0]
20000a64:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000a66:	e02c      	b.n	20000ac2 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20000a68:	687b      	ldr	r3, [r7, #4]
20000a6a:	681b      	ldr	r3, [r3, #0]
20000a6c:	7d1b      	ldrb	r3, [r3, #20]
20000a6e:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
20000a70:	687b      	ldr	r3, [r7, #4]
20000a72:	7a9a      	ldrb	r2, [r3, #10]
20000a74:	7dfb      	ldrb	r3, [r7, #23]
20000a76:	ea42 0303 	orr.w	r3, r2, r3
20000a7a:	b2da      	uxtb	r2, r3
20000a7c:	687b      	ldr	r3, [r7, #4]
20000a7e:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
20000a80:	7dfb      	ldrb	r3, [r7, #23]
20000a82:	f003 0320 	and.w	r3, r3, #32
20000a86:	2b00      	cmp	r3, #0
20000a88:	d0ee      	beq.n	20000a68 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
20000a8a:	f04f 0300 	mov.w	r3, #0
20000a8e:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000a90:	e011      	b.n	20000ab6 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
20000a92:	687b      	ldr	r3, [r7, #4]
20000a94:	681b      	ldr	r3, [r3, #0]
20000a96:	693a      	ldr	r2, [r7, #16]
20000a98:	b2d2      	uxtb	r2, r2
20000a9a:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20000a9c:	68fb      	ldr	r3, [r7, #12]
20000a9e:	f103 0301 	add.w	r3, r3, #1
20000aa2:	60fb      	str	r3, [r7, #12]
                char_idx++;
20000aa4:	68bb      	ldr	r3, [r7, #8]
20000aa6:	f103 0301 	add.w	r3, r3, #1
20000aaa:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000aac:	683a      	ldr	r2, [r7, #0]
20000aae:	68bb      	ldr	r3, [r7, #8]
20000ab0:	4413      	add	r3, r2
20000ab2:	781b      	ldrb	r3, [r3, #0]
20000ab4:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000ab6:	693b      	ldr	r3, [r7, #16]
20000ab8:	2b00      	cmp	r3, #0
20000aba:	d002      	beq.n	20000ac2 <MSS_UART_polled_tx_string+0xbe>
20000abc:	68fb      	ldr	r3, [r7, #12]
20000abe:	2b0f      	cmp	r3, #15
20000ac0:	d9e7      	bls.n	20000a92 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000ac2:	693b      	ldr	r3, [r7, #16]
20000ac4:	2b00      	cmp	r3, #0
20000ac6:	d1cf      	bne.n	20000a68 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20000ac8:	f107 071c 	add.w	r7, r7, #28
20000acc:	46bd      	mov	sp, r7
20000ace:	bc80      	pop	{r7}
20000ad0:	4770      	bx	lr
20000ad2:	bf00      	nop

20000ad4 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20000ad4:	b580      	push	{r7, lr}
20000ad6:	b084      	sub	sp, #16
20000ad8:	af00      	add	r7, sp, #0
20000ada:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000adc:	687a      	ldr	r2, [r7, #4]
20000ade:	f241 2314 	movw	r3, #4628	; 0x1214
20000ae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ae6:	429a      	cmp	r2, r3
20000ae8:	d007      	beq.n	20000afa <MSS_UART_isr+0x26>
20000aea:	687a      	ldr	r2, [r7, #4]
20000aec:	f241 13ec 	movw	r3, #4588	; 0x11ec
20000af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000af4:	429a      	cmp	r2, r3
20000af6:	d000      	beq.n	20000afa <MSS_UART_isr+0x26>
20000af8:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20000afa:	687a      	ldr	r2, [r7, #4]
20000afc:	f241 2314 	movw	r3, #4628	; 0x1214
20000b00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b04:	429a      	cmp	r2, r3
20000b06:	d006      	beq.n	20000b16 <MSS_UART_isr+0x42>
20000b08:	687a      	ldr	r2, [r7, #4]
20000b0a:	f241 13ec 	movw	r3, #4588	; 0x11ec
20000b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b12:	429a      	cmp	r2, r3
20000b14:	d167      	bne.n	20000be6 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20000b16:	687b      	ldr	r3, [r7, #4]
20000b18:	681b      	ldr	r3, [r3, #0]
20000b1a:	7a1b      	ldrb	r3, [r3, #8]
20000b1c:	b2db      	uxtb	r3, r3
20000b1e:	f003 030f 	and.w	r3, r3, #15
20000b22:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20000b24:	7bfb      	ldrb	r3, [r7, #15]
20000b26:	2b0c      	cmp	r3, #12
20000b28:	d854      	bhi.n	20000bd4 <MSS_UART_isr+0x100>
20000b2a:	a201      	add	r2, pc, #4	; (adr r2, 20000b30 <MSS_UART_isr+0x5c>)
20000b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20000b30:	20000b65 	.word	0x20000b65
20000b34:	20000bd5 	.word	0x20000bd5
20000b38:	20000b81 	.word	0x20000b81
20000b3c:	20000bd5 	.word	0x20000bd5
20000b40:	20000b9d 	.word	0x20000b9d
20000b44:	20000bd5 	.word	0x20000bd5
20000b48:	20000bb9 	.word	0x20000bb9
20000b4c:	20000bd5 	.word	0x20000bd5
20000b50:	20000bd5 	.word	0x20000bd5
20000b54:	20000bd5 	.word	0x20000bd5
20000b58:	20000bd5 	.word	0x20000bd5
20000b5c:	20000bd5 	.word	0x20000bd5
20000b60:	20000b9d 	.word	0x20000b9d
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20000b64:	687b      	ldr	r3, [r7, #4]
20000b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000b68:	2b00      	cmp	r3, #0
20000b6a:	d100      	bne.n	20000b6e <MSS_UART_isr+0x9a>
20000b6c:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20000b6e:	687b      	ldr	r3, [r7, #4]
20000b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000b72:	2b00      	cmp	r3, #0
20000b74:	d030      	beq.n	20000bd8 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20000b76:	687b      	ldr	r3, [r7, #4]
20000b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000b7a:	6878      	ldr	r0, [r7, #4]
20000b7c:	4798      	blx	r3
                }
            }
            break;
20000b7e:	e032      	b.n	20000be6 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20000b80:	687b      	ldr	r3, [r7, #4]
20000b82:	6a1b      	ldr	r3, [r3, #32]
20000b84:	2b00      	cmp	r3, #0
20000b86:	d100      	bne.n	20000b8a <MSS_UART_isr+0xb6>
20000b88:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20000b8a:	687b      	ldr	r3, [r7, #4]
20000b8c:	6a1b      	ldr	r3, [r3, #32]
20000b8e:	2b00      	cmp	r3, #0
20000b90:	d024      	beq.n	20000bdc <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20000b92:	687b      	ldr	r3, [r7, #4]
20000b94:	6a1b      	ldr	r3, [r3, #32]
20000b96:	6878      	ldr	r0, [r7, #4]
20000b98:	4798      	blx	r3
                }
            }
            break;
20000b9a:	e024      	b.n	20000be6 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20000b9c:	687b      	ldr	r3, [r7, #4]
20000b9e:	69db      	ldr	r3, [r3, #28]
20000ba0:	2b00      	cmp	r3, #0
20000ba2:	d100      	bne.n	20000ba6 <MSS_UART_isr+0xd2>
20000ba4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20000ba6:	687b      	ldr	r3, [r7, #4]
20000ba8:	69db      	ldr	r3, [r3, #28]
20000baa:	2b00      	cmp	r3, #0
20000bac:	d018      	beq.n	20000be0 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20000bae:	687b      	ldr	r3, [r7, #4]
20000bb0:	69db      	ldr	r3, [r3, #28]
20000bb2:	6878      	ldr	r0, [r7, #4]
20000bb4:	4798      	blx	r3
                }
            }
            break;
20000bb6:	e016      	b.n	20000be6 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20000bb8:	687b      	ldr	r3, [r7, #4]
20000bba:	699b      	ldr	r3, [r3, #24]
20000bbc:	2b00      	cmp	r3, #0
20000bbe:	d100      	bne.n	20000bc2 <MSS_UART_isr+0xee>
20000bc0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20000bc2:	687b      	ldr	r3, [r7, #4]
20000bc4:	699b      	ldr	r3, [r3, #24]
20000bc6:	2b00      	cmp	r3, #0
20000bc8:	d00c      	beq.n	20000be4 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20000bca:	687b      	ldr	r3, [r7, #4]
20000bcc:	699b      	ldr	r3, [r3, #24]
20000bce:	6878      	ldr	r0, [r7, #4]
20000bd0:	4798      	blx	r3
                }
            }
            break;
20000bd2:	e008      	b.n	20000be6 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20000bd4:	be00      	bkpt	0x0000
20000bd6:	e006      	b.n	20000be6 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20000bd8:	bf00      	nop
20000bda:	e004      	b.n	20000be6 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20000bdc:	bf00      	nop
20000bde:	e002      	b.n	20000be6 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20000be0:	bf00      	nop
20000be2:	e000      	b.n	20000be6 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20000be4:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20000be6:	f107 0710 	add.w	r7, r7, #16
20000bea:	46bd      	mov	sp, r7
20000bec:	bd80      	pop	{r7, pc}
20000bee:	bf00      	nop

20000bf0 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20000bf0:	b480      	push	{r7}
20000bf2:	b087      	sub	sp, #28
20000bf4:	af00      	add	r7, sp, #0
20000bf6:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000bf8:	687a      	ldr	r2, [r7, #4]
20000bfa:	f241 2314 	movw	r3, #4628	; 0x1214
20000bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c02:	429a      	cmp	r2, r3
20000c04:	d007      	beq.n	20000c16 <default_tx_handler+0x26>
20000c06:	687a      	ldr	r2, [r7, #4]
20000c08:	f241 13ec 	movw	r3, #4588	; 0x11ec
20000c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c10:	429a      	cmp	r2, r3
20000c12:	d000      	beq.n	20000c16 <default_tx_handler+0x26>
20000c14:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20000c16:	687b      	ldr	r3, [r7, #4]
20000c18:	68db      	ldr	r3, [r3, #12]
20000c1a:	2b00      	cmp	r3, #0
20000c1c:	d100      	bne.n	20000c20 <default_tx_handler+0x30>
20000c1e:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20000c20:	687b      	ldr	r3, [r7, #4]
20000c22:	691b      	ldr	r3, [r3, #16]
20000c24:	2b00      	cmp	r3, #0
20000c26:	d100      	bne.n	20000c2a <default_tx_handler+0x3a>
20000c28:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000c2a:	687a      	ldr	r2, [r7, #4]
20000c2c:	f241 2314 	movw	r3, #4628	; 0x1214
20000c30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c34:	429a      	cmp	r2, r3
20000c36:	d006      	beq.n	20000c46 <default_tx_handler+0x56>
20000c38:	687a      	ldr	r2, [r7, #4]
20000c3a:	f241 13ec 	movw	r3, #4588	; 0x11ec
20000c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c42:	429a      	cmp	r2, r3
20000c44:	d152      	bne.n	20000cec <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20000c46:	687b      	ldr	r3, [r7, #4]
20000c48:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000c4a:	2b00      	cmp	r3, #0
20000c4c:	d04e      	beq.n	20000cec <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20000c4e:	687b      	ldr	r3, [r7, #4]
20000c50:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000c52:	2b00      	cmp	r3, #0
20000c54:	d04a      	beq.n	20000cec <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20000c56:	687b      	ldr	r3, [r7, #4]
20000c58:	681b      	ldr	r3, [r3, #0]
20000c5a:	7d1b      	ldrb	r3, [r3, #20]
20000c5c:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20000c5e:	687b      	ldr	r3, [r7, #4]
20000c60:	7a9a      	ldrb	r2, [r3, #10]
20000c62:	7afb      	ldrb	r3, [r7, #11]
20000c64:	ea42 0303 	orr.w	r3, r2, r3
20000c68:	b2da      	uxtb	r2, r3
20000c6a:	687b      	ldr	r3, [r7, #4]
20000c6c:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20000c6e:	7afb      	ldrb	r3, [r7, #11]
20000c70:	f003 0320 	and.w	r3, r3, #32
20000c74:	2b00      	cmp	r3, #0
20000c76:	d029      	beq.n	20000ccc <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20000c78:	f04f 0310 	mov.w	r3, #16
20000c7c:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20000c7e:	687b      	ldr	r3, [r7, #4]
20000c80:	691a      	ldr	r2, [r3, #16]
20000c82:	687b      	ldr	r3, [r7, #4]
20000c84:	695b      	ldr	r3, [r3, #20]
20000c86:	ebc3 0302 	rsb	r3, r3, r2
20000c8a:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20000c8c:	697b      	ldr	r3, [r7, #20]
20000c8e:	2b0f      	cmp	r3, #15
20000c90:	d801      	bhi.n	20000c96 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20000c92:	697b      	ldr	r3, [r7, #20]
20000c94:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20000c96:	f04f 0300 	mov.w	r3, #0
20000c9a:	60fb      	str	r3, [r7, #12]
20000c9c:	e012      	b.n	20000cc4 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20000c9e:	687b      	ldr	r3, [r7, #4]
20000ca0:	681b      	ldr	r3, [r3, #0]
20000ca2:	687a      	ldr	r2, [r7, #4]
20000ca4:	68d1      	ldr	r1, [r2, #12]
20000ca6:	687a      	ldr	r2, [r7, #4]
20000ca8:	6952      	ldr	r2, [r2, #20]
20000caa:	440a      	add	r2, r1
20000cac:	7812      	ldrb	r2, [r2, #0]
20000cae:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20000cb0:	687b      	ldr	r3, [r7, #4]
20000cb2:	695b      	ldr	r3, [r3, #20]
20000cb4:	f103 0201 	add.w	r2, r3, #1
20000cb8:	687b      	ldr	r3, [r7, #4]
20000cba:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20000cbc:	68fb      	ldr	r3, [r7, #12]
20000cbe:	f103 0301 	add.w	r3, r3, #1
20000cc2:	60fb      	str	r3, [r7, #12]
20000cc4:	68fa      	ldr	r2, [r7, #12]
20000cc6:	693b      	ldr	r3, [r7, #16]
20000cc8:	429a      	cmp	r2, r3
20000cca:	d3e8      	bcc.n	20000c9e <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20000ccc:	687b      	ldr	r3, [r7, #4]
20000cce:	695a      	ldr	r2, [r3, #20]
20000cd0:	687b      	ldr	r3, [r7, #4]
20000cd2:	691b      	ldr	r3, [r3, #16]
20000cd4:	429a      	cmp	r2, r3
20000cd6:	d109      	bne.n	20000cec <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20000cd8:	687b      	ldr	r3, [r7, #4]
20000cda:	f04f 0200 	mov.w	r2, #0
20000cde:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20000ce0:	687b      	ldr	r3, [r7, #4]
20000ce2:	685b      	ldr	r3, [r3, #4]
20000ce4:	f04f 0200 	mov.w	r2, #0
20000ce8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20000cec:	f107 071c 	add.w	r7, r7, #28
20000cf0:	46bd      	mov	sp, r7
20000cf2:	bc80      	pop	{r7}
20000cf4:	4770      	bx	lr
20000cf6:	bf00      	nop

20000cf8 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20000cf8:	4668      	mov	r0, sp
20000cfa:	f020 0107 	bic.w	r1, r0, #7
20000cfe:	468d      	mov	sp, r1
20000d00:	b589      	push	{r0, r3, r7, lr}
20000d02:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20000d04:	f241 2014 	movw	r0, #4628	; 0x1214
20000d08:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d0c:	f7ff fee2 	bl	20000ad4 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20000d10:	f04f 000a 	mov.w	r0, #10
20000d14:	f7ff fd56 	bl	200007c4 <NVIC_ClearPendingIRQ>
}
20000d18:	46bd      	mov	sp, r7
20000d1a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20000d1e:	4685      	mov	sp, r0
20000d20:	4770      	bx	lr
20000d22:	bf00      	nop

20000d24 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20000d24:	4668      	mov	r0, sp
20000d26:	f020 0107 	bic.w	r1, r0, #7
20000d2a:	468d      	mov	sp, r1
20000d2c:	b589      	push	{r0, r3, r7, lr}
20000d2e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20000d30:	f241 10ec 	movw	r0, #4588	; 0x11ec
20000d34:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d38:	f7ff fecc 	bl	20000ad4 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20000d3c:	f04f 000b 	mov.w	r0, #11
20000d40:	f7ff fd40 	bl	200007c4 <NVIC_ClearPendingIRQ>
}
20000d44:	46bd      	mov	sp, r7
20000d46:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20000d4a:	4685      	mov	sp, r0
20000d4c:	4770      	bx	lr
20000d4e:	bf00      	nop

20000d50 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20000d50:	b480      	push	{r7}
20000d52:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20000d54:	46bd      	mov	sp, r7
20000d56:	bc80      	pop	{r7}
20000d58:	4770      	bx	lr
20000d5a:	bf00      	nop

20000d5c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20000d5c:	b580      	push	{r7, lr}
20000d5e:	b08a      	sub	sp, #40	; 0x28
20000d60:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20000d62:	f241 1388 	movw	r3, #4488	; 0x1188
20000d66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d6a:	46bc      	mov	ip, r7
20000d6c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000d6e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20000d72:	f242 0300 	movw	r3, #8192	; 0x2000
20000d76:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000d7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20000d7c:	ea4f 0393 	mov.w	r3, r3, lsr #2
20000d80:	f003 0303 	and.w	r3, r3, #3
20000d84:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000d88:	f107 0228 	add.w	r2, r7, #40	; 0x28
20000d8c:	4413      	add	r3, r2
20000d8e:	f853 3c28 	ldr.w	r3, [r3, #-40]
20000d92:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20000d94:	f242 0300 	movw	r3, #8192	; 0x2000
20000d98:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000d9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20000d9e:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000da2:	f003 0303 	and.w	r3, r3, #3
20000da6:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000daa:	f107 0228 	add.w	r2, r7, #40	; 0x28
20000dae:	4413      	add	r3, r2
20000db0:	f853 3c28 	ldr.w	r3, [r3, #-40]
20000db4:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20000db6:	f242 0300 	movw	r3, #8192	; 0x2000
20000dba:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000dbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20000dc0:	ea4f 1393 	mov.w	r3, r3, lsr #6
20000dc4:	f003 0303 	and.w	r3, r3, #3
20000dc8:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000dcc:	f107 0228 	add.w	r2, r7, #40	; 0x28
20000dd0:	4413      	add	r3, r2
20000dd2:	f853 3c28 	ldr.w	r3, [r3, #-40]
20000dd6:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20000dd8:	f242 0300 	movw	r3, #8192	; 0x2000
20000ddc:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20000de2:	ea4f 2313 	mov.w	r3, r3, lsr #8
20000de6:	f003 031f 	and.w	r3, r3, #31
20000dea:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20000dec:	f242 0300 	movw	r3, #8192	; 0x2000
20000df0:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20000df6:	ea4f 3353 	mov.w	r3, r3, lsr #13
20000dfa:	f003 0301 	and.w	r3, r3, #1
20000dfe:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20000e00:	6a3b      	ldr	r3, [r7, #32]
20000e02:	f103 0301 	add.w	r3, r3, #1
20000e06:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20000e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20000e0a:	2b00      	cmp	r3, #0
20000e0c:	d003      	beq.n	20000e16 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20000e0e:	69fb      	ldr	r3, [r7, #28]
20000e10:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000e14:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20000e16:	f000 f849 	bl	20000eac <GetSystemClock>
20000e1a:	4602      	mov	r2, r0
20000e1c:	f241 13c0 	movw	r3, #4544	; 0x11c0
20000e20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e24:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20000e26:	f241 13c0 	movw	r3, #4544	; 0x11c0
20000e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e2e:	681a      	ldr	r2, [r3, #0]
20000e30:	693b      	ldr	r3, [r7, #16]
20000e32:	fbb2 f2f3 	udiv	r2, r2, r3
20000e36:	f241 13c4 	movw	r3, #4548	; 0x11c4
20000e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e3e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20000e40:	f241 13c0 	movw	r3, #4544	; 0x11c0
20000e44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e48:	681a      	ldr	r2, [r3, #0]
20000e4a:	697b      	ldr	r3, [r7, #20]
20000e4c:	fbb2 f2f3 	udiv	r2, r2, r3
20000e50:	f241 13c8 	movw	r3, #4552	; 0x11c8
20000e54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e58:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20000e5a:	f241 13c0 	movw	r3, #4544	; 0x11c0
20000e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e62:	681a      	ldr	r2, [r3, #0]
20000e64:	69bb      	ldr	r3, [r7, #24]
20000e66:	fbb2 f2f3 	udiv	r2, r2, r3
20000e6a:	f241 13cc 	movw	r3, #4556	; 0x11cc
20000e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e72:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20000e74:	f241 13c0 	movw	r3, #4544	; 0x11c0
20000e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e7c:	681a      	ldr	r2, [r3, #0]
20000e7e:	69fb      	ldr	r3, [r7, #28]
20000e80:	fbb2 f2f3 	udiv	r2, r2, r3
20000e84:	f241 13d0 	movw	r3, #4560	; 0x11d0
20000e88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e8c:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20000e8e:	f241 13c0 	movw	r3, #4544	; 0x11c0
20000e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e96:	681a      	ldr	r2, [r3, #0]
20000e98:	f241 13bc 	movw	r3, #4540	; 0x11bc
20000e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ea0:	601a      	str	r2, [r3, #0]
}
20000ea2:	f107 0728 	add.w	r7, r7, #40	; 0x28
20000ea6:	46bd      	mov	sp, r7
20000ea8:	bd80      	pop	{r7, pc}
20000eaa:	bf00      	nop

20000eac <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20000eac:	b480      	push	{r7}
20000eae:	b08b      	sub	sp, #44	; 0x2c
20000eb0:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20000eb2:	f04f 0300 	mov.w	r3, #0
20000eb6:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20000eb8:	f640 031c 	movw	r3, #2076	; 0x81c
20000ebc:	f2c6 0308 	movt	r3, #24584	; 0x6008
20000ec0:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20000ec2:	f240 2330 	movw	r3, #560	; 0x230
20000ec6:	f2c6 0308 	movt	r3, #24584	; 0x6008
20000eca:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20000ecc:	68fb      	ldr	r3, [r7, #12]
20000ece:	681b      	ldr	r3, [r3, #0]
20000ed0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20000ed4:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20000ed6:	693a      	ldr	r2, [r7, #16]
20000ed8:	f241 13cf 	movw	r3, #4559	; 0x11cf
20000edc:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20000ee0:	429a      	cmp	r2, r3
20000ee2:	d108      	bne.n	20000ef6 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20000ee4:	f64e 732c 	movw	r3, #61228	; 0xef2c
20000ee8:	f2c6 0301 	movt	r3, #24577	; 0x6001
20000eec:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20000eee:	697b      	ldr	r3, [r7, #20]
20000ef0:	681b      	ldr	r3, [r3, #0]
20000ef2:	607b      	str	r3, [r7, #4]
20000ef4:	e03d      	b.n	20000f72 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20000ef6:	68bb      	ldr	r3, [r7, #8]
20000ef8:	681a      	ldr	r2, [r3, #0]
20000efa:	f244 3341 	movw	r3, #17217	; 0x4341
20000efe:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20000f02:	429a      	cmp	r2, r3
20000f04:	d135      	bne.n	20000f72 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20000f06:	f640 0340 	movw	r3, #2112	; 0x840
20000f0a:	f2c6 0308 	movt	r3, #24584	; 0x6008
20000f0e:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20000f10:	69bb      	ldr	r3, [r7, #24]
20000f12:	681b      	ldr	r3, [r3, #0]
20000f14:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20000f16:	69fb      	ldr	r3, [r7, #28]
20000f18:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20000f1c:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20000f1e:	69fa      	ldr	r2, [r7, #28]
20000f20:	f240 3300 	movw	r3, #768	; 0x300
20000f24:	f2c0 0301 	movt	r3, #1
20000f28:	429a      	cmp	r2, r3
20000f2a:	d922      	bls.n	20000f72 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20000f2c:	69fa      	ldr	r2, [r7, #28]
20000f2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000f32:	f2c0 0301 	movt	r3, #1
20000f36:	429a      	cmp	r2, r3
20000f38:	d808      	bhi.n	20000f4c <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20000f3a:	f241 632c 	movw	r3, #5676	; 0x162c
20000f3e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20000f42:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20000f44:	6a3b      	ldr	r3, [r7, #32]
20000f46:	681b      	ldr	r3, [r3, #0]
20000f48:	607b      	str	r3, [r7, #4]
20000f4a:	e012      	b.n	20000f72 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20000f4c:	69fa      	ldr	r2, [r7, #28]
20000f4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000f52:	f2c0 0302 	movt	r3, #2
20000f56:	429a      	cmp	r2, r3
20000f58:	d808      	bhi.n	20000f6c <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20000f5a:	f641 63ac 	movw	r3, #7852	; 0x1eac
20000f5e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20000f62:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20000f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20000f66:	681b      	ldr	r3, [r3, #0]
20000f68:	607b      	str	r3, [r7, #4]
20000f6a:	e002      	b.n	20000f72 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20000f6c:	f04f 0300 	mov.w	r3, #0
20000f70:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20000f72:	687b      	ldr	r3, [r7, #4]
20000f74:	2b00      	cmp	r3, #0
20000f76:	d105      	bne.n	20000f84 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20000f78:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20000f7a:	f647 0340 	movw	r3, #30784	; 0x7840
20000f7e:	f2c0 137d 	movt	r3, #381	; 0x17d
20000f82:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20000f84:	687b      	ldr	r3, [r7, #4]
}
20000f86:	4618      	mov	r0, r3
20000f88:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20000f8c:	46bd      	mov	sp, r7
20000f8e:	bc80      	pop	{r7}
20000f90:	4770      	bx	lr
20000f92:	bf00      	nop

20000f94 <__libc_init_array>:
20000f94:	b570      	push	{r4, r5, r6, lr}
20000f96:	f241 16b0 	movw	r6, #4528	; 0x11b0
20000f9a:	f241 15b0 	movw	r5, #4528	; 0x11b0
20000f9e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20000fa2:	f2c2 0500 	movt	r5, #8192	; 0x2000
20000fa6:	1b76      	subs	r6, r6, r5
20000fa8:	10b6      	asrs	r6, r6, #2
20000faa:	d006      	beq.n	20000fba <__libc_init_array+0x26>
20000fac:	2400      	movs	r4, #0
20000fae:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20000fb2:	3401      	adds	r4, #1
20000fb4:	4798      	blx	r3
20000fb6:	42a6      	cmp	r6, r4
20000fb8:	d8f9      	bhi.n	20000fae <__libc_init_array+0x1a>
20000fba:	f241 15b0 	movw	r5, #4528	; 0x11b0
20000fbe:	f241 16b4 	movw	r6, #4532	; 0x11b4
20000fc2:	f2c2 0500 	movt	r5, #8192	; 0x2000
20000fc6:	f2c2 0600 	movt	r6, #8192	; 0x2000
20000fca:	1b76      	subs	r6, r6, r5
20000fcc:	f000 f8e4 	bl	20001198 <_init>
20000fd0:	10b6      	asrs	r6, r6, #2
20000fd2:	d006      	beq.n	20000fe2 <__libc_init_array+0x4e>
20000fd4:	2400      	movs	r4, #0
20000fd6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20000fda:	3401      	adds	r4, #1
20000fdc:	4798      	blx	r3
20000fde:	42a6      	cmp	r6, r4
20000fe0:	d8f9      	bhi.n	20000fd6 <__libc_init_array+0x42>
20000fe2:	bd70      	pop	{r4, r5, r6, pc}

20000fe4 <gp_my_uart>:
20000fe4:	1214 2000                                   ... 

20000fe8 <g_greeting_msg>:
20000fe8:	0a0d 0a0d 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     ....************
20000ff8:	2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     ****************
20001008:	2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     ****************
20001018:	2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     ****************
20001028:	2a2a 2a2a 2a2a 2a2a 2a2a 0a0d 2a2a 2a2a     **********..****
20001038:	2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 202a 6d53     ************* Sm
20001048:	7261 4674 7375 6f69 206e 534d 2053 5053     artFusion MSS SP
20001058:	2049 6c46 7361 2068 7865 6d61 6c70 2065     I Flash example 
20001068:	2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     ****************
20001078:	0d2a 2a0a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     *..*************
20001088:	2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     ****************
20001098:	2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     ****************
200010a8:	2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     ****************
200010b8:	2a2a 2a2a 2a2a 2a2a 0d2a 540a 6968 2073     *********..This 
200010c8:	7865 6d61 6c70 2065 7270 6a6f 6365 2074     example project 
200010d8:	6177 2073 6c65 6261 726f 7461 6465 7420     was elaborated t
200010e8:	206f 5345 4749 4c45 4345 5320 436f 6320     o ESIGELEC SoC c
200010f8:	756f 7372 2065 0a0d 2d2d 2d2d 2d2d 2d2d     ourse ..--------
20001108:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
20001118:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
20001128:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
20001138:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 0d2d 000a     -------------...
20001148:	0d0a 4320 726f 5465 6d69 7265 6920 746e     .. CoreTimer int
20001158:	7265 7572 7470 6f20 6363 7275 6572 2064     errupt occurred 
20001168:	202d 4146 4942 544e 0a20 200d 0000 0000     - FABINT .. ....
20001178:	0d0a 4d20 5241 4f43 2053 0d0a 0020 0000     .. MARCOS .. ...

20001188 <C.18.2576>:
20001188:	0001 0000 0002 0000 0004 0000 0001 0000     ................

20001198 <_init>:
20001198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000119a:	bf00      	nop
2000119c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000119e:	bc08      	pop	{r3}
200011a0:	469e      	mov	lr, r3
200011a2:	4770      	bx	lr

200011a4 <_fini>:
200011a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200011a6:	bf00      	nop
200011a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
200011aa:	bc08      	pop	{r3}
200011ac:	469e      	mov	lr, r3
200011ae:	4770      	bx	lr

200011b0 <__frame_dummy_init_array_entry>:
200011b0:	0485 2000                                   ... 

200011b4 <__do_global_dtors_aux_fini_array_entry>:
200011b4:	0471 2000                                   q.. 
