INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/multiplier/multiplier.srcs/sources_1/new/Multi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/bit_adder/bit_adder.srcs/sources_1/new/bitAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitAdder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/bit_adder/bit_adder.srcs/sources_1/new/main_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tiwar/OneDrive/Desktop/vivadoProjects/multiplier/multiplier.srcs/sim_1/new/Multi_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_sim
