###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-05.ucsd.edu)
#  Generated on:      Sat Mar 15 19:16:11 2025
#  Design:            sram_w8
#  Command:           report_timing -max_paths 10 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin memory1_reg_61_/CP 
Endpoint:   memory1_reg_61_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.161
- Setup                         0.151
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.010
- Arrival Time                  1.765
= Slack Time                    2.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] ^       |        |       |   0.200 |    2.445 | 
     | U686            | I ^ -> ZN v  | CKND0  | 0.034 |   0.234 |    2.479 | 
     | U1152           | A3 v -> ZN ^ | NR3D0  | 0.068 |   0.302 |    2.547 | 
     | FE_OFC8_n986    | I ^ -> Z ^   | CKBD3  | 0.269 |   0.571 |    2.816 | 
     | FE_OFC9_n986    | I ^ -> Z ^   | CKBD3  | 0.323 |   0.894 |    3.139 | 
     | U1153           | A1 ^ -> ZN ^ | INR2D0 | 0.143 |   1.037 |    3.282 | 
     | FE_OFC28_N214   | I ^ -> Z ^   | CKBD3  | 0.318 |   1.355 |    3.600 | 
     | FE_OFC29_N214   | I ^ -> Z ^   | CKBD4  | 0.360 |   1.714 |    3.960 | 
     | memory1_reg_61_ | E ^          | EDFQD1 | 0.050 |   1.765 |    4.010 | 
     +----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory1_reg_63_/CP 
Endpoint:   memory1_reg_63_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.161
- Setup                         0.151
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.010
- Arrival Time                  1.765
= Slack Time                    2.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] ^       |        |       |   0.200 |    2.445 | 
     | U686            | I ^ -> ZN v  | CKND0  | 0.034 |   0.234 |    2.479 | 
     | U1152           | A3 v -> ZN ^ | NR3D0  | 0.068 |   0.302 |    2.547 | 
     | FE_OFC8_n986    | I ^ -> Z ^   | CKBD3  | 0.269 |   0.571 |    2.816 | 
     | FE_OFC9_n986    | I ^ -> Z ^   | CKBD3  | 0.323 |   0.894 |    3.139 | 
     | U1153           | A1 ^ -> ZN ^ | INR2D0 | 0.143 |   1.037 |    3.282 | 
     | FE_OFC28_N214   | I ^ -> Z ^   | CKBD3  | 0.318 |   1.355 |    3.600 | 
     | FE_OFC29_N214   | I ^ -> Z ^   | CKBD4  | 0.360 |   1.714 |    3.960 | 
     | memory1_reg_63_ | E ^          | EDFQD1 | 0.050 |   1.765 |    4.010 | 
     +----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory1_reg_59_/CP 
Endpoint:   memory1_reg_59_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.161
- Setup                         0.151
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.010
- Arrival Time                  1.765
= Slack Time                    2.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] ^       |        |       |   0.200 |    2.445 | 
     | U686            | I ^ -> ZN v  | CKND0  | 0.034 |   0.234 |    2.480 | 
     | U1152           | A3 v -> ZN ^ | NR3D0  | 0.068 |   0.302 |    2.547 | 
     | FE_OFC8_n986    | I ^ -> Z ^   | CKBD3  | 0.269 |   0.571 |    2.816 | 
     | FE_OFC9_n986    | I ^ -> Z ^   | CKBD3  | 0.323 |   0.894 |    3.139 | 
     | U1153           | A1 ^ -> ZN ^ | INR2D0 | 0.143 |   1.037 |    3.282 | 
     | FE_OFC28_N214   | I ^ -> Z ^   | CKBD3  | 0.318 |   1.355 |    3.600 | 
     | FE_OFC29_N214   | I ^ -> Z ^   | CKBD4  | 0.360 |   1.714 |    3.960 | 
     | memory1_reg_59_ | E ^          | EDFQD1 | 0.050 |   1.765 |    4.010 | 
     +----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory1_reg_58_/CP 
Endpoint:   memory1_reg_58_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.161
- Setup                         0.151
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.010
- Arrival Time                  1.765
= Slack Time                    2.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] ^       |        |       |   0.200 |    2.445 | 
     | U686            | I ^ -> ZN v  | CKND0  | 0.034 |   0.234 |    2.480 | 
     | U1152           | A3 v -> ZN ^ | NR3D0  | 0.068 |   0.302 |    2.548 | 
     | FE_OFC8_n986    | I ^ -> Z ^   | CKBD3  | 0.269 |   0.571 |    2.816 | 
     | FE_OFC9_n986    | I ^ -> Z ^   | CKBD3  | 0.323 |   0.894 |    3.139 | 
     | U1153           | A1 ^ -> ZN ^ | INR2D0 | 0.143 |   1.037 |    3.282 | 
     | FE_OFC28_N214   | I ^ -> Z ^   | CKBD3  | 0.318 |   1.355 |    3.600 | 
     | FE_OFC29_N214   | I ^ -> Z ^   | CKBD4  | 0.360 |   1.714 |    3.960 | 
     | memory1_reg_58_ | E ^          | EDFQD1 | 0.050 |   1.765 |    4.010 | 
     +----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory1_reg_62_/CP 
Endpoint:   memory1_reg_62_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.161
- Setup                         0.151
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.010
- Arrival Time                  1.765
= Slack Time                    2.246
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] ^       |        |       |   0.200 |    2.446 | 
     | U686            | I ^ -> ZN v  | CKND0  | 0.034 |   0.234 |    2.480 | 
     | U1152           | A3 v -> ZN ^ | NR3D0  | 0.068 |   0.302 |    2.548 | 
     | FE_OFC8_n986    | I ^ -> Z ^   | CKBD3  | 0.269 |   0.571 |    2.816 | 
     | FE_OFC9_n986    | I ^ -> Z ^   | CKBD3  | 0.323 |   0.894 |    3.140 | 
     | U1153           | A1 ^ -> ZN ^ | INR2D0 | 0.143 |   1.037 |    3.282 | 
     | FE_OFC28_N214   | I ^ -> Z ^   | CKBD3  | 0.318 |   1.355 |    3.600 | 
     | FE_OFC29_N214   | I ^ -> Z ^   | CKBD4  | 0.360 |   1.714 |    3.960 | 
     | memory1_reg_62_ | E ^          | EDFQD1 | 0.050 |   1.765 |    4.010 | 
     +----------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin memory1_reg_60_/CP 
Endpoint:   memory1_reg_60_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.162
- Setup                         0.151
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.011
- Arrival Time                  1.765
= Slack Time                    2.246
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] ^       |        |       |   0.200 |    2.446 | 
     | U686            | I ^ -> ZN v  | CKND0  | 0.034 |   0.234 |    2.480 | 
     | U1152           | A3 v -> ZN ^ | NR3D0  | 0.068 |   0.302 |    2.548 | 
     | FE_OFC8_n986    | I ^ -> Z ^   | CKBD3  | 0.269 |   0.571 |    2.816 | 
     | FE_OFC9_n986    | I ^ -> Z ^   | CKBD3  | 0.323 |   0.894 |    3.140 | 
     | U1153           | A1 ^ -> ZN ^ | INR2D0 | 0.143 |   1.037 |    3.283 | 
     | FE_OFC28_N214   | I ^ -> Z ^   | CKBD3  | 0.318 |   1.355 |    3.601 | 
     | FE_OFC29_N214   | I ^ -> Z ^   | CKBD4  | 0.360 |   1.714 |    3.960 | 
     | memory1_reg_60_ | E ^          | EDFQD1 | 0.050 |   1.765 |    4.011 | 
     +----------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin memory1_reg_82_/CP 
Endpoint:   memory1_reg_82_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.166
- Setup                         0.148
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.018
- Arrival Time                  1.764
= Slack Time                    2.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] ^       |        |       |   0.200 |    2.454 | 
     | U686            | I ^ -> ZN v  | CKND0  | 0.034 |   0.234 |    2.488 | 
     | U1152           | A3 v -> ZN ^ | NR3D0  | 0.068 |   0.302 |    2.556 | 
     | FE_OFC8_n986    | I ^ -> Z ^   | CKBD3  | 0.269 |   0.571 |    2.825 | 
     | FE_OFC9_n986    | I ^ -> Z ^   | CKBD3  | 0.323 |   0.894 |    3.148 | 
     | U1153           | A1 ^ -> ZN ^ | INR2D0 | 0.143 |   1.037 |    3.291 | 
     | FE_OFC28_N214   | I ^ -> Z ^   | CKBD3  | 0.318 |   1.355 |    3.609 | 
     | FE_OFC29_N214   | I ^ -> Z ^   | CKBD4  | 0.360 |   1.714 |    3.968 | 
     | memory1_reg_82_ | E ^          | EDFQD1 | 0.050 |   1.764 |    4.018 | 
     +----------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin memory1_reg_65_/CP 
Endpoint:   memory1_reg_65_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.166
- Setup                         0.148
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.018
- Arrival Time                  1.762
= Slack Time                    2.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] ^       |        |       |   0.200 |    2.456 | 
     | U686            | I ^ -> ZN v  | CKND0  | 0.034 |   0.234 |    2.491 | 
     | U1152           | A3 v -> ZN ^ | NR3D0  | 0.068 |   0.302 |    2.559 | 
     | FE_OFC8_n986    | I ^ -> Z ^   | CKBD3  | 0.269 |   0.571 |    2.827 | 
     | FE_OFC9_n986    | I ^ -> Z ^   | CKBD3  | 0.323 |   0.894 |    3.150 | 
     | U1153           | A1 ^ -> ZN ^ | INR2D0 | 0.143 |   1.037 |    3.293 | 
     | FE_OFC28_N214   | I ^ -> Z ^   | CKBD3  | 0.318 |   1.355 |    3.611 | 
     | FE_OFC29_N214   | I ^ -> Z ^   | CKBD4  | 0.360 |   1.714 |    3.971 | 
     | memory1_reg_65_ | E ^          | EDFQD1 | 0.047 |   1.762 |    4.018 | 
     +----------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin memory1_reg_103_/CP 
Endpoint:   memory1_reg_103_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]               (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.166
- Setup                         0.148
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.019
- Arrival Time                  1.762
= Slack Time                    2.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | A[0] ^       |        |       |   0.200 |    2.457 | 
     | U686             | I ^ -> ZN v  | CKND0  | 0.034 |   0.234 |    2.491 | 
     | U1152            | A3 v -> ZN ^ | NR3D0  | 0.068 |   0.302 |    2.559 | 
     | FE_OFC8_n986     | I ^ -> Z ^   | CKBD3  | 0.269 |   0.571 |    2.827 | 
     | FE_OFC9_n986     | I ^ -> Z ^   | CKBD3  | 0.323 |   0.894 |    3.151 | 
     | U1153            | A1 ^ -> ZN ^ | INR2D0 | 0.143 |   1.037 |    3.293 | 
     | FE_OFC28_N214    | I ^ -> Z ^   | CKBD3  | 0.318 |   1.355 |    3.611 | 
     | FE_OFC29_N214    | I ^ -> Z ^   | CKBD4  | 0.360 |   1.714 |    3.971 | 
     | memory1_reg_103_ | E ^          | EDFQD1 | 0.048 |   1.762 |    4.019 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin memory1_reg_99_/CP 
Endpoint:   memory1_reg_99_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[0]              (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.166
- Setup                         0.148
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.018
- Arrival Time                  1.762
= Slack Time                    2.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | A[0] ^       |        |       |   0.200 |    2.457 | 
     | U686            | I ^ -> ZN v  | CKND0  | 0.034 |   0.234 |    2.491 | 
     | U1152           | A3 v -> ZN ^ | NR3D0  | 0.068 |   0.302 |    2.559 | 
     | FE_OFC8_n986    | I ^ -> Z ^   | CKBD3  | 0.269 |   0.571 |    2.827 | 
     | FE_OFC9_n986    | I ^ -> Z ^   | CKBD3  | 0.323 |   0.894 |    3.151 | 
     | U1153           | A1 ^ -> ZN ^ | INR2D0 | 0.143 |   1.037 |    3.293 | 
     | FE_OFC28_N214   | I ^ -> Z ^   | CKBD3  | 0.318 |   1.355 |    3.611 | 
     | FE_OFC29_N214   | I ^ -> Z ^   | CKBD4  | 0.360 |   1.714 |    3.971 | 
     | memory1_reg_99_ | E ^          | EDFQD1 | 0.047 |   1.762 |    4.018 | 
     +----------------------------------------------------------------------+ 

