{
    "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/": {
        "assign_group_0": [
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/u_scu_ram_cpu0_way0 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/u_scu_ram_cpu0_way1 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/u_scu_ram_cpu0_way2 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/u_scu_ram_cpu0_way3 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/genblk1_u_scu_ram_cpu1_way0 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/genblk1_u_scu_ram_cpu1_way1 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/genblk1_u_scu_ram_cpu1_way2 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/genblk1_u_scu_ram_cpu1_way3 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/genblk2_u_scu_ram_cpu2_way0 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/genblk2_u_scu_ram_cpu2_way1 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/genblk2_u_scu_ram_cpu2_way2 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/genblk2_u_scu_ram_cpu2_way3 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/genblk3_u_scu_ram_cpu3_way0 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/genblk3_u_scu_ram_cpu3_way1 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/genblk3_u_scu_ram_cpu3_way2 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_rams/genblk3_u_scu_ram_cpu3_way3 CLK",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/assign_ram_clk_o_assign_clk_o A",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_cp15/clk_gate_gen_fwd_logic_lowest_priority_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_cp15/clk_gate_gen_fwd_logic_cp_fwd_data_reg_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_cp15/gen_fwd_logic_cp_fwd_req_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_cp15/gen_fwd_logic_cp_fwd_ack_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_cp15/gen_fwd_logic_cp_fwd_req_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_cp15/gen_fwd_logic_cp_fwd_req_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_cp15/gen_fwd_logic_cp_fwd_req_reg_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_periphbase_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_regs_en_dyn_ic_clk_gating_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_scu_secure_access_ctl_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_rr_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_cpu_wstrb_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_cpu_wdata_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_cpu_wdata_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_p_sel_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_p_ns_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_p_wdata_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_p_wdata_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_p_rdata_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/clk_gate_scu_secure_access_ctl_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/scu_clk_enable_gclk_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/reset2_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/smp_en_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/smp_en_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/smp_en_q_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/smp_en_q_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/p_dr_valid_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/p_busy_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/nbusy_regs_cpuslv0_ar_ack_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/nbusy_regs_cpuslv0_aw_ack_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/cpu_wr_sel_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/nbusy_regs_cpuslv1_ar_ack_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/nbusy_regs_cpuslv1_aw_ack_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/cpu_wr_sel_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/nbusy_regs_cpuslv2_ar_ack_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/nbusy_regs_cpuslv2_aw_ack_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/cpu_wr_sel_q_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/nbusy_regs_cpuslv3_ar_ack_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/nbusy_regs_cpuslv3_aw_ack_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/cpu_wr_sel_q_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/cpu_wr_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/cpu_dw_last_received_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/scu_cpu0_status_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/scu_cpu0_status_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/scu_cpu1_status_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/scu_cpu1_status_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/scu_cpu2_status_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/scu_cpu2_status_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/scu_cpu3_status_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/scu_cpu3_status_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/s_inv_req_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/ns_inv_req_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/cpu_db_valid_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/cpu_rd_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/reset2_acp_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/cpu_len_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/cpu_len_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/cpu_len_q_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/cpu_src_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/cpu_src_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/cpu_src_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/cpu_src_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs/reset1_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/u_ca5U_clkgate/u_dont_touch_clk_gate Q",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/u_ca5U_sync_scu/r0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/u_ca5U_sync_scu/r1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_idcounter_dcu/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_idcounter_dcu/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_idcounter_tlb/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_idcounter_tlb/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb1/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb1/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_idcounter_icu/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_idcounter_icu/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_idcounter_regs/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_idcounter_regs/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_cpuslv_dr/clk_gate_requester_dr_last_buff_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_cpuslv_dr/requester_dr_valid_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_cpuslv_dr/dwords_per_beat_buff_reg_0__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_cpuslv_dr/dwords_per_beat_buff_reg_0__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_cpuslv_dr/dwords_per_beat_buff_reg_0__2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_cpuslv_dr/requester_dr_last_mod_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/ar_wr_req_os_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/slv_regs_aw_req_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/slv_l2m_aw_req_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/sel_awbuff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_regs/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_regs/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_dw_strb_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_merge_data_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/clk_gate_gen_cpu_db_buffer_blk_db_id_buff_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/stop_merging_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/dw_rd_ptr_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/dw_buff_valid_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/slv_dw_ready_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/dw_buff_valid_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/dword_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/dword_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/curr_byte_merge_state_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/gen_cpu_db_buffer_blk_db_valid_buff_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/dw_wr_ptr_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_dw/merge_latch_open_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_idcounter_dcu/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_idcounter_dcu/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_idcounter_tlb/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_idcounter_tlb/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb1/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb1/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_idcounter_icu/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_idcounter_icu/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_idcounter_regs/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_idcounter_regs/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_cpuslv_dr/clk_gate_requester_dr_last_buff_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_cpuslv_dr/requester_dr_valid_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_cpuslv_dr/dwords_per_beat_buff_reg_0__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_cpuslv_dr/dwords_per_beat_buff_reg_0__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_cpuslv_dr/dwords_per_beat_buff_reg_0__2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_cpuslv_dr/requester_dr_last_mod_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/ar_wr_req_os_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/slv_regs_aw_req_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/slv_l2m_aw_req_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/sel_awbuff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_regs/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_regs/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_dw_strb_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_merge_data_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/clk_gate_gen_cpu_db_buffer_blk_db_id_buff_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/stop_merging_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/dw_buff_valid_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/slv_dw_ready_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/dw_buff_valid_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/dword_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/dword_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/curr_byte_merge_state_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/gen_cpu_db_buffer_blk_db_valid_buff_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/dw_wr_ptr_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/merge_latch_open_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_dw/dw_rd_ptr_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_idcounter_dcu/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_idcounter_dcu/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_idcounter_tlb/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_idcounter_tlb/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb1/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb1/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_idcounter_icu/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_idcounter_icu/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_idcounter_regs/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_idcounter_regs/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_cpuslv_dr/clk_gate_requester_dr_last_buff_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_cpuslv_dr/requester_dr_valid_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_cpuslv_dr/dwords_per_beat_buff_reg_0__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_cpuslv_dr/dwords_per_beat_buff_reg_0__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_cpuslv_dr/dwords_per_beat_buff_reg_0__2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_cpuslv_dr/requester_dr_last_mod_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/ar_wr_req_os_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/slv_regs_aw_req_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/slv_l2m_aw_req_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/sel_awbuff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_regs/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_regs/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_dw_strb_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_merge_data_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/clk_gate_gen_cpu_db_buffer_blk_db_id_buff_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/stop_merging_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/dw_rd_ptr_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/dw_buff_valid_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/slv_dw_ready_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/dw_buff_valid_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/dword_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/dword_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/curr_byte_merge_state_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/gen_cpu_db_buffer_blk_db_valid_buff_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/dw_wr_ptr_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_dw/merge_latch_open_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_idcounter_dcu/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_idcounter_dcu/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_idcounter_tlb/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_idcounter_tlb/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb0/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb1/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_idcounter_lfb1/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_idcounter_icu/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_idcounter_icu/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_idcounter_regs/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_idcounter_regs/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_cpuslv_dr/clk_gate_requester_dr_last_buff_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_cpuslv_dr/clk_gate_requester_dr_data_buff_reg_0__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_cpuslv_dr/requester_dr_valid_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_cpuslv_dr/dwords_per_beat_buff_reg_0__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_cpuslv_dr/dwords_per_beat_buff_reg_0__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_cpuslv_dr/dwords_per_beat_buff_reg_0__2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_cpuslv_dr/requester_dr_last_mod_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/ar_wr_req_os_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/slv_regs_aw_req_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/slv_l2m_aw_req_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_cpuslv_aw_l2mreq/sel_awbuff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/os_count_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_shnc/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/os_count_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_shc/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/os_count_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_cp15/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_regs/os_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_regs/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_0__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_dw_strb_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_dw_data_buff_reg_1__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_merge_data_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/clk_gate_gen_cpu_db_buffer_blk_db_id_buff_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/stop_merging_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/dw_rd_ptr_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/dw_buff_valid_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/slv_dw_ready_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/dw_buff_valid_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/dword_count_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/dword_count_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/curr_byte_merge_state_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/gen_cpu_db_buffer_blk_db_valid_buff_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/dw_wr_ptr_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_dw/merge_latch_open_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/u_scu_ddi_chan_ccb_cpu0/dcu_ccb_chan_ack_prev_cycle_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/u_scu_ddi_chan_ccb_cpu0/ddi_data_trans_started_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/u_scu_ddi_chan_ccb_cpu0/ddi_data_trans_started_ignored_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/u_scu_ddi_chan_ccb_cpu0/scu_ccb_chan_cmd_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/u_scu_ddi_chan_ccb_cpu0/scu_ccb_chan_cmd_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/u_scu_ddi_chan_ccb_cpu0/scu_ccb_chan_cmd_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/u_scu_ddi_chan_ccb_cpu0/scu_ccb_chan_req_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu1_u_scu_ddi_chan_ccb_cpu1/scu_ccb_chan_req_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu1_u_scu_ddi_chan_ccb_cpu1/dcu_ccb_chan_ack_prev_cycle_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu1_u_scu_ddi_chan_ccb_cpu1/ddi_data_trans_started_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu1_u_scu_ddi_chan_ccb_cpu1/ddi_data_trans_started_ignored_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu1_u_scu_ddi_chan_ccb_cpu1/scu_ccb_chan_cmd_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu1_u_scu_ddi_chan_ccb_cpu1/scu_ccb_chan_cmd_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu1_u_scu_ddi_chan_ccb_cpu1/scu_ccb_chan_cmd_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu2_u_scu_ddi_chan_ccb_cpu2/scu_ccb_chan_req_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu2_u_scu_ddi_chan_ccb_cpu2/dcu_ccb_chan_ack_prev_cycle_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu2_u_scu_ddi_chan_ccb_cpu2/ddi_data_trans_started_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu2_u_scu_ddi_chan_ccb_cpu2/ddi_data_trans_started_ignored_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu2_u_scu_ddi_chan_ccb_cpu2/scu_ccb_chan_cmd_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu2_u_scu_ddi_chan_ccb_cpu2/scu_ccb_chan_cmd_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu2_u_scu_ddi_chan_ccb_cpu2/scu_ccb_chan_cmd_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu3_u_scu_ddi_chan_ccb_cpu3/dcu_ccb_chan_ack_prev_cycle_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu3_u_scu_ddi_chan_ccb_cpu3/ddi_data_trans_started_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu3_u_scu_ddi_chan_ccb_cpu3/ddi_data_trans_started_ignored_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu3_u_scu_ddi_chan_ccb_cpu3/scu_ccb_chan_cmd_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu3_u_scu_ddi_chan_ccb_cpu3/scu_ccb_chan_cmd_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu3_u_scu_ddi_chan_ccb_cpu3/scu_ccb_chan_cmd_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu3_u_scu_ddi_chan_ccb_cpu3/scu_ccb_chan_req_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_req_mig_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_req_addr_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_req_hit_way_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_0__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_0__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_1_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_1__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_1__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_2_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_2__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_2__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_3_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_3__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_3__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/clk_gate_gen_chan0_mbist_attbs_scu_mbistarray_cpu_sel_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/delay_ddi_slv_data_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_slv_delay_last_data_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_buf_rd_ptr_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_buf_rd_ptr_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_buf_rd_ptr_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_bufs_valid_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ccb_pending_cpu_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ccb_pending_cpu_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ccb_pending_cpu_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ccb_pending_cpu_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ccb_state_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ccb_state_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_chan_tagctl_clear_mig_req_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_chan_slv_trans_active_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_chan_slv_will_transfer_pre_hzd_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_outer_attrs_buf_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_outer_attrs_buf_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_trans_granted_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_trans_granted_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_trans_granted_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_trans_granted_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_dirty_int_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_first_beat_accepted_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_buf_wr_ptr_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_buf_wr_ptr_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_buf_wr_ptr_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_buf_wr_ptr_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_data_buf_rd_ptr_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_chan_cpuslv0_cleaninv_done_pend_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_cpu1_cleaninvdone_ddi_chan_cpuslv1_cleaninv_done_pend_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_cpu2_cleaninvdone_ddi_chan_cpuslv2_cleaninv_done_pend_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/gen_cpu3_cleaninvdone_ddi_chan_cpuslv3_cleaninv_done_pend_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_0__u_scu_ddi_chan/ddi_chan_state_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/u_scu_ddi_chan_ccb_cpu0/scu_ccb_chan_req_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/u_scu_ddi_chan_ccb_cpu0/dcu_ccb_chan_ack_prev_cycle_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/u_scu_ddi_chan_ccb_cpu0/ddi_data_trans_started_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/u_scu_ddi_chan_ccb_cpu0/ddi_data_trans_started_ignored_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/u_scu_ddi_chan_ccb_cpu0/scu_ccb_chan_cmd_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/u_scu_ddi_chan_ccb_cpu0/scu_ccb_chan_cmd_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/u_scu_ddi_chan_ccb_cpu0/scu_ccb_chan_cmd_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu1_u_scu_ddi_chan_ccb_cpu1/scu_ccb_chan_req_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu1_u_scu_ddi_chan_ccb_cpu1/dcu_ccb_chan_ack_prev_cycle_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu1_u_scu_ddi_chan_ccb_cpu1/ddi_data_trans_started_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu1_u_scu_ddi_chan_ccb_cpu1/ddi_data_trans_started_ignored_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu1_u_scu_ddi_chan_ccb_cpu1/scu_ccb_chan_cmd_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu1_u_scu_ddi_chan_ccb_cpu1/scu_ccb_chan_cmd_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu1_u_scu_ddi_chan_ccb_cpu1/scu_ccb_chan_cmd_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu2_u_scu_ddi_chan_ccb_cpu2/scu_ccb_chan_req_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu2_u_scu_ddi_chan_ccb_cpu2/dcu_ccb_chan_ack_prev_cycle_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu2_u_scu_ddi_chan_ccb_cpu2/ddi_data_trans_started_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu2_u_scu_ddi_chan_ccb_cpu2/ddi_data_trans_started_ignored_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu2_u_scu_ddi_chan_ccb_cpu2/scu_ccb_chan_cmd_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu2_u_scu_ddi_chan_ccb_cpu2/scu_ccb_chan_cmd_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu2_u_scu_ddi_chan_ccb_cpu2/scu_ccb_chan_cmd_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu3_u_scu_ddi_chan_ccb_cpu3/scu_ccb_chan_req_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu3_u_scu_ddi_chan_ccb_cpu3/dcu_ccb_chan_ack_prev_cycle_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu3_u_scu_ddi_chan_ccb_cpu3/ddi_data_trans_started_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu3_u_scu_ddi_chan_ccb_cpu3/ddi_data_trans_started_ignored_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu3_u_scu_ddi_chan_ccb_cpu3/scu_ccb_chan_cmd_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu3_u_scu_ddi_chan_ccb_cpu3/scu_ccb_chan_cmd_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_ddi_chan_ccb_cpu3_u_scu_ddi_chan_ccb_cpu3/scu_ccb_chan_cmd_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_req_mig_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_req_addr_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_req_hit_way_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_0__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_0__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_1_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_1__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_1__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_2_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_2__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_2__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_3_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_3__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/clk_gate_ddi_data_buf_reg_3__1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_cpu3_cleaninvdone_ddi_chan_cpuslv3_cleaninv_done_pend_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ccb_pending_cpu_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ccb_pending_cpu_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ccb_pending_cpu_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ccb_pending_cpu_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ccb_state_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ccb_state_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_trans_granted_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_trans_granted_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_chan_tagctl_clear_mig_req_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_outer_attrs_buf_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_outer_attrs_buf_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_trans_granted_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_trans_granted_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_chan_cpuslv0_cleaninv_done_pend_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_cpu1_cleaninvdone_ddi_chan_cpuslv1_cleaninv_done_pend_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/gen_cpu2_cleaninvdone_ddi_chan_cpuslv2_cleaninv_done_pend_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/delay_ddi_slv_data_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_slv_delay_last_data_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_buf_rd_ptr_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_buf_rd_ptr_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_buf_rd_ptr_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_chan_slv_trans_active_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_bufs_valid_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_chan_slv_will_transfer_pre_hzd_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_dirty_int_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_first_beat_accepted_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_buf_wr_ptr_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_buf_wr_ptr_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_buf_wr_ptr_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_buf_wr_ptr_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_data_buf_rd_ptr_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/l_gen_ddi_chan_1__u_scu_ddi_chan/ddi_chan_state_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_ccb_cpu_sel_ddi_chan_ccb_cpu_sel_int_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_ccb_cpu_sel_ddi_chan_ccb_cpu_sel_int_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_ccb_cpu_sel_ddi_chan_ccb_cpu_sel_int_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/dcu_cpu0_ccb_ack_prev_cycle_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_cpu1_ccb_ack_prev_cycle_dcu_cpu1_ccb_ack_prev_cycle_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_cpu2_ccb_ack_prev_cycle_dcu_cpu2_ccb_ack_prev_cycle_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_cpu3_ccb_ack_prev_cycle_dcu_cpu3_ccb_ack_prev_cycle_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/mask_scu_cpu_ccb_chan_req_reg_3__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/mask_ddi_chan_tagctl_clear_mig_req_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/mask_ddi_chan_tagctl_clear_mig_req_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_cpuslv3_dr_intf_sel_ddi_chan_cpuslv3_dr_valid_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_cpuslv3_dr_intf_sel_ddi_chan_cpuslv3_dr_valid_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_cpuslv2_dr_intf_sel_ddi_chan_cpuslv2_dr_valid_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_cpuslv2_dr_intf_sel_ddi_chan_cpuslv2_dr_valid_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_cpuslv1_dr_intf_sel_ddi_chan_cpuslv1_dr_valid_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_cpuslv1_dr_intf_sel_ddi_chan_cpuslv1_dr_valid_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/sel_ddi_chan_cpuslv0_dr_valid_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/sel_ddi_chan_cpuslv0_dr_valid_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_cpu3_ddi_grant_ddi_chan_granted_cpu3_ddi_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/mask_scu_cpu_ccb_chan_req_reg_3__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_cpu3_ddi_grant_ddi_chan_granted_cpu3_ddi_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_cpu2_ddi_grant_ddi_chan_granted_cpu2_ddi_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/mask_scu_cpu_ccb_chan_req_reg_2__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/mask_scu_cpu_ccb_chan_req_reg_2__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_cpu2_ddi_grant_ddi_chan_granted_cpu2_ddi_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_cpu1_ddi_grant_ddi_chan_granted_cpu1_ddi_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/mask_scu_cpu_ccb_chan_req_reg_1__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/mask_scu_cpu_ccb_chan_req_reg_1__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_cpu1_ddi_grant_ddi_chan_granted_cpu1_ddi_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/ddi_chan_granted_cpu0_ddi_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/mask_scu_cpu_ccb_chan_req_reg_0__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/ddi_chan_granted_cpu0_ddi_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/gen_ccb_cpu_sel_ddi_chan_ccb_cpu_sel_int_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/mask_scu_cpu_ccb_chan_req_reg_0__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_ddi/scu_mbisten_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/clk_gate_inv_count_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/clk_gate_last_stc2_ns_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/clk_gate_last_stc2_addr_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/clk_gate_stc3_dest_victim_hit_cpu_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/clk_gate_stc3_mig_way_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/clk_gate_stc3_dest_victim_hit_cpu_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/clk_gate_stc3_mig_way_reg_1_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/clk_gate_mbist_mig_bit_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/src_use_pair01_reg_reg_4_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/src_use_pair01_reg_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/src_use_pair01_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/src_use_pair01_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/src_use_pair01_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/src_use_pair23_reg_reg_4_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/src_use_pair23_reg_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/src_use_pair23_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/src_use_pair23_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/src_use_pair23_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/pair01_sel_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/pair23_sel_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/single4_sel_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/src_use_single4_reg_reg_4_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/src_use_single4_reg_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/src_use_single4_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/src_use_single4_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/u_coh_arb/src_use_single4_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/clk_gate_scu_ext0_ar_id_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/clk_gate_scu_ext0_ar_addr_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/clk_gate_port_round_robin_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/clk_gate_swp_block_other_slvs_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/scu_ext0_ar_valid_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/gen_arbitrated_cpu0_ext0_arbitrated_cpu0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/gen_arbitrated_cpu1_ext0_arbitrated_cpu1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/swp_state_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/swp_state_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/gen_arbitrated_cpu2_ext0_arbitrated_cpu2_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_ar/gen_arbitrated_cpu3_ext0_arbitrated_cpu3_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/clk_gate_ext0_buf0_last_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/clk_gate_ext0_buf0_data_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/clk_gate_ext0_buf0_data_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/clk_gate_ext0_buf1_last_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/clk_gate_ext0_buf1_data_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/clk_gate_ext0_buf1_data_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/ext0_buf0_newer_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/ext0_buf0_valid_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/ext0_buf1_valid_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dr/scu_ext0_dr_ready_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/clk_gate_arbitrated_slv_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/clk_gate_arbitrated_force_to_ext1_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/clk_gate_arbitrated_aw_addr_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/clk_gate_arbitrated_aw_id_os_count_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/clk_gate_scu_ext0_aw_id_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/clk_gate_scu_ext0_aw_addr_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/clk_gate_lowest_priority_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/scu_ext0_aw_valid_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/l2m_cpuslv3_aw_ack_ext0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/l2m_cpuslv2_aw_ack_ext0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/l2m_cpuslv1_aw_ack_ext0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/l2m_cpuslv0_aw_ack_ext0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/waddr_stored_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/arbitrated_swp_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_aw/l2m_acpslvw_aw_ack_ext0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_ext0_dw_id_skid_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_ext0_dw_data_skid_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_ext0_dw_data_skid_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_id_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg_1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg_2/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg_3/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg_4/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg_5/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/clk_gate_scu_ext0_dw_data_reg_6/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/ext0_merging_data_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/arbitrated_ext0_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/arbitrated_ext0_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/arbitrated_ext0_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/scu_ext0_dw_valid_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_dw/ext0_dw_valid_skid_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_db/clk_gate_ext0_buf0_resp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_db/clk_gate_ext0_buf1_resp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_db/ext0_buf1_valid_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_db/scu_ext0_db_ready_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_db/ext0_buf0_valid_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_0__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_1_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_1__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_1_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_2_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_2__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_2_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_3_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_3__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_3_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_4_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_4__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_4_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_5_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_5__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_5_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_6_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_6__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_6_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_7_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_7__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_7_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_8_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_8__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_8_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_9_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_9__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_9_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_10_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_10__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_10_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_11_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_11__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_11_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_12_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_12__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_12_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_13_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_13__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_13_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_14_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_14__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_14_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_15_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_addrs_reg_15__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_axi_master/u_ca5scu_axi_master_waddrs/clk_gate_write_id_os_counts_reg_15_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_force_to_ext1_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/buffer_order_bits_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/buffer_order_bits_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/buffer_order_bits_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/buffer_order_bits_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/buffer_order_bits_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/buffer_order_bits_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/clk_gate_sel_tagctl_buff_anycomplete_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/slv_tagctl_req_anycomplete_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/slv_tagctl_req_nocomplete_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_l2mreq/clk_gate_sel_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_ddi_ar_os_hzd/slv_ddi_allow_chan_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_ddi_ar_os_hzd/slv_ddi_allow_chan_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/ddi_resp_done_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/slv_release_ev_addr_buff_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/slv_release_ev_addr_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/cp15_wr_req_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/coh_buff_avail_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/coh_buff_avail_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/ncoh_buff_avail_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/any_coh_complete_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/cp15_dummy_write_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/sel_cp15_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/sel_cp15_buff_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/sel_cp15_buff_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/coh_buff_avail_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/any_coh_complete_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/any_coh_complete_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_ar/any_coh_complete_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_gen_aw_req_read_id_blk_req_buff_aw_read_id_reg_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_nshc/clk_gate_os_count_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_nshc/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_devso/clk_gate_os_count_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/u_scu_idcounter_devso/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/aw_clean_inh_ready_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/buff_sel_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/cpuslv_regs_aw_req_added_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/cpuslv_l2m_aw_req_added_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/dwdestfifo_valid_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/dwdestfifo_valid_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/dwdestfifo_valid_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/dwdestfifo_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/dwdestfifo_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_0_u_ca5scu_cpuslv_0/u_ca5scu_cpuslv_aw/dwdestfifo_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_force_to_ext1_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/buffer_order_bits_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/buffer_order_bits_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/buffer_order_bits_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/buffer_order_bits_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/buffer_order_bits_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/buffer_order_bits_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/clk_gate_sel_tagctl_buff_anycomplete_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/slv_tagctl_req_anycomplete_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/slv_tagctl_req_nocomplete_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_l2mreq/clk_gate_sel_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_ddi_ar_os_hzd/slv_ddi_allow_chan_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_ddi_ar_os_hzd/slv_ddi_allow_chan_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/ddi_resp_done_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/slv_release_ev_addr_buff_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/slv_release_ev_addr_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/any_coh_complete_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/cp15_wr_req_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/coh_buff_avail_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/coh_buff_avail_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/ncoh_buff_avail_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/any_coh_complete_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/cp15_dummy_write_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/sel_cp15_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/sel_cp15_buff_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/sel_cp15_buff_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/coh_buff_avail_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/any_coh_complete_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_ar/any_coh_complete_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_gen_aw_req_read_id_blk_req_buff_aw_read_id_reg_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_nshc/clk_gate_os_count_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_nshc/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_devso/clk_gate_os_count_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/u_scu_idcounter_devso/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/aw_clean_inh_ready_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/buff_sel_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/cpuslv_regs_aw_req_added_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/cpuslv_l2m_aw_req_added_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/dwdestfifo_valid_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/dwdestfifo_valid_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/dwdestfifo_valid_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/dwdestfifo_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/dwdestfifo_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_1_u_ca5scu_cpuslv_1/u_ca5scu_cpuslv_aw/dwdestfifo_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_force_to_ext1_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/buffer_order_bits_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/buffer_order_bits_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/buffer_order_bits_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/buffer_order_bits_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/buffer_order_bits_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/buffer_order_bits_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/clk_gate_sel_tagctl_buff_anycomplete_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/slv_tagctl_req_anycomplete_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/slv_tagctl_req_nocomplete_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_l2mreq/clk_gate_sel_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_ddi_ar_os_hzd/slv_ddi_allow_chan_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_ddi_ar_os_hzd/slv_ddi_allow_chan_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/ddi_resp_done_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/slv_release_ev_addr_buff_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/slv_release_ev_addr_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/cp15_wr_req_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/coh_buff_avail_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/coh_buff_avail_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/ncoh_buff_avail_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/any_coh_complete_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/cp15_dummy_write_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/sel_cp15_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/sel_cp15_buff_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/sel_cp15_buff_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/coh_buff_avail_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/any_coh_complete_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/any_coh_complete_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_ar/any_coh_complete_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_gen_aw_req_read_id_blk_req_buff_aw_read_id_reg_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_nshc/clk_gate_os_count_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_nshc/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_devso/clk_gate_os_count_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/u_scu_idcounter_devso/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/aw_clean_inh_ready_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/buff_sel_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/cpuslv_regs_aw_req_added_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/cpuslv_l2m_aw_req_added_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/dwdestfifo_valid_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/dwdestfifo_valid_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/dwdestfifo_valid_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/dwdestfifo_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/dwdestfifo_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_2_u_ca5scu_cpuslv_2/u_ca5scu_cpuslv_aw/dwdestfifo_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_force_to_ext1_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/buffer_order_bits_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/buffer_order_bits_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_0__u_scu_req_buff/req_buff_req_stat_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/buffer_order_bits_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/buffer_order_bits_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_cache_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_1__u_scu_req_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_genblk1_req_buff_type_reg_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/genblk1_req_buff_tagctl_stat_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/buffer_order_bits_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/buffer_order_bits_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_cache_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/l_gen_req_buff_2__u_scu_req_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/clk_gate_sel_tagctl_buff_anycomplete_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/slv_tagctl_req_anycomplete_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_tagctlreq/slv_tagctl_req_nocomplete_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_l2mreq/clk_gate_sel_buff_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_ddi_ar_os_hzd/slv_ddi_allow_chan_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/u_scu_cpuslv_ar_ddi_ar_os_hzd/slv_ddi_allow_chan_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/ddi_resp_done_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/slv_release_ev_addr_buff_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/slv_release_ev_addr_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/cp15_wr_req_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/coh_buff_avail_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/coh_buff_avail_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/ncoh_buff_avail_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/any_coh_complete_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/ddi_resp_ar_id_q_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/cp15_dummy_write_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/sel_cp15_buff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/sel_cp15_buff_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/sel_cp15_buff_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/coh_buff_avail_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/any_coh_complete_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/any_coh_complete_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_ar/any_coh_complete_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_gen_aw_req_read_id_blk_req_buff_aw_read_id_reg_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/clk_gate_req_buff_addr_pre_acp_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/req_buff_req_stat_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/l_gen_aw_buff_0__u_scu_aw_buff/req_buff_req_stat_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_nshc/clk_gate_os_count_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_nshc/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_devso/clk_gate_os_count_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/u_scu_idcounter_devso/ngen_os_port_1master_id_os_ext0_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/aw_clean_inh_ready_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/buff_sel_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/cpuslv_regs_aw_req_added_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/cpuslv_l2m_aw_req_added_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/dwdestfifo_valid_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/dwdestfifo_valid_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/dwdestfifo_valid_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/dwdestfifo_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/dwdestfifo_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_cpuslv_3_u_ca5scu_cpuslv_3/u_ca5scu_cpuslv_aw/dwdestfifo_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/u_reqarb/clk_gate_lfsr_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/l_gen_stc1_buff_0__u_stc1buff/clk_gate_stc1_buff_slv_buff_id_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/l_gen_stc1_buff_0__u_stc1buff/clk_gate_stc1_buff_addr_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/l_gen_stc1_buff_0__u_stc1buff/clk_gate_stc1_buff_addr_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/l_gen_stc1_buff_0__u_stc1buff/stc1_buff_valid_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/l_gen_stc1_buff_0__u_stc1buff/stc1_buff_order_bits_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/l_gen_stc1_buff_1__u_stc1buff/clk_gate_stc1_buff_slv_buff_id_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/l_gen_stc1_buff_1__u_stc1buff/clk_gate_stc1_buff_addr_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/l_gen_stc1_buff_1__u_stc1buff/stc1_buff_valid_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/l_gen_stc1_buff_1__u_stc1buff/stc1_buff_order_bits_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/s_inv_os_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/ns_inv_os_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_selbuff_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_15_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_14_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_13_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_12_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_11_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_10_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_9_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_8_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_7_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_6_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_5_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_4_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_ram_slv_rd_en_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_31_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_30_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_28_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_24_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_22_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_21_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_19_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_18_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_17_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_13_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_12_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_11_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_10_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_9_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_8_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_7_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_6_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_5_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/s_inv_os_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/ns_inv_os_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/s_inv_os_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/ns_inv_os_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/s_inv_os_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/ns_inv_os_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/gen_delayed_arbhzd_cpu3_stc2_arbhzd_cpu3_d1_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/gen_delayed_arbhzd_cpu2_stc2_arbhzd_cpu2_d1_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/gen_delayed_arbhzd_cpu1_stc2_arbhzd_cpu1_d1_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/gen_delayed_arbhzd_cpu0_stc2_arbhzd_cpu0_d1_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/mbistaddr_top_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/mbistdata_mignsvalid_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_27_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_20_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_14_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_29_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_26_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_25_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_23_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_16_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_addr_reg_15_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc1/stc2_selbuff_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu0_u_stc3_victimbuff_cpu0/clk_gate_victim_buff_addr_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu0_u_stc3_victimbuff_cpu0/clk_gate_victim_buff_addr_reg_1_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu0_u_stc3_victimbuff_cpu0/curr_buff_state_reg_0__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu0_u_stc3_victimbuff_cpu0/curr_buff_state_reg_0__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu0_u_stc3_victimbuff_cpu0/victim_buff_ns_valid_reg_0__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu0_u_stc3_victimbuff_cpu0/victim_buff_ns_valid_reg_0__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu0_u_stc3_victimbuff_cpu0/curr_buff_state_reg_1__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu0_u_stc3_victimbuff_cpu0/curr_buff_state_reg_1__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu0_u_stc3_victimbuff_cpu0/victim_buff_ns_valid_reg_1__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu0_u_stc3_victimbuff_cpu0/victim_buff_ns_valid_reg_1__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu1_u_stc3_victimbuff_cpu1/clk_gate_victim_buff_addr_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu1_u_stc3_victimbuff_cpu1/clk_gate_victim_buff_addr_reg_1_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu1_u_stc3_victimbuff_cpu1/curr_buff_state_reg_0__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu1_u_stc3_victimbuff_cpu1/curr_buff_state_reg_0__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu1_u_stc3_victimbuff_cpu1/victim_buff_ns_valid_reg_0__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu1_u_stc3_victimbuff_cpu1/victim_buff_ns_valid_reg_0__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu1_u_stc3_victimbuff_cpu1/curr_buff_state_reg_1__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu1_u_stc3_victimbuff_cpu1/curr_buff_state_reg_1__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu1_u_stc3_victimbuff_cpu1/victim_buff_ns_valid_reg_1__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu1_u_stc3_victimbuff_cpu1/victim_buff_ns_valid_reg_1__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu2_u_stc3_victimbuff_cpu2/clk_gate_victim_buff_addr_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu2_u_stc3_victimbuff_cpu2/clk_gate_victim_buff_addr_reg_1_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu2_u_stc3_victimbuff_cpu2/curr_buff_state_reg_0__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu2_u_stc3_victimbuff_cpu2/curr_buff_state_reg_0__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu2_u_stc3_victimbuff_cpu2/victim_buff_ns_valid_reg_0__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu2_u_stc3_victimbuff_cpu2/victim_buff_ns_valid_reg_0__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu2_u_stc3_victimbuff_cpu2/curr_buff_state_reg_1__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu2_u_stc3_victimbuff_cpu2/curr_buff_state_reg_1__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu2_u_stc3_victimbuff_cpu2/victim_buff_ns_valid_reg_1__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu2_u_stc3_victimbuff_cpu2/victim_buff_ns_valid_reg_1__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu3_u_stc3_victimbuff_cpu3/clk_gate_victim_buff_addr_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu3_u_stc3_victimbuff_cpu3/clk_gate_victim_buff_addr_reg_1_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu3_u_stc3_victimbuff_cpu3/curr_buff_state_reg_0__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu3_u_stc3_victimbuff_cpu3/curr_buff_state_reg_0__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu3_u_stc3_victimbuff_cpu3/victim_buff_ns_valid_reg_0__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu3_u_stc3_victimbuff_cpu3/victim_buff_ns_valid_reg_0__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu3_u_stc3_victimbuff_cpu3/curr_buff_state_reg_1__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu3_u_stc3_victimbuff_cpu3/curr_buff_state_reg_1__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu3_u_stc3_victimbuff_cpu3/victim_buff_ns_valid_reg_1__1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/genblk_victimbuff_cpu3_u_stc3_victimbuff_cpu3/victim_buff_ns_valid_reg_1__0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/req_os_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc3/req_os_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/last_stc2_active_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/stc3_abandon_uncond_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/stc3_abandon_if_hit_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/stc3_selbuff_pkd_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_tagctl/u_ca5scu_tagctl_stc2/stc3_selbuff_pkd_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/assign_clk_o_assign_ram_clk_o A"
        ],
        "assign_group_1": [
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs_ungated/clk_gate_cpu0_nfiq_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs_ungated/scu_clk_enable_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs_ungated/wfi_bus_reg_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs_ungated/wfi_bus_reg_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs_ungated/wfi_bus_reg_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs_ungated/wfi_bus_reg_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs_ungated/scu_idle_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs_ungated/scu_cpu_sev_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs_ungated/scu_cpu_sev_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs_ungated/scu_cpu_sev_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs_ungated/scu_cpu_sev_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs_ungated/scu_ext_sev_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_regs_ungated/scu_mbistreq_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/assign_clk_ug_o_assign_CLKIN A",
            "u_trace/u_ctm/ctmchin_q_reg_3_0 CP",
            "u_trace/u_ctm/ctmchin_q_reg_2_0 CP",
            "u_trace/u_ctm/ctmchin_q_reg_1_0 CP",
            "u_trace/u_ctm/ctmchin_q_reg_0_0 CP",
            "u_trace/u_ctm/ctm_ch_in_ack_4_reg_3_0 CP",
            "u_trace/u_ctm/ctm_ch_in_ack_4_reg_2_0 CP",
            "u_trace/u_ctm/ctm_ch_in_ack_4_reg_1_0 CP",
            "u_trace/u_ctm/ctm_ch_in_ack_4_reg_0_0 CP",
            "u_trace/u_ctm/ctmchoutack_q_reg_3_0 CP",
            "u_trace/u_ctm/ctmchoutack_q_reg_2_0 CP",
            "u_trace/u_ctm/ctmchoutack_q_reg_1_0 CP",
            "u_trace/u_ctm/ctmchoutack_q_reg_0_0 CP",
            "u_trace/u_ctm/ch_out_holder_4_reg_3_0 CP",
            "u_trace/u_ctm/ch_out_holder_4_reg_2_0 CP",
            "u_trace/u_ctm/ch_out_holder_4_reg_1_0 CP",
            "u_trace/u_ctm/ch_out_holder_4_reg_0_0 CP",
            "u_trace/dbgrestart_ack_reg_0_0 CP",
            "u_trace/dbgtrigger_reg_0_0 CP",
            "u_trace/dbgrestart_ack_reg_1_0 CP",
            "u_trace/dbgtrigger_reg_1_0 CP",
            "u_trace/dbgrestart_ack_reg_2_0 CP",
            "u_trace/dbgtrigger_reg_2_0 CP",
            "u_trace/dbgrestart_ack_reg_3_0 CP",
            "u_trace/dbgtrigger_reg_3_0 CP",
            "u_trace/dbgtrigger_req_reg_0_0 CP",
            "u_trace/dbgtrigger_req_reg_1_0 CP",
            "u_trace/dbgtrigger_req_reg_2_0 CP",
            "u_trace/dbgtrigger_req_reg_3_0 CP",
            "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_clock_module/u_pl310_clkgate_main/u_dont_touch_clk_gate CP",
            "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_clock_module/u_pl310_clkgate_tag_ram/u_dont_touch_clk_gate CP",
            "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_clock_module/u_pl310_clkgate_data_ram0/u_dont_touch_clk_gate CP",
            "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_clock_module/u_pl310_clkgate_data_ram1/u_dont_touch_clk_gate CP",
            "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_clock_module/u_pl310_clkgate_data_ram2/u_dont_touch_clk_gate CP",
            "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_clock_module/u_pl310_clkgate_data_ram3/u_dont_touch_clk_gate CP",
            "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_clock_module/clk_gate_idle_count_q_reg/latch CP",
            "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_clock_module/l1_stop_clock_q_reg CP",
            "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_clock_module/s0_in_standby_mode_q_reg CP",
            "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_clock_module/s0_standby_mode_req_q_reg CP",
            "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_clock_module/s1_in_standby_mode_q_reg CP",
            "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_clock_module/pl310_in_standby_mode_q_reg CP",
            "u_l2cc/pl310_present_u_pl310_top/upl310_noram/u_pl310_clock_module/s1_standby_mode_req_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5clk/u_ca5U_clkgate/u_dont_touch_clk_gate CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5clk/u_ca5U_sync3/r0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5clk/u_ca5U_sync3/r1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5clk/u_ca5U_sync4/r0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5clk/u_ca5U_sync4/r1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5clk/stop_clk_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5clk/wfe_event_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5clk/dbgen_reg_o_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5clk/spiden_reg_o_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_0_u_cortexa5_0/u_cortexa5noram/u_ca5clk/edbgrq_reg_o_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5clk/u_ca5U_clkgate/u_dont_touch_clk_gate CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5clk/u_ca5U_sync3/r0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5clk/u_ca5U_sync3/r1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5clk/u_ca5U_sync4/r0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5clk/u_ca5U_sync4/r1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5clk/stop_clk_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5clk/wfe_event_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5clk/dbgen_reg_o_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5clk/spiden_reg_o_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_1_u_cortexa5_1/u_cortexa5noram/u_ca5clk/edbgrq_reg_o_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5clk/u_ca5U_clkgate/u_dont_touch_clk_gate CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5clk/u_ca5U_sync3/r0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5clk/u_ca5U_sync3/r1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5clk/u_ca5U_sync4/r0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5clk/u_ca5U_sync4/r1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5clk/stop_clk_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5clk/wfe_event_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5clk/dbgen_reg_o_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5clk/spiden_reg_o_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_2_u_cortexa5_2/u_cortexa5noram/u_ca5clk/edbgrq_reg_o_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5clk/u_ca5U_clkgate/u_dont_touch_clk_gate CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5clk/u_ca5U_sync3/r0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5clk/u_ca5U_sync3/r1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5clk/u_ca5U_sync4/r0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5clk/u_ca5U_sync4/r1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5clk/stop_clk_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5clk/wfe_event_reg_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5clk/dbgen_reg_o_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5clk/spiden_reg_o_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/cortexa5_3_u_cortexa5_3/u_cortexa5noram/u_ca5clk/edbgrq_reg_o_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/u_ca5U_clkgate/u_dont_touch_clk_gate CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/u_ca5U_sync_ug_scu/r0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/u_ca5U_sync_ug_scu/r1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/assign_CLKIN_assign_clk_ug_o A",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/debug_processor_sel_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/debug_processor_sel_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/debug_processor_sel_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/debug_processor_sel_reg_0_0 CP",
            "u_apbrom_table/rom_table_rev_reg_reg_0_0 CP",
            "periphclk_i_sig_reg CP"
        ],
        "assign_group_2": [
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_tim_clk_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_tim_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_tim_load_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_tim_interrupt_enable_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_wdog_clk_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_wdog_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_wdog_load_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/clk_gate_wdog_interrupt_enable_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/tim_one_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/tim_counter_flag_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/wdog_watchdog_mode_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/wdog_one_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/wdog_counter_flag_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/scu_timer_reset_wdog_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/wdog_reset_sent_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_0_u_ca5scu_timers_0/wdog_disabling_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_tim_clk_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_tim_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_tim_load_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_tim_interrupt_enable_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_wdog_clk_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_wdog_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_wdog_load_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/clk_gate_wdog_interrupt_enable_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/tim_one_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/tim_counter_flag_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/wdog_watchdog_mode_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/wdog_one_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/wdog_counter_flag_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/scu_timer_reset_wdog_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/wdog_reset_sent_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_1_u_ca5scu_timers_1/wdog_disabling_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_tim_clk_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_tim_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_tim_load_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_tim_interrupt_enable_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_wdog_clk_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_wdog_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_wdog_load_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/clk_gate_wdog_interrupt_enable_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/tim_one_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/tim_counter_flag_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/wdog_watchdog_mode_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/wdog_one_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/wdog_counter_flag_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/scu_timer_reset_wdog_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/wdog_reset_sent_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_2_u_ca5scu_timers_2/wdog_disabling_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_tim_clk_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_tim_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_tim_load_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_tim_interrupt_enable_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_wdog_clk_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_wdog_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_wdog_load_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/clk_gate_wdog_interrupt_enable_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/tim_one_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/tim_counter_flag_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/wdog_watchdog_mode_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/wdog_one_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/wdog_counter_flag_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/scu_timer_reset_wdog_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/wdog_reset_sent_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/genblk_ca5scu_timers_3_u_ca5scu_timers_3/wdog_disabling_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_timer_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_timer_counter_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_timer_enable_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_0__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_1_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_1__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_2_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_2__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_3_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_comp_q_reg_3__0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_offset_q_reg_0_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_offset_q_reg_1_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_offset_q_reg_2_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_cpu_timer_offset_q_reg_3_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/clk_gate_timer_clk_counter_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/cpu_irq_timer_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/cpu_irq_timer_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/cpu_irq_timer_q_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/cpu_irq_timer_q_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/cpu_timer_counter_flag_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/cpu_timer_counter_flag_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/cpu_timer_counter_flag_q_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_global_timer/cpu_timer_counter_flag_q_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_ca5ic_clk/u_ca5U_clkgate_ic/u_dont_touch_clk_gate CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_ca5ic_clk/ic_keep_clk_cnt_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_ca5ic_clk/ic_keep_clk_cnt_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_ca5ic_clk/ic_clk_is_enabled_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_nirqs_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_nirqs_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_nirqs_q_reg_1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_nirqs_q_reg_2/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_irqs_pending_status_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_irqs_pending_status_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_irqs_pending_status_q_reg_1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk1_u_hard_irqs_0/clk_gate_irqs_pending_status_q_reg_2/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_nirqs_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_nirqs_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_nirqs_q_reg_1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_nirqs_q_reg_2/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_irqs_pending_status_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_irqs_pending_status_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_irqs_pending_status_q_reg_1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk2_u_hard_irqs_1/clk_gate_irqs_pending_status_q_reg_2/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_nirqs_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_nirqs_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_nirqs_q_reg_1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_nirqs_q_reg_2/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_irqs_pending_status_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_irqs_pending_status_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_irqs_pending_status_q_reg_1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk3_u_hard_irqs_2/clk_gate_irqs_pending_status_q_reg_2/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_nirqs_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_nirqs_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_nirqs_q_reg_1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_nirqs_q_reg_2/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_irqs_pending_status_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_irqs_pending_status_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_irqs_pending_status_q_reg_1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk4_u_hard_irqs_3/clk_gate_irqs_pending_status_q_reg_2/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_nirqs_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_nirqs_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_nirqs_q_reg_1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_nirqs_q_reg_2/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_irqs_pending_status_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_irqs_pending_status_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_irqs_pending_status_q_reg_1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk5_u_hard_irqs_4/clk_gate_irqs_pending_status_q_reg_2/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_nirqs_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_nirqs_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_nirqs_q_reg_1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_nirqs_q_reg_2/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_irqs_pending_status_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_irqs_pending_status_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_irqs_pending_status_q_reg_1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk6_u_hard_irqs_5/clk_gate_irqs_pending_status_q_reg_2/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_nirqs_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_nirqs_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_nirqs_q_reg_1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_nirqs_q_reg_2/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_irqs_pending_status_q_reg/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_irqs_pending_status_q_reg_0/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_irqs_pending_status_q_reg_1/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/genblk7_u_hard_irqs_6/clk_gate_irqs_pending_status_q_reg_2/latch CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/int_pending_status_q_reg_4_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/int_pending_status_q_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/int_pending_status_q_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/int_pending_status_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/u_cpu0/int_pending_status_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/int_pending_status_q_reg_4_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/int_pending_status_q_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/int_pending_status_q_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/int_pending_status_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk7_u_cpu1/int_pending_status_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/int_pending_status_q_reg_4_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/int_pending_status_q_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/int_pending_status_q_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/int_pending_status_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk8_u_cpu2/int_pending_status_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/int_pending_status_q_reg_4_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/int_pending_status_q_reg_3_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/int_pending_status_q_reg_2_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/int_pending_status_q_reg_1_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/u_distributor/u_lowids/genblk9_u_cpu3/int_pending_status_q_reg_0_0 CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/cfgdisable_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5ic/load_initial_q_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/assign_ic_clk_o_assign_PERIPHCLK A",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/u_ca5U_sync_ic/r0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/u_ca5U_sync_ic/r1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/u_ca5U_sync_timer0/r0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/u_ca5U_sync_timer0/r1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/genblk_timer_sync1_u_ca5U_sync_timer1/r0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/genblk_timer_sync1_u_ca5U_sync_timer1/r1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/genblk_timer_sync2_u_ca5U_sync_timer2/r0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/genblk_timer_sync2_u_ca5U_sync_timer2/r1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/genblk_timer_sync3_u_ca5U_sync_timer3/r0_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/u_ca5scu_clk/genblk_timer_sync3_u_ca5U_sync_timer3/r1_reg CP",
            "u_cpu/cortexa5mp_wrapper_u_cortexa5mp/u_ca5scu/u_ca5scu_noram/assign_PERIPHCLK_assign_ic_clk_o A",
            "u_dont_touch_peri_clk_gen Z"
        ]
    }
}