{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "output_files/dual_boot.qsys output_files/dual_boot.BAK.qsys " "Backing up file \"output_files/dual_boot.qsys\" to \"output_files/dual_boot.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1743430579895 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "output_files/output_files/synthesis/dual_boot.v output_files/dual_boot.BAK.v " "Backing up file \"output_files/output_files/synthesis/dual_boot.v\" to \"output_files/dual_boot.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1743430579895 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys output_files/dual_boot.qsys " "Started upgrading IP component Qsys with file \"output_files/dual_boot.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1743430579895 ""}
{ "Info" "" "" "2025.03.31.15:16:22 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2025.03.31.15:16:22 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1743430582467 ""}
{ "Info" "" "" "2025.03.31.15:16:22 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2025.03.31.15:16:22 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1743430582472 ""}
{ "Info" "dual_boot_generation.rpt" "" "2025.03.31.15:16:25 Info: Saving generation log to /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot" {  } {  } 0 0 "2025.03.31.15:16:25 Info: Saving generation log to /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot" 0 0 "Shell" 0 -1 1743430585359 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: Starting: Create simulation model" {  } {  } 0 0 "2025.03.31.15:16:25 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1743430585359 ""}
{ "Info" "simulation --family="MAX 10" --part=10M50DAF484C6GES" "" "2025.03.31.15:16:25 Info: qsys-generate /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot" {  } {  } 0 0 "2025.03.31.15:16:25 Info: qsys-generate /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot" 0 0 "Shell" 0 -1 1743430585363 ""}
{ "Info" "dual_boot.qsys" "" "2025.03.31.15:16:25 Info: Loading output_files" {  } {  } 0 0 "2025.03.31.15:16:25 Info: Loading output_files" 0 0 "Shell" 0 -1 1743430585380 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: Reading input file" {  } {  } 0 0 "2025.03.31.15:16:25 Info: Reading input file" 0 0 "Shell" 0 -1 1743430585386 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2025.03.31.15:16:25 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1743430585387 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.03.31.15:16:25 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1743430585388 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: Adding dual_boot \[altera_dual_boot 20.1\]" {  } {  } 0 0 "2025.03.31.15:16:25 Info: Adding dual_boot \[altera_dual_boot 20.1\]" 0 0 "Shell" 0 -1 1743430585388 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: Parameterizing module dual_boot" {  } {  } 0 0 "2025.03.31.15:16:25 Info: Parameterizing module dual_boot" 0 0 "Shell" 0 -1 1743430585389 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: Building connections" {  } {  } 0 0 "2025.03.31.15:16:25 Info: Building connections" 0 0 "Shell" 0 -1 1743430585389 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: Parameterizing connections" {  } {  } 0 0 "2025.03.31.15:16:25 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1743430585390 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: Validating" {  } {  } 0 0 "2025.03.31.15:16:25 Info: Validating" 0 0 "Shell" 0 -1 1743430585391 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: Done reading input file" {  } {  } 0 0 "2025.03.31.15:16:25 Info: Done reading input file" 0 0 "Shell" 0 -1 1743430585398 ""}
{ "Warning" "" "" "2025.03.31.15:16:25 Warning: dual_boot.dual_boot: dual_boot.avalon must be connected to an Avalon-MM master" {  } {  } 0 0 "2025.03.31.15:16:25 Warning: dual_boot.dual_boot: dual_boot.avalon must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1743430585489 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: dual_boot: Generating dual_boot \"dual_boot\" for SIM_VERILOG" {  } {  } 0 0 "2025.03.31.15:16:25 Info: dual_boot: Generating dual_boot \"dual_boot\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1743430585558 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: dual_boot: \"dual_boot\" instantiated altera_dual_boot \"dual_boot\"" {  } {  } 0 0 "2025.03.31.15:16:25 Info: dual_boot: \"dual_boot\" instantiated altera_dual_boot \"dual_boot\"" 0 0 "Shell" 0 -1 1743430585710 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: rst_controller: \"dual_boot\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2025.03.31.15:16:25 Info: rst_controller: \"dual_boot\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1743430585712 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: dual_boot: Done \"dual_boot\" with 3 modules, 16 files" {  } {  } 0 0 "2025.03.31.15:16:25 Info: dual_boot: Done \"dual_boot\" with 3 modules, 16 files" 0 0 "Shell" 0 -1 1743430585713 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.03.31.15:16:25 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1743430585721 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: Finished: Create simulation model" {  } {  } 0 0 "2025.03.31.15:16:25 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1743430585721 ""}
{ "Info" "" "" "2025.03.31.15:16:25 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2025.03.31.15:16:25 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1743430585722 ""}
{ "Info" " --use-relative-paths=true" "" "2025.03.31.15:16:25 Info: sim-script-gen --spd=/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/dual_boot.spd --output-directory=/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" {  } {  } 0 0 "2025.03.31.15:16:25 Info: sim-script-gen --spd=/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/dual_boot.spd --output-directory=/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" 0 0 "Shell" 0 -1 1743430585722 ""}
{ "Info" " --use-relative-paths=true" "" "2025.03.31.15:16:25 Info: Doing: ip-make-simscript --spd=/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/dual_boot.spd --output-directory=/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" {  } {  } 0 0 "2025.03.31.15:16:25 Info: Doing: ip-make-simscript --spd=/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/dual_boot.spd --output-directory=/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" 0 0 "Shell" 0 -1 1743430585724 ""}
{ "Info" " directory:" "" "2025.03.31.15:16:26 Info: Generating the following file(s) for MODELSIM simulator in /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Generating the following file(s) for MODELSIM simulator in /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" 0 0 "Shell" 0 -1 1743430586145 ""}
{ "Info" "msim_setup.tcl" "" "2025.03.31.15:16:26 Info:     mentor" {  } {  } 0 0 "2025.03.31.15:16:26 Info:     mentor" 0 0 "Shell" 0 -1 1743430586146 ""}
{ "Info" " directory:" "" "2025.03.31.15:16:26 Info: Generating the following file(s) for VCS simulator in /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Generating the following file(s) for VCS simulator in /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" 0 0 "Shell" 0 -1 1743430586148 ""}
{ "Info" "vcs_setup.sh" "" "2025.03.31.15:16:26 Info:     synopsys/vcs" {  } {  } 0 0 "2025.03.31.15:16:26 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1743430586149 ""}
{ "Info" " directory:" "" "2025.03.31.15:16:26 Info: Generating the following file(s) for VCSMX simulator in /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Generating the following file(s) for VCSMX simulator in /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" 0 0 "Shell" 0 -1 1743430586150 ""}
{ "Info" "synopsys_sim.setup" "" "2025.03.31.15:16:26 Info:     synopsys/vcsmx" {  } {  } 0 0 "2025.03.31.15:16:26 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1743430586151 ""}
{ "Info" "vcsmx_setup.sh" "" "2025.03.31.15:16:26 Info:     synopsys/vcsmx" {  } {  } 0 0 "2025.03.31.15:16:26 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1743430586151 ""}
{ "Info" " directory:" "" "2025.03.31.15:16:26 Info: Generating the following file(s) for NCSIM simulator in /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Generating the following file(s) for NCSIM simulator in /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" 0 0 "Shell" 0 -1 1743430586154 ""}
{ "Info" "cds.lib" "" "2025.03.31.15:16:26 Info:     cadence" {  } {  } 0 0 "2025.03.31.15:16:26 Info:     cadence" 0 0 "Shell" 0 -1 1743430586154 ""}
{ "Info" "hdl.var" "" "2025.03.31.15:16:26 Info:     cadence" {  } {  } 0 0 "2025.03.31.15:16:26 Info:     cadence" 0 0 "Shell" 0 -1 1743430586154 ""}
{ "Info" "ncsim_setup.sh" "" "2025.03.31.15:16:26 Info:     cadence" {  } {  } 0 0 "2025.03.31.15:16:26 Info:     cadence" 0 0 "Shell" 0 -1 1743430586155 ""}
{ "Info" " directory" "" "2025.03.31.15:16:26 Info:     2 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2025.03.31.15:16:26 Info:     2 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1743430586155 ""}
{ "Info" " directory:" "" "2025.03.31.15:16:26 Info: Generating the following file(s) for RIVIERA simulator in /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Generating the following file(s) for RIVIERA simulator in /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" 0 0 "Shell" 0 -1 1743430586156 ""}
{ "Info" "rivierapro_setup.tcl" "" "2025.03.31.15:16:26 Info:     aldec" {  } {  } 0 0 "2025.03.31.15:16:26 Info:     aldec" 0 0 "Shell" 0 -1 1743430586156 ""}
{ "Info" "." "" "2025.03.31.15:16:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" {  } {  } 0 0 "2025.03.31.15:16:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot/simulation" 0 0 "Shell" 0 -1 1743430586157 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2025.03.31.15:16:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1743430586157 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2025.03.31.15:16:26 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1743430586157 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1743430586157 ""}
{ "Info" "dual_boot --family="MAX 10" --part=10M50DAF484C6GES" "" "2025.03.31.15:16:26 Info: qsys-generate /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot.qsys --block-symbol-file --output-directory=/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files" {  } {  } 0 0 "2025.03.31.15:16:26 Info: qsys-generate /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot.qsys --block-symbol-file --output-directory=/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files" 0 0 "Shell" 0 -1 1743430586157 ""}
{ "Info" "dual_boot.qsys" "" "2025.03.31.15:16:26 Info: Loading output_files" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Loading output_files" 0 0 "Shell" 0 -1 1743430586159 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Reading input file" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Reading input file" 0 0 "Shell" 0 -1 1743430586164 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1743430586165 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1743430586165 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Adding dual_boot \[altera_dual_boot 20.1\]" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Adding dual_boot \[altera_dual_boot 20.1\]" 0 0 "Shell" 0 -1 1743430586165 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Parameterizing module dual_boot" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Parameterizing module dual_boot" 0 0 "Shell" 0 -1 1743430586166 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Building connections" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Building connections" 0 0 "Shell" 0 -1 1743430586166 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Parameterizing connections" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1743430586168 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Validating" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Validating" 0 0 "Shell" 0 -1 1743430586169 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Done reading input file" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Done reading input file" 0 0 "Shell" 0 -1 1743430586173 ""}
{ "Warning" "" "" "2025.03.31.15:16:26 Warning: dual_boot.dual_boot: dual_boot.avalon must be connected to an Avalon-MM master" {  } {  } 0 0 "2025.03.31.15:16:26 Warning: dual_boot.dual_boot: dual_boot.avalon must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1743430586242 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.03.31.15:16:26 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1743430586567 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Finished: Create block symbol file (.bsf)\n2025.03.31.15:16:26 Info: \n2025.03.31.15:16:26 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Finished: Create block symbol file (.bsf)\n2025.03.31.15:16:26 Info: \n2025.03.31.15:16:26 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1743430586568 ""}
{ "Info" "synthesis --family="MAX 10" --part=10M50DAF484C6GES" "" "2025.03.31.15:16:26 Info: qsys-generate /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot.qsys --synthesis=VERILOG --output-directory=/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot" {  } {  } 0 0 "2025.03.31.15:16:26 Info: qsys-generate /home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot.qsys --synthesis=VERILOG --output-directory=/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/output_files/dual_boot" 0 0 "Shell" 0 -1 1743430586568 ""}
{ "Info" "dual_boot.qsys" "" "2025.03.31.15:16:26 Info: Loading output_files" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Loading output_files" 0 0 "Shell" 0 -1 1743430586570 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Reading input file" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Reading input file" 0 0 "Shell" 0 -1 1743430586575 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1743430586577 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1743430586577 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Adding dual_boot \[altera_dual_boot 20.1\]" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Adding dual_boot \[altera_dual_boot 20.1\]" 0 0 "Shell" 0 -1 1743430586578 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Parameterizing module dual_boot" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Parameterizing module dual_boot" 0 0 "Shell" 0 -1 1743430586578 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Building connections" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Building connections" 0 0 "Shell" 0 -1 1743430586578 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Parameterizing connections" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1743430586579 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Validating" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Validating" 0 0 "Shell" 0 -1 1743430586579 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Done reading input file" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Done reading input file" 0 0 "Shell" 0 -1 1743430586583 ""}
{ "Warning" "" "" "2025.03.31.15:16:26 Warning: dual_boot.dual_boot: dual_boot.avalon must be connected to an Avalon-MM master" {  } {  } 0 0 "2025.03.31.15:16:26 Warning: dual_boot.dual_boot: dual_boot.avalon must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1743430586646 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: dual_boot: Generating dual_boot \"dual_boot\" for QUARTUS_SYNTH" {  } {  } 0 0 "2025.03.31.15:16:26 Info: dual_boot: Generating dual_boot \"dual_boot\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1743430586666 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: dual_boot: generating top-level entity altera_dual_boot" {  } {  } 0 0 "2025.03.31.15:16:26 Info: dual_boot: generating top-level entity altera_dual_boot" 0 0 "Shell" 0 -1 1743430586697 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: dual_boot: \"dual_boot\" instantiated altera_dual_boot \"dual_boot\"" {  } {  } 0 0 "2025.03.31.15:16:26 Info: dual_boot: \"dual_boot\" instantiated altera_dual_boot \"dual_boot\"" 0 0 "Shell" 0 -1 1743430586700 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: rst_controller: \"dual_boot\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2025.03.31.15:16:26 Info: rst_controller: \"dual_boot\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1743430586701 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: dual_boot: Done \"dual_boot\" with 3 modules, 7 files" {  } {  } 0 0 "2025.03.31.15:16:26 Info: dual_boot: Done \"dual_boot\" with 3 modules, 7 files" 0 0 "Shell" 0 -1 1743430586702 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.03.31.15:16:26 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1743430586734 ""}
{ "Info" "" "" "2025.03.31.15:16:26 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2025.03.31.15:16:26 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1743430586734 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys output_files/dual_boot.qsys " "Completed upgrading IP component Qsys with file \"output_files/dual_boot.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1743430586759 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/blastsail/intelFPGA_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/blastsail/intelFPGA_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1743430586806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "819 " "Peak virtual memory: 819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743430586806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 15:16:26 2025 " "Processing ended: Mon Mar 31 15:16:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743430586806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743430586806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743430586806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1743430586806 ""}
