{"vcs1":{"timestamp_begin":1730900084.878643380, "rt":1.54, "ut":0.32, "st":0.28}}
{"vcselab":{"timestamp_begin":1730900086.516348078, "rt":0.98, "ut":0.31, "st":0.22}}
{"link":{"timestamp_begin":1730900087.581911405, "rt":0.41, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730900084.007758071}
{"VCS_COMP_START_TIME": 1730900084.007758071}
{"VCS_COMP_END_TIME": 1730900089.425583696}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329656}}
{"stitch_vcselab": {"peak_mem": 215156}}
