{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710353474783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710353474783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 14:11:14 2024 " "Processing started: Wed Mar 13 14:11:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710353474783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710353474783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPC_RISK_SimpleCPU -c MIPC_RISK_SimpleCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPC_RISK_SimpleCPU -c MIPC_RISK_SimpleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710353474783 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710353474924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353474940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353474940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Types " "Found design unit 1: CPU_Types" {  } { { "CPU_Types.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/CPU_Types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_cla4_adder-structural " "Found design unit 1: nBit_cla4_adder-structural" {  } { { "nBit_cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_cla4_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475112 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_cla4_adder " "Found entity 1: nBit_cla4_adder" {  } { { "nBit_cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_cla4_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4_adder-structural " "Found design unit 1: cla4_adder-structural" {  } { { "cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/cla4_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475112 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla4_adder " "Found entity 1: cla4_adder" {  } { { "cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/cla4_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structural " "Found design unit 1: half_adder-structural" {  } { { "half_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/half_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475112 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-structural " "Found design unit 1: tristate_buffer-structural" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475127 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_block_r2w1-structural " "Found design unit 1: reg_block_r2w1-structural" {  } { { "registers.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/registers.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475127 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_block_r2w1 " "Found entity 1: reg_block_r2w1" {  } { { "registers.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/registers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_mux2-structural " "Found design unit 1: nBit_mux2-structural" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475127 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_mux2 " "Found entity 1: nBit_mux2" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2powmbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2powmbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2powMBits-rtl " "Found design unit 1: mux_2powMBits-rtl" {  } { { "mux_2powMBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux_2powMBits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475127 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2powMBits " "Found entity 1: mux_2powMBits" {  } { { "mux_2powMBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux_2powMBits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipc_risk_simplecpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipc_risk_simplecpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle-structural " "Found design unit 1: MIPS_RISK_SingleCycle-structural" {  } { { "MIPC_RISK_SimpleCPU.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPC_RISK_SimpleCPU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RISK_SingleCycle " "Found entity 1: MIPS_RISK_SingleCycle" {  } { { "MIPC_RISK_SimpleCPU.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPC_RISK_SimpleCPU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_inc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_inc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_inc1-structural " "Found design unit 1: nBit_inc1-structural" {  } { { "nBit_inc1.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_inc1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_inc1 " "Found entity 1: nBit_inc1" {  } { { "nBit_inc1.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_inc1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg-structural " "Found design unit 1: nBit_reg-structural" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg " "Found entity 1: nBit_reg" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg_en-structural " "Found design unit 1: nBit_reg_en-structural" {  } { { "nBit_reg_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg_en.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg_en " "Found entity 1: nBit_reg_en" {  } { { "nBit_reg_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg_en.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-structural " "Found design unit 1: d_flipflop-structural" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-structural " "Found design unit 1: d_latch-structural" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_latch.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop_en-structural " "Found design unit 1: d_flipflop_en-structural" {  } { { "d_flipflop_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop_en.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop_en " "Found entity 1: d_flipflop_en" {  } { { "d_flipflop_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop_en.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_decoder-structural " "Found design unit 1: nBit_decoder-structural" {  } { { "nBit_decoder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_decoder " "Found entity 1: nBit_decoder" {  } { { "nBit_decoder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_tristate_buffer-structural " "Found design unit 1: nBit_tristate_buffer-structural" {  } { { "nBit_tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_tristate_buffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_tristate_buffer " "Found entity 1: nBit_tristate_buffer" {  } { { "nBit_tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "nBit_mux_2powMBits.vhd " "Can't analyze file -- file nBit_mux_2powMBits.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1710353475143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Simple-structural " "Found design unit 1: ALU_Simple-structural" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/ALU_Simple.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Simple " "Found entity 1: ALU_Simple" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/ALU_Simple.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AU_Simple-structural " "Found design unit 1: AU_Simple-structural" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/AU_Simple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""} { "Info" "ISGN_ENTITY_NAME" "1 AU_Simple " "Found entity 1: AU_Simple" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/AU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LU_Simple-structural " "Found design unit 1: LU_Simple-structural" {  } { { "LU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/LU_Simple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475159 ""} { "Info" "ISGN_ENTITY_NAME" "1 LU_Simple " "Found entity 1: LU_Simple" {  } { { "LU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/LU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder_subtraction_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_adder_subtraction_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_adder_subtraction_block-structural " "Found design unit 1: nBit_adder_subtraction_block-structural" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_adder_subtraction_block.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475159 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_adder_subtraction_block " "Found entity 1: nBit_adder_subtraction_block" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_adder_subtraction_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_risk_singlecycle_instruction_breakdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_risk_singlecycle_instruction_breakdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown-rtl " "Found design unit 1: MIPS_RISK_SingleCycle_instruction_breakdown-rtl" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475159 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown " "Found entity 1: MIPS_RISK_SingleCycle_instruction_breakdown" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_wizard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem_wizard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem_wizard-SYN " "Found design unit 1: dmem_wizard-SYN" {  } { { "DMEM_wizard.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/DMEM_wizard.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475159 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMEM_wizard " "Found entity 1: DMEM_wizard" {  } { { "DMEM_wizard.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/DMEM_wizard.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710353475206 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "DMEM " "Undeclared parameter DMEM" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 192 664 784 304 "DMEM" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Quartus II" 0 -1 1710353475206 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE DMEM " "Can't find a definition for parameter LPM_FILE -- assuming DMEM was intended to be a quoted string" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 192 664 784 304 "DMEM" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1710353475206 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "IMEM " "Undeclared parameter IMEM" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 376 1112 1224 472 "IMEM" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Quartus II" 0 -1 1710353475206 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE IMEM " "Can't find a definition for parameter LPM_FILE -- assuming IMEM was intended to be a quoted string" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 376 1112 1224 472 "IMEM" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1710353475206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:DMEM " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:DMEM\"" {  } { { "top_level.bdf" "DMEM" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 192 664 784 304 "DMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:DMEM " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DMEM\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 192 664 784 304 "DMEM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710353475222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:DMEM " "Instantiated megafunction \"LPM_RAM_DQ:DMEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE DMEM " "Parameter \"LPM_FILE\" = \"DMEM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475222 ""}  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 192 664 784 304 "DMEM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710353475222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:DMEM\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:DMEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475237 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 192 664 784 304 "DMEM" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1710353475253 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:DMEM\|altram:sram LPM_RAM_DQ:DMEM " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DMEM\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:DMEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 192 664 784 304 "DMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475268 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:DMEM " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:DMEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 192 664 784 304 "DMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ea91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ea91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ea91 " "Found entity 1: altsyncram_ea91" {  } { { "db/altsyncram_ea91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/db/altsyncram_ea91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ea91 LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_ea91:auto_generated " "Elaborating entity \"altsyncram_ea91\" for hierarchy \"LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_ea91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:IMEM " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:IMEM\"" {  } { { "top_level.bdf" "IMEM" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 376 1112 1224 472 "IMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:IMEM " "Elaborated megafunction instantiation \"LPM_ROM:IMEM\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 376 1112 1224 472 "IMEM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710353475331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:IMEM " "Instantiated megafunction \"LPM_ROM:IMEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE IMEM " "Parameter \"LPM_FILE\" = \"IMEM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475331 ""}  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 376 1112 1224 472 "IMEM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710353475331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:IMEM\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:IMEM\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475347 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:IMEM\|altrom:srom LPM_ROM:IMEM " "Elaborated megafunction instantiation \"LPM_ROM:IMEM\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:IMEM\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 376 1112 1224 472 "IMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475347 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block LPM_ROM:IMEM " "Elaborated megafunction instantiation \"LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:IMEM\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf" { { 376 1112 1224 472 "IMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rnv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rnv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rnv " "Found entity 1: altsyncram_rnv" {  } { { "db/altsyncram_rnv.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/db/altsyncram_rnv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710353475397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710353475397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rnv LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\|altsyncram_rnv:auto_generated " "Elaborating entity \"altsyncram_rnv\" for hierarchy \"LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\|altsyncram_rnv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710353475397 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[31\] IMEM_data\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[31\]\" to the node \"IMEM_data\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[30\] IMEM_data\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[30\]\" to the node \"IMEM_data\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[29\] IMEM_data\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[29\]\" to the node \"IMEM_data\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[28\] IMEM_data\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[28\]\" to the node \"IMEM_data\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[27\] IMEM_data\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"IMEM_data\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[26\] IMEM_data\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"IMEM_data\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[25\] IMEM_data\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[25\]\" to the node \"IMEM_data\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[24\] IMEM_data\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[24\]\" to the node \"IMEM_data\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[23\] IMEM_data\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[23\]\" to the node \"IMEM_data\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[22\] IMEM_data\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[22\]\" to the node \"IMEM_data\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[21\] IMEM_data\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[21\]\" to the node \"IMEM_data\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[20\] IMEM_data\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[20\]\" to the node \"IMEM_data\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[19\] IMEM_data\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[19\]\" to the node \"IMEM_data\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[18\] IMEM_data\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[18\]\" to the node \"IMEM_data\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[17\] IMEM_data\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[17\]\" to the node \"IMEM_data\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[16\] IMEM_data\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[16\]\" to the node \"IMEM_data\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] IMEM_data\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"IMEM_data\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[14\] IMEM_data\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[14\]\" to the node \"IMEM_data\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[13\] IMEM_data\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[13\]\" to the node \"IMEM_data\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[12\] IMEM_data\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[12\]\" to the node \"IMEM_data\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[11\] IMEM_data\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[11\]\" to the node \"IMEM_data\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[10\] IMEM_data\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[10\]\" to the node \"IMEM_data\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[9\] IMEM_data\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[9\]\" to the node \"IMEM_data\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[8\] IMEM_data\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[8\]\" to the node \"IMEM_data\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[7\] IMEM_data\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[7\]\" to the node \"IMEM_data\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[6\] IMEM_data\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[6\]\" to the node \"IMEM_data\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[5\] IMEM_data\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[5\]\" to the node \"IMEM_data\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[4\] IMEM_data\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[4\]\" to the node \"IMEM_data\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[3\] IMEM_data\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[3\]\" to the node \"IMEM_data\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[2\] IMEM_data\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[2\]\" to the node \"IMEM_data\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[1\] IMEM_data\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[1\]\" to the node \"IMEM_data\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[0\] IMEM_data\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[0\]\" to the node \"IMEM_data\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710353475661 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1710353475661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710353475771 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710353475771 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710353475802 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710353475802 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1710353475802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710353475802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710353475818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 14:11:15 2024 " "Processing ended: Wed Mar 13 14:11:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710353475818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710353475818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710353475818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710353475818 ""}
