$date
	Sat Sep 24 15:33:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and_gate_tb $end
$var wire 3 ! _LED [2:0] $end
$var reg 2 " _BUT [1:0] $end
$scope module UUT $end
$var wire 2 # BUT [1:0] $end
$var wire 3 $ LED [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz1 $
bx0 #
bx0 "
bz1 !
$end
#10000
bz0 !
bz0 $
bx1 "
bx1 #
#30000
bz1 !
bz1 $
bx0 "
bx0 #
#60000
bz0 !
bz0 $
bx1 "
bx1 #
#1000000
