[verilog]
include_paths = ["C:\Users\syn\AppData\Local\Programs\Microsoft VS Code\bin"]
defines = ["DEBUG", "VAR=1"]

[option]
linter = true