.. index:: pair: class; xf::dsp::aie::fir::sr_asym::fir_sr_asym_base_graph
.. _doxid-classxf_1_1dsp_1_1aie_1_1fir_1_1sr__asym_1_1fir__sr__asym__base__graph:
.. _cid-xf::dsp::aie::fir::sr_asym::fir_sr_asym_base_graph:

template class xf::dsp::aie::fir::sr_asym::fir_sr_asym_base_graph
=================================================================

.. toctree::
	:hidden:

.. code-block:: cpp
	:class: overview-code-block

	#include "fir_sr_asym_graph.hpp"


Overview
~~~~~~~~



.. _doxid-classxf_1_1dsp_1_1aie_1_1fir_1_1sr__asym_1_1fir__sr__asym__base__graph_1ae88952cd9f30608b6a0aa01e7b7bd448:
.. _cid-xf::dsp::aie::fir::sr_asym::fir_sr_asym_base_graph::out:
.. _doxid-classxf_1_1dsp_1_1aie_1_1fir_1_1sr__asym_1_1fir__sr__asym__base__graph_1a1335e230d55187a1c4a906b68853179d:
.. _cid-xf::dsp::aie::fir::sr_asym::fir_sr_asym_base_graph::m_firkernels:
.. _doxid-classxf_1_1dsp_1_1aie_1_1fir_1_1sr__asym_1_1fir__sr__asym__base__graph_1aa0f51cc2cf639806798532fc0a23a046:
.. _cid-xf::dsp::aie::fir::sr_asym::fir_sr_asym_base_graph::getkernels:
.. _doxid-classxf_1_1dsp_1_1aie_1_1fir_1_1sr__asym_1_1fir__sr__asym__base__graph_1afa9b100ae7b887db777b90fa22fea2b8:
.. _cid-xf::dsp::aie::fir::sr_asym::fir_sr_asym_base_graph::getkernelarchs:
.. _doxid-classxf_1_1dsp_1_1aie_1_1fir_1_1sr__asym_1_1fir__sr__asym__base__graph_1a3dd18ccd0433d0a320ccdce4dfb91b05:
.. _cid-xf::dsp::aie::fir::sr_asym::fir_sr_asym_base_graph::getbaseinputs:
.. _doxid-classxf_1_1dsp_1_1aie_1_1fir_1_1sr__asym_1_1fir__sr__asym__base__graph_1a1ee7e81439734d44879c3ee7fc815635:
.. _cid-xf::dsp::aie::fir::sr_asym::fir_sr_asym_base_graph::getbaseoutputs:
.. _doxid-classxf_1_1dsp_1_1aie_1_1fir_1_1sr__asym_1_1fir__sr__asym__base__graph_1aec2914a2f8894146cce3c2611ad9e6e9:
.. _cid-xf::dsp::aie::fir::sr_asym::fir_sr_asym_base_graph::fir_sr_asym_base_graph:
.. _doxid-classxf_1_1dsp_1_1aie_1_1fir_1_1sr__asym_1_1fir__sr__asym__base__graph_1a774c75deacfc17a33bf61004365ad54b:
.. _cid-xf::dsp::aie::fir::sr_asym::fir_sr_asym_base_graph::fir_sr_asym_base_graph-2:
.. _doxid-classxf_1_1dsp_1_1aie_1_1fir_1_1sr__asym_1_1fir__sr__asym__base__graph_1a6633a847bd8b955890cd3ce4f7ac2418:
.. _cid-xf::dsp::aie::fir::sr_asym::fir_sr_asym_base_graph::fir_sr_asym_base_connections:
.. ref-code-block:: cpp
	:class: overview-code-block

	template <
	    typename TT_DATA,
	    typename TT_COEFF,
	    unsigned int TP_FIR_LEN,
	    unsigned int TP_SHIFT,
	    unsigned int TP_RND,
	    unsigned int TP_INPUT_WINDOW_VSIZE,
	    unsigned int TP_CASC_LEN = 1,
	    unsigned int TP_USE_COEFF_RELOAD = 0,
	    unsigned int TP_NUM_OUTPUTS = 1,
	    unsigned int TP_DUAL_IP = 0,
	    unsigned int TP_API = USE_WINDOW_API
	    >
	class fir_sr_asym_base_graph: public graph

	    // direct descendants

	    template <
	        typename TT_DATA,
	        typename TT_COEFF,
	        unsigned int TP_FIR_LEN,
	        unsigned int TP_SHIFT,
	        unsigned int TP_RND,
	        unsigned int TP_INPUT_WINDOW_VSIZE,
	        unsigned int TP_CASC_LEN = 1,
	        unsigned int TP_USE_COEFF_RELOAD = 0,
	        unsigned int TP_NUM_OUTPUTS = 1,
	        unsigned int TP_DUAL_IP = 0,
	        unsigned int TP_API = 0
	        >
	    class :ref:`xf::dsp::aie::fir::sr_asym::fir_sr_asym_graph<doxid-classxf_1_1dsp_1_1aie_1_1fir_1_1sr__asym_1_1fir__sr__asym__graph>` 

	// fields

	port <input> :ref:`in<doxid-classxf_1_1dsp_1_1aie_1_1fir_1_1sr__asym_1_1fir__sr__asym__base__graph_1acb1f3b93f71e4ec08292c24e00dc9129>`
	port <output> out
	kernel m_firKernels[TP_CASC_LEN]

Fields
------

.. _doxid-classxf_1_1dsp_1_1aie_1_1fir_1_1sr__asym_1_1fir__sr__asym__base__graph_1acb1f3b93f71e4ec08292c24e00dc9129:
.. _cid-xf::dsp::aie::fir::sr_asym::fir_sr_asym_base_graph::in:
.. ref-code-block:: cpp
	:class: title-code-block

	port <input> in

The input data to the function. This input is a window API of samples of TT_DATA type. The number of samples in the window is described by TP_INPUT_WINDOW_VSIZE. Note: Margin is added internally to the graph, when connecting input port with kernel port. Therefore, margin should not be added when connecting graph to a higher level design unit. Margin size (in Bytes) equals to TP_FIR_LEN rounded up to a nearest multiple of 32 bytes.

