--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab2/lab2b/lab2b.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button_enter|    5.030(R)|   -3.571(R)|clock_27mhz_BUFGP |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer3_data<0>|   15.488(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<1>|   13.496(R)|clock_27mhz_BUFGP |   0.000|
disp_clock       |   12.507(R)|clock_27mhz_BUFGP |   0.000|
led<0>           |   12.309(R)|clock_27mhz_BUFGP |   0.000|
led<1>           |   13.744(R)|clock_27mhz_BUFGP |   0.000|
led<2>           |   13.906(R)|clock_27mhz_BUFGP |   0.000|
led<3>           |   14.953(R)|clock_27mhz_BUFGP |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |    5.221|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+------------------+---------+
Source Pad     |Destination Pad   |  Delay  |
---------------+------------------+---------+
switch<0>      |analyzer3_data<8> |   14.154|
switch<1>      |analyzer3_data<9> |   14.134|
switch<2>      |analyzer3_data<10>|   13.660|
switch<3>      |analyzer3_data<11>|   14.464|
switch<4>      |analyzer3_data<12>|   10.917|
switch<5>      |analyzer3_data<13>|   14.892|
switch<6>      |analyzer3_data<14>|   14.161|
switch<7>      |analyzer3_data<15>|   13.702|
---------------+------------------+---------+


Analysis completed Mon Sep 17 15:26:57 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



