{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605838587892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605838587901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 03:16:27 2020 " "Processing started: Fri Nov 20 03:16:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605838587901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1605838587901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off c64_de10_lite -c c64_de10_lite " "Command: quartus_eda --read_settings_files=off --write_settings_files=off c64_de10_lite -c c64_de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1605838587901 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite_8_1200mv_85c_slow.vho C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite_8_1200mv_85c_slow.vho in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605838592222 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite_8_1200mv_0c_slow.vho C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite_8_1200mv_0c_slow.vho in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605838594549 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite_min_1200mv_0c_fast.vho C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite_min_1200mv_0c_fast.vho in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605838596771 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite.vho C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite.vho in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605838599054 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite_8_1200mv_85c_vhd_slow.sdo C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite_8_1200mv_85c_vhd_slow.sdo in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605838601213 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite_8_1200mv_0c_vhd_slow.sdo C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite_8_1200mv_0c_vhd_slow.sdo in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605838603378 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite_min_1200mv_0c_vhd_fast.sdo C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite_min_1200mv_0c_vhd_fast.sdo in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605838605589 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite_vhd.sdo C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite_vhd.sdo in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605838607776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5031 " "Peak virtual memory: 5031 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605838608132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 03:16:48 2020 " "Processing ended: Fri Nov 20 03:16:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605838608132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605838608132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605838608132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1605838608132 ""}
