{"Source Block": ["verilog-ethernet/rtl/axis_demux_4.v@117:150@HdlStmProcess", "            current_output_tready = output_3_axis_tready;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n    input_axis_tready_next = 0;\n\n    if (frame_reg) begin\n        if (input_axis_tvalid & input_axis_tready) begin\n            // end of frame detection\n            frame_next = ~input_axis_tlast;\n        end\n    end else if (enable & input_axis_tvalid & ~current_output_tvalid) begin\n        // start of frame, grab select value\n        frame_next = 1;\n        select_next = select;\n    end\n\n    input_axis_tready_next = output_axis_tready_int_early & frame_next;\n\n    output_axis_tdata_int = input_axis_tdata;\n    output_axis_tvalid_int = input_axis_tvalid & input_axis_tready;\n    output_axis_tlast_int = input_axis_tlast;\n    output_axis_tuser_int = input_axis_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_demux_64_4.v@124:158", "            current_output_tready = output_3_axis_tready;\n        end\n    endcase\nend\n\nalways @* begin\n    select_next = select_reg;\n    frame_next = frame_reg;\n\n    input_axis_tready_next = 0;\n\n    if (frame_reg) begin\n        if (input_axis_tvalid & input_axis_tready) begin\n            // end of frame detection\n            frame_next = ~input_axis_tlast;\n        end\n    end else if (enable & input_axis_tvalid & ~current_output_tvalid) begin\n        // start of frame, grab select value\n        frame_next = 1;\n        select_next = select;\n    end\n\n    input_axis_tready_next = output_axis_tready_int_early & frame_next;\n\n    output_axis_tdata_int = input_axis_tdata;\n    output_axis_tkeep_int = input_axis_tkeep;\n    output_axis_tvalid_int = input_axis_tvalid & input_axis_tready;\n    output_axis_tlast_int = input_axis_tlast;\n    output_axis_tuser_int = input_axis_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        select_reg <= 0;\n        frame_reg <= 0;\n"]], "Diff Content": {"Delete": [[126, "    input_axis_tready_next = 0;\n"], [135, "        frame_next = 1;\n"]], "Add": [[126, "    input_axis_tready_next = 1'b0;\n"], [135, "        frame_next = 1'b1;\n"]]}}