

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Tue Apr 16 09:36:12 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  439473|  439473|  439473|  439473|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop       |  439472|  439472|       227|          -|          -|  1936|    no    |
        | + W_Row_Loop_W_Col_Loop_Filter1_Loop  |     219|     219|         8|          4|          1|    54|    yes   |
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_2.cpp:8]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i11 [ 0, %0 ], [ %add_ln8, %Filter2_Loop_end ]" [cnn/conv_2.cpp:8]   --->   Operation 18 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln35_1, %Filter2_Loop_end ]" [cnn/conv_2.cpp:35]   --->   Operation 19 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i9 [ 0, %0 ], [ %select_ln11, %Filter2_Loop_end ]" [cnn/conv_2.cpp:11]   --->   Operation 20 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln35_3, %Filter2_Loop_end ]" [cnn/conv_2.cpp:35]   --->   Operation 21 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 22 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.88ns)   --->   "%icmp_ln8 = icmp eq i11 %indvar_flatten43, -112" [cnn/conv_2.cpp:8]   --->   Operation 23 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.63ns)   --->   "%add_ln8 = add i11 %indvar_flatten43, 1" [cnn/conv_2.cpp:8]   --->   Operation 24 'add' 'add_ln8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Filter2_Loop_begin" [cnn/conv_2.cpp:8]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn/conv_2.cpp:8]   --->   Operation 26 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi_1)"   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936)"   --->   Operation 28 'speclooptripcount' 'empty_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.66ns)   --->   "%icmp_ln11 = icmp eq i9 %indvar_flatten29, 176" [cnn/conv_2.cpp:11]   --->   Operation 29 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i4 0, i4 %c_0" [cnn/conv_2.cpp:35]   --->   Operation 30 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.02ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i4 %r, i4 %r_0" [cnn/conv_2.cpp:35]   --->   Operation 31 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln35_1 to i8" [cnn/conv_2.cpp:35]   --->   Operation 32 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i8 %zext_ln35, 11" [cnn/conv_2.cpp:35]   --->   Operation 33 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [cnn/conv_2.cpp:35]   --->   Operation 34 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [cnn/conv_2.cpp:14]   --->   Operation 35 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln14, %xor_ln35" [cnn/conv_2.cpp:35]   --->   Operation 36 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln35, 1" [cnn/conv_2.cpp:11]   --->   Operation 37 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_2)   --->   "%or_ln35 = or i1 %and_ln35, %icmp_ln11" [cnn/conv_2.cpp:35]   --->   Operation 39 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_2 = select i1 %or_ln35, i5 0, i5 %f_0" [cnn/conv_2.cpp:35]   --->   Operation 40 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.02ns)   --->   "%select_ln35_3 = select i1 %and_ln35, i4 %c, i4 %select_ln35" [cnn/conv_2.cpp:35]   --->   Operation 41 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %select_ln35_3 to i8" [cnn/conv_2.cpp:35]   --->   Operation 42 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i8 %zext_ln35_1, %mul_ln35" [cnn/conv_2.cpp:35]   --->   Operation 43 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_26_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln35, i4 0)" [cnn/conv_2.cpp:11]   --->   Operation 44 'bitconcatenate' 'tmp_26_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str213) nounwind" [cnn/conv_2.cpp:15]   --->   Operation 45 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str213)" [cnn/conv_2.cpp:15]   --->   Operation 46 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %select_ln35_2 to i64" [cnn/conv_2.cpp:26]   --->   Operation 47 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %select_ln35_2 to i11" [cnn/conv_2.cpp:35]   --->   Operation 48 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i5 %select_ln35_2 to i12" [cnn/conv_2.cpp:35]   --->   Operation 49 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.54ns)   --->   "%add_ln35_1 = add i12 %zext_ln35_3, %tmp_26_cast" [cnn/conv_2.cpp:35]   --->   Operation 50 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i12 %add_ln35_1 to i64" [cnn/conv_2.cpp:35]   --->   Operation 51 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [cnn/conv_2.cpp:35]   --->   Operation 52 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.76ns)   --->   "br label %2" [cnn/conv_2.cpp:18]   --->   Operation 53 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_2.cpp:41]   --->   Operation 54 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i6 [ 0, %Filter2_Loop_begin ], [ %add_ln18_1, %Filter1_Loop ]" [cnn/conv_2.cpp:18]   --->   Operation 55 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln18_1, %Filter1_Loop ]" [cnn/conv_2.cpp:18]   --->   Operation 56 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %Filter2_Loop_begin ], [ %select_ln21_3, %Filter1_Loop ]" [cnn/conv_2.cpp:21]   --->   Operation 57 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln21_1, %Filter1_Loop ]" [cnn/conv_2.cpp:21]   --->   Operation 58 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%w_sum_2 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_3, %Filter1_Loop ]"   --->   Operation 59 'phi' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %Filter2_Loop_begin ], [ %ch, %Filter1_Loop ]"   --->   Operation 60 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i4" [cnn/conv_2.cpp:21]   --->   Operation 61 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %select_ln35_3, %zext_ln21" [cnn/conv_2.cpp:26]   --->   Operation 62 'add' 'add_ln26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.42ns)   --->   "%icmp_ln18 = icmp eq i6 %indvar_flatten21, -10" [cnn/conv_2.cpp:18]   --->   Operation 63 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.82ns)   --->   "%add_ln18_1 = add i6 %indvar_flatten21, 1" [cnn/conv_2.cpp:18]   --->   Operation 64 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter2_Loop_end, label %Filter1_Loop" [cnn/conv_2.cpp:18]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn/conv_2.cpp:18]   --->   Operation 66 'add' 'wr' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %indvar_flatten, -14" [cnn/conv_2.cpp:21]   --->   Operation 67 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.99ns)   --->   "%select_ln18 = select i1 %icmp_ln21, i2 0, i2 %wc_0" [cnn/conv_2.cpp:18]   --->   Operation 68 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.99ns)   --->   "%select_ln18_1 = select i1 %icmp_ln21, i2 %wr, i2 %wr_0" [cnn/conv_2.cpp:18]   --->   Operation 69 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i2 %select_ln18_1 to i5" [cnn/conv_2.cpp:26]   --->   Operation 70 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln18_1, i2 0)" [cnn/conv_2.cpp:26]   --->   Operation 71 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i4 %tmp_3 to i5" [cnn/conv_2.cpp:26]   --->   Operation 72 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_5, %zext_ln26_3" [cnn/conv_2.cpp:26]   --->   Operation 73 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [cnn/conv_2.cpp:26]   --->   Operation 74 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln18 = xor i1 %icmp_ln21, true" [cnn/conv_2.cpp:18]   --->   Operation 75 'xor' 'xor_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0, -2" [cnn/conv_2.cpp:24]   --->   Operation 76 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln18)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln18 = and i1 %icmp_ln24, %xor_ln18" [cnn/conv_2.cpp:18]   --->   Operation 77 'and' 'and_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.56ns)   --->   "%wc = add i2 %select_ln18, 1" [cnn/conv_2.cpp:21]   --->   Operation 78 'add' 'wc' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21 = or i1 %and_ln18, %icmp_ln21" [cnn/conv_2.cpp:21]   --->   Operation 79 'or' 'or_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %or_ln21, i3 0, i3 %ch_0" [cnn/conv_2.cpp:21]   --->   Operation 80 'select' 'select_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc to i4" [cnn/conv_2.cpp:21]   --->   Operation 81 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.99ns)   --->   "%select_ln21_1 = select i1 %and_ln18, i2 %wc, i2 %select_ln18" [cnn/conv_2.cpp:21]   --->   Operation 82 'select' 'select_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %select_ln21_1 to i6" [cnn/conv_2.cpp:21]   --->   Operation 83 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i6 %zext_ln21_2, %sext_ln26" [cnn/conv_2.cpp:26]   --->   Operation 84 'add' 'add_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i6 %add_ln26_1 to i4" [cnn/conv_2.cpp:26]   --->   Operation 85 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26, i3 0)" [cnn/conv_2.cpp:26]   --->   Operation 86 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_1, i1 false)" [cnn/conv_2.cpp:26]   --->   Operation 87 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_1 = sub i7 %p_shl, %tmp_9" [cnn/conv_2.cpp:26]   --->   Operation 88 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (1.73ns)   --->   "%add_ln26_2 = add i4 %select_ln35_3, %zext_ln21_1" [cnn/conv_2.cpp:26]   --->   Operation 89 'add' 'add_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_2)   --->   "%select_ln18_2 = select i1 %icmp_ln21, i4 %select_ln35_3, i4 %add_ln26" [cnn/conv_2.cpp:18]   --->   Operation 90 'select' 'select_ln18_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln21_2 = select i1 %and_ln18, i4 %add_ln26_2, i4 %select_ln18_2" [cnn/conv_2.cpp:21]   --->   Operation 91 'select' 'select_ln21_2' <Predicate = (!icmp_ln18)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i3 %select_ln21 to i7" [cnn/conv_2.cpp:26]   --->   Operation 92 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln26_4 = add i7 %zext_ln26_4, %sub_ln26_1" [cnn/conv_2.cpp:26]   --->   Operation 93 'add' 'add_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_33_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_4, i4 0)" [cnn/conv_2.cpp:26]   --->   Operation 94 'bitconcatenate' 'tmp_33_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.63ns)   --->   "%add_ln26_5 = add i11 %zext_ln35_2, %tmp_33_cast" [cnn/conv_2.cpp:26]   --->   Operation 95 'add' 'add_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i11 %add_ln26_5 to i64" [cnn/conv_2.cpp:26]   --->   Operation 96 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%conv_2_weights_addr = getelementptr [864 x float]* @conv_2_weights, i64 0, i64 %zext_ln26_10" [cnn/conv_2.cpp:26]   --->   Operation 97 'getelementptr' 'conv_2_weights_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 98 [2/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 98 'load' 'conv_2_weights_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 99 [1/1] (1.78ns)   --->   "%add_ln21 = add i5 %indvar_flatten, 1" [cnn/conv_2.cpp:21]   --->   Operation 99 'add' 'add_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 15.1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %select_ln18_1 to i4" [cnn/conv_2.cpp:18]   --->   Operation 100 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.73ns)   --->   "%add_ln18 = add i4 %select_ln35_1, %zext_ln18" [cnn/conv_2.cpp:18]   --->   Operation 101 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i4 %add_ln18 to i8" [cnn/conv_2.cpp:26]   --->   Operation 102 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (3.36ns) (grouped into DSP with root node add_ln26_3)   --->   "%mul_ln26 = mul i8 %zext_ln26_6, 13" [cnn/conv_2.cpp:26]   --->   Operation 103 'mul' 'mul_ln26' <Predicate = (!icmp_ln18)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i4 %select_ln21_2 to i8" [cnn/conv_2.cpp:26]   --->   Operation 104 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln26_3 = add i8 %zext_ln26_7, %mul_ln26" [cnn/conv_2.cpp:26]   --->   Operation 105 'add' 'add_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_3, i3 0)" [cnn/conv_2.cpp:26]   --->   Operation 106 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_3, i1 false)" [cnn/conv_2.cpp:26]   --->   Operation 107 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i9 %tmp_10 to i11" [cnn/conv_2.cpp:26]   --->   Operation 108 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_2 = sub i11 %p_shl_cast, %zext_ln26_8" [cnn/conv_2.cpp:26]   --->   Operation 109 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i3 %select_ln21 to i11" [cnn/conv_2.cpp:26]   --->   Operation 110 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln26_6 = add i11 %zext_ln26_9, %sub_ln26_2" [cnn/conv_2.cpp:26]   --->   Operation 111 'add' 'add_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i11 %add_ln26_6 to i64" [cnn/conv_2.cpp:26]   --->   Operation 112 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [1014 x float]* @max_pool_1_out, i64 0, i64 %zext_ln26_11" [cnn/conv_2.cpp:26]   --->   Operation 113 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 114 [1/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 114 'load' 'conv_2_weights_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 115 [2/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 115 'load' 'max_pool_1_out_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 116 [1/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 116 'load' 'max_pool_1_out_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 117 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_2_weights_load, %max_pool_1_out_load" [cnn/conv_2.cpp:26]   --->   Operation 117 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 118 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_2_weights_load, %max_pool_1_out_load" [cnn/conv_2.cpp:26]   --->   Operation 118 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.65ns)   --->   "%ch = add i3 %select_ln21, 1" [cnn/conv_2.cpp:24]   --->   Operation 119 'add' 'ch' <Predicate = (!icmp_ln18)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (1.21ns)   --->   "%select_ln21_3 = select i1 %icmp_ln21, i5 1, i5 %add_ln21" [cnn/conv_2.cpp:21]   --->   Operation 120 'select' 'select_ln21_3' <Predicate = (!icmp_ln18)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 121 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_s" [cnn/conv_2.cpp:26]   --->   Operation 121 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 122 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_s" [cnn/conv_2.cpp:26]   --->   Operation 122 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 123 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_s" [cnn/conv_2.cpp:26]   --->   Operation 123 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 124 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 54, i64 54, i64 54)"   --->   Operation 125 'speclooptripcount' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @W_Col_Loop_Filter1_L)"   --->   Operation 126 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str516) nounwind" [cnn/conv_2.cpp:25]   --->   Operation 127 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str516)" [cnn/conv_2.cpp:25]   --->   Operation 128 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [cnn/conv_2.cpp:26]   --->   Operation 129 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 130 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_s" [cnn/conv_2.cpp:26]   --->   Operation 130 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str516, i32 %tmp_2)" [cnn/conv_2.cpp:27]   --->   Operation 131 'specregionend' 'empty_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 132 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 3.25>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%conv_2_bias_addr = getelementptr inbounds [16 x float]* @conv_2_bias, i64 0, i64 %zext_ln26" [cnn/conv_2.cpp:31]   --->   Operation 133 'getelementptr' 'conv_2_bias_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [2/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [cnn/conv_2.cpp:31]   --->   Operation 134 'load' 'conv_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_11 : Operation 135 [1/1] (1.78ns)   --->   "%f = add i5 1, %select_ln35_2" [cnn/conv_2.cpp:14]   --->   Operation 135 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (1.82ns)   --->   "%add_ln11_1 = add i9 1, %indvar_flatten29" [cnn/conv_2.cpp:11]   --->   Operation 136 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.96ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i9 1, i9 %add_ln11_1" [cnn/conv_2.cpp:11]   --->   Operation 137 'select' 'select_ln11' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 4> <Delay = 13.7>
ST_12 : Operation 138 [1/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [cnn/conv_2.cpp:31]   --->   Operation 138 'load' 'conv_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 139 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2, %conv_2_bias_load" [cnn/conv_2.cpp:31]   --->   Operation 139 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 5> <Delay = 10.5>
ST_13 : Operation 140 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2, %conv_2_bias_load" [cnn/conv_2.cpp:31]   --->   Operation 140 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 6> <Delay = 10.5>
ST_14 : Operation 141 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2, %conv_2_bias_load" [cnn/conv_2.cpp:31]   --->   Operation 141 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 15.9>
ST_15 : Operation 142 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2, %conv_2_bias_load" [cnn/conv_2.cpp:31]   --->   Operation 142 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_2.cpp:34]   --->   Operation 143 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 9.66>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [cnn/conv_2.cpp:34]   --->   Operation 144 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [cnn/conv_2.cpp:34]   --->   Operation 145 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [cnn/conv_2.cpp:34]   --->   Operation 146 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [cnn/conv_2.cpp:34]   --->   Operation 147 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [cnn/conv_2.cpp:34]   --->   Operation 148 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [cnn/conv_2.cpp:34]   --->   Operation 149 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_2.cpp:34]   --->   Operation 150 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_7" [cnn/conv_2.cpp:34]   --->   Operation 151 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 152 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [cnn/conv_2.cpp:34]   --->   Operation 152 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [cnn/conv_2.cpp:35]   --->   Operation 153 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str213, i32 %tmp_8)" [cnn/conv_2.cpp:38]   --->   Operation 154 'specregionend' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "br label %1" [cnn/conv_2.cpp:14]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8              (br               ) [ 01111111111111111]
indvar_flatten43    (phi              ) [ 00100000000000000]
r_0                 (phi              ) [ 00100000000000000]
indvar_flatten29    (phi              ) [ 00111111111100000]
c_0                 (phi              ) [ 00100000000000000]
f_0                 (phi              ) [ 00100000000000000]
icmp_ln8            (icmp             ) [ 00111111111111111]
add_ln8             (add              ) [ 01111111111111111]
br_ln8              (br               ) [ 00000000000000000]
r                   (add              ) [ 00000000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000]
empty_16            (speclooptripcount) [ 00000000000000000]
icmp_ln11           (icmp             ) [ 00011111111100000]
select_ln35         (select           ) [ 00000000000000000]
select_ln35_1       (select           ) [ 01111111111111111]
zext_ln35           (zext             ) [ 00000000000000000]
mul_ln35            (mul              ) [ 00000000000000000]
xor_ln35            (xor              ) [ 00000000000000000]
icmp_ln14           (icmp             ) [ 00000000000000000]
and_ln35            (and              ) [ 00000000000000000]
c                   (add              ) [ 00000000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000]
or_ln35             (or               ) [ 00000000000000000]
select_ln35_2       (select           ) [ 00011111111100000]
select_ln35_3       (select           ) [ 01111111111111111]
zext_ln35_1         (zext             ) [ 00000000000000000]
add_ln35            (add              ) [ 00000000000000000]
tmp_26_cast         (bitconcatenate   ) [ 00000000000000000]
specloopname_ln15   (specloopname     ) [ 00000000000000000]
tmp_8               (specregionbegin  ) [ 00011111111111111]
zext_ln26           (zext             ) [ 00011111111100000]
zext_ln35_2         (zext             ) [ 00011111111000000]
zext_ln35_3         (zext             ) [ 00000000000000000]
add_ln35_1          (add              ) [ 00000000000000000]
zext_ln35_4         (zext             ) [ 00000000000000000]
conv_out_addr       (getelementptr    ) [ 00011111111111111]
br_ln18             (br               ) [ 00111111111111111]
ret_ln41            (ret              ) [ 00000000000000000]
indvar_flatten21    (phi              ) [ 00010000000000000]
wr_0                (phi              ) [ 00010000000000000]
indvar_flatten      (phi              ) [ 00010000000000000]
wc_0                (phi              ) [ 00010000000000000]
w_sum_2             (phi              ) [ 00011111111111110]
ch_0                (phi              ) [ 00010000000000000]
zext_ln21           (zext             ) [ 00000000000000000]
add_ln26            (add              ) [ 00000000000000000]
icmp_ln18           (icmp             ) [ 00111111111111111]
add_ln18_1          (add              ) [ 00111111111111111]
br_ln18             (br               ) [ 00000000000000000]
wr                  (add              ) [ 00000000000000000]
icmp_ln21           (icmp             ) [ 00001110000000000]
select_ln18         (select           ) [ 00000000000000000]
select_ln18_1       (select           ) [ 00111111111111111]
zext_ln26_3         (zext             ) [ 00000000000000000]
tmp_3               (bitconcatenate   ) [ 00000000000000000]
zext_ln26_5         (zext             ) [ 00000000000000000]
sub_ln26            (sub              ) [ 00000000000000000]
sext_ln26           (sext             ) [ 00000000000000000]
xor_ln18            (xor              ) [ 00000000000000000]
icmp_ln24           (icmp             ) [ 00000000000000000]
and_ln18            (and              ) [ 00000000000000000]
wc                  (add              ) [ 00000000000000000]
or_ln21             (or               ) [ 00000000000000000]
select_ln21         (select           ) [ 00001110000000000]
zext_ln21_1         (zext             ) [ 00000000000000000]
select_ln21_1       (select           ) [ 00111111111111111]
zext_ln21_2         (zext             ) [ 00000000000000000]
add_ln26_1          (add              ) [ 00000000000000000]
trunc_ln26          (trunc            ) [ 00000000000000000]
p_shl               (bitconcatenate   ) [ 00000000000000000]
tmp_9               (bitconcatenate   ) [ 00000000000000000]
sub_ln26_1          (sub              ) [ 00000000000000000]
add_ln26_2          (add              ) [ 00000000000000000]
select_ln18_2       (select           ) [ 00000000000000000]
select_ln21_2       (select           ) [ 00001000000000000]
zext_ln26_4         (zext             ) [ 00000000000000000]
add_ln26_4          (add              ) [ 00000000000000000]
tmp_33_cast         (bitconcatenate   ) [ 00000000000000000]
add_ln26_5          (add              ) [ 00000000000000000]
zext_ln26_10        (zext             ) [ 00000000000000000]
conv_2_weights_addr (getelementptr    ) [ 00001000000000000]
add_ln21            (add              ) [ 00001110000000000]
zext_ln18           (zext             ) [ 00000000000000000]
add_ln18            (add              ) [ 00000000000000000]
zext_ln26_6         (zext             ) [ 00000000000000000]
mul_ln26            (mul              ) [ 00000000000000000]
zext_ln26_7         (zext             ) [ 00000000000000000]
add_ln26_3          (add              ) [ 00000000000000000]
p_shl_cast          (bitconcatenate   ) [ 00000000000000000]
tmp_10              (bitconcatenate   ) [ 00000000000000000]
zext_ln26_8         (zext             ) [ 00000000000000000]
sub_ln26_2          (sub              ) [ 00000000000000000]
zext_ln26_9         (zext             ) [ 00000000000000000]
add_ln26_6          (add              ) [ 00000000000000000]
zext_ln26_11        (zext             ) [ 00000000000000000]
max_pool_1_out_addr (getelementptr    ) [ 00000100000000000]
conv_2_weights_load (load             ) [ 00000110000000000]
max_pool_1_out_load (load             ) [ 00000010000000000]
tmp_s               (fmul             ) [ 00011111111000000]
ch                  (add              ) [ 00111111111111111]
select_ln21_3       (select           ) [ 00111111111111111]
specloopname_ln0    (specloopname     ) [ 00000000000000000]
empty               (speclooptripcount) [ 00000000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000]
specloopname_ln25   (specloopname     ) [ 00000000000000000]
tmp_2               (specregionbegin  ) [ 00000000000000000]
specpipeline_ln26   (specpipeline     ) [ 00000000000000000]
w_sum_3             (fadd             ) [ 00111111111111111]
empty_14            (specregionend    ) [ 00000000000000000]
br_ln0              (br               ) [ 00111111111111111]
conv_2_bias_addr    (getelementptr    ) [ 00000000000010000]
f                   (add              ) [ 01100000000011111]
add_ln11_1          (add              ) [ 00000000000000000]
select_ln11         (select           ) [ 01100000000011111]
conv_2_bias_load    (load             ) [ 00000000000001110]
w_sum               (fadd             ) [ 00000000000000001]
bitcast_ln34        (bitcast          ) [ 00000000000000000]
tmp                 (partselect       ) [ 00000000000000000]
trunc_ln34          (trunc            ) [ 00000000000000000]
icmp_ln34           (icmp             ) [ 00000000000000000]
icmp_ln34_1         (icmp             ) [ 00000000000000000]
or_ln34             (or               ) [ 00000000000000000]
tmp_7               (fcmp             ) [ 00000000000000000]
and_ln34            (and              ) [ 00000000000000000]
w_sum_1             (select           ) [ 00000000000000000]
store_ln35          (store            ) [ 00000000000000000]
empty_15            (specregionend    ) [ 00000000000000000]
br_ln14             (br               ) [ 01111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_2_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_2_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter2_Loo"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Col_Loop_Filter1_L"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str516"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="conv_out_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="12" slack="0"/>
<pin id="122" dir="1" index="3" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="conv_2_weights_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="11" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_addr/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_load/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="max_pool_1_out_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="11" slack="0"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_1_out_load/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="conv_2_bias_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="2"/>
<pin id="155" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_addr/11 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_bias_load/11 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln35_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="7"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/16 "/>
</bind>
</comp>

<comp id="169" class="1005" name="indvar_flatten43_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="1"/>
<pin id="171" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten43 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvar_flatten43_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="11" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten43/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="r_0_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="r_0_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="indvar_flatten29_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="1"/>
<pin id="193" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten29 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="indvar_flatten29_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="9" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten29/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="c_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="c_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="4" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="f_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="1"/>
<pin id="216" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="f_0_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="5" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="indvar_flatten21_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="1"/>
<pin id="227" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="indvar_flatten21_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/3 "/>
</bind>
</comp>

<comp id="236" class="1005" name="wr_0_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="1"/>
<pin id="238" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="wr_0_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="2" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="247" class="1005" name="indvar_flatten_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="1"/>
<pin id="249" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="indvar_flatten_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="5" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="wc_0_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="1"/>
<pin id="260" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="wc_0_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="2" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="269" class="1005" name="w_sum_2_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="w_sum_2_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="32" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2/3 "/>
</bind>
</comp>

<comp id="281" class="1005" name="ch_0_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="1"/>
<pin id="283" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="ch_0_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="3" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/7 w_sum/12 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/15 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln8_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln8_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="r_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln11_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="0"/>
<pin id="329" dir="0" index="1" bw="9" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln35_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="4" slack="0"/>
<pin id="337" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln35_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="0" index="2" bw="4" slack="0"/>
<pin id="345" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln35_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="xor_ln35_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln14_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="and_ln35_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="c_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="or_ln35_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln35_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln35_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="0" index="2" bw="4" slack="0"/>
<pin id="395" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln35_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_26_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="12" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26_cast/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln26_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln35_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln35_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln35_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="0" index="1" bw="12" slack="0"/>
<pin id="425" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln35_4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln21_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="0"/>
<pin id="435" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln26_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="1"/>
<pin id="439" dir="0" index="1" bw="2" slack="0"/>
<pin id="440" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln18_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="5" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln18_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="wr_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln21_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="0" index="1" bw="5" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln18_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="2" slack="0"/>
<pin id="470" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln18_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="0"/>
<pin id="477" dir="0" index="2" bw="2" slack="0"/>
<pin id="478" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln26_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="0" index="1" bw="2" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln26_5_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sub_ln26_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sext_ln26_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="xor_ln18_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln24_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="0" index="1" bw="2" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="and_ln18_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="wc_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="or_ln21_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_ln21_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="3" slack="0"/>
<pin id="542" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln21_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="2" slack="0"/>
<pin id="548" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln21_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="2" slack="0"/>
<pin id="553" dir="0" index="2" bw="2" slack="0"/>
<pin id="554" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln21_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="0"/>
<pin id="560" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln26_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="5" slack="0"/>
<pin id="565" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="trunc_ln26_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_shl_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="7" slack="0"/>
<pin id="574" dir="0" index="1" bw="4" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_9_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="0"/>
<pin id="582" dir="0" index="1" bw="6" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sub_ln26_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="7" slack="0"/>
<pin id="590" dir="0" index="1" bw="7" slack="0"/>
<pin id="591" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln26_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="1"/>
<pin id="596" dir="0" index="1" bw="2" slack="0"/>
<pin id="597" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="select_ln18_2_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="4" slack="1"/>
<pin id="602" dir="0" index="2" bw="4" slack="0"/>
<pin id="603" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln21_2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="4" slack="0"/>
<pin id="609" dir="0" index="2" bw="4" slack="0"/>
<pin id="610" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_2/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln26_4_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="0"/>
<pin id="616" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln26_4_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="0"/>
<pin id="620" dir="0" index="1" bw="7" slack="0"/>
<pin id="621" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_33_cast_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="11" slack="0"/>
<pin id="626" dir="0" index="1" bw="7" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33_cast/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln26_5_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="1"/>
<pin id="634" dir="0" index="1" bw="11" slack="0"/>
<pin id="635" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln26_10_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="11" slack="0"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln21_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln18_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="2" slack="1"/>
<pin id="650" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="add_ln18_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="2"/>
<pin id="653" dir="0" index="1" bw="2" slack="0"/>
<pin id="654" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln26_6_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln26_7_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="1"/>
<pin id="662" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="p_shl_cast_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="0"/>
<pin id="665" dir="0" index="1" bw="8" slack="0"/>
<pin id="666" dir="0" index="2" bw="1" slack="0"/>
<pin id="667" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_10_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="9" slack="0"/>
<pin id="672" dir="0" index="1" bw="8" slack="0"/>
<pin id="673" dir="0" index="2" bw="1" slack="0"/>
<pin id="674" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln26_8_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="0"/>
<pin id="679" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sub_ln26_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="11" slack="0"/>
<pin id="683" dir="0" index="1" bw="9" slack="0"/>
<pin id="684" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln26_9_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="1"/>
<pin id="689" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln26_6_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="3" slack="0"/>
<pin id="692" dir="0" index="1" bw="11" slack="0"/>
<pin id="693" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln26_11_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="11" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="ch_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="3" slack="3"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/6 "/>
</bind>
</comp>

<comp id="706" class="1004" name="select_ln21_3_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="3"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="0" index="2" bw="5" slack="3"/>
<pin id="710" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_3/6 "/>
</bind>
</comp>

<comp id="712" class="1004" name="f_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="5" slack="2"/>
<pin id="715" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/11 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln11_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="9" slack="2"/>
<pin id="720" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/11 "/>
</bind>
</comp>

<comp id="723" class="1004" name="select_ln11_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="2"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="0" index="2" bw="9" slack="0"/>
<pin id="727" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/11 "/>
</bind>
</comp>

<comp id="730" class="1004" name="bitcast_ln34_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/16 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="0" index="2" bw="6" slack="0"/>
<pin id="737" dir="0" index="3" bw="6" slack="0"/>
<pin id="738" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="743" class="1004" name="trunc_ln34_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/16 "/>
</bind>
</comp>

<comp id="747" class="1004" name="icmp_ln34_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/16 "/>
</bind>
</comp>

<comp id="753" class="1004" name="icmp_ln34_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="23" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/16 "/>
</bind>
</comp>

<comp id="759" class="1004" name="or_ln34_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/16 "/>
</bind>
</comp>

<comp id="765" class="1004" name="and_ln34_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/16 "/>
</bind>
</comp>

<comp id="771" class="1004" name="w_sum_1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="1"/>
<pin id="774" dir="0" index="2" bw="32" slack="0"/>
<pin id="775" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/16 "/>
</bind>
</comp>

<comp id="779" class="1007" name="grp_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="4" slack="0"/>
<pin id="781" dir="0" index="1" bw="8" slack="0"/>
<pin id="782" dir="0" index="2" bw="4" slack="0"/>
<pin id="783" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/2 add_ln35/2 "/>
</bind>
</comp>

<comp id="788" class="1007" name="grp_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="0"/>
<pin id="790" dir="0" index="1" bw="8" slack="0"/>
<pin id="791" dir="0" index="2" bw="4" slack="0"/>
<pin id="792" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26/4 add_ln26_3/4 "/>
</bind>
</comp>

<comp id="798" class="1005" name="icmp_ln8_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="802" class="1005" name="add_ln8_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="11" slack="0"/>
<pin id="804" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="807" class="1005" name="icmp_ln11_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="2"/>
<pin id="809" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="812" class="1005" name="select_ln35_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="0"/>
<pin id="814" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="818" class="1005" name="select_ln35_2_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="5" slack="2"/>
<pin id="820" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln35_2 "/>
</bind>
</comp>

<comp id="823" class="1005" name="select_ln35_3_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="4" slack="0"/>
<pin id="825" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_3 "/>
</bind>
</comp>

<comp id="831" class="1005" name="zext_ln26_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="64" slack="2"/>
<pin id="833" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="836" class="1005" name="zext_ln35_2_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="11" slack="1"/>
<pin id="838" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_2 "/>
</bind>
</comp>

<comp id="841" class="1005" name="conv_out_addr_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="11" slack="7"/>
<pin id="843" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="846" class="1005" name="icmp_ln18_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="1"/>
<pin id="848" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="850" class="1005" name="add_ln18_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="6" slack="0"/>
<pin id="852" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="855" class="1005" name="icmp_ln21_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="3"/>
<pin id="857" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="860" class="1005" name="select_ln18_1_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="2" slack="0"/>
<pin id="862" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln18_1 "/>
</bind>
</comp>

<comp id="866" class="1005" name="select_ln21_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="3" slack="1"/>
<pin id="868" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="872" class="1005" name="select_ln21_1_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="2" slack="0"/>
<pin id="874" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21_1 "/>
</bind>
</comp>

<comp id="877" class="1005" name="select_ln21_2_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="4" slack="1"/>
<pin id="879" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21_2 "/>
</bind>
</comp>

<comp id="882" class="1005" name="conv_2_weights_addr_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="10" slack="1"/>
<pin id="884" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_addr "/>
</bind>
</comp>

<comp id="887" class="1005" name="add_ln21_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="5" slack="3"/>
<pin id="889" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="892" class="1005" name="max_pool_1_out_addr_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="10" slack="1"/>
<pin id="894" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_addr "/>
</bind>
</comp>

<comp id="897" class="1005" name="conv_2_weights_load_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_load "/>
</bind>
</comp>

<comp id="902" class="1005" name="max_pool_1_out_load_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_load "/>
</bind>
</comp>

<comp id="907" class="1005" name="tmp_s_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="912" class="1005" name="ch_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="3" slack="1"/>
<pin id="914" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="917" class="1005" name="select_ln21_3_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="5" slack="1"/>
<pin id="919" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21_3 "/>
</bind>
</comp>

<comp id="922" class="1005" name="w_sum_3_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="927" class="1005" name="conv_2_bias_addr_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="4" slack="1"/>
<pin id="929" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_addr "/>
</bind>
</comp>

<comp id="932" class="1005" name="f_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="5" slack="1"/>
<pin id="934" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="937" class="1005" name="select_ln11_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="9" slack="1"/>
<pin id="939" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="942" class="1005" name="conv_2_bias_load_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_load "/>
</bind>
</comp>

<comp id="947" class="1005" name="w_sum_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="52" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="273" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="54" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="269" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="158" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="145" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="292" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="52" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="173" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="16" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="173" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="184" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="20" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="195" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="10" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="207" pin="4"/><net_sink comp="333" pin=2"/></net>

<net id="346"><net_src comp="327" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="321" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="184" pin="4"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="341" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="327" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="34" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="218" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="36" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="353" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="333" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="20" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="365" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="327" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="14" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="218" pin="4"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="365" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="371" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="333" pin="3"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="40" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="10" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="413"><net_src comp="383" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="383" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="383" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="403" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="436"><net_src comp="262" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="229" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="56" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="229" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="58" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="240" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="60" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="251" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="62" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="50" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="262" pin="4"/><net_sink comp="466" pin=2"/></net>

<net id="479"><net_src comp="460" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="454" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="240" pin="4"/><net_sink comp="474" pin=2"/></net>

<net id="485"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="64" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="474" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="50" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="482" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="460" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="34" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="285" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="66" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="508" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="466" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="60" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="520" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="460" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="54" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="285" pin="4"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="526" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="520" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="526" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="466" pin="3"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="550" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="558" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="504" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="68" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="568" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="54" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="585"><net_src comp="70" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="562" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="72" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="572" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="580" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="546" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="460" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="437" pin="2"/><net_sink comp="599" pin=2"/></net>

<net id="611"><net_src comp="520" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="594" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="599" pin="3"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="538" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="588" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="629"><net_src comp="74" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="618" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="10" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="636"><net_src comp="624" pin="3"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="632" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="646"><net_src comp="251" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="76" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="655"><net_src comp="648" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="651" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="668"><net_src comp="80" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="54" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="675"><net_src comp="82" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="72" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="680"><net_src comp="670" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="663" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="694"><net_src comp="687" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="681" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="705"><net_src comp="84" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="76" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="76" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="721"><net_src comp="106" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="191" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="728"><net_src comp="106" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="729"><net_src comp="717" pin="2"/><net_sink comp="723" pin=2"/></net>

<net id="739"><net_src comp="108" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="730" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="741"><net_src comp="110" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="742"><net_src comp="112" pin="0"/><net_sink comp="733" pin=3"/></net>

<net id="746"><net_src comp="730" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="733" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="114" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="743" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="116" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="747" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="759" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="303" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="776"><net_src comp="765" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="52" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="778"><net_src comp="771" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="784"><net_src comp="349" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="32" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="399" pin="1"/><net_sink comp="779" pin=2"/></net>

<net id="787"><net_src comp="779" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="793"><net_src comp="656" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="78" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="660" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="796"><net_src comp="788" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="797"><net_src comp="788" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="801"><net_src comp="309" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="315" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="810"><net_src comp="327" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="815"><net_src comp="341" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="821"><net_src comp="383" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="826"><net_src comp="391" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="834"><net_src comp="410" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="839"><net_src comp="414" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="844"><net_src comp="118" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="849"><net_src comp="442" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="448" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="858"><net_src comp="460" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="863"><net_src comp="474" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="869"><net_src comp="538" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="875"><net_src comp="550" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="880"><net_src comp="606" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="885"><net_src comp="125" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="890"><net_src comp="642" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="706" pin=2"/></net>

<net id="895"><net_src comp="138" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="900"><net_src comp="132" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="905"><net_src comp="145" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="910"><net_src comp="298" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="915"><net_src comp="701" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="920"><net_src comp="706" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="925"><net_src comp="292" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="930"><net_src comp="151" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="935"><net_src comp="712" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="940"><net_src comp="723" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="945"><net_src comp="158" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="950"><net_src comp="292" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="953"><net_src comp="947" pin="1"/><net_sink comp="771" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {16 }
 - Input state : 
	Port: conv_2 : conv_2_weights | {3 4 }
	Port: conv_2 : max_pool_1_out | {4 5 }
	Port: conv_2 : conv_2_bias | {11 12 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln35 : 2
		select_ln35_1 : 2
		zext_ln35 : 3
		mul_ln35 : 4
		xor_ln35 : 2
		icmp_ln14 : 1
		and_ln35 : 2
		c : 3
		or_ln35 : 2
		select_ln35_2 : 2
		select_ln35_3 : 2
		zext_ln35_1 : 3
		add_ln35 : 4
		tmp_26_cast : 5
		zext_ln26 : 3
		zext_ln35_2 : 3
		zext_ln35_3 : 3
		add_ln35_1 : 6
		zext_ln35_4 : 7
		conv_out_addr : 8
	State 3
		zext_ln21 : 1
		add_ln26 : 2
		icmp_ln18 : 1
		add_ln18_1 : 1
		br_ln18 : 2
		wr : 1
		icmp_ln21 : 1
		select_ln18 : 2
		select_ln18_1 : 2
		zext_ln26_3 : 3
		tmp_3 : 3
		zext_ln26_5 : 4
		sub_ln26 : 5
		sext_ln26 : 6
		xor_ln18 : 2
		icmp_ln24 : 1
		and_ln18 : 2
		wc : 3
		or_ln21 : 2
		select_ln21 : 2
		zext_ln21_1 : 4
		select_ln21_1 : 2
		zext_ln21_2 : 3
		add_ln26_1 : 7
		trunc_ln26 : 8
		p_shl : 9
		tmp_9 : 8
		sub_ln26_1 : 10
		add_ln26_2 : 5
		select_ln18_2 : 3
		select_ln21_2 : 6
		zext_ln26_4 : 3
		add_ln26_4 : 11
		tmp_33_cast : 12
		add_ln26_5 : 13
		zext_ln26_10 : 14
		conv_2_weights_addr : 15
		conv_2_weights_load : 16
		add_ln21 : 1
	State 4
		add_ln18 : 1
		zext_ln26_6 : 2
		mul_ln26 : 3
		add_ln26_3 : 4
		p_shl_cast : 5
		tmp_10 : 5
		zext_ln26_8 : 6
		sub_ln26_2 : 7
		add_ln26_6 : 8
		zext_ln26_11 : 9
		max_pool_1_out_addr : 10
		max_pool_1_out_load : 11
	State 5
		tmp_s : 1
	State 6
	State 7
	State 8
	State 9
	State 10
		empty_14 : 1
	State 11
		conv_2_bias_load : 1
		select_ln11 : 1
	State 12
		w_sum : 1
	State 13
	State 14
	State 15
		tmp_7 : 1
	State 16
		tmp : 1
		trunc_ln34 : 1
		icmp_ln34 : 2
		icmp_ln34_1 : 2
		or_ln34 : 3
		and_ln34 : 3
		w_sum_1 : 3
		store_ln35 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_292      |    2    |   227   |   403   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_298      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_303      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_315    |    0    |    0    |    13   |
|          |       r_fu_321       |    0    |    0    |    13   |
|          |       c_fu_371       |    0    |    0    |    13   |
|          |   add_ln35_1_fu_422  |    0    |    0    |    12   |
|          |    add_ln26_fu_437   |    0    |    0    |    13   |
|          |   add_ln18_1_fu_448  |    0    |    0    |    15   |
|          |       wr_fu_454      |    0    |    0    |    10   |
|          |       wc_fu_526      |    0    |    0    |    10   |
|    add   |   add_ln26_1_fu_562  |    0    |    0    |    15   |
|          |   add_ln26_2_fu_594  |    0    |    0    |    13   |
|          |   add_ln26_4_fu_618  |    0    |    0    |    11   |
|          |   add_ln26_5_fu_632  |    0    |    0    |    13   |
|          |    add_ln21_fu_642   |    0    |    0    |    15   |
|          |    add_ln18_fu_651   |    0    |    0    |    13   |
|          |   add_ln26_6_fu_690  |    0    |    0    |    11   |
|          |       ch_fu_701      |    0    |    0    |    12   |
|          |       f_fu_712       |    0    |    0    |    15   |
|          |   add_ln11_1_fu_717  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_309   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_327   |    0    |    0    |    13   |
|          |   icmp_ln14_fu_359   |    0    |    0    |    11   |
|   icmp   |   icmp_ln18_fu_442   |    0    |    0    |    11   |
|          |   icmp_ln21_fu_460   |    0    |    0    |    11   |
|          |   icmp_ln24_fu_514   |    0    |    0    |    9    |
|          |   icmp_ln34_fu_747   |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_753  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln35_fu_333  |    0    |    0    |    4    |
|          | select_ln35_1_fu_341 |    0    |    0    |    4    |
|          | select_ln35_2_fu_383 |    0    |    0    |    5    |
|          | select_ln35_3_fu_391 |    0    |    0    |    4    |
|          |  select_ln18_fu_466  |    0    |    0    |    2    |
|          | select_ln18_1_fu_474 |    0    |    0    |    2    |
|  select  |  select_ln21_fu_538  |    0    |    0    |    3    |
|          | select_ln21_1_fu_550 |    0    |    0    |    2    |
|          | select_ln18_2_fu_599 |    0    |    0    |    4    |
|          | select_ln21_2_fu_606 |    0    |    0    |    4    |
|          | select_ln21_3_fu_706 |    0    |    0    |    5    |
|          |  select_ln11_fu_723  |    0    |    0    |    9    |
|          |    w_sum_1_fu_771    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln26_fu_498   |    0    |    0    |    13   |
|    sub   |   sub_ln26_1_fu_588  |    0    |    0    |    11   |
|          |   sub_ln26_2_fu_681  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |    and_ln35_fu_365   |    0    |    0    |    2    |
|    and   |    and_ln18_fu_520   |    0    |    0    |    2    |
|          |    and_ln34_fu_765   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln35_fu_377    |    0    |    0    |    2    |
|    or    |    or_ln21_fu_532    |    0    |    0    |    2    |
|          |    or_ln34_fu_759    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln35_fu_353   |    0    |    0    |    2    |
|          |    xor_ln18_fu_508   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_779      |    1    |    0    |    0    |
|          |      grp_fu_788      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln35_fu_349   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_399  |    0    |    0    |    0    |
|          |   zext_ln26_fu_410   |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_414  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_418  |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_428  |    0    |    0    |    0    |
|          |   zext_ln21_fu_433   |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_482  |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_494  |    0    |    0    |    0    |
|   zext   |  zext_ln21_1_fu_546  |    0    |    0    |    0    |
|          |  zext_ln21_2_fu_558  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_614  |    0    |    0    |    0    |
|          |  zext_ln26_10_fu_637 |    0    |    0    |    0    |
|          |   zext_ln18_fu_648   |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_656  |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_660  |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_677  |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_687  |    0    |    0    |    0    |
|          |  zext_ln26_11_fu_696 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  tmp_26_cast_fu_403  |    0    |    0    |    0    |
|          |     tmp_3_fu_486     |    0    |    0    |    0    |
|          |     p_shl_fu_572     |    0    |    0    |    0    |
|bitconcatenate|     tmp_9_fu_580     |    0    |    0    |    0    |
|          |  tmp_33_cast_fu_624  |    0    |    0    |    0    |
|          |   p_shl_cast_fu_663  |    0    |    0    |    0    |
|          |     tmp_10_fu_670    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_504   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln26_fu_568  |    0    |    0    |    0    |
|          |   trunc_ln34_fu_743  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_733      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    7    |   421   |   1422  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln18_1_reg_850    |    6   |
|      add_ln21_reg_887     |    5   |
|      add_ln8_reg_802      |   11   |
|        c_0_reg_203        |    4   |
|        ch_0_reg_281       |    3   |
|         ch_reg_912        |    3   |
|  conv_2_bias_addr_reg_927 |    4   |
|  conv_2_bias_load_reg_942 |   32   |
|conv_2_weights_addr_reg_882|   10   |
|conv_2_weights_load_reg_897|   32   |
|   conv_out_addr_reg_841   |   11   |
|        f_0_reg_214        |    5   |
|         f_reg_932         |    5   |
|     icmp_ln11_reg_807     |    1   |
|     icmp_ln18_reg_846     |    1   |
|     icmp_ln21_reg_855     |    1   |
|      icmp_ln8_reg_798     |    1   |
|  indvar_flatten21_reg_225 |    6   |
|  indvar_flatten29_reg_191 |    9   |
|  indvar_flatten43_reg_169 |   11   |
|   indvar_flatten_reg_247  |    5   |
|max_pool_1_out_addr_reg_892|   10   |
|max_pool_1_out_load_reg_902|   32   |
|        r_0_reg_180        |    4   |
|    select_ln11_reg_937    |    9   |
|   select_ln18_1_reg_860   |    2   |
|   select_ln21_1_reg_872   |    2   |
|   select_ln21_2_reg_877   |    4   |
|   select_ln21_3_reg_917   |    5   |
|    select_ln21_reg_866    |    3   |
|   select_ln35_1_reg_812   |    4   |
|   select_ln35_2_reg_818   |    5   |
|   select_ln35_3_reg_823   |    4   |
|       tmp_s_reg_907       |   32   |
|      w_sum_2_reg_269      |   32   |
|      w_sum_3_reg_922      |   32   |
|       w_sum_reg_947       |   32   |
|        wc_0_reg_258       |    2   |
|        wr_0_reg_236       |    2   |
|     zext_ln26_reg_831     |   64   |
|    zext_ln35_2_reg_836    |   11   |
+---------------------------+--------+
|           Total           |   457  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_132    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_145    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_158    |  p0  |   2  |   4  |    8   ||    9    |
| indvar_flatten29_reg_191 |  p0  |   2  |   9  |   18   ||    9    |
|      w_sum_2_reg_269     |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_292        |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_298        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_303        |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   354  || 14.1977 ||    78   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |   421  |  1422  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   78   |
|  Register |    -   |    -   |   457  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   14   |   878  |  1500  |
+-----------+--------+--------+--------+--------+
