CONFIGS=-DEXT_TCU_ENABLE -DNUM_CORES=4 -DNUM_WARPS=4 -DNUM_THREADS=8 -DPERF_ENABLE
Running: CONFIGS="-DEXT_TCU_ENABLE -DNUM_CORES=4 -DNUM_WARPS=4 -DNUM_THREADS=8 -DPERF_ENABLE" make -C ./ci/../runtime/simx > /dev/null
Running: make -C "./ci/../tests/regression/sgemm_tcu" run-simx
make: Entering directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
LD_LIBRARY_PATH=/home/andyl/vortex/runtime: VORTEX_DRIVER=simx ./sgemm_tcu 
open device connection
input data type: fp16 (id=1)
output data type: fp32 (id=0)
WMMA Core Dimension: M=4, N=2, K=2
WMMA Tile Dimension: M=8, N=8, K=16
matrix A: 32x32
matrix B: 32x256
matrix C: 32x256
allocate device memory
A_addr=0x10000
B_addr=0x11000
C_addr=0x15000
upload matrix A buffer
upload matrix B buffer
upload program
upload kernel argument
start device
wait for completion
Elapsed time: 1006 ms
download destination buffer
verify result
cleanup
PERF: core0: scheduler idle=203609 (94%)
PERF: core0: scheduler stalls=0 (0%)
PERF: core0: ibuffer stalls=100374 (46%)
PERF: core0: scoreboard stalls=136724 (63%) (alu=1%, lsu=98%, csrs=0%, wctl=0%, fpu=0%, tcu=0%)
PERF: core0: operands stalls=2375 (1%)
PERF: core0: ifetches=12350
PERF: core0: ifetch latency=22 cycles
PERF: core0: loads=16763
PERF: core0: load latency=112 cycles
PERF: core0: stores=6036
PERF: core0: instrs=96174, cycles=215835, IPC=0.445590
PERF: core1: scheduler idle=203610 (94%)
PERF: core1: scheduler stalls=0 (0%)
PERF: core1: ibuffer stalls=100448 (46%)
PERF: core1: scoreboard stalls=137045 (63%) (alu=1%, lsu=98%, csrs=0%, wctl=0%, fpu=0%, tcu=0%)
PERF: core1: operands stalls=2375 (1%)
PERF: core1: ifetches=12350
PERF: core1: ifetch latency=22 cycles
PERF: core1: loads=16763
PERF: core1: load latency=113 cycles
PERF: core1: stores=6036
PERF: core1: instrs=96174, cycles=215836, IPC=0.445588
PERF: core2: scheduler idle=203608 (94%)
PERF: core2: scheduler stalls=0 (0%)
PERF: core2: ibuffer stalls=99605 (46%)
PERF: core2: scoreboard stalls=148041 (68%) (alu=1%, lsu=98%, csrs=0%, wctl=0%, fpu=0%, tcu=0%)
PERF: core2: operands stalls=2375 (1%)
PERF: core2: ifetches=12350
PERF: core2: ifetch latency=22 cycles
PERF: core2: loads=16763
PERF: core2: load latency=116 cycles
PERF: core2: stores=6036
PERF: core2: instrs=96174, cycles=215834, IPC=0.445592
PERF: core3: scheduler idle=204628 (94%)
PERF: core3: scheduler stalls=0 (0%)
PERF: core3: ibuffer stalls=102541 (47%)
PERF: core3: scoreboard stalls=148960 (68%) (alu=1%, lsu=98%, csrs=0%, wctl=0%, fpu=0%, tcu=0%)
PERF: core3: operands stalls=2375 (1%)
PERF: core3: ifetches=12350
PERF: core3: ifetch latency=21 cycles
PERF: core3: loads=16763
PERF: core3: load latency=125 cycles
PERF: core3: stores=6036
PERF: core3: instrs=96174, cycles=216854, IPC=0.443497
PERF: scheduler idle=815455 (94%)
PERF: scheduler stalls=0 (0%)
PERF: ibuffer stalls=402968 (46%)
PERF: scoreboard stalls=570770 (66%) (alu=1%, lsu=98%, csrs=0%, wctl=0%, fpu=0%, tcu=0%)
PERF: operands stalls=9500 (1%)
PERF: ifetches=49400
PERF: loads=67052
PERF: stores=24144
PERF: ifetch latency=21 cycles
PERF: load latency=117 cycles
PERF: instrs=384696, cycles=216854, IPC=1.773986
PASSED!
make: Leaving directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
