{
  "Top": "Convolution",
  "RtlTop": "Convolution",
  "RtlPrefix": "",
  "RtlSubPrefix": "Convolution_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "image": {
      "index": "0",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "image_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "image_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "width": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "height": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "height",
          "usage": "data",
          "direction": "in"
        }]
    },
    "channels": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "channels",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -library=V",
      "config_export -output=C:\/Vitis\/Vitis_HLS\/IP_repo_export",
      "config_export -rtl=verilog",
      "config_export -vendor=Thomas",
      "config_export -version=1.3"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Convolution"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "Uncertainty": "2.16",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "Thomas",
    "Library": "V",
    "Name": "Convolution",
    "Version": "1.3",
    "DisplayName": "Convolution",
    "Revision": "2114085486",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "Thomas_V_Convolution_1_3.zip"
  },
  "Files": {
    "CSource": [
      "..\/source\/2D_Convolutie.h",
      "..\/source\/2D_Convolutie.c"
    ],
    "TestBench": ["..\/source\/2D_Convolutie_tb.c"],
    "Vhdl": [
      "impl\/vhdl\/Convolution_applyConvolution_1.vhd",
      "impl\/vhdl\/Convolution_control_s_axi.vhd",
      "impl\/vhdl\/Convolution_fadd_32ns_32ns_32_8_full_dsp_1.vhd",
      "impl\/vhdl\/Convolution_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/Convolution_gmem_m_axi.vhd",
      "impl\/vhdl\/Convolution_mul_63ns_32s_64_5_1.vhd",
      "impl\/vhdl\/Convolution_mul_63s_32s_64_5_1.vhd",
      "impl\/vhdl\/Convolution_sitofp_32ns_32_7_no_dsp_1.vhd",
      "impl\/vhdl\/Convolution_sparsemux_7_2_32_1_1.vhd",
      "impl\/vhdl\/Convolution.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Convolution_applyConvolution_1.v",
      "impl\/verilog\/Convolution_control_s_axi.v",
      "impl\/verilog\/Convolution_fadd_32ns_32ns_32_8_full_dsp_1.v",
      "impl\/verilog\/Convolution_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/Convolution_gmem_m_axi.v",
      "impl\/verilog\/Convolution_mul_63ns_32s_64_5_1.v",
      "impl\/verilog\/Convolution_mul_63s_32s_64_5_1.v",
      "impl\/verilog\/Convolution_sitofp_32ns_32_7_no_dsp_1.v",
      "impl\/verilog\/Convolution_sparsemux_7_2_32_1_1.v",
      "impl\/verilog\/Convolution.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/Convolution_v1_0\/data\/Convolution.mdd",
      "impl\/misc\/drivers\/Convolution_v1_0\/data\/Convolution.tcl",
      "impl\/misc\/drivers\/Convolution_v1_0\/data\/Convolution.yaml",
      "impl\/misc\/drivers\/Convolution_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/Convolution_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/Convolution_v1_0\/src\/xconvolution.c",
      "impl\/misc\/drivers\/Convolution_v1_0\/src\/xconvolution.h",
      "impl\/misc\/drivers\/Convolution_v1_0\/src\/xconvolution_hw.h",
      "impl\/misc\/drivers\/Convolution_v1_0\/src\/xconvolution_linux.c",
      "impl\/misc\/drivers\/Convolution_v1_0\/src\/xconvolution_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Convolution_fadd_32ns_32ns_32_8_full_dsp_1_ip.tcl",
      "impl\/misc\/Convolution_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/Convolution_sitofp_32ns_32_7_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Convolution.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "Convolution_fadd_32ns_32ns_32_8_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Convolution_fadd_32ns_32ns_32_8_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Convolution_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Convolution_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Convolution_sitofp_32ns_32_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name Convolution_sitofp_32ns_32_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "image_r_1",
          "access": "W",
          "description": "Data signal of image_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_r",
              "access": "W",
              "description": "Bit 31 to 0 of image_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "image_r_2",
          "access": "W",
          "description": "Data signal of image_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "image_r",
              "access": "W",
              "description": "Bit 63 to 32 of image_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "output_r_1",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "output_r_2",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 63 to 32 of output_r"
            }]
        },
        {
          "offset": "0x28",
          "name": "width",
          "access": "W",
          "description": "Data signal of width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "width",
              "access": "W",
              "description": "Bit 31 to 0 of width"
            }]
        },
        {
          "offset": "0x30",
          "name": "height",
          "access": "W",
          "description": "Data signal of height",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "height",
              "access": "W",
              "description": "Bit 31 to 0 of height"
            }]
        },
        {
          "offset": "0x38",
          "name": "channels",
          "access": "W",
          "description": "Data signal of channels",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "channels",
              "access": "W",
              "description": "Bit 31 to 0 of channels"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "image"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "width"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "height"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "channels"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "image"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "image"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Convolution",
      "BindInstances": "control_s_axi_U gmem_m_axi_U",
      "Instances": [{
          "ModuleName": "applyConvolution_1",
          "InstanceName": "grp_applyConvolution_1_fu_90",
          "BindInstances": "cmp223_fu_1628_p2 add_ln59_fu_1658_p2 icmp_ln59_fu_1667_p2 empty_fu_1672_p2 empty_25_fu_1678_p2 cmp18_not_fu_1683_p2 empty_26_fu_1709_p2 slt_fu_1693_p2 rev_fu_1714_p2 icmp_ln70_fu_1723_p2 add_ln68_1_fu_1728_p2 add_ln68_fu_1734_p2 icmp_ln70_1_fu_1755_p2 or_ln70_fu_1761_p2 empty_27_fu_1766_p2 mul_63s_32s_64_5_1_U5 icmp_ln72_fu_1779_p2 add_ln72_fu_1784_p2 icmp_ln73_fu_1798_p2 sitofp_32ns_32_7_no_dsp_1_U3 sparsemux_7_2_32_1_1_U6 fadd_32ns_32ns_32_8_full_dsp_1_U1 empty_44_fu_1820_p2 mul_63s_32s_64_5_1_U5 icmp_ln72_1_fu_1855_p2 add_ln72_1_fu_1860_p2 icmp_ln73_1_fu_1874_p2 sitofp_32ns_32_7_no_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U2 sparsemux_7_2_32_1_1_U7 fadd_32ns_32ns_32_8_full_dsp_1_U1 icmp_ln70_2_fu_1899_p2 xor_ln70_fu_1904_p2 or_ln70_1_fu_1936_p2 empty_47_fu_1940_p2 mul_63s_32s_64_5_1_U5 icmp_ln72_2_fu_1953_p2 add_ln72_2_fu_1958_p2 icmp_ln73_2_fu_1972_p2 sitofp_32ns_32_7_no_dsp_1_U3 xor_ln74_3_fu_2018_p2 sparsemux_7_2_32_1_1_U8 fadd_32ns_32ns_32_8_full_dsp_1_U1 empty_30_fu_1994_p2 mul_63ns_32s_64_5_1_U4 icmp_ln72_3_fu_2061_p2 add_ln72_3_fu_2066_p2 icmp_ln73_3_fu_2080_p2 sitofp_32ns_32_7_no_dsp_1_U3 sparsemux_7_2_32_1_1_U9 fadd_32ns_32ns_32_8_full_dsp_1_U1 empty_39_fu_2102_p2 mul_63ns_32s_64_5_1_U4 icmp_ln72_4_fu_2137_p2 add_ln72_4_fu_2142_p2 icmp_ln73_4_fu_2156_p2 sitofp_32ns_32_7_no_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U2 sparsemux_7_2_32_1_1_U10 fadd_32ns_32ns_32_8_full_dsp_1_U1 empty_41_fu_2178_p2 mul_63ns_32s_64_5_1_U4 icmp_ln72_5_fu_2213_p2 add_ln72_5_fu_2218_p2 icmp_ln73_5_fu_2232_p2 sitofp_32ns_32_7_no_dsp_1_U3 xor_ln74_fu_2282_p2 sparsemux_7_2_32_1_1_U11 fadd_32ns_32ns_32_8_full_dsp_1_U1 or_ln70_2_fu_2254_p2 p_cast19_fu_2258_p2 mul_63s_32s_64_5_1_U5 icmp_ln72_6_fu_2325_p2 add_ln72_6_fu_2330_p2 icmp_ln73_6_fu_2344_p2 sitofp_32ns_32_7_no_dsp_1_U3 sparsemux_7_2_32_1_1_U12 fadd_32ns_32ns_32_8_full_dsp_1_U1 p_cast21_fu_2366_p2 mul_63s_32s_64_5_1_U5 icmp_ln72_7_fu_2401_p2 add_ln72_7_fu_2406_p2 icmp_ln73_7_fu_2420_p2 sitofp_32ns_32_7_no_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U2 sparsemux_7_2_32_1_1_U13 fadd_32ns_32ns_32_8_full_dsp_1_U1 or_ln70_3_fu_2442_p2 p_cast22_fu_2446_p2 mul_63s_32s_64_5_1_U5 icmp_ln72_8_fu_2481_p2 add_ln72_8_fu_2486_p2 icmp_ln73_8_fu_2500_p2 sitofp_32ns_32_7_no_dsp_1_U3 xor_ln74_4_fu_2542_p2 sparsemux_7_2_32_1_1_U14 fadd_32ns_32ns_32_8_full_dsp_1_U1 icmp_ln80_fu_2581_p2 add_ln80_fu_2586_p2 icmp_ln81_fu_2600_p2 add_ln86_fu_2606_p2 add_ln86_1_fu_2693_p2 grp_fu_1607_p2 sparsemux_7_2_32_1_1_U15 add_ln317_fu_2661_p2 sub_ln18_fu_2675_p2 select_ln18_fu_2685_p3 lshr_ln18_fu_2723_p2 shl_ln18_fu_2729_p2 val_1_fu_2755_p3 result_2_fu_2762_p2 result_fu_2767_p3 icmp_ln83_fu_2782_p2 select_ln83_1_fu_2800_p3 or_ln83_fu_2808_p2 select_ln83_fu_2814_p3 grp_fu_1607_p2"
        }]
    },
    "Info": {
      "applyConvolution_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Convolution": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "applyConvolution_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "8.157"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_59_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_63_2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [
                  {
                    "Name": "VITIS_LOOP_72_5",
                    "TripCount": "",
                    "LatencyMin": "2",
                    "LatencyMax": "?",
                    "Latency": "2 ~ ?",
                    "PipelineII": "",
                    "PipelineDepthMin": "2",
                    "PipelineDepthMax": "27",
                    "PipelineDepth": "2 ~ 27"
                  },
                  {
                    "Name": "VITIS_LOOP_72_5",
                    "TripCount": "",
                    "LatencyMin": "2",
                    "LatencyMax": "?",
                    "Latency": "2 ~ ?",
                    "PipelineII": "",
                    "PipelineDepthMin": "2",
                    "PipelineDepthMax": "31",
                    "PipelineDepth": "2 ~ 31"
                  },
                  {
                    "Name": "VITIS_LOOP_72_5",
                    "TripCount": "",
                    "LatencyMin": "2",
                    "LatencyMax": "?",
                    "Latency": "2 ~ ?",
                    "PipelineII": "",
                    "PipelineDepthMin": "2",
                    "PipelineDepthMax": "28",
                    "PipelineDepth": "2 ~ 28"
                  },
                  {
                    "Name": "VITIS_LOOP_72_5",
                    "TripCount": "",
                    "LatencyMin": "2",
                    "LatencyMax": "?",
                    "Latency": "2 ~ ?",
                    "PipelineII": "",
                    "PipelineDepthMin": "2",
                    "PipelineDepthMax": "27",
                    "PipelineDepth": "2 ~ 27"
                  },
                  {
                    "Name": "VITIS_LOOP_72_5",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepthMin": "2",
                    "PipelineDepthMax": "31",
                    "PipelineDepth": "2 ~ 31"
                  },
                  {
                    "Name": "VITIS_LOOP_72_5",
                    "TripCount": "",
                    "LatencyMin": "2",
                    "LatencyMax": "?",
                    "Latency": "2 ~ ?",
                    "PipelineII": "",
                    "PipelineDepthMin": "2",
                    "PipelineDepthMax": "28",
                    "PipelineDepth": "2 ~ 28"
                  },
                  {
                    "Name": "VITIS_LOOP_72_5",
                    "TripCount": "",
                    "LatencyMin": "2",
                    "LatencyMax": "?",
                    "Latency": "2 ~ ?",
                    "PipelineII": "",
                    "PipelineDepthMin": "2",
                    "PipelineDepthMax": "27",
                    "PipelineDepth": "2 ~ 27"
                  },
                  {
                    "Name": "VITIS_LOOP_72_5",
                    "TripCount": "",
                    "LatencyMin": "2",
                    "LatencyMax": "?",
                    "Latency": "2 ~ ?",
                    "PipelineII": "",
                    "PipelineDepthMin": "2",
                    "PipelineDepthMax": "31",
                    "PipelineDepth": "2 ~ 31"
                  },
                  {
                    "Name": "VITIS_LOOP_72_5",
                    "TripCount": "",
                    "LatencyMin": "2",
                    "LatencyMax": "?",
                    "Latency": "2 ~ ?",
                    "PipelineII": "",
                    "PipelineDepthMin": "2",
                    "PipelineDepthMax": "27",
                    "PipelineDepth": "2 ~ 27"
                  },
                  {
                    "Name": "VITIS_LOOP_80_6",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepthMin": "11",
                    "PipelineDepthMax": "17",
                    "PipelineDepth": "11 ~ 17"
                  }
                ]
              }]
          }],
        "Area": {
          "DSP": "19",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "8",
          "FF": "8412",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "9119",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "17",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Convolution": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "2.16",
          "Estimate": "8.157"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "19",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "8",
          "FF": "9789",
          "AVAIL_FF": "106400",
          "UTIL_FF": "9",
          "LUT": "10509",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "19",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-16 09:06:59 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
