. Synchronous data transfer protocol
. Cycles synched between CPU, bus master, and DMA
. 33 MB ps data transfer for bursting bus master or DMA
. Automatic conÔ¨Åguration of board and expansion cards
. Full bus master capability
. Good bus arbitration
. Sharable IRQs, DMA channels
. Backward compatible with ISA
. Some acceptance outside of the PC architecture
. High cost