############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "edge_det/edge_det_label1"
set_directive_pipeline "edge_det/edge_det_label2"
set_directive_pipeline "edge_det/edge_det_label3"
set_directive_pipeline "edge_det/edge_det_label4"
set_directive_pipeline "convolution/convolution_label5"
set_directive_pipeline "convolution/convolution_label6"
