@inproceedings{spatial_koeplinger,
 author = {Koeplinger, David and Feldman, Matthew and Prabhakar, Raghu and Zhang, Yaqi and Hadjis, Stefan and Fiszel, Ruben and Zhao, Tian and Nardi, Luigi and Pedram, Ardavan and Kozyrakis, Christos and Olukotun, Kunle},
 title = {Spatial: A Language and Compiler for Application Accelerators},
 booktitle = {Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI 2018},
 year = {2018},
 isbn = {978-1-4503-5698-5},
 location = {Philadelphia, PA, USA},
 pages = {296--311},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/3192366.3192379},
 doi = {10.1145/3192366.3192379},
 acmid = {3192379},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CGRAs, FPGAs, compilers, domain-specific languages, hardware accelerators, high-level synthesis, reconfigurable architectures},
}

@inproceedings{dse_koeplinger,
author={David Koeplinger and Raghu Prabhakar and Yaqi Zhang and Christina Delimitrou and Christos Kozyrakis and Kunle Olukotun},
booktitle={2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)},
title={Automatic Generation of Efficient Accelerators for Reconfigurable Hardware},
year={2016},
volume={},
number={},
pages={115-127},
keywords={estimation theory;field programmable gate arrays;neural chips;random-access storage;reconfigurable architectures;CPU code;LUT packing;application-specific accelerator;automatic design space exploration;automatic generation;block RAM duplication;design-level artificial neural network;general purpose processor;hardware place-and-route tool;high-level FPGA design tool;high-level language;high-level programming;hybrid area estimation technique;off-chip memory access;optional coarse-grained pipelining;parallel pattern;parallelization factor;reconfigurable hardware;resource estimation;template-level model;tile size;Design tools;Estimation;Field programmable gate arrays;Hardware;Pipeline processing;Space exploration;FPGAs;application-specific accelerators;design space exploration;hardware definition language;hardware generation;parallel patterns;reconfigurable hardware},
doi={10.1109/ISCA.2016.20},
ISSN={1063-6897},
month={June},}

@Article{igraph,
  title = {The igraph software package for complex network research},
  author = {Gabor Csardi and Tamas Nepusz},
  journal = {InterJournal},
  volume = {Complex Systems},
  pages = {1695},
  year = {2006},
  url = {http://igraph.org},
}

@article{dramsim,
 author = {Wang, David and Ganesh, Brinda and Tuaycharoen, Nuengwong and Baynes, Kathleen and Jaleel, Aamer and Jacob, Bruce},
 title = {DRAMsim: A Memory System Simulator},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {November 2005},
 volume = {33},
 number = {4},
 month = nov,
 year = {2005},
 issn = {0163-5964},
 pages = {100--107},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/1105734.1105748},
 doi = {10.1145/1105734.1105748},
 acmid = {1105748},
 publisher = {ACM},
 address = {New York, NY, USA},
}
[download]

@inproceedings{jiang2013detailed,
  title={A Detailed and Flexible Cycle-Accurate Network-on-Chip Simulator},
  author={Jiang, Nan and Balfour, James and Becker, Daniel U and Towles, Brian and Dally, William J and Michelogiannakis, George and Kim, John},
  booktitle={Performance Analysis of Systems and Software (ISPASS), 2013 IEEE International Symposium on},
  pages={86--96},
  year={2013},
  doi={10.1109/ISPASS.2013.6557149},
  organization={IEEE}
}

@phdthesis{becker2012efficient,
  title={Efficient Microarchitecture for Network-on-Chip Routers},
  author={Becker, Daniel Ulf},
  year={2012},
  school={Stanford University, Palo Alto}
}

@article{valiant1982scheme,
  title={A Scheme for Fast Parallel Communication},
  author={Valiant, Leslie G.},
  journal={SIAM journal on computing},
  volume={11},
  number={2},
  pages={350--361},
  year={1982},
  publisher={SIAM}
}

@incollection{mackworth1981consistency,
  title={Consistency in Networks of Relations},
  author={Mackworth, Alan K},
  booktitle={Readings in Artificial Intelligence},
  pages={69--78},
  year={1981},
  publisher={Elsevier}
}

@inproceedings{van2009static,
  title={Static Versus Scheduled Interconnect in Coarse-Grained Reconfigurable Arrays},
  author={Van Essen, Brian and Wood, Aaron and Carroll, Allan and Friedman, Stephen and Panda, Robin and Ylvisaker, Benjamin and Ebeling, Carl and Hauck, Scott},
  doi={10.1109/FPL.2009.5272293},
  booktitle={Field Programmable Logic and Applications, 2009. FPL 2009. International Conference on},
  pages={268--275},
  year={2009},
  organization={IEEE}
}

@inproceedings{dimitroulakos2006exploring,
  title={Exploring the Design Space of an Optimized Compiler Approach for Mesh-like Coarse-Grained Reconfigurable Architectures},
  author={Dimitroulakos, Grigoris and Galanis, Michalis D and Goutis, Constantinos E},
  booktitle={Parallel and Distributed Processing Symposium, 2006. IPDPS 2006. 20th International},
  pages={10--pp},
  year={2006},
  doi={10.1109/IPDPS.2006.1639349},
  organization={IEEE}
}

@online{wave,
  url={https://wavecomp.ai/wp-content/uploads/2018/12/WP_CGRA.pdf},
  title={A Coarse Grain Reconfigurable Array (CGRA) for Statically Scheduled Data Flow Computing},
  author={Nicol, Chris},
  organization={Wave Computing}
}

@article{ozturk2010compiler,
  title={Compiler Directed Network-on-Chip Reliability Enhancement for Chip Multiprocessors},
  author={Ozturk, Ozcan and Kandemir, Mahmut and Irwin, Mary J and Narayanan, Sri HK},
  journal={ACM Sigplan Notices},
  doi={10.1145/1755951.1755902},
  volume={45},
  number={4},
  pages={85--94},
  year={2010},
  publisher={ACM}
}

@inproceedings{ababei2011energy,
  title={Energy and Reliability Oriented Mapping for Regular Networks-on-Chip},
  author={Ababei, Cristinel and Kia, Hamed Sajjadi and Yadav, Om Prakash and Hu, Jingcao},
  booktitle={Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip},
  pages={121--128},
  year={2011},
  doi={10.1145/1999946.1999966},
  organization={ACM}
}

@article{kapre2011noc,
  title={An {NoC} Traffic Compiler for Efficient {FPGA} Implementation of Sparse Graph-Oriented Workloads},
  author={Kapre, Nachiket and Dehon, Andr{\'e}},
  journal={International Journal of Reconfigurable Computing},
  volume={2011},
  year={2011},
  doi={10.1155/2011/745147},
  publisher={Hindawi}
}

@inproceedings{dally2001route,
  title={Route Packets, not Wires: On-chip Interconnection Networks},
  author={Dally, William J and Towles, Brian},
  booktitle={Design Automation Conference, 2001. Proceedings},
  pages={684--689},
  year={2001},
  organization={IEEE}
}

@inproceedings{booksim,
  title={A Detailed and Flexible Cycle-accurate Network-on-Chip Simulator},
  author={Jiang, Nan and Balfour, James and Becker, Daniel U and Towles, Brian and Dally, William J and Michelogiannakis, George and Kim, John},
  booktitle={Performance Analysis of Systems and Software (ISPASS), 2013 IEEE International Symposium on},
  pages={86--96},
  year={2013},
  organization={IEEE}
}

@inproceedings{plasticine,
  title={Plasticine: A Reconfigurable Architecture For Parallel Paterns},
  author={Prabhakar, Raghu and Zhang, Yaqi and Koeplinger, David and Feldman, Matt and Zhao, Tian and Hadjis, Stefan and Pedram, Ardavan and Kozyrakis, Christos and Olukotun, Kunle},
  booktitle={Proceedings of the 44th Annual International Symposium on Computer Architecture},
  pages={389--402},
  doi={10.1145/3079856.3080256},
  year={2017},
  organization={ACM}
}


@article{coffman1971system,
  title={System Deadlocks},
  author={Coffman, Edward G and Elphick, Melanie and Shoshani, Arie},
  journal={ACM Computing Surveys (CSUR)},
  volume={3},
  number={2},
  pages={67--78},
  year={1971},
  publisher={ACM}
}

@article{raw,
 author = {Taylor, Michael Bedford and Kim, Jason and Miller, Jason and Wentzlaff, David and Ghodrat, Fae and Greenwald, Ben and Hoffman, Henry and Johnson, Paul and Lee, Jae-Wook and Lee, Walter and Ma, Albert and Saraf, Arvind and Seneski, Mark and Shnidman, Nathan and Strumpen, Volker and Frank, Matt and Amarasinghe, Saman and Agarwal, Anant},
 title = {The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs},
 journal = {IEEE Micro},
 issue_date = {March 2002},
 volume = {22},
 number = {2},
 month = mar,
 year = {2002},
 issn = {0272-1732},
 pages = {25--35},
 numpages = {11},
 url = {https://doi.org/10.1109/MM.2002.997877},
 doi = {10.1109/MM.2002.997877},
 acmid = {624515},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
}

@article{tile,
 author = {Wentzlaff, David and Griffin, Patrick and Hoffmann, Henry and Bao, Liewei and Edwards, Bruce and Ramey, Carl and Mattina, Matthew and Miao, Chyi-Chang and Brown III, John F. and Agarwal, Anant},
 title = {On-Chip Interconnection Architecture of the Tile Processor},
 journal = {IEEE Micro},
 issue_date = {September 2007},
 volume = {27},
 number = {5},
 month = sep,
 year = {2007},
 issn = {0272-1732},
 pages = {15--31},
 numpages = {17},
 url = {http://dx.doi.org/10.1109/MM.2007.89},
 doi = {10.1109/MM.2007.89},
 acmid = {1320834},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
 keywords = {MIMD processors, MIMD processors, on-chip interconnection networks, multicore architectures, mesh networks, parallel architectures, mesh networks, multicore architectures, on-chip interconnection networks, parallel architectures},
}

@INPROCEEDINGS{trips,
author={Karthikeyan Sankaralingam and Ramadass Nagarajan and Haiming Liu and Changkyu Kim and Jaehyuk Huh and Doug Burger and Stephen W. Keckler and Charles R. Moore},
booktitle={30th Annual International Symposium on Computer Architecture, 2003. Proceedings.},
title={Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture},
year={2003},
volume={},
number={},
pages={422-433},
keywords={parallel architectures;grid computing;performance evaluation;system-on-chip;multi-threading;concurrency control;storage allocation;cache storage;ILP;instruction-level parallelism;TLP;thread-level parallelism;DLP;data-level parallelism;polymorphous TRIPS architecture;on-chip memory system;out-of-order grid processor core;wide-issue grid processor core;fine-grained parallelism;cache storage;performance evaluation;Parallel processing;Computer architecture;Hardware;Concurrent computing;Out of order;Microprocessors;Streaming media;Process design;Space technology;Field programmable gate arrays},
doi={10.1109/ISCA.2003.1207019},
ISSN={1063-6897},
month={June},}

@inproceedings{piton,
 author = {Balkind, Jonathan and McKeown, Michael and Fu, Yaosheng and Nguyen, Tri and Zhou, Yanqi and Lavrov, Alexey and Shahrad, Mohammad and Fuchs, Adi and Payne, Samuel and Liang, Xiaohua and Matl, Matthew and Wentzlaff, David},
 title = {OpenPiton: An Open Source Manycore Research Framework},
 booktitle = {Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS '16},
 year = {2016},
 isbn = {978-1-4503-4091-5},
 location = {Atlanta, Georgia, USA},
 pages = {217--232},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/2872362.2872414},
 doi = {10.1145/2872362.2872414},
 acmid = {2872414},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {manycore, multicore, open-source},
}

@inproceedings{son,
 author = {Taylor, Michael Bedford and Lee, Walter and Amarasinghe, Saman and Agarwal, Anant},
 title = {Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architectures},
 booktitle = {Proceedings of the 9th International Symposium on High-Performance Computer Architecture},
 series = {HPCA '03},
 year = {2003},
 isbn = {0-7695-1871-0},
 pages = {341--353},
 doi={10.1109/HPCA.2003.1183551},
 url = {http://dl.acm.org/citation.cfm?id=822080.822819},
 acmid = {822819},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@article{trips-network,
 author = {Gratz, Paul and Kim, Changkyu and Sankaralingam, Karthikeyan and Hanson, Heather and Shivakumar, Premkishore and Keckler, Stephen W. and Burger, Doug},
 title = {On-Chip Interconnection Networks of the TRIPS Chip},
 journal = {IEEE Micro},
 issue_date = {September 2007},
 volume = {27},
 number = {5},
 month = sep,
 year = {2007},
 issn = {0272-1732},
 pages = {41--50},
 numpages = {10},
 url = {http://dx.doi.org/10.1109/MM.2007.90},
 doi = {10.1109/MM.2007.90},
 acmid = {1320836},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
 keywords = {communication, distributed architectures, multicore architectures, networking, on-chip interconnection networks, on-chip interconnection networks, multicore architectures, distributed architectures, packet-switching networks, communication, networking, packet-switching networks},
}

@inproceedings{scorpio,
 author = {Daya, Bhavya K. and Chen, Chia-Hsin Owen and Subramanian, Suvinay and Kwon, Woo-Cheol and Park, Sunghyun and Krishna, Tushar and Holt, Jim and Chandrakasan, Anantha P. and Peh, Li-Shiuan},
 title = {SCORPIO: A 36-core Research Chip Demonstrating Snoopy Coherence on a Scalable Mesh NoC with In-network Ordering},
 booktitle = {Proceeding of the 41st Annual International Symposium on Computer Architecuture},
 series = {ISCA '14},
 year = {2014},
 isbn = {978-1-4799-4394-4},
 location = {Minneapolis, Minnesota, USA},
 pages = {25--36},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=2665671.2665680},
 acmid = {2665680},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
}

@inproceedings{ti,
 author = {Parashar, Angshuman and Pellauer, Michael and Adler, Michael and Ahsan, Bushra and Crago, Neal and Lustig, Daniel and Pavlov, Vladimir and Zhai, Antonia and Gambhir, Mohit and Jaleel, Aamer and Allmon, Randy and Rayess, Rachid and Maresh, Stephen and Emer, Joel},
 title = {Triggered Instructions: A Control Paradigm for Spatially-programmed Architectures},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 series = {ISCA '13},
 year = {2013},
 isbn = {978-1-4503-2079-5},
 location = {Tel-Aviv, Israel},
 pages = {142--153},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2485922.2485935},
 doi = {10.1145/2485922.2485935},
 acmid = {2485935},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {reconfigurable accelerators, spatial programming},
}

@INPROCEEDINGS{dynaspam,
author={F. Liu and H. Ahn and S. R. Beard and T. Oh and D. I. August},
booktitle={2015 ACM/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA)},
title={DynaSpAM: Dynamic Spatial Architecture Mapping using Out of Order Instruction Schedules},
year={2015},
volume={},
number={},
pages={541-553},
keywords={program diagnostics;program processors;scheduling;software architecture;DynaSpAM;dynamic spatial architecture mapping;out of order instruction schedules;program mapping;spatial fabric;static methods;hardware generations;OOO superscalar processors;OOO pipeline;OOO processor;optimized mapping;processor scheduler;memory dependences;scheduling instructions;geomean speedup;Rodinia benchmark suite;energy consumption;Fabrics;Pipelines;Lead;Hardware;Registers;Buffer storage},
doi={10.1145/2749469.2750414},
ISSN={1063-6897},
month={June},}

@inproceedings{dyser,
 author = {Govindaraju, Venkatraman and Ho, Chen-Han and Sankaralingam, Karthikeyan},
 title = {Dynamically Specialized Datapaths for Energy Efficient Computing},
 booktitle = {Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture},
 series = {HPCA '11},
 year = {2011},
 isbn = {978-1-4244-9432-3},
 pages = {503--514},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=2014698.2014884},
 doi={10.1109/HPCA.2011.5749755},
 acmid = {2014884},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@article{wavescalar,
 author = {Swanson, Steven and Schwerin, Andrew and Mercaldi, Martha and Petersen, Andrew and Putnam, Andrew and Michelson, Ken and Oskin, Mark and Eggers, Susan J.},
 title = {The WaveScalar Architecture},
 journal = {ACM Trans. Comput. Syst.},
 issue_date = {May 2007},
 volume = {25},
 number = {2},
 month = may,
 year = {2007},
 issn = {0734-2071},
 pages = {4:1--4:54},
 articleno = {4},
 numpages = {54},
 url = {http://doi.acm.org/10.1145/1233307.1233308},
 doi = {10.1145/1233307.1233308},
 acmid = {1233308},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {WaveScalar, dataflow computing, multithreading},
}

@INPROCEEDINGS{hrl,
author={Mingyu Gao and Christos Kozyrakis},
booktitle={2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)},
title={HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing},
year={2016},
volume={},
number={},
pages={126-137},
keywords={field programmable gate arrays;power aware computing;reconfigurable architectures;flexible reconfigurable logic;near-data processing;energy constraints;Dennard scaling;in-memory analytics;3D integration technology;near-data processing architectures;NDP architectures;logic layer;NDP compute units;vertical memory channel bandwidth;fine-grained reconfigurable logic;coarse-grained reconfigurable logic;programmable cores;bit-level reconfiguration;data layouts;heterogeneous reconfigurable logic;HRL;NDP systems;CGRA arrays;FPGA arrays;fine-grained logic blocks;coarse-grained logic blocks;power efficiency;MapReduce;routing networks;control signals;data signals;graph processing;deep neural networks;Field programmable gate arrays;Arrays;Three-dimensional displays;Bandwidth;Random access memory;Layout},
doi={10.1109/HPCA.2016.7446059},
ISSN={2378-203X},
month={March},}

@INPROCEEDINGS{piperench,
author={Seth C. Goldstein and Herman Schmit and Matthew Moe and Mihai Budiu and Srihari Cadambi and R. Reed Taylor and Ronald Laufer},
booktitle={Proceedings of the 26th International Symposium on Computer Architecture (Cat. No.99CB36367)},
title={PipeRench: a coprocessor for streaming multimedia acceleration},
year={1999},
volume={},
number={},
pages={28-39},
keywords={coprocessors;multimedia systems;reduced instruction set computing;reconfigurable architectures;performance evaluation;PipeRench;coprocessor;multimedia acceleration streaming;mixed-width data;reconfigurable fabric architecture;configurations;performance speedup;RISC processor;Streaming media;Coprocessors;Acceleration;Computer architecture;Fabrics;Robustness;Optimizing compilers;Silicon;Kernel;Reduced instruction set computing},
doi={10.1109/ISCA.1999.765937},
ISSN={1063-6897},
month={May},}

@inproceedings{tartan,
 author = {Mishra, Mahim and Callahan, Timothy J. and Chelcea, Tiberiu and Venkataramani, Girish and Goldstein, Seth C. and Budiu, Mihai},
 title = {Tartan: Evaluating Spatial Computation for Whole Program Execution},
 booktitle = {Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS XII},
 year = {2006},
 isbn = {1-59593-451-0},
 location = {San Jose, California, USA},
 pages = {163--174},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1168857.1168878},
 doi = {10.1145/1168857.1168878},
 acmid = {1168878},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {asynchronous circuits, dataflow machine, defect tolerance, low power, reconfigurable hardware, spatial computation},
}

@inproceedings{elasticCGRAs,
 author = {Huang, Yuanjie and Ienne, Paolo and Temam, Olivier and Chen, Yunji and Wu, Chengyong},
 title = {Elastic CGRAs},
 booktitle = {Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '13},
 year = {2013},
 isbn = {978-1-4503-1887-7},
 location = {Monterey, California, USA},
 pages = {171--180},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2435264.2435296},
 doi = {10.1145/2435264.2435296},
 acmid = {2435296},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CGRA, dataflow, elastic circuit, reconfigurable computing},
}

@inproceedings{hycube,
 author = {Karunaratne, Manupa and Mohite, Aditi Kulkarni and Mitra, Tulika and Peh, Li-Shiuan},
 title = {HyCUBE: A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect},
 booktitle = {Proceedings of the 54th Annual Design Automation Conference 2017},
 series = {DAC '17},
 year = {2017},
 isbn = {978-1-4503-4927-7},
 location = {Austin, TX, USA},
 pages = {45:1--45:6},
 articleno = {45},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/3061639.3062262},
 doi = {10.1145/3061639.3062262},
 acmid = {3062262},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@INPROCEEDINGS{dse-raw,
author={Csaba Andras Moritz and Donald Yeung and Anant Agarwal},
booktitle={Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251)},
title={Exploring Optimal Cost-Performance Designs for Raw Microprocessors},
year={1998},
volume={},
number={},
pages={12-27},
keywords={microprocessor chips;field programmable gate arrays;VLSI;performance evaluation;optimal cost-performance designs;MIT Raw microprocessor;VLSI technology;processing element;static two-dimensional interconnect;fine-grain instruction-level parallelism;FPGA;grain size;analytical framework;architectural model;VLSI cost analysis;optimization process;Microprocessors;Tiles;Very large scale integration;Grain size;Electronics industry;Transistors;Parallel processing;Job shop scheduling;Processor scheduling;Hardware},
doi={10.1109/FPGA.1998.707877},
ISSN={},
month={April},}

@ARTICLE{dse-tvlsi,
author={Yoonjin Kim and Rabi N. Mahapatra and Kiyoung Choi},
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
title={Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture},
year={2010},
volume={18},
number={10},
pages={1471-1482},
keywords={power aware computing;reconfigurable architectures;resource allocation;signal processing;design space exploration;resource utilization;coarse-grained reconfigurable architecture;power consumption;embedded systems;DSP application domain;digital signal processing;array components;area/delay-critical resources;resource pipelining;resource sharing;processing element array;Space exploration;Resource management;Reconfigurable architectures;Digital signal processing;Energy consumption;Embedded system;Signal design;Design optimization;Pipeline processing;Delay;Coarse-grained reconfigurable architecture (CGRA);embedded systems;loop pipelining;low power;system on chip (SoC)},
doi={10.1109/TVLSI.2009.2025280},
ISSN={1063-8210},
month={Oct},}

@INPROCEEDINGS{dse-date,
author={Nikhil Bansal and Sumit Gupta and Nikil Dutt and Alex Nicolau and Rajesh Gupta},
booktitle={Proceedings Design, Automation and Test in Europe Conference and Exhibition},
title={Network Topology Exploration of Mesh-based Coarse-Grain Reconfigurable Architectures},
year={2004},
volume={1},
number={},
pages={474-479},
keywords={network topology;reconfigurable architectures;processor scheduling;multiprocessor interconnection networks;application specific integrated circuits;field programmable gate arrays;signal processing;network topology;mesh-based reconfigurable architectures;coarse-grain reconfigurable architectures;processing elements;processing element interconnection;processing element scheduling;communication delays;digital signal processing;DSP benchmarks;spiral traversal strategy;reconfigurable fabrics;microprocessors;FPGA;field programmable gate arrays;ASIC;application specific integrated circuits;arithmetic logic units;mesh-like network;Network topology;Reconfigurable architectures;Scheduling;Digital signal processing;Delay effects;Microprocessors;Computer science;Field programmable gate arrays;Parallel processing;Routing},
doi={10.1109/DATE.2004.1268891},
ISSN={1530-1591},
month={Feb},}

@INPROCEEDINGS{dse-kressarray,
author={Reiner Hartenstein and Michael Herz and Thomas Hoffmann and Ulrich Nageldinger},
booktitle={Proceedings 2000. Design Automation Conference (DAC)} ,
title={KressArray Xplorer: A New CAD Environment to Optimize Reconfigurable Datapath Array Architectures},
year={2000},
volume={},
number={},
pages={163-168},
doi={10.1109/ASPDAC.2000.835089},
keywords={reconfigurable architectures;circuit CAD;programmable logic arrays;circuit optimisation;microprocessor chips;integrated circuit layout;KressArray Xplorer;CAD environment;reconfigurable datapath array architectures;design-space exploration;coarse grain reconfigurable architectures;optimal solution;estimator;heuristic algorithm;graphic editor;performance analysis;iterative methods;C language;Systolic arrays;Space exploration;Field programmable gate arrays;Reconfigurable logic;Design automation;Algorithm design and analysis;Heuristic algorithms;Iterative algorithms;Graphics;Performance analysis},
doi={10.1109/ASPDAC.2000.835089},
ISSN={},
month={Jan},}

%booktitle={Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106)},

@InProceedings{dse-adres,
author="Bouwens, Frank
and Berekovic, Mladen
and Kanstein, Andreas
and Gaydadjiev, Georgi",
editor="Diniz, Pedro C.
and Marques, Eduardo
and Bertels, Koen
and Fernandes, Marcio Merino
and Cardoso, Jo{\~a}o M. P.",
title="Architectural Exploration of the ADRES Coarse-Grained Reconfigurable Array",
booktitle="Reconfigurable Computing: Architectures, Tools and Applications",
year="2007",
publisher="Springer Berlin Heidelberg",
address="Berlin, Heidelberg",
pages="1--13",
abstract="Reconfigurable computational architectures are envisioned to deliver power efficient, high performance, flexible platforms for embedded systems design. The coarse-grained reconfigurable architecture ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) and its compiler offer a tool flow to design sparsely interconnected 2D array processors with an arbitrary number of functional units, register files and interconnection topologies. This article presents an architectural exploration methodology and its results for the first implementation of the ADRES architecture on a 90nm standard-cell technology. We analyze performance, energy and power trade-offs for two typical kernels from the multimedia and wireless domains: IDCT and FFT. Architecture instances of different sizes and interconnect structures are evaluated with respect to their power versus performance trade-offs. An optimized architecture is derived. A detailed power breakdown for the individual components of the selected architecture is presented.",
isbn="978-3-540-71431-6"
}

@INPROCEEDINGS{sunmap,
author={Srinivasan Murali and Giovanni De Micheli},
booktitle={Proceedings. 41st Design Automation Conference, 2004.},
title={SUNMAP: a Tool for Automatic Topology Selection and Generation for NoCs},
year={2004},
volume={},
number={},
pages={914-919},
keywords={Network-on-a-chip;Network topology;Switches;System-on-a-chip;Delay;Telecommunication traffic;Libraries;Power dissipation;Bandwidth;Algorithm design and analysis},
doi={10.1145/996566.996809},
ISSN={0738-100X},
month={July},}

@INPROCEEDINGS{ppa,
author={Hyunchul Park and Yongjun Park and Scott Mahlke},
booktitle={2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)},
title={Polymorphic Pipeline Array: A Flexible Multicore Accelerator with Virtualized Execution for Mobile Multimedia Applications},
year={2009},
doi={10.1145/1669112.1669160},
volume={},
number={},
pages={370-380},
keywords={microprocessor chips;mobile computing;mobile radio;multimedia communication;pipeline processing;polymorphic pipeline array;flexible multicore accelerator;virtualized execution;mobile multimedia applications;mobile computing;smart phones;netbooks;personal digital assistants;mobile devices;3D graphics;multimedia algorithms;data access;coarse-grain hardware pipeline;Pipelines;Multicore processing;Application virtualization;Signal processing algorithms;Streaming media;Hardware;Parallel processing;Mobile computing;Computer applications;Smart phones;Programmable Accelerator;Software Pipelining;Virtualization},
doi={},
ISSN={1072-4451},
month={Dec},}

@InProceedings{adres,
author="Mei, Bingfeng
and Vernalde, Serge
and Verkest, Diederik
and De Man, Hugo
and Lauwereins, Rudy",
editor="Y. K. Cheung, Peter
and Constantinides, George A.",
title="ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix",
booktitle="Field Programmable Logic and Application",
year="2003",
publisher="Springer Berlin Heidelberg",
address="Berlin, Heidelberg",
doi={10.1007/978-3-540-45234-8_7},
pages="61--70",
abstract="The coarse-grained reconfigurable architectures have advantages over the traditional FPGAs in terms of delay, area and configuration time. To execute entire applications, most of them combine an instruction set processor(ISP) and a reconfigurable matrix. However, not much attention is paid to the integration of these two parts, which results in high communication overhead and programming difficulty. To address this problem, we propose a novel architecture with tightly coupled very long instruction word (VLIW) processor and coarse-grained reconfigurable matrix. The advantages include simplified programming model, shared resource costs, and reduced communication overhead. To exploit this architecture, our previously developed compiler framework is adapted to the new architecture. The results show that the new architecture has good performance and is very compiler-friendly.",
isbn="978-3-540-45234-8"
}

@inproceedings{kress,
  title={A Fast Reconfigurable ALU for Xputers},
  author={Rainer Kress},
  year={1996}
}

@ARTICLE{cgraSurvey1,
author={Russel Tessier and Kenneth Pocek and Andr\'{e} DeHon},
journal={Proceedings of the IEEE},
title={Reconfigurable Computing Architectures},
year={2015},
volume={103},
number={3},
pages={332-354},
keywords={field programmable gate arrays;reconfigurable architectures;reconfigurable computing architectures;computational tasks;hardware performance efficiency;hardware energy efficiency;software flexibility;real-time performance;operational lifecycle;body-of-knowledge;compute models;run-time reconfiguration;Field programmable gate arrays;Program processors;Reconfigurable architectures;Logic gates;Computational modeling;Product life cycle management;Field programmable gate arrays;reconfigurable architectures;reconfigurable computing;reconfigurable logic},
doi={10.1109/JPROC.2014.2386883},
ISSN={0018-9219},
month={March},}

@article{cgraSurvey2,
  title={Coarse-Grained Reconfigurable Array: Architecture and Application Mapping},
  author={Kiyoung Choi},
  journal={IPSJ Transactions on System LSI Design Methodology},
  volume={4},
  number={ },
  pages={31-46},
  year={2011},
  doi={10.2197/ipsjtsldm.4.31}
}

@article{ocn-synthesis,
author = {Jerger, Natalie Enright and Krishna, Tushar and Peh, Li-Shiuan},
title = {On-Chip Networks, Second Edition},
journal = {Synthesis Lectures on Computer Architecture},
volume = {12},
number = {3},
pages = {1-210},
year = {2017},
doi = {10.2200/S00772ED1V01Y201704CAC040}
}

%URL = {
%        https://doi.org/10.2200/S00772ED1V01Y201704CAC040

%},
%eprint = {
        %https://doi.org/10.2200/S00772ED1V01Y201704CAC040

%}

@article{ocn-cmp,
 author = {Sanchez, Daniel and Michelogiannakis, George and Kozyrakis, Christos},
 title = {An Analysis of On-chip Interconnection Networks for Large-scale Chip Multiprocessors},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {April 2010},
 volume = {7},
 number = {1},
 month = may,
 year = {2010},
 issn = {1544-3566},
 pages = {4:1--4:28},
 articleno = {4},
 numpages = {28},
 url = {http://doi.acm.org/10.1145/1756065.1736069},
 doi = {10.1145/1756065.1736069},
 acmid = {1736069},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Networks-on-chip, chip multiprocessors, hierarchical networks},
}

@article{bus-fpga,
 author = {Ye, Andy and Rose, Jonathan},
 title = {Using Bus-based Connections to Improve Field-Programmable Gate-array Density for Implementing Datapath Circuits},
 journal = {IEEE Trans. Very Large Scale Integr. Syst.},
 issue_date = {May 2006},
 volume = {14},
 number = {5},
 month = may,
 year = {2006},
 issn = {1063-8210},
 pages = {462--473},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/TVLSI.2006.876095},
 doi = {10.1109/TVLSI.2006.876095},
 acmid = {1962132},
 publisher = {IEEE Educational Activities Department},
 address = {Piscataway, NJ, USA},
 keywords = {Area efficiency, area efficiency, datapath regularity, field-programmable gate arrays (FPGAs), reconfigurable fabric, routing architecture},
}

@inproceedings{staticVC-isca,
 author = {Kinsy, Michel A. and Cho, Myong Hyon and Wen, Tina and Suh, Edward and van Dijk, Marten and Devadas, Srinivas},
 title = {Application-aware Deadlock-free Oblivious Routing},
 booktitle = {Proceedings of the 36th Annual International Symposium on Computer Architecture},
 series = {ISCA '09},
 year = {2009},
 isbn = {978-1-60558-526-0},
 location = {Austin, TX, USA},
 pages = {208--219},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1555754.1555782},
 doi = {10.1145/1555754.1555782},
 acmid = {1555782},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {oblivious routing, on-chip interconnection networks, systems-on-chip},
}

@INPROCEEDINGS{staticVC-nocs,
author={Keun Sup Shim and Myong Hyon Cho and Michel Kinsy and Tina Wen and Mieszko Lis and G. Edward Suh and Srinivas Devadas},
booktitle={2009 3rd ACM/IEEE International Symposium on Networks-on-Chip},
title={Static Virtual Channel Allocation in Oblivious Routing},
year={2009},
volume={},
number={},
pages={38-43},
keywords={network routing;network-on-chip;static virtual channel allocation;oblivious routing;deadlock freedom;bandwidth-sensitive oblivious routing scheme;Channel allocation;Routing;Virtual colonoscopy;Switches;Buffer storage;System recovery;Computer science;Artificial intelligence;Laboratories;Organizing},
doi={10.1109/NOCS.2009.5071443},
ISSN={},
month={May},}

@INPROCEEDINGS{turnModel,
author={Christopher J. Glass and Lionel M. Ni},
booktitle={[1992] Proceedings the 19th Annual International Symposium on Computer Architecture},
title={The Turn Model for Adaptive Routing},
year={1992},
volume={},
number={},
pages={278-287},
keywords={Routing;Delay;System recovery;Network topology;Permission;Packet switching;Buffer storage;Communication switching;Switching circuits;Glass},
doi={10.1109/ISCA.1992.753324},
ISSN={},
month={May},}

@inproceedings{baidu,
author = {Ouyang, Jian and Lin, Shiding and Qi, Wei and Wang, Yong and Yu, Bo and Jiang, Song},
title = {SDA: Software-Defined Accelerator for LargeScale DNN Systems},
doi={10.1109/HOTCHIPS.2014.7478821},
year = {2014},
series = {Hot Chips 26},
}

@inproceedings{xilinx-acap,
author = {Noguera, Juanjo and Dick, Chris and Kathail, Vinod and Singh, Gaurav and Vissers, Kees and Wittig, Ralph},
title = {Xilinx Project Everest: `HW/SW Programmable Engine'},
url   = {http://www.hotchips.org/hc30/2conf/2.03_Xilinx_Juanjo_XilinxSWPEHotChips20180819.pdf},
year = {2018},
series = {Hot Chips 30},
}

@inproceedings{brainwave,
  author    = {Jeremy Fowers and
               Kalin Ovtcharov and
               Michael Papamichael and
               Todd Massengill and
               Ming Liu and
               Daniel Lo and
               Shlomi Alkalay and
               Michael Haselman and
               Logan Adams and
               Mahdi Ghandi and
               Stephen Heil and
               Prerak Patel and
               Adam Sapek and
               Gabriel Weisz and
               Lisa Woods and
               Sitaram Lanka and
               Steven K. Reinhardt and
               Adrian M. Caulfield and
               Eric S. Chung and
               Doug Burger},
  title     = {A Configurable Cloud-Scale {DNN} Processor for Real-Time {AI}},
  booktitle = {45th {ACM/IEEE} Annual International Symposium on Computer Architecture,
               {ISCA} 2018, Los Angeles, CA, USA, June 1-6, 2018},
  pages     = {1--14},
  year      = {2018},
  url       = {https://doi.org/10.1109/ISCA.2018.00012},
  doi       = {10.1109/ISCA.2018.00012},
  timestamp = {Tue, 31 Jul 2018 12:20:29 +0200},
  biburl    = {https://dblp.org/rec/bib/conf/isca/FowersOPMLLAHAG18},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{microsoft,
 author = {Putnam, Andrew and Caulfield, Adrian M. and Chung, Eric S. and Chiou, Derek and Constantinides, Kypros and Demme, John and Esmaeilzadeh, Hadi and Fowers, Jeremy and Gopal, Gopi Prashanth and Gray, Jan and Haselman, Michael and Hauck, Scott and Heil, Stephen and Hormati, Amir and Kim, Joo-Young and Lanka, Sitaram and Larus, James and Peterson, Eric and Pope, Simon and Smith, Aaron and Thong, Jason and Xiao, Phillip Yi and Burger, Doug},
 title = {A Reconfigurable Fabric for Accelerating Large-scale Datacenter Services},
 booktitle = {Proceeding of the 41st Annual International Symposium on Computer Architecuture},
 doi={10.1145/2678373.2665678},
 series = {ISCA '14},
 year = {2014},
 isbn = {978-1-4799-4394-4},
 location = {Minneapolis, Minnesota, USA},
 pages = {13--24},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=2665671.2665678},
 acmid = {2665678},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
}

@INPROCEEDINGS{deephi,
author={Kaiyuan Guo and Lingzhi Sui and Jiantao Qiu and Song Yao and Song Han and Yu Wang and Huazhong Yang},
booktitle={2016 IEEE Hot Chips 28 Symposium (HCS)},
title={From Model to FPGA: Software-Hardware Co-design for Efficient Neural Network Acceleration},
year={2016},
volume={},
number={},
pages={1-27},
keywords={field programmable gate arrays;hardware-software codesign;inference mechanisms;learning (artificial intelligence);recurrent neural nets;FPGA;neural network acceleration;software-hardware codesign;DeePhi Tech;deep learning;CNN acceleration;inference engine;processing element architecture;LSTM;Machine learning;Computer architecture;Neural networks;Acceleration;Speech recognition;Market research;Streaming media},
doi={10.1109/HOTCHIPS.2016.7936208},
ISSN={},
month={Aug},}

@article{fpgaSurvey,
 author = {Kuon, Ian and Tessier, Russell and Rose, Jonathan},
 title = {FPGA Architecture: Survey and Challenges},
 journal = {Found. Trends Electron. Des. Autom.},
 issue_date = {February 2008},
 volume = {2},
 number = {2},
 month = feb,
 year = {2008},
 issn = {1551-3939},
 pages = {135--253},
 numpages = {119},
 url = {http://dx.doi.org/10.1561/1000000005},
 doi = {10.1561/1000000005},
 acmid = {1454696},
 publisher = {Now Publishers Inc.},
 address = {Hanover, MA, USA},
}

@misc{bolsens,
  author = {Bolsens, Ivo},
  title = {Programming Modern FPGAs, International Forum on Embedded Multiprocessor SoC, Keynote,},
  howpublished = {\url{http://www.xilinx.com/univ/mpsoc2006keynote.pdf}},
  year = {2006}
}

@ARTICLE{calhoun,
author={Benton H. Calhoun and Joseph F. Ryan and Sudhanshu Khanna and Mateja Putic and John Lach},
journal={Proceedings of the IEEE},
title={Flexible Circuits and Architectures for Ultralow Power},
year={2010},
volume={98},
number={2},
pages={267-282},
keywords={digital circuits;field programmable gate arrays;flexible electronics;low-power electronics;network synthesis;power aware computing;FPGA;UDVS;circuit design;field programmable gate array;flexible architectures;flexible circuits;subthreshold digital circuits;ultradynamic voltage scaling;ultralow-power applications;Circuit synthesis;Digital circuits;Dynamic voltage scaling;Embedded system;Field programmable gate arrays;Flexible printed circuits;Hardware;Manufacturing;Time factors;Voltage control;Dynamic voltage scaling;PDVS;UDVS;energy scalability;panoptic DVS;reconfigurable logic;subthreshold;subthreshold FPGA;ultra DVS;ultralow power},
doi={10.1109/JPROC.2009.2037211},
ISSN={0018-9219},
month={Feb},}

@article{fpgaPower,
 author = {Poon, Kara K. W. and Wilton, Steven J. E. and Yan, Andy},
 title = {A Detailed Power Model for Field-programmable Gate Arrays},
 journal = {ACM Trans. Des. Autom. Electron. Syst.},
 issue_date = {April 2005},
 volume = {10},
 number = {2},
 month = apr,
 year = {2005},
 issn = {1084-4309},
 pages = {279--302},
 numpages = {24},
 url = {http://doi.acm.org/10.1145/1059876.1059881},
 doi = {10.1145/1059876.1059881},
 acmid = {1059881},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Power estimation model, architecture, power consumption, sensitivity analysis},
}

@misc{aws,
  author = {Amazon AWS},
  title = {Amazon EC2 F1 Instances},
  howpublished = {\url{https://aws.amazon.com/ec2/instance-types/f1}},
}

@article{prim1957shortest,
  title={Shortest Connection Networks and Some Generalizations},
  author={Prim, Robert Clay},
  journal={Bell System Technical Journal},
  volume={36},
  number={6},
  pages={1389--1401},
  year={1957},
  publisher={Wiley Online Library}
}
@article{flynn1972some,
  title={Some Computer Organizations and their Effectiveness},
  author={Flynn, Michael J},
  journal={IEEE transactions on computers},
  volume={100},
  number={9},
  pages={948--960},
  year={1972},
  publisher={IEEE}
}
@article{hansson2007avoiding,
  title={Avoiding Message-Dependent Deadlock in Network-Based Systems on Chip},
  author={Hansson, Andreas and Goossens, Kees and R{\u{a}}dulescu, Andrei},
  journal={VLSI design},
  volume={2007},
  year={2007},
  doi={10.1155/2007/95859},
  publisher={Hindawi}
}
@article{wang2013avoiding,
  title={Avoiding Request--Request Type Message-Dependent Deadlocks in Networks-on-Chips},
  author={Wang, Xiaohang and Liu, Peng and Yang, Mei and Jiang, Yingtao},
  journal={Parallel Computing},
  doi={10.1016/j.parco.2013.05.002},
  volume={39},
  number={9},
  pages={408--423},
  year={2013},
  publisher={Elsevier}
}

@ARTICLE{deadlock-tpds03,
author={Yong Ho Song and T. M. Pinkston},
journal={IEEE Transactions on Parallel and Distributed Systems},
title={A Progressive Approach to Handling Message-Dependent Deadlock in Parallel Computer Systems},
year={2003},
volume={14},
number={3},
pages={259-275},
keywords={parallel machines;message passing;parallel processing;system recovery;resource allocation;interconnection network;deadlock-free routing;message dependency;parallel processing;message dependent deadlock;parallel computer;resource allocation;deadlock recovery;System recovery;Concurrent computing;Routing;Computer network reliability;Telecommunication network reliability;System performance;Frequency;Parallel processing;Computer networks;Hardware},
doi={10.1109/TPDS.2003.1189584},
ISSN={1045-9219},
month={March},}

@inproceedings{dadiannao,
  title={DaDianNao: A Machine-Learning Supercomputer},
  author={Chen, Yunji and Luo, Tao and Liu, Shaoli and Zhang, Shijin and He, Liqiang and Wang, Jia and Li, Ling and Chen, Tianshi and Xu, Zhiwei and Sun, Ninghui and others},
  booktitle={Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture},
  pages={609--622},
  year={2014},
  doi={10.1109/MICRO.2014.58},
  organization={IEEE Computer Society}
}

@article{dijkstra,
  title={A Note on Two Problems in Connexion with Graphs},
  author={Dijkstra, Edsger W},
  journal={Numerische mathematik},
  volume={1},
  number={1},
  pages={269--271},
  year={1959},
  doi={10.1007/BF01386390},
  publisher={Springer}
}

@inproceedings{garcia2009lattice,
  title={Lattice Regression},
  author={Garcia, Eric and Gupta, Maya},
  booktitle={Advances in Neural Information Processing Systems},
  pages={594--602},
  year={2009}
}

@INPROCEEDINGS{streamdataflow, 
  author={Tony {Nowatzki} and Vinay {Gangadhar} and Newsha {Ardalani} and Karthikeyan {Sankaralingam}}, 
  booktitle={2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA)}, 
  title={Stream-dataflow acceleration}, 
  year={2017}, 
  volume={}, 
  number={}, 
  pages={416-429}, 
  keywords={benchmark testing;data flow computing;hardware-software codesign;learning (artificial
      intelligence);multiprocessing systems;parallel architectures;parallel processing;low-power
    data processing hardware;programmable purpose solutions;general purpose
    solutions;order-of-magnitude improvements;industry adoption;domain-specific accelerators;machine
    learning;computer vision;big data;domain-specific hardware efficiency;domain-specific hardware
    solutions;acceleratable algorithms;broad common properties;high computational intensity;simple
    control patterns;simple streaming memory access;reuse patterns;general
    architecture;hardware-software interface;stream-dataflow;dataflow component;stream
    component;state-of-the-art domain;fixed-function accelerators;stream-dataflow
    acceleration;Computer architecture;Hardware;Registers;Acceleration;Microarchitecture;Spatial
    databases;Ports
    (Computers);Streaming;Dataflow;Architecture;Accelerator;Reconfigurable;CGRA;Programmable;Domain-Specific}, 
  doi={10.1145/3079856.3080255}, 
  ISSN={}, 
  month={June},}
@article{noc,
 author = {Sanchez, Daniel and Michelogiannakis, George and Kozyrakis, Christos},
 title = {An Analysis of On-chip Interconnection Networks for Large-scale Chip Multiprocessors},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {April 2010},
 volume = {7},
 number = {1},
 month = may,
 year = {2010},
 issn = {1544-3566},
 pages = {4:1--4:28},
 articleno = {4},
 numpages = {28},
 url = {http://doi.acm.org/10.1145/1736065.1736069},
 doi = {10.1145/1736065.1736069},
 acmid = {1736069},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Networks-on-chip, chip multiprocessors, hierarchical networks},
} 

@book{dallytowles,
  title={Principles and Practices of Interconnection Networks},
  author={Dally, William James and Towles, Brian Patrick},
  year={2004},
  publisher={Elsevier}
}
