<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 2022.2.0.10</p>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</p>
        <p>Date: Sat Jan  6 17:07:53 2024
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>MPFS_ICICLE_KIT_BASE_DESIGN</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPFS250T_ES</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCVG484</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.0185 - 1.0815 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>slow_lv_lt,fast_hv_lt,slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>7.634</td>
                <td>130.993</td>
                <td>0.011</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>REF_CLK_50MHz</td>
                <td>20.000</td>
                <td>50.000</td>
                <td/>
                <td/>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td/>
            </tr>
        </table>
        <h2>Clock Domain CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__1_:CLK</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[35]</td>
                <td>5.982</td>
                <td>0.011</td>
                <td>12.714</td>
                <td>12.725</td>
                <td>1.516</td>
                <td>7.488</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__1_:CLK</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[21]</td>
                <td>5.957</td>
                <td>0.016</td>
                <td>12.689</td>
                <td>12.705</td>
                <td>1.536</td>
                <td>7.483</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__1_:CLK</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[38]</td>
                <td>5.978</td>
                <td>0.037</td>
                <td>12.710</td>
                <td>12.747</td>
                <td>1.494</td>
                <td>7.462</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__1_:CLK</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[33]</td>
                <td>5.946</td>
                <td>0.037</td>
                <td>12.678</td>
                <td>12.715</td>
                <td>1.526</td>
                <td>7.462</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__1_:CLK</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[31]</td>
                <td>5.953</td>
                <td>0.049</td>
                <td>12.685</td>
                <td>12.734</td>
                <td>1.507</td>
                <td>7.450</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__1_:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[35]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.725</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>12.714</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.011</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.511</td>
                <td>4.511</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.203</td>
                <td>4.714</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.140</td>
                <td>4.854</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.640</td>
                <td>5.494</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.173</td>
                <td>5.667</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.438</td>
                <td>6.105</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>6.161</td>
                <td>741</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__1_:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.571</td>
                <td>6.732</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__1_:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.193</td>
                <td>6.925</td>
                <td>376</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_0/bf0_b_3_1[16]:C</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/ntt_l[1]</td>
                <td/>
                <td>+</td>
                <td>1.004</td>
                <td>7.929</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_0/bf0_b_3_1[16]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.136</td>
                <td>8.065</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_0/bf0_b_3[16]:C</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_0/bf0_b_1[16]</td>
                <td/>
                <td>+</td>
                <td>0.276</td>
                <td>8.341</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_0/bf0_b_3[16]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>8.394</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/ahbl_mult_m_2[4]:D</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/bf0_b[16]</td>
                <td/>
                <td>+</td>
                <td>0.648</td>
                <td>9.042</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/ahbl_mult_m_2[4]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.090</td>
                <td>9.132</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/ahbl_mult_m[4]:B</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/mr1_dina_2[16]</td>
                <td/>
                <td>+</td>
                <td>0.425</td>
                <td>9.557</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/ahbl_mult_m[4]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>9.610</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/ahbl_mult_muladd_0[22:0]/MACC_PHYS_INST/CFG_8:A</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/mr1_dina[16]</td>
                <td/>
                <td>+</td>
                <td>0.611</td>
                <td>10.221</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/ahbl_mult_muladd_0[22:0]/MACC_PHYS_INST/CFG_8:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4_IP_ABCD</td>
                <td>+</td>
                <td>0.077</td>
                <td>10.298</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/ahbl_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:A[4]</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/ahbl_mult_muladd_0[22_0]/MACC_PHYS_INST/A_net[4]</td>
                <td/>
                <td>+</td>
                <td>0.020</td>
                <td>10.318</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/ahbl_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDOUT[35]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:MACC_IP</td>
                <td>+</td>
                <td>2.382</td>
                <td>12.700</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[35]</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/un2_d_0[35]</td>
                <td/>
                <td>+</td>
                <td>0.014</td>
                <td>12.714</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.714</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>7.634</td>
                <td>7.634</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.634</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.072</td>
                <td>11.706</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.185</td>
                <td>11.891</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>12.013</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.582</td>
                <td>12.595</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.158</td>
                <td>12.753</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.396</td>
                <td>13.149</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.050</td>
                <td>13.199</td>
                <td>452</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.623</td>
                <td>13.822</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.554</td>
                <td>14.376</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>14.241</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/mult_rd_1/albh_mult_muladd_0[22:0]/MACC_PHYS_INST/INST_MACC_IP:CDIN[35]</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:MACC_IP</td>
                <td>-</td>
                <td>1.516</td>
                <td>12.725</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.725</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[59]:ALn</td>
                <td>5.478</td>
                <td>1.702</td>
                <td>12.190</td>
                <td>13.892</td>
                <td>0.214</td>
                <td>5.797</td>
                <td>0.105</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[18]:ALn</td>
                <td>5.478</td>
                <td>1.702</td>
                <td>12.190</td>
                <td>13.892</td>
                <td>0.214</td>
                <td>5.797</td>
                <td>0.105</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[26]:ALn</td>
                <td>5.478</td>
                <td>1.702</td>
                <td>12.190</td>
                <td>13.892</td>
                <td>0.214</td>
                <td>5.797</td>
                <td>0.105</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[33]:ALn</td>
                <td>5.477</td>
                <td>1.703</td>
                <td>12.189</td>
                <td>13.892</td>
                <td>0.214</td>
                <td>5.796</td>
                <td>0.105</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[19]:ALn</td>
                <td>5.477</td>
                <td>1.703</td>
                <td>12.189</td>
                <td>13.892</td>
                <td>0.214</td>
                <td>5.796</td>
                <td>0.105</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[59]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.892</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>12.190</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.702</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.511</td>
                <td>4.511</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.203</td>
                <td>4.714</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.140</td>
                <td>4.854</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.640</td>
                <td>5.494</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.173</td>
                <td>5.667</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.443</td>
                <td>6.110</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>6.166</td>
                <td>1322</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.546</td>
                <td>6.712</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.212</td>
                <td>6.924</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65:A</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/sysReset</td>
                <td/>
                <td>+</td>
                <td>4.076</td>
                <td>11.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.125</td>
                <td>11.125</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.442</td>
                <td>11.567</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>11.623</td>
                <td>638</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[59]:ALn</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.567</td>
                <td>12.190</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.190</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>7.634</td>
                <td>7.634</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.634</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.072</td>
                <td>11.706</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.185</td>
                <td>11.891</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>12.013</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.582</td>
                <td>12.595</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.158</td>
                <td>12.753</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.400</td>
                <td>13.153</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.050</td>
                <td>13.203</td>
                <td>1081</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[59]:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.484</td>
                <td>13.687</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.554</td>
                <td>14.241</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>14.106</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[59]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.214</td>
                <td>13.892</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.892</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain REF_CLK_50MHz</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
