Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 15:18:50	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	656	12	1	false	0	0		0	
2019-04-12 15:18:54	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2148	199	1	false	0	0		0	
2019-04-12 15:18:58	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	528	9	3	false	0	0		0	
2019-04-12 15:19:02	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1824	229	0	false	0	0		0	
2019-04-12 15:19:06	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	730	9	1	false	0	0		0	
2019-04-12 15:19:10	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2040	90	1	false	0	0		0	
2019-04-12 15:19:14	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3522	145	0	false	0	0		0	
2019-04-12 15:19:19	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	608	12	1	false	0	0		0	
2019-04-12 15:19:23	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3328	271	6	false	0	0		0	
2019-04-12 15:19:27	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3256	230	6	false	0	0		0	
2019-04-12 15:19:31	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2506	56	1	false	0	0		0	
2019-04-12 15:19:35	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2552	59	1	false	0	0		0	
2019-04-12 15:19:40	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2686	132	1	false	0	0		0	
2019-04-12 15:19:44	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1648	59	0	false	0	0		0	
2019-04-12 15:19:48	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3460	136	0	false	0	0		0	
2019-04-12 15:19:53	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1392	65	0	false	0	0		0	
2019-04-12 15:19:57	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2890	134	0	false	0	0		0	
2019-04-12 15:20:01	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1746	65	0	false	0	0		0	
2019-04-12 15:20:06	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	6362	122	1	false	0	0		0	
2019-04-12 15:20:10	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1264	14	0	false	0	0		0	
2019-04-12 15:20:14	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1984	92	0	false	0	0		0	
2019-04-12 15:20:21	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	656	12	1	false	0	0		0	
2019-04-12 15:20:25	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2148	199	1	false	0	0		0	
2019-04-12 15:20:30	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	528	9	3	false	0	0		0	
2019-04-12 15:20:34	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1824	229	0	false	0	0		0	
2019-04-12 15:20:39	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	730	9	1	false	0	0		0	
2019-04-12 15:20:43	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2040	90	1	false	0	0		0	
2019-04-12 15:20:47	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3522	145	0	false	0	0		0	
2019-04-12 15:20:52	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	608	12	1	false	0	0		0	
2019-04-12 15:20:56	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3328	271	6	false	0	0		0	
2019-04-12 15:21:01	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3256	230	6	false	0	0		0	
2019-04-12 15:21:05	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2506	56	1	false	0	0		0	
2019-04-12 15:21:10	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2552	59	1	false	0	0		0	
2019-04-12 15:21:15	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2686	132	1	false	0	0		0	
2019-04-12 15:21:20	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1648	59	0	false	0	0		0	
2019-04-12 15:21:24	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3460	136	0	false	0	0		0	
2019-04-12 15:21:29	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1392	65	0	false	0	0		0	
2019-04-12 15:21:34	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2890	134	0	false	0	0		0	
2019-04-12 15:21:38	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1746	65	0	false	0	0		0	
2019-04-12 15:21:43	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	6362	122	1	false	0	0		0	
2019-04-12 15:21:47	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1264	14	0	false	0	0		0	
2019-04-12 15:21:52	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1984	92	0	false	0	0		0	
2019-04-12 15:21:59	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	660	12	1	false	0	0		0	
2019-04-12 15:22:04	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2090	199	1	false	0	0		0	
2019-04-12 15:22:08	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	528	9	3	false	0	0		0	
2019-04-12 15:22:13	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1782	229	0	false	0	0		0	
2019-04-12 15:22:18	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	738	9	1	false	0	0		0	
2019-04-12 15:22:22	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1988	90	1	false	0	0		0	
2019-04-12 15:22:27	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3452	145	0	false	0	0		0	
2019-04-12 15:22:31	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	612	12	1	false	0	0		0	
2019-04-12 15:22:36	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3278	271	6	false	0	0		0	
2019-04-12 15:22:41	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3206	230	6	false	0	0		0	
2019-04-12 15:22:46	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2508	56	1	false	0	0		0	
2019-04-12 15:22:50	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2552	59	1	false	0	0		0	
2019-04-12 15:22:55	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2638	132	1	false	0	0		0	
2019-04-12 15:23:00	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1642	59	0	false	0	0		0	
2019-04-12 15:23:05	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3400	136	0	false	0	0		0	
2019-04-12 15:23:10	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1384	65	0	false	0	0		0	
2019-04-12 15:23:15	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2840	134	0	false	0	0		0	
2019-04-12 15:23:19	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1738	65	0	false	0	0		0	
2019-04-12 15:23:24	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	6314	122	1	false	0	0		0	
2019-04-12 15:23:29	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1276	14	0	false	0	0		0	
2019-04-12 15:23:33	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1932	92	0	false	0	0		0	
2019-04-12 15:23:39	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	660	12	1	false	0	0		0	
2019-04-12 15:23:42	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2084	193	1	false	0	0		0	
2019-04-12 15:23:45	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	528	9	3	false	0	0		0	
2019-04-12 15:23:48	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1776	223	0	false	0	0		0	
2019-04-12 15:23:51	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	738	9	1	false	0	0		0	
2019-04-12 15:23:54	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1982	84	1	false	0	0		0	
2019-04-12 15:23:57	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3446	139	0	false	0	0		0	
2019-04-12 15:24:01	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	612	12	1	false	0	0		0	
2019-04-12 15:24:04	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3272	265	6	false	0	0		0	
2019-04-12 15:24:07	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3200	224	6	false	0	0		0	
2019-04-12 15:24:10	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2504	52	1	false	0	0		0	
2019-04-12 15:24:13	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2548	55	1	false	0	0		0	
2019-04-12 15:24:16	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2632	126	1	false	0	0		0	
2019-04-12 15:24:20	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1642	59	0	false	0	0		0	
2019-04-12 15:24:23	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3394	130	0	false	0	0		0	
2019-04-12 15:24:26	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1384	65	0	false	0	0		0	
2019-04-12 15:24:30	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2834	128	0	false	0	0		0	
2019-04-12 15:24:33	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1738	65	0	false	0	0		0	
2019-04-12 15:24:36	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	6314	122	1	false	0	0		0	
2019-04-12 15:24:39	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1276	14	0	false	0	0		0	
2019-04-12 15:24:42	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1926	86	0	false	0	0		0	
2019-04-12 15:24:49	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	660	12	1	false	0	0		0	
2019-04-12 15:24:52	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2068	193	1	false	0	0		0	
2019-04-12 15:24:54	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	516	9	3	false	0	0		0	
2019-04-12 15:24:57	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1736	223	0	false	0	0		0	
2019-04-12 15:25:00	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	726	9	1	false	0	0		0	
2019-04-12 15:25:03	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1966	84	1	false	0	0		0	
2019-04-12 15:25:05	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3440	139	0	false	0	0		0	
2019-04-12 15:25:08	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	612	12	1	false	0	0		0	
2019-04-12 15:25:11	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3236	265	6	false	0	0		0	
2019-04-12 15:25:14	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3164	224	6	false	0	0		0	
2019-04-12 15:25:17	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2284	52	1	false	0	0		0	
2019-04-12 15:25:20	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2328	55	1	false	0	0		0	
2019-04-12 15:25:23	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2604	126	1	false	0	0		0	
2019-04-12 15:25:26	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1642	59	0	false	0	0		0	
2019-04-12 15:25:28	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3380	130	0	false	0	0		0	
2019-04-12 15:25:31	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1370	65	0	false	0	0		0	
2019-04-12 15:25:34	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2818	128	0	false	0	0		0	
2019-04-12 15:25:37	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1738	65	0	false	0	0		0	
2019-04-12 15:25:40	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	6238	122	1	false	0	0		0	
2019-04-12 15:25:43	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1250	14	0	false	0	0		0	
2019-04-12 15:25:46	44	44.4	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304771	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=8internal,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1912	86	0	false	0	0		0	
