<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='995' type='llvm::ScheduleHazardRecognizer * llvm::SIInstrInfo::CreateTargetPostRAHazardRecognizer(const llvm::InstrItineraryData * II, const llvm::ScheduleDAG * DAG) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1485' c='_ZNK4llvm15TargetInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6910' ll='6914' type='llvm::ScheduleHazardRecognizer * llvm::SIInstrInfo::CreateTargetPostRAHazardRecognizer(const llvm::InstrItineraryData * II, const llvm::ScheduleDAG * DAG) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6908'>/// This is used by the post-RA scheduler (SchedulePostRAList.cpp).  The
/// post-RA version of misched uses CreateTargetMIHazardRecognizer.</doc>
