digraph "CFG for 'x2nrealloc' function" {
	label="CFG for 'x2nrealloc' function";

	Node0x22c79e0 [shape=record,label="{%3:\l  %4 = alloca i8*, align 8\l  %5 = alloca i64*, align 8\l  %6 = alloca i64, align 8\l  %7 = alloca i64, align 8\l  store i8* %0, i8** %4, align 8, !tbaa !110\l  call void @llvm.dbg.declare(metadata i8** %4, metadata !61, metadata\l... !DIExpression()), !dbg !114\l  store i64* %1, i64** %5, align 8, !tbaa !110\l  call void @llvm.dbg.declare(metadata i64** %5, metadata !62, metadata\l... !DIExpression()), !dbg !115\l  store i64 %2, i64* %6, align 8, !tbaa !116\l  call void @llvm.dbg.declare(metadata i64* %6, metadata !63, metadata\l... !DIExpression()), !dbg !118\l  %8 = bitcast i64* %7 to i8*, !dbg !119\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %8) #11, !dbg !119\l  call void @llvm.dbg.declare(metadata i64* %7, metadata !64, metadata\l... !DIExpression()), !dbg !120\l  %9 = load i64*, i64** %5, align 8, !dbg !121, !tbaa !110\l  %10 = load i64, i64* %9, align 8, !dbg !122, !tbaa !116\l  store i64 %10, i64* %7, align 8, !dbg !120, !tbaa !116\l  %11 = load i8*, i8** %4, align 8, !dbg !123, !tbaa !110\l  %12 = icmp ne i8* %11, null, !dbg !123\l  br i1 %12, label %33, label %13, !dbg !125\l|{<s0>T|<s1>F}}"];
	Node0x22c79e0:s0 -> Node0x22c8260;
	Node0x22c79e0:s1 -> Node0x22c80d0;
	Node0x22c80d0 [shape=record,label="{%13:\l\l  %14 = load i64, i64* %7, align 8, !dbg !126, !tbaa !116\l  %15 = icmp ne i64 %14, 0, !dbg !126\l  br i1 %15, label %26, label %16, !dbg !129\l|{<s0>T|<s1>F}}"];
	Node0x22c80d0:s0 -> Node0x22c8170;
	Node0x22c80d0:s1 -> Node0x22c8120;
	Node0x22c8120 [shape=record,label="{%16:\l\l  %17 = load i64, i64* %6, align 8, !dbg !130, !tbaa !116\l  %18 = udiv i64 128, %17, !dbg !132\l  store i64 %18, i64* %7, align 8, !dbg !133, !tbaa !116\l  %19 = load i64, i64* %7, align 8, !dbg !134, !tbaa !116\l  %20 = icmp ne i64 %19, 0, !dbg !135\l  %21 = xor i1 %20, true, !dbg !135\l  %22 = zext i1 %21 to i32, !dbg !135\l  %23 = sext i32 %22 to i64, !dbg !135\l  %24 = load i64, i64* %7, align 8, !dbg !136, !tbaa !116\l  %25 = add i64 %24, %23, !dbg !136\l  store i64 %25, i64* %7, align 8, !dbg !136, !tbaa !116\l  br label %26, !dbg !137\l}"];
	Node0x22c8120 -> Node0x22c8170;
	Node0x22c8170 [shape=record,label="{%26:\l\l  %27 = load i64, i64* %6, align 8, !dbg !138, !tbaa !116\l  %28 = udiv i64 9223372036854775807, %27, !dbg !138\l  %29 = load i64, i64* %7, align 8, !dbg !138, !tbaa !116\l  %30 = icmp ult i64 %28, %29, !dbg !138\l  br i1 %30, label %31, label %32, !dbg !140\l|{<s0>T|<s1>F}}"];
	Node0x22c8170:s0 -> Node0x22c81c0;
	Node0x22c8170:s1 -> Node0x22c8210;
	Node0x22c81c0 [shape=record,label="{%31:\l\l  call void @xalloc_die() #12, !dbg !141\l  unreachable, !dbg !141\l}"];
	Node0x22c8210 [shape=record,label="{%32:\l\l  br label %45, !dbg !142\l}"];
	Node0x22c8210 -> Node0x22c8350;
	Node0x22c8260 [shape=record,label="{%33:\l\l  %34 = load i64, i64* %6, align 8, !dbg !143, !tbaa !116\l  %35 = udiv i64 6148914691236517204, %34, !dbg !146\l  %36 = load i64, i64* %7, align 8, !dbg !147, !tbaa !116\l  %37 = icmp ule i64 %35, %36, !dbg !148\l  br i1 %37, label %38, label %39, !dbg !149\l|{<s0>T|<s1>F}}"];
	Node0x22c8260:s0 -> Node0x22c82b0;
	Node0x22c8260:s1 -> Node0x22c8300;
	Node0x22c82b0 [shape=record,label="{%38:\l\l  call void @xalloc_die() #12, !dbg !150\l  unreachable, !dbg !150\l}"];
	Node0x22c8300 [shape=record,label="{%39:\l\l  %40 = load i64, i64* %7, align 8, !dbg !151, !tbaa !116\l  %41 = udiv i64 %40, 2, !dbg !152\l  %42 = add i64 %41, 1, !dbg !153\l  %43 = load i64, i64* %7, align 8, !dbg !154, !tbaa !116\l  %44 = add i64 %43, %42, !dbg !154\l  store i64 %44, i64* %7, align 8, !dbg !154, !tbaa !116\l  br label %45\l}"];
	Node0x22c8300 -> Node0x22c8350;
	Node0x22c8350 [shape=record,label="{%45:\l\l  %46 = load i64, i64* %7, align 8, !dbg !155, !tbaa !116\l  %47 = load i64*, i64** %5, align 8, !dbg !156, !tbaa !110\l  store i64 %46, i64* %47, align 8, !dbg !157, !tbaa !116\l  %48 = load i8*, i8** %4, align 8, !dbg !158, !tbaa !110\l  %49 = load i64, i64* %7, align 8, !dbg !159, !tbaa !116\l  %50 = load i64, i64* %6, align 8, !dbg !160, !tbaa !116\l  %51 = mul i64 %49, %50, !dbg !161\l  %52 = call i8* @xrealloc(i8* %48, i64 %51), !dbg !162\l  %53 = bitcast i64* %7 to i8*, !dbg !163\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %53) #11, !dbg !163\l  ret i8* %52, !dbg !164\l}"];
}
