	component q_sys_systemclk_f_0 is
		port (
			out_systempll_synthlock_0 : out std_logic;        -- out_systempll_synthlock
			out_systempll_clk_0       : out std_logic;        -- clk
			out_refclk_fgt_4          : out std_logic;        -- clk
			in_refclk_fgt_4           : in  std_logic := 'X'; -- in_refclk_fgt_4
			disable_refclk_monitor_4  : in  std_logic := 'X'  -- disable_refclk_monitor_4
		);
	end component q_sys_systemclk_f_0;

