Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c7411dc2b3194436b4142a81b5f5d5da --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot fmc_data_convert_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.fmc_data_convert_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FMC_out(VSIZE=32,HSIZE=32)
Compiling module xil_defaultlib.FMC_data_convert(VSIZE=32,HSIZE=...
Compiling module xil_defaultlib.fmc_data_convert_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fmc_data_convert_tb_time_synth
