#Start recording tcl command: 2/25/2022 12:00:56
#Project Location: C:/Users/ShifT/GitHub/POP_timing_FPGA; Project name: POP_timer
prj_project open "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timer.ldf"
prj_run Export -impl POP_timers_AX2 -task Jedecgen
prj_run Export -impl POP_timers_AX2 -task Jedecgen
prj_src add "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/clocks.v"
file copy -force -- "C:/Users/ShifT/GitHub/POP_timing_FPGA/DebugPLL.v" "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source"
prj_src add "C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/DebugPLL.v"
prj_run Export -impl POP_timers_AX2 -task Jedecgen
#Stop recording: 2/25/2022 12:18:35
