
Day09_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000012a8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08001438  08001438  00002438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001494  08001494  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  08001494  08001494  00002494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800149c  0800149c  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800149c  0800149c  0000249c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080014a0  080014a0  000024a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  080014a4  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          00000168  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001bc  200001bc  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001ba9  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000093f  00000000  00000000  00004c27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001b0  00000000  00000000  00005568  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000122  00000000  00000000  00005718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000016aa  00000000  00000000  0000583a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002476  00000000  00000000  00006ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c377  00000000  00000000  0000935a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000956d1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000009bc  00000000  00000000  00095714  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000960d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005f  00000000  00000000  000960ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001420 	.word	0x08001420

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	08001420 	.word	0x08001420

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000278:	4b0e      	ldr	r3, [pc, #56]	@ (80002b4 <DelayMs+0x44>)
 800027a:	685b      	ldr	r3, [r3, #4]
 800027c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800027e:	4b0e      	ldr	r3, [pc, #56]	@ (80002b8 <DelayMs+0x48>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	4a0e      	ldr	r2, [pc, #56]	@ (80002bc <DelayMs+0x4c>)
 8000284:	fba2 2303 	umull	r2, r3, r2, r3
 8000288:	099b      	lsrs	r3, r3, #6
 800028a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	68ba      	ldr	r2, [r7, #8]
 8000290:	fb02 f303 	mul.w	r3, r2, r3
 8000294:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000296:	bf00      	nop
 8000298:	4b06      	ldr	r3, [pc, #24]	@ (80002b4 <DelayMs+0x44>)
 800029a:	685a      	ldr	r2, [r3, #4]
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	1ad2      	subs	r2, r2, r3
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d3f8      	bcc.n	8000298 <DelayMs+0x28>
}
 80002a6:	bf00      	nop
 80002a8:	bf00      	nop
 80002aa:	3714      	adds	r7, #20
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e0001000 	.word	0xe0001000
 80002b8:	20000000 	.word	0x20000000
 80002bc:	10624dd3 	.word	0x10624dd3

080002c0 <LedInit>:
 */

#include "led.h"
#include "stm32f4xx.h"

void LedInit(uint32_t pin) {
 80002c0:	b480      	push	{r7}
 80002c2:	b083      	sub	sp, #12
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
	// enable gpio clock (in AHB1ENR)
	RCC->AHB1ENR |= BV(LED_GPIO_EN);
 80002c8:	4b28      	ldr	r3, [pc, #160]	@ (800036c <LedInit+0xac>)
 80002ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002cc:	4a27      	ldr	r2, [pc, #156]	@ (800036c <LedInit+0xac>)
 80002ce:	f043 0308 	orr.w	r3, r3, #8
 80002d2:	6313      	str	r3, [r2, #48]	@ 0x30
	// set gpio pin as output (in MODER)
	LED_GPIO->MODER &= ~BV(pin * 2 + 1);
 80002d4:	4b26      	ldr	r3, [pc, #152]	@ (8000370 <LedInit+0xb0>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	687a      	ldr	r2, [r7, #4]
 80002da:	0052      	lsls	r2, r2, #1
 80002dc:	3201      	adds	r2, #1
 80002de:	2101      	movs	r1, #1
 80002e0:	fa01 f202 	lsl.w	r2, r1, r2
 80002e4:	43d2      	mvns	r2, r2
 80002e6:	4611      	mov	r1, r2
 80002e8:	4a21      	ldr	r2, [pc, #132]	@ (8000370 <LedInit+0xb0>)
 80002ea:	400b      	ands	r3, r1
 80002ec:	6013      	str	r3, [r2, #0]
	LED_GPIO->MODER |= BV(pin * 2);
 80002ee:	4b20      	ldr	r3, [pc, #128]	@ (8000370 <LedInit+0xb0>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	687a      	ldr	r2, [r7, #4]
 80002f4:	0052      	lsls	r2, r2, #1
 80002f6:	2101      	movs	r1, #1
 80002f8:	fa01 f202 	lsl.w	r2, r1, r2
 80002fc:	4611      	mov	r1, r2
 80002fe:	4a1c      	ldr	r2, [pc, #112]	@ (8000370 <LedInit+0xb0>)
 8000300:	430b      	orrs	r3, r1
 8000302:	6013      	str	r3, [r2, #0]
	// set gpio pin speed to low (in OSPEEDR)
	LED_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 8000304:	4b1a      	ldr	r3, [pc, #104]	@ (8000370 <LedInit+0xb0>)
 8000306:	689b      	ldr	r3, [r3, #8]
 8000308:	687a      	ldr	r2, [r7, #4]
 800030a:	0052      	lsls	r2, r2, #1
 800030c:	3201      	adds	r2, #1
 800030e:	2101      	movs	r1, #1
 8000310:	4091      	lsls	r1, r2
 8000312:	687a      	ldr	r2, [r7, #4]
 8000314:	0052      	lsls	r2, r2, #1
 8000316:	2001      	movs	r0, #1
 8000318:	fa00 f202 	lsl.w	r2, r0, r2
 800031c:	430a      	orrs	r2, r1
 800031e:	43d2      	mvns	r2, r2
 8000320:	4611      	mov	r1, r2
 8000322:	4a13      	ldr	r2, [pc, #76]	@ (8000370 <LedInit+0xb0>)
 8000324:	400b      	ands	r3, r1
 8000326:	6093      	str	r3, [r2, #8]
	// set gpio pin no pull up, no pull down (in PUPDR)
	LED_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 8000328:	4b11      	ldr	r3, [pc, #68]	@ (8000370 <LedInit+0xb0>)
 800032a:	68db      	ldr	r3, [r3, #12]
 800032c:	687a      	ldr	r2, [r7, #4]
 800032e:	0052      	lsls	r2, r2, #1
 8000330:	3201      	adds	r2, #1
 8000332:	2101      	movs	r1, #1
 8000334:	4091      	lsls	r1, r2
 8000336:	687a      	ldr	r2, [r7, #4]
 8000338:	0052      	lsls	r2, r2, #1
 800033a:	2001      	movs	r0, #1
 800033c:	fa00 f202 	lsl.w	r2, r0, r2
 8000340:	430a      	orrs	r2, r1
 8000342:	43d2      	mvns	r2, r2
 8000344:	4611      	mov	r1, r2
 8000346:	4a0a      	ldr	r2, [pc, #40]	@ (8000370 <LedInit+0xb0>)
 8000348:	400b      	ands	r3, r1
 800034a:	60d3      	str	r3, [r2, #12]
	// set gpio pin type as push-pull (in OTYPER)
	LED_GPIO->OTYPER &= ~BV(pin);
 800034c:	4b08      	ldr	r3, [pc, #32]	@ (8000370 <LedInit+0xb0>)
 800034e:	685b      	ldr	r3, [r3, #4]
 8000350:	2101      	movs	r1, #1
 8000352:	687a      	ldr	r2, [r7, #4]
 8000354:	fa01 f202 	lsl.w	r2, r1, r2
 8000358:	43d2      	mvns	r2, r2
 800035a:	4611      	mov	r1, r2
 800035c:	4a04      	ldr	r2, [pc, #16]	@ (8000370 <LedInit+0xb0>)
 800035e:	400b      	ands	r3, r1
 8000360:	6053      	str	r3, [r2, #4]
}
 8000362:	bf00      	nop
 8000364:	370c      	adds	r7, #12
 8000366:	46bd      	mov	sp, r7
 8000368:	bc80      	pop	{r7}
 800036a:	4770      	bx	lr
 800036c:	40023800 	.word	0x40023800
 8000370:	40020c00 	.word	0x40020c00

08000374 <LedOn>:

void LedOn(uint32_t pin) {
 8000374:	b480      	push	{r7}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
	// set led pin (in ODR)
	LED_GPIO->ODR |= BV(pin);
 800037c:	4b07      	ldr	r3, [pc, #28]	@ (800039c <LedOn+0x28>)
 800037e:	695b      	ldr	r3, [r3, #20]
 8000380:	2101      	movs	r1, #1
 8000382:	687a      	ldr	r2, [r7, #4]
 8000384:	fa01 f202 	lsl.w	r2, r1, r2
 8000388:	4611      	mov	r1, r2
 800038a:	4a04      	ldr	r2, [pc, #16]	@ (800039c <LedOn+0x28>)
 800038c:	430b      	orrs	r3, r1
 800038e:	6153      	str	r3, [r2, #20]
}
 8000390:	bf00      	nop
 8000392:	370c      	adds	r7, #12
 8000394:	46bd      	mov	sp, r7
 8000396:	bc80      	pop	{r7}
 8000398:	4770      	bx	lr
 800039a:	bf00      	nop
 800039c:	40020c00 	.word	0x40020c00

080003a0 <LedOff>:

void LedOff(uint32_t pin) {
 80003a0:	b480      	push	{r7}
 80003a2:	b083      	sub	sp, #12
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
	// clear led pin (in ODR)
	LED_GPIO->ODR &= ~BV(pin);
 80003a8:	4b07      	ldr	r3, [pc, #28]	@ (80003c8 <LedOff+0x28>)
 80003aa:	695b      	ldr	r3, [r3, #20]
 80003ac:	2101      	movs	r1, #1
 80003ae:	687a      	ldr	r2, [r7, #4]
 80003b0:	fa01 f202 	lsl.w	r2, r1, r2
 80003b4:	43d2      	mvns	r2, r2
 80003b6:	4611      	mov	r1, r2
 80003b8:	4a03      	ldr	r2, [pc, #12]	@ (80003c8 <LedOff+0x28>)
 80003ba:	400b      	ands	r3, r1
 80003bc:	6153      	str	r3, [r2, #20]
}
 80003be:	bf00      	nop
 80003c0:	370c      	adds	r7, #12
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bc80      	pop	{r7}
 80003c6:	4770      	bx	lr
 80003c8:	40020c00 	.word	0x40020c00

080003cc <LedBlink>:

void LedBlink(uint32_t pin, uint32_t delay) {
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b082      	sub	sp, #8
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
 80003d4:	6039      	str	r1, [r7, #0]
	LedOn(pin);
 80003d6:	6878      	ldr	r0, [r7, #4]
 80003d8:	f7ff ffcc 	bl	8000374 <LedOn>
	DelayMs(delay);
 80003dc:	6838      	ldr	r0, [r7, #0]
 80003de:	f7ff ff47 	bl	8000270 <DelayMs>
	LedOff(pin);
 80003e2:	6878      	ldr	r0, [r7, #4]
 80003e4:	f7ff ffdc 	bl	80003a0 <LedOff>
}
 80003e8:	bf00      	nop
 80003ea:	3708      	adds	r7, #8
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}

080003f0 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 80003f0:	b480      	push	{r7}
 80003f2:	b085      	sub	sp, #20
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 80003f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000434 <DelayMs+0x44>)
 80003fa:	685b      	ldr	r3, [r3, #4]
 80003fc:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 80003fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000438 <DelayMs+0x48>)
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	4a0e      	ldr	r2, [pc, #56]	@ (800043c <DelayMs+0x4c>)
 8000404:	fba2 2303 	umull	r2, r3, r2, r3
 8000408:	099b      	lsrs	r3, r3, #6
 800040a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	68ba      	ldr	r2, [r7, #8]
 8000410:	fb02 f303 	mul.w	r3, r2, r3
 8000414:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000416:	bf00      	nop
 8000418:	4b06      	ldr	r3, [pc, #24]	@ (8000434 <DelayMs+0x44>)
 800041a:	685a      	ldr	r2, [r3, #4]
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	1ad2      	subs	r2, r2, r3
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	429a      	cmp	r2, r3
 8000424:	d3f8      	bcc.n	8000418 <DelayMs+0x28>
}
 8000426:	bf00      	nop
 8000428:	bf00      	nop
 800042a:	3714      	adds	r7, #20
 800042c:	46bd      	mov	sp, r7
 800042e:	bc80      	pop	{r7}
 8000430:	4770      	bx	lr
 8000432:	bf00      	nop
 8000434:	e0001000 	.word	0xe0001000
 8000438:	20000000 	.word	0x20000000
 800043c:	10624dd3 	.word	0x10624dd3

08000440 <LIS_WriteIO>:
 */

#include "lis3dsh.h"

// Accel IO Functions
void LIS_WriteIO(uint8_t reg, uint8_t data[], uint8_t size) {
 8000440:	b580      	push	{r7, lr}
 8000442:	b084      	sub	sp, #16
 8000444:	af00      	add	r7, sp, #0
 8000446:	4603      	mov	r3, r0
 8000448:	6039      	str	r1, [r7, #0]
 800044a:	71fb      	strb	r3, [r7, #7]
 800044c:	4613      	mov	r3, r2
 800044e:	71bb      	strb	r3, [r7, #6]
	// enable slave
	SPI_CS_Enable();
 8000450:	f000 fa00 	bl	8000854 <SPI_CS_Enable>
	// write register address
	SPI_Transmit(reg);
 8000454:	79fb      	ldrb	r3, [r7, #7]
 8000456:	4618      	mov	r0, r3
 8000458:	f000 f9ca 	bl	80007f0 <SPI_Transmit>
	// write data byte(s)
	for(int i=0; i<size; i++)
 800045c:	2300      	movs	r3, #0
 800045e:	60fb      	str	r3, [r7, #12]
 8000460:	e009      	b.n	8000476 <LIS_WriteIO+0x36>
		SPI_Transmit(data[i]);
 8000462:	68fb      	ldr	r3, [r7, #12]
 8000464:	683a      	ldr	r2, [r7, #0]
 8000466:	4413      	add	r3, r2
 8000468:	781b      	ldrb	r3, [r3, #0]
 800046a:	4618      	mov	r0, r3
 800046c:	f000 f9c0 	bl	80007f0 <SPI_Transmit>
	for(int i=0; i<size; i++)
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	3301      	adds	r3, #1
 8000474:	60fb      	str	r3, [r7, #12]
 8000476:	79bb      	ldrb	r3, [r7, #6]
 8000478:	68fa      	ldr	r2, [r7, #12]
 800047a:	429a      	cmp	r2, r3
 800047c:	dbf1      	blt.n	8000462 <LIS_WriteIO+0x22>
	// disable slave
	SPI_CS_Disable();
 800047e:	f000 f9f5 	bl	800086c <SPI_CS_Disable>
}
 8000482:	bf00      	nop
 8000484:	3710      	adds	r7, #16
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}

0800048a <LIS_ReadIO>:

void LIS_ReadIO(uint8_t reg, uint8_t data[], uint8_t size) {
 800048a:	b580      	push	{r7, lr}
 800048c:	b084      	sub	sp, #16
 800048e:	af00      	add	r7, sp, #0
 8000490:	4603      	mov	r3, r0
 8000492:	6039      	str	r1, [r7, #0]
 8000494:	71fb      	strb	r3, [r7, #7]
 8000496:	4613      	mov	r3, r2
 8000498:	71bb      	strb	r3, [r7, #6]
	reg |= BV(7); /*bug fixed R=1 */
 800049a:	79fb      	ldrb	r3, [r7, #7]
 800049c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80004a0:	71fb      	strb	r3, [r7, #7]
	// enable slave
	SPI_CS_Enable();
 80004a2:	f000 f9d7 	bl	8000854 <SPI_CS_Enable>
	// write register address
	SPI_Transmit(reg);
 80004a6:	79fb      	ldrb	r3, [r7, #7]
 80004a8:	4618      	mov	r0, r3
 80004aa:	f000 f9a1 	bl	80007f0 <SPI_Transmit>
	// read data byte(s)
	for(int i=0; i<size; i++)
 80004ae:	2300      	movs	r3, #0
 80004b0:	60fb      	str	r3, [r7, #12]
 80004b2:	e00b      	b.n	80004cc <LIS_ReadIO+0x42>
		data[i] = SPI_Receive();
 80004b4:	f000 f9c0 	bl	8000838 <SPI_Receive>
 80004b8:	4603      	mov	r3, r0
 80004ba:	4619      	mov	r1, r3
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	683a      	ldr	r2, [r7, #0]
 80004c0:	4413      	add	r3, r2
 80004c2:	b2ca      	uxtb	r2, r1
 80004c4:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<size; i++)
 80004c6:	68fb      	ldr	r3, [r7, #12]
 80004c8:	3301      	adds	r3, #1
 80004ca:	60fb      	str	r3, [r7, #12]
 80004cc:	79bb      	ldrb	r3, [r7, #6]
 80004ce:	68fa      	ldr	r2, [r7, #12]
 80004d0:	429a      	cmp	r2, r3
 80004d2:	dbef      	blt.n	80004b4 <LIS_ReadIO+0x2a>
	// disable slave
	SPI_CS_Disable();
 80004d4:	f000 f9ca 	bl	800086c <SPI_CS_Disable>
}
 80004d8:	bf00      	nop
 80004da:	3710      	adds	r7, #16
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}

080004e0 <LIS_Init>:

// Accel Init
void LIS_Init(void) {
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0
	// Initialize SPI
	SPI_Init();
 80004e6:	f000 f8ff 	bl	80006e8 <SPI_Init>
	DelayMs(3);
 80004ea:	2003      	movs	r0, #3
 80004ec:	f7ff ff80 	bl	80003f0 <DelayMs>
	// Set Data rate and Enable axes
	uint8_t config = (LIS_DATARATE_25 | LIS_XYZ_ENABLE);
 80004f0:	2347      	movs	r3, #71	@ 0x47
 80004f2:	71fb      	strb	r3, [r7, #7]
	LIS_WriteIO(LIS_CTRL_REG4_ADDR, &config, 1);
 80004f4:	1dfb      	adds	r3, r7, #7
 80004f6:	2201      	movs	r2, #1
 80004f8:	4619      	mov	r1, r3
 80004fa:	2020      	movs	r0, #32
 80004fc:	f7ff ffa0 	bl	8000440 <LIS_WriteIO>
	DelayMs(3);
 8000500:	2003      	movs	r0, #3
 8000502:	f7ff ff75 	bl	80003f0 <DelayMs>
}
 8000506:	bf00      	nop
 8000508:	3708      	adds	r7, #8
 800050a:	46bd      	mov	sp, r7
 800050c:	bd80      	pop	{r7, pc}

0800050e <LIS_GetData>:

// Accel Get Raw Data
LIS_Data LIS_GetData(void) {
 800050e:	b580      	push	{r7, lr}
 8000510:	b086      	sub	sp, #24
 8000512:	af00      	add	r7, sp, #0
 8000514:	6078      	str	r0, [r7, #4]
	uint8_t data[2];
	uint16_t x, y, z;
	// read x low and x high and combine to 16-bit x reading
	LIS_ReadIO(LIS_OUT_X_L_ADDR, data, 2);
 8000516:	f107 0310 	add.w	r3, r7, #16
 800051a:	2202      	movs	r2, #2
 800051c:	4619      	mov	r1, r3
 800051e:	2028      	movs	r0, #40	@ 0x28
 8000520:	f7ff ffb3 	bl	800048a <LIS_ReadIO>
	x = ((uint16_t)data[1] << 8) | data[0];
 8000524:	7c7b      	ldrb	r3, [r7, #17]
 8000526:	021b      	lsls	r3, r3, #8
 8000528:	b21a      	sxth	r2, r3
 800052a:	7c3b      	ldrb	r3, [r7, #16]
 800052c:	b21b      	sxth	r3, r3
 800052e:	4313      	orrs	r3, r2
 8000530:	b21b      	sxth	r3, r3
 8000532:	82fb      	strh	r3, [r7, #22]
	// read y low and y high and combine to 16-bit y reading
	LIS_ReadIO(LIS_OUT_Y_L_ADDR, data, 2);
 8000534:	f107 0310 	add.w	r3, r7, #16
 8000538:	2202      	movs	r2, #2
 800053a:	4619      	mov	r1, r3
 800053c:	202a      	movs	r0, #42	@ 0x2a
 800053e:	f7ff ffa4 	bl	800048a <LIS_ReadIO>
	y = ((uint16_t)data[1] << 8) | data[0];
 8000542:	7c7b      	ldrb	r3, [r7, #17]
 8000544:	021b      	lsls	r3, r3, #8
 8000546:	b21a      	sxth	r2, r3
 8000548:	7c3b      	ldrb	r3, [r7, #16]
 800054a:	b21b      	sxth	r3, r3
 800054c:	4313      	orrs	r3, r2
 800054e:	b21b      	sxth	r3, r3
 8000550:	82bb      	strh	r3, [r7, #20]
	// read z low and z high and combine to 16-bit z reading
	LIS_ReadIO(LIS_OUT_Z_L_ADDR, data, 2);
 8000552:	f107 0310 	add.w	r3, r7, #16
 8000556:	2202      	movs	r2, #2
 8000558:	4619      	mov	r1, r3
 800055a:	202c      	movs	r0, #44	@ 0x2c
 800055c:	f7ff ff95 	bl	800048a <LIS_ReadIO>
	z = ((uint16_t)data[1] << 8) | data[0];
 8000560:	7c7b      	ldrb	r3, [r7, #17]
 8000562:	021b      	lsls	r3, r3, #8
 8000564:	b21a      	sxth	r2, r3
 8000566:	7c3b      	ldrb	r3, [r7, #16]
 8000568:	b21b      	sxth	r3, r3
 800056a:	4313      	orrs	r3, r2
 800056c:	b21b      	sxth	r3, r3
 800056e:	827b      	strh	r3, [r7, #18]
	// fill readings in struct and return
	LIS_Data val;
	val.x = x;
 8000570:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000574:	813b      	strh	r3, [r7, #8]
	val.y = y;
 8000576:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800057a:	817b      	strh	r3, [r7, #10]
	val.z = z;
 800057c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000580:	81bb      	strh	r3, [r7, #12]
	return val;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	461a      	mov	r2, r3
 8000586:	f107 0308 	add.w	r3, r7, #8
 800058a:	6818      	ldr	r0, [r3, #0]
 800058c:	6010      	str	r0, [r2, #0]
 800058e:	889b      	ldrh	r3, [r3, #4]
 8000590:	8093      	strh	r3, [r2, #4]
}
 8000592:	6878      	ldr	r0, [r7, #4]
 8000594:	3718      	adds	r7, #24
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}

0800059a <LIS_DRdy>:

// Accel if Ready
int LIS_DRdy(void) {
 800059a:	b580      	push	{r7, lr}
 800059c:	b082      	sub	sp, #8
 800059e:	af00      	add	r7, sp, #0
	uint8_t status;
	do {
		LIS_ReadIO(LIS_STATUS_ADDR, &status, 1);
 80005a0:	1dfb      	adds	r3, r7, #7
 80005a2:	2201      	movs	r2, #1
 80005a4:	4619      	mov	r1, r3
 80005a6:	2027      	movs	r0, #39	@ 0x27
 80005a8:	f7ff ff6f 	bl	800048a <LIS_ReadIO>
	} while( (status & LIS_STATUS_XYZ_Msk) == 0 );
 80005ac:	79fb      	ldrb	r3, [r7, #7]
 80005ae:	f003 0307 	and.w	r3, r3, #7
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d0f4      	beq.n	80005a0 <LIS_DRdy+0x6>
	return 1;
 80005b6:	2301      	movs	r3, #1
}
 80005b8:	4618      	mov	r0, r3
 80005ba:	3708      	adds	r7, #8
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}

080005c0 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 80005c0:	b480      	push	{r7}
 80005c2:	b085      	sub	sp, #20
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 80005c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000604 <DelayMs+0x44>)
 80005ca:	685b      	ldr	r3, [r3, #4]
 80005cc:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 80005ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000608 <DelayMs+0x48>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4a0e      	ldr	r2, [pc, #56]	@ (800060c <DelayMs+0x4c>)
 80005d4:	fba2 2303 	umull	r2, r3, r2, r3
 80005d8:	099b      	lsrs	r3, r3, #6
 80005da:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	68ba      	ldr	r2, [r7, #8]
 80005e0:	fb02 f303 	mul.w	r3, r2, r3
 80005e4:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80005e6:	bf00      	nop
 80005e8:	4b06      	ldr	r3, [pc, #24]	@ (8000604 <DelayMs+0x44>)
 80005ea:	685a      	ldr	r2, [r3, #4]
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	1ad2      	subs	r2, r2, r3
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	429a      	cmp	r2, r3
 80005f4:	d3f8      	bcc.n	80005e8 <DelayMs+0x28>
}
 80005f6:	bf00      	nop
 80005f8:	bf00      	nop
 80005fa:	3714      	adds	r7, #20
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bc80      	pop	{r7}
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	e0001000 	.word	0xe0001000
 8000608:	20000000 	.word	0x20000000
 800060c:	10624dd3 	.word	0x10624dd3

08000610 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b08e      	sub	sp, #56	@ 0x38
 8000614:	af02      	add	r7, sp, #8
	char str[32];
	int ret;
	LIS_Data val;
	//LcdInit();
	SystemInit();
 8000616:	f000 f96b 	bl	80008f0 <SystemInit>
	LedInit(LED_BLUE);
 800061a:	200f      	movs	r0, #15
 800061c:	f7ff fe50 	bl	80002c0 <LedInit>
	LedInit(LED_GREEN);
 8000620:	200c      	movs	r0, #12
 8000622:	f7ff fe4d 	bl	80002c0 <LedInit>
	LedInit(LED_ORANGE);
 8000626:	200d      	movs	r0, #13
 8000628:	f7ff fe4a 	bl	80002c0 <LedInit>
	LedInit(LED_RED);
 800062c:	200e      	movs	r0, #14
 800062e:	f7ff fe47 	bl	80002c0 <LedInit>

	UartInit(BAUD_9600);
 8000632:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 8000636:	f000 f991 	bl	800095c <UartInit>
	UartPuts("LIS3DSH Accel Demo!\r\n");
 800063a:	4828      	ldr	r0, [pc, #160]	@ (80006dc <main+0xcc>)
 800063c:	f000 fa12 	bl	8000a64 <UartPuts>

	//LcdPuts(LCD_LINE1, "ORIENTATION");
	LIS_Init();
 8000640:	f7ff ff4e 	bl	80004e0 <LIS_Init>
	DelayMs(1000);
 8000644:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000648:	f7ff ffba 	bl	80005c0 <DelayMs>
	while(1) {
		ret = LIS_DRdy();
 800064c:	f7ff ffa5 	bl	800059a <LIS_DRdy>
 8000650:	62f8      	str	r0, [r7, #44]	@ 0x2c
		if(ret) {
 8000652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000654:	2b00      	cmp	r3, #0
 8000656:	d0f9      	beq.n	800064c <main+0x3c>
			val = LIS_GetData();
 8000658:	1d3b      	adds	r3, r7, #4
 800065a:	4618      	mov	r0, r3
 800065c:	f7ff ff57 	bl	800050e <LIS_GetData>
			sprintf(str, "x%d y%d z%d\r\n", val.x, val.y, val.z);
 8000660:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000664:	461a      	mov	r2, r3
 8000666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800066a:	4619      	mov	r1, r3
 800066c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000670:	f107 000c 	add.w	r0, r7, #12
 8000674:	9300      	str	r3, [sp, #0]
 8000676:	460b      	mov	r3, r1
 8000678:	4919      	ldr	r1, [pc, #100]	@ (80006e0 <main+0xd0>)
 800067a:	f000 fa39 	bl	8000af0 <siprintf>

			if(val.y<-4000)
 800067e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000682:	f513 6f7a 	cmn.w	r3, #4000	@ 0xfa0
 8000686:	da03      	bge.n	8000690 <main+0x80>
				LedBlink(LED_BLUE, 100);
 8000688:	2164      	movs	r1, #100	@ 0x64
 800068a:	200f      	movs	r0, #15
 800068c:	f7ff fe9e 	bl	80003cc <LedBlink>

				if(val.y>4000)
 8000690:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000694:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000698:	dd03      	ble.n	80006a2 <main+0x92>
					LedBlink(LED_ORANGE,100);
 800069a:	2164      	movs	r1, #100	@ 0x64
 800069c:	200d      	movs	r0, #13
 800069e:	f7ff fe95 	bl	80003cc <LedBlink>

				if(val.x<-6000)
 80006a2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80006a6:	4a0f      	ldr	r2, [pc, #60]	@ (80006e4 <main+0xd4>)
 80006a8:	4293      	cmp	r3, r2
 80006aa:	da03      	bge.n	80006b4 <main+0xa4>
						LedBlink(LED_GREEN,100);
 80006ac:	2164      	movs	r1, #100	@ 0x64
 80006ae:	200c      	movs	r0, #12
 80006b0:	f7ff fe8c 	bl	80003cc <LedBlink>

					if(val.x>6000)
 80006b4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80006b8:	f241 7270 	movw	r2, #6000	@ 0x1770
 80006bc:	4293      	cmp	r3, r2
 80006be:	dd03      	ble.n	80006c8 <main+0xb8>
						LedBlink(LED_RED,100);
 80006c0:	2164      	movs	r1, #100	@ 0x64
 80006c2:	200e      	movs	r0, #14
 80006c4:	f7ff fe82 	bl	80003cc <LedBlink>
			UartPuts(str);
 80006c8:	f107 030c 	add.w	r3, r7, #12
 80006cc:	4618      	mov	r0, r3
 80006ce:	f000 f9c9 	bl	8000a64 <UartPuts>
			DelayMs(100);
 80006d2:	2064      	movs	r0, #100	@ 0x64
 80006d4:	f7ff ff74 	bl	80005c0 <DelayMs>
		ret = LIS_DRdy();
 80006d8:	e7b8      	b.n	800064c <main+0x3c>
 80006da:	bf00      	nop
 80006dc:	08001438 	.word	0x08001438
 80006e0:	08001450 	.word	0x08001450
 80006e4:	ffffe890 	.word	0xffffe890

080006e8 <SPI_Init>:
 *      Author: Nilesh
 */

#include "spi.h"

void SPI_Init(void) {
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
	// SPI GPIO CS pin config
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 80006ec:	4b3c      	ldr	r3, [pc, #240]	@ (80007e0 <SPI_Init+0xf8>)
 80006ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f0:	4a3b      	ldr	r2, [pc, #236]	@ (80007e0 <SPI_Init+0xf8>)
 80006f2:	f043 0310 	orr.w	r3, r3, #16
 80006f6:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOE->MODER &= ~BV(SPI_CS_PIN*2+1); // GPIO mode=OUTPUT(0b01)
 80006f8:	4b3a      	ldr	r3, [pc, #232]	@ (80007e4 <SPI_Init+0xfc>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a39      	ldr	r2, [pc, #228]	@ (80007e4 <SPI_Init+0xfc>)
 80006fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000702:	6013      	str	r3, [r2, #0]
	GPIOE->MODER |= BV(SPI_CS_PIN*2);
 8000704:	4b37      	ldr	r3, [pc, #220]	@ (80007e4 <SPI_Init+0xfc>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a36      	ldr	r2, [pc, #216]	@ (80007e4 <SPI_Init+0xfc>)
 800070a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800070e:	6013      	str	r3, [r2, #0]
	GPIOE->OSPEEDR &= ~BV(SPI_CS_PIN*2+1); // GPIO speed=Medium(0b01)
 8000710:	4b34      	ldr	r3, [pc, #208]	@ (80007e4 <SPI_Init+0xfc>)
 8000712:	689b      	ldr	r3, [r3, #8]
 8000714:	4a33      	ldr	r2, [pc, #204]	@ (80007e4 <SPI_Init+0xfc>)
 8000716:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800071a:	6093      	str	r3, [r2, #8]
	GPIOE->OSPEEDR |= BV(SPI_CS_PIN*2);
 800071c:	4b31      	ldr	r3, [pc, #196]	@ (80007e4 <SPI_Init+0xfc>)
 800071e:	689b      	ldr	r3, [r3, #8]
 8000720:	4a30      	ldr	r2, [pc, #192]	@ (80007e4 <SPI_Init+0xfc>)
 8000722:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000726:	6093      	str	r3, [r2, #8]
	GPIOE->PUPDR &= ~(BV(SPI_CS_PIN*2+1) | BV(SPI_CS_PIN*2)); // GPIO No Pull-up/down (0b00)
 8000728:	4b2e      	ldr	r3, [pc, #184]	@ (80007e4 <SPI_Init+0xfc>)
 800072a:	68db      	ldr	r3, [r3, #12]
 800072c:	4a2d      	ldr	r2, [pc, #180]	@ (80007e4 <SPI_Init+0xfc>)
 800072e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8000732:	60d3      	str	r3, [r2, #12]
	GPIOE->OTYPER &= ~BV(SPI_CS_PIN);	// GPIO push-pull
 8000734:	4b2b      	ldr	r3, [pc, #172]	@ (80007e4 <SPI_Init+0xfc>)
 8000736:	685b      	ldr	r3, [r3, #4]
 8000738:	4a2a      	ldr	r2, [pc, #168]	@ (80007e4 <SPI_Init+0xfc>)
 800073a:	f023 0308 	bic.w	r3, r3, #8
 800073e:	6053      	str	r3, [r2, #4]
	// Disable slave initially
	SPI_CS_Disable();
 8000740:	f000 f894 	bl	800086c <SPI_CS_Disable>

	// SPI GPIO MOSI, MISO, SCLK pin config
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000744:	4b26      	ldr	r3, [pc, #152]	@ (80007e0 <SPI_Init+0xf8>)
 8000746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000748:	4a25      	ldr	r2, [pc, #148]	@ (80007e0 <SPI_Init+0xf8>)
 800074a:	f043 0301 	orr.w	r3, r3, #1
 800074e:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOA->MODER &= ~(BV(SPI_MOSI_PIN*2)|BV(SPI_MISO_PIN*2)|BV(SPI_SCLK_PIN*2)); // GPIO mode=AltFn(0b10)
 8000750:	4b25      	ldr	r3, [pc, #148]	@ (80007e8 <SPI_Init+0x100>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a24      	ldr	r2, [pc, #144]	@ (80007e8 <SPI_Init+0x100>)
 8000756:	f423 43a8 	bic.w	r3, r3, #21504	@ 0x5400
 800075a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (BV(SPI_MOSI_PIN*2+1)|BV(SPI_MISO_PIN*2+1)|BV(SPI_SCLK_PIN*2+1));
 800075c:	4b22      	ldr	r3, [pc, #136]	@ (80007e8 <SPI_Init+0x100>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a21      	ldr	r2, [pc, #132]	@ (80007e8 <SPI_Init+0x100>)
 8000762:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 8000766:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(SPI_MOSI_PIN*2+1)|BV(SPI_MISO_PIN*2+1)|BV(SPI_SCLK_PIN*2+1)); // GPIO speed=Medium(0b01)
 8000768:	4b1f      	ldr	r3, [pc, #124]	@ (80007e8 <SPI_Init+0x100>)
 800076a:	689b      	ldr	r3, [r3, #8]
 800076c:	4a1e      	ldr	r2, [pc, #120]	@ (80007e8 <SPI_Init+0x100>)
 800076e:	f423 4328 	bic.w	r3, r3, #43008	@ 0xa800
 8000772:	6093      	str	r3, [r2, #8]
	GPIOA->OSPEEDR |= (BV(SPI_MOSI_PIN*2)|BV(SPI_MISO_PIN*2)|BV(SPI_SCLK_PIN*2));
 8000774:	4b1c      	ldr	r3, [pc, #112]	@ (80007e8 <SPI_Init+0x100>)
 8000776:	689b      	ldr	r3, [r3, #8]
 8000778:	4a1b      	ldr	r2, [pc, #108]	@ (80007e8 <SPI_Init+0x100>)
 800077a:	f443 43a8 	orr.w	r3, r3, #21504	@ 0x5400
 800077e:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(SPI_MOSI_PIN*2)|BV(SPI_MISO_PIN*2)|BV(SPI_SCLK_PIN*2)); // GPIO Pull-Down (0b10)
 8000780:	4b19      	ldr	r3, [pc, #100]	@ (80007e8 <SPI_Init+0x100>)
 8000782:	68db      	ldr	r3, [r3, #12]
 8000784:	4a18      	ldr	r2, [pc, #96]	@ (80007e8 <SPI_Init+0x100>)
 8000786:	f423 43a8 	bic.w	r3, r3, #21504	@ 0x5400
 800078a:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (BV(SPI_MOSI_PIN*2+1)|BV(SPI_MISO_PIN*2+1)|BV(SPI_SCLK_PIN*2+1));
 800078c:	4b16      	ldr	r3, [pc, #88]	@ (80007e8 <SPI_Init+0x100>)
 800078e:	68db      	ldr	r3, [r3, #12]
 8000790:	4a15      	ldr	r2, [pc, #84]	@ (80007e8 <SPI_Init+0x100>)
 8000792:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 8000796:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(SPI_MOSI_PIN)|BV(SPI_MISO_PIN)|BV(SPI_SCLK_PIN));	// GPIO push-pull
 8000798:	4b13      	ldr	r3, [pc, #76]	@ (80007e8 <SPI_Init+0x100>)
 800079a:	685b      	ldr	r3, [r3, #4]
 800079c:	4a12      	ldr	r2, [pc, #72]	@ (80007e8 <SPI_Init+0x100>)
 800079e:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80007a2:	6053      	str	r3, [r2, #4]
	GPIOA->AFR[0] |= (SPI_ALT_FN << GPIO_AFRL_AFSEL5_Pos) | (SPI_ALT_FN << GPIO_AFRL_AFSEL6_Pos) | (SPI_ALT_FN << GPIO_AFRL_AFSEL7_Pos); /* BUG FIXED |= */
 80007a4:	4b10      	ldr	r3, [pc, #64]	@ (80007e8 <SPI_Init+0x100>)
 80007a6:	6a1b      	ldr	r3, [r3, #32]
 80007a8:	4a0f      	ldr	r2, [pc, #60]	@ (80007e8 <SPI_Init+0x100>)
 80007aa:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 80007ae:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 80007b2:	6213      	str	r3, [r2, #32]

	// SPI bus config
	// Enable SPI clock
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 80007b4:	4b0a      	ldr	r3, [pc, #40]	@ (80007e0 <SPI_Init+0xf8>)
 80007b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007b8:	4a09      	ldr	r2, [pc, #36]	@ (80007e0 <SPI_Init+0xf8>)
 80007ba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007be:	6453      	str	r3, [r2, #68]	@ 0x44
	// CR1: Master=1, BR=0x02(010), LSBF=0, DFF=0 (8-bit), CRCEN=0,
	//		SSM=1 & SSI=1 (Soft Slave Manage), BIDI=0 and RXONLY=0 for Full Duplex,
	//		CPOL=0 and CPHA=0 for LIS3DSH
	SPI1->CR1 = SPI_CR1_MSTR | SPI_CR1_SSM | SPI_CR1_SSI | (0x02 << SPI_CR1_BR_Pos);
 80007c0:	4b0a      	ldr	r3, [pc, #40]	@ (80007ec <SPI_Init+0x104>)
 80007c2:	f44f 7245 	mov.w	r2, #788	@ 0x314
 80007c6:	601a      	str	r2, [r3, #0]

	// CR2 = Motorola Frame, No intr enabled, No dma enabled, No SS output
	SPI1->CR2 = 0x0000;
 80007c8:	4b08      	ldr	r3, [pc, #32]	@ (80007ec <SPI_Init+0x104>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	605a      	str	r2, [r3, #4]
	// Enable SPI
	SPI1->CR1 |= SPI_CR1_SPE; /*bug fixed |= */
 80007ce:	4b07      	ldr	r3, [pc, #28]	@ (80007ec <SPI_Init+0x104>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4a06      	ldr	r2, [pc, #24]	@ (80007ec <SPI_Init+0x104>)
 80007d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007d8:	6013      	str	r3, [r2, #0]
}
 80007da:	bf00      	nop
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40023800 	.word	0x40023800
 80007e4:	40021000 	.word	0x40021000
 80007e8:	40020000 	.word	0x40020000
 80007ec:	40013000 	.word	0x40013000

080007f0 <SPI_Transmit>:

uint16_t SPI_Transmit(uint8_t dataW) {
 80007f0:	b480      	push	{r7}
 80007f2:	b085      	sub	sp, #20
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	71fb      	strb	r3, [r7, #7]
	// wait while tx regr is not empty
	while(!(SPI1->SR & SPI_SR_TXE))
 80007fa:	bf00      	nop
 80007fc:	4b0d      	ldr	r3, [pc, #52]	@ (8000834 <SPI_Transmit+0x44>)
 80007fe:	689b      	ldr	r3, [r3, #8]
 8000800:	f003 0302 	and.w	r3, r3, #2
 8000804:	2b00      	cmp	r3, #0
 8000806:	d0f9      	beq.n	80007fc <SPI_Transmit+0xc>
		;
	// write given data into spi data regr
	uint32_t frame = dataW;
 8000808:	79fb      	ldrb	r3, [r7, #7]
 800080a:	60fb      	str	r3, [r7, #12]
	SPI1->DR = frame;
 800080c:	4a09      	ldr	r2, [pc, #36]	@ (8000834 <SPI_Transmit+0x44>)
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	60d3      	str	r3, [r2, #12]
	// wait while rx regr is empty
	while(!(SPI1->SR & SPI_SR_RXNE))
 8000812:	bf00      	nop
 8000814:	4b07      	ldr	r3, [pc, #28]	@ (8000834 <SPI_Transmit+0x44>)
 8000816:	689b      	ldr	r3, [r3, #8]
 8000818:	f003 0301 	and.w	r3, r3, #1
 800081c:	2b00      	cmp	r3, #0
 800081e:	d0f9      	beq.n	8000814 <SPI_Transmit+0x24>
		;
	// read data from spi data regr
	frame = SPI1->DR;
 8000820:	4b04      	ldr	r3, [pc, #16]	@ (8000834 <SPI_Transmit+0x44>)
 8000822:	68db      	ldr	r3, [r3, #12]
 8000824:	60fb      	str	r3, [r7, #12]
	return frame;
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	b29b      	uxth	r3, r3
}
 800082a:	4618      	mov	r0, r3
 800082c:	3714      	adds	r7, #20
 800082e:	46bd      	mov	sp, r7
 8000830:	bc80      	pop	{r7}
 8000832:	4770      	bx	lr
 8000834:	40013000 	.word	0x40013000

08000838 <SPI_Receive>:

uint16_t SPI_Receive(void) {
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
	// send dummy data (0x00) and receive data from slave
	uint32_t val = SPI_Transmit(0x00);
 800083e:	2000      	movs	r0, #0
 8000840:	f7ff ffd6 	bl	80007f0 <SPI_Transmit>
 8000844:	4603      	mov	r3, r0
 8000846:	607b      	str	r3, [r7, #4]
	// return received data
	return val;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	b29b      	uxth	r3, r3
}
 800084c:	4618      	mov	r0, r3
 800084e:	3708      	adds	r7, #8
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}

08000854 <SPI_CS_Enable>:

void SPI_CS_Enable(void) {
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
	// PE.3 = 0 (active low)
	GPIOE->BSRR = BV(SPI_CS_CLR_BIT);
 8000858:	4b03      	ldr	r3, [pc, #12]	@ (8000868 <SPI_CS_Enable+0x14>)
 800085a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800085e:	619a      	str	r2, [r3, #24]
}
 8000860:	bf00      	nop
 8000862:	46bd      	mov	sp, r7
 8000864:	bc80      	pop	{r7}
 8000866:	4770      	bx	lr
 8000868:	40021000 	.word	0x40021000

0800086c <SPI_CS_Disable>:

void SPI_CS_Disable(void) {
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
	// PE.3 = 1 (active low)
	GPIOE->BSRR = BV(SPI_CS_SET_BIT);
 8000870:	4b03      	ldr	r3, [pc, #12]	@ (8000880 <SPI_CS_Disable+0x14>)
 8000872:	2208      	movs	r2, #8
 8000874:	619a      	str	r2, [r3, #24]
}
 8000876:	bf00      	nop
 8000878:	46bd      	mov	sp, r7
 800087a:	bc80      	pop	{r7}
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	40021000 	.word	0x40021000

08000884 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b086      	sub	sp, #24
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800088c:	4a14      	ldr	r2, [pc, #80]	@ (80008e0 <_sbrk+0x5c>)
 800088e:	4b15      	ldr	r3, [pc, #84]	@ (80008e4 <_sbrk+0x60>)
 8000890:	1ad3      	subs	r3, r2, r3
 8000892:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000898:	4b13      	ldr	r3, [pc, #76]	@ (80008e8 <_sbrk+0x64>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d102      	bne.n	80008a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008a0:	4b11      	ldr	r3, [pc, #68]	@ (80008e8 <_sbrk+0x64>)
 80008a2:	4a12      	ldr	r2, [pc, #72]	@ (80008ec <_sbrk+0x68>)
 80008a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008a6:	4b10      	ldr	r3, [pc, #64]	@ (80008e8 <_sbrk+0x64>)
 80008a8:	681a      	ldr	r2, [r3, #0]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	4413      	add	r3, r2
 80008ae:	693a      	ldr	r2, [r7, #16]
 80008b0:	429a      	cmp	r2, r3
 80008b2:	d207      	bcs.n	80008c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008b4:	f000 f93c 	bl	8000b30 <__errno>
 80008b8:	4603      	mov	r3, r0
 80008ba:	220c      	movs	r2, #12
 80008bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008c2:	e009      	b.n	80008d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008c4:	4b08      	ldr	r3, [pc, #32]	@ (80008e8 <_sbrk+0x64>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008ca:	4b07      	ldr	r3, [pc, #28]	@ (80008e8 <_sbrk+0x64>)
 80008cc:	681a      	ldr	r2, [r3, #0]
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	4413      	add	r3, r2
 80008d2:	4a05      	ldr	r2, [pc, #20]	@ (80008e8 <_sbrk+0x64>)
 80008d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008d6:	68fb      	ldr	r3, [r7, #12]
}
 80008d8:	4618      	mov	r0, r3
 80008da:	3718      	adds	r7, #24
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	20020000 	.word	0x20020000
 80008e4:	00000400 	.word	0x00000400
 80008e8:	20000070 	.word	0x20000070
 80008ec:	200001c0 	.word	0x200001c0

080008f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  DWT_Init();
 80008f4:	f000 f802 	bl	80008fc <DWT_Init>
}
 80008f8:	bf00      	nop
 80008fa:	bd80      	pop	{r7, pc}

080008fc <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000900:	4b14      	ldr	r3, [pc, #80]	@ (8000954 <DWT_Init+0x58>)
 8000902:	68db      	ldr	r3, [r3, #12]
 8000904:	4a13      	ldr	r2, [pc, #76]	@ (8000954 <DWT_Init+0x58>)
 8000906:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800090a:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 800090c:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <DWT_Init+0x58>)
 800090e:	68db      	ldr	r3, [r3, #12]
 8000910:	4a10      	ldr	r2, [pc, #64]	@ (8000954 <DWT_Init+0x58>)
 8000912:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000916:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000918:	4b0f      	ldr	r3, [pc, #60]	@ (8000958 <DWT_Init+0x5c>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a0e      	ldr	r2, [pc, #56]	@ (8000958 <DWT_Init+0x5c>)
 800091e:	f023 0301 	bic.w	r3, r3, #1
 8000922:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000924:	4b0c      	ldr	r3, [pc, #48]	@ (8000958 <DWT_Init+0x5c>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a0b      	ldr	r2, [pc, #44]	@ (8000958 <DWT_Init+0x5c>)
 800092a:	f043 0301 	orr.w	r3, r3, #1
 800092e:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000930:	4b09      	ldr	r3, [pc, #36]	@ (8000958 <DWT_Init+0x5c>)
 8000932:	2200      	movs	r2, #0
 8000934:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000936:	bf00      	nop
    __ASM volatile ("NOP");
 8000938:	bf00      	nop
    __ASM volatile ("NOP");
 800093a:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 800093c:	4b06      	ldr	r3, [pc, #24]	@ (8000958 <DWT_Init+0x5c>)
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	2b00      	cmp	r3, #0
 8000942:	bf0c      	ite	eq
 8000944:	2301      	moveq	r3, #1
 8000946:	2300      	movne	r3, #0
 8000948:	b2db      	uxtb	r3, r3
}
 800094a:	4618      	mov	r0, r3
 800094c:	46bd      	mov	sp, r7
 800094e:	bc80      	pop	{r7}
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	e000edf0 	.word	0xe000edf0
 8000958:	e0001000 	.word	0xe0001000

0800095c <UartInit>:

#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud) {
 800095c:	b480      	push	{r7}
 800095e:	b083      	sub	sp, #12
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
	// UART GPIO Init -- PA.2 (Tx) and PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 8000964:	4b31      	ldr	r3, [pc, #196]	@ (8000a2c <UartInit+0xd0>)
 8000966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000968:	4a30      	ldr	r2, [pc, #192]	@ (8000a2c <UartInit+0xd0>)
 800096a:	f043 0301 	orr.w	r3, r3, #1
 800096e:	6313      	str	r3, [r2, #48]	@ 0x30
	//	alt fn = 0111 = 7 (Uart Tx and Rx)
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 8000970:	4b2f      	ldr	r3, [pc, #188]	@ (8000a30 <UartInit+0xd4>)
 8000972:	6a1b      	ldr	r3, [r3, #32]
 8000974:	4a2e      	ldr	r2, [pc, #184]	@ (8000a30 <UartInit+0xd4>)
 8000976:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 800097a:	6213      	str	r3, [r2, #32]
	// 	mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer=0 (push-pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 800097c:	4b2c      	ldr	r3, [pc, #176]	@ (8000a30 <UartInit+0xd4>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a2b      	ldr	r2, [pc, #172]	@ (8000a30 <UartInit+0xd4>)
 8000982:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000986:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 8000988:	4b29      	ldr	r3, [pc, #164]	@ (8000a30 <UartInit+0xd4>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a28      	ldr	r2, [pc, #160]	@ (8000a30 <UartInit+0xd4>)
 800098e:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8000992:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000994:	4b26      	ldr	r3, [pc, #152]	@ (8000a30 <UartInit+0xd4>)
 8000996:	689b      	ldr	r3, [r3, #8]
 8000998:	4a25      	ldr	r2, [pc, #148]	@ (8000a30 <UartInit+0xd4>)
 800099a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800099e:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 80009a0:	4b23      	ldr	r3, [pc, #140]	@ (8000a30 <UartInit+0xd4>)
 80009a2:	68db      	ldr	r3, [r3, #12]
 80009a4:	4a22      	ldr	r2, [pc, #136]	@ (8000a30 <UartInit+0xd4>)
 80009a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80009aa:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 80009ac:	4b20      	ldr	r3, [pc, #128]	@ (8000a30 <UartInit+0xd4>)
 80009ae:	685b      	ldr	r3, [r3, #4]
 80009b0:	4a1f      	ldr	r2, [pc, #124]	@ (8000a30 <UartInit+0xd4>)
 80009b2:	f023 030c 	bic.w	r3, r3, #12
 80009b6:	6053      	str	r3, [r2, #4]

	// UART Config
	// enable uart clock
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 80009b8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a2c <UartInit+0xd0>)
 80009ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009bc:	4a1b      	ldr	r2, [pc, #108]	@ (8000a2c <UartInit+0xd0>)
 80009be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009c2:	6413      	str	r3, [r2, #64]	@ 0x40
	// tx en (TE=1), rx en (RE=1), wordlen=8 (M=0), OVER8=0, disable parity (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 80009c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000a34 <UartInit+0xd8>)
 80009c6:	220c      	movs	r2, #12
 80009c8:	60da      	str	r2, [r3, #12]
	// 1 stop bit (STOP=00), disable clock (CLKEN=0)
	USART2->CR2 = 0x00000000;
 80009ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000a34 <UartInit+0xd8>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	611a      	str	r2, [r3, #16]
	// no hw control, no irda, no dma, no interupts
	USART2->CR3 = 0x00000000;
 80009d0:	4b18      	ldr	r3, [pc, #96]	@ (8000a34 <UartInit+0xd8>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	615a      	str	r2, [r3, #20]
	// set BRR for given baud rate
	switch(baud) {
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80009dc:	d016      	beq.n	8000a0c <UartInit+0xb0>
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80009e4:	d816      	bhi.n	8000a14 <UartInit+0xb8>
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 80009ec:	d004      	beq.n	80009f8 <UartInit+0x9c>
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 80009f4:	d005      	beq.n	8000a02 <UartInit+0xa6>
 80009f6:	e00d      	b.n	8000a14 <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 80009f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a34 <UartInit+0xd8>)
 80009fa:	f240 6283 	movw	r2, #1667	@ 0x683
 80009fe:	609a      	str	r2, [r3, #8]
			break;
 8000a00:	e008      	b.n	8000a14 <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 8000a02:	4b0c      	ldr	r3, [pc, #48]	@ (8000a34 <UartInit+0xd8>)
 8000a04:	f240 12a1 	movw	r2, #417	@ 0x1a1
 8000a08:	609a      	str	r2, [r3, #8]
			break;
 8000a0a:	e003      	b.n	8000a14 <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 8000a0c:	4b09      	ldr	r3, [pc, #36]	@ (8000a34 <UartInit+0xd8>)
 8000a0e:	228b      	movs	r2, #139	@ 0x8b
 8000a10:	609a      	str	r2, [r3, #8]
			break;
 8000a12:	bf00      	nop
	}
	// uart enable (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 8000a14:	4b07      	ldr	r3, [pc, #28]	@ (8000a34 <UartInit+0xd8>)
 8000a16:	68db      	ldr	r3, [r3, #12]
 8000a18:	4a06      	ldr	r2, [pc, #24]	@ (8000a34 <UartInit+0xd8>)
 8000a1a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a1e:	60d3      	str	r3, [r2, #12]
}
 8000a20:	bf00      	nop
 8000a22:	370c      	adds	r7, #12
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bc80      	pop	{r7}
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	40023800 	.word	0x40023800
 8000a30:	40020000 	.word	0x40020000
 8000a34:	40004400 	.word	0x40004400

08000a38 <UartPutch>:

void UartPutch(uint8_t ch) {
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	71fb      	strb	r3, [r7, #7]
	// wait until TDR is empty (i.e. prev byte transmitted)
	while((USART2->SR & BV(USART_SR_TXE_Pos)) == 0)
 8000a42:	bf00      	nop
 8000a44:	4b06      	ldr	r3, [pc, #24]	@ (8000a60 <UartPutch+0x28>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d0f9      	beq.n	8000a44 <UartPutch+0xc>
		;
	// write new byte in TDR
	USART2->DR = ch;
 8000a50:	4a03      	ldr	r2, [pc, #12]	@ (8000a60 <UartPutch+0x28>)
 8000a52:	79fb      	ldrb	r3, [r7, #7]
 8000a54:	6053      	str	r3, [r2, #4]
}
 8000a56:	bf00      	nop
 8000a58:	370c      	adds	r7, #12
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bc80      	pop	{r7}
 8000a5e:	4770      	bx	lr
 8000a60:	40004400 	.word	0x40004400

08000a64 <UartPuts>:
	// read received byte from RDR
	char ch = USART2->DR;
	return ch;
}

void UartPuts(char str[]) {
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	60fb      	str	r3, [r7, #12]
 8000a70:	e009      	b.n	8000a86 <UartPuts+0x22>
		UartPutch(str[i]);
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	687a      	ldr	r2, [r7, #4]
 8000a76:	4413      	add	r3, r2
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff ffdc 	bl	8000a38 <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	3301      	adds	r3, #1
 8000a84:	60fb      	str	r3, [r7, #12]
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	687a      	ldr	r2, [r7, #4]
 8000a8a:	4413      	add	r3, r2
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d1ef      	bne.n	8000a72 <UartPuts+0xe>
}
 8000a92:	bf00      	nop
 8000a94:	bf00      	nop
 8000a96:	3710      	adds	r7, #16
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}

08000a9c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a9c:	480d      	ldr	r0, [pc, #52]	@ (8000ad4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a9e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000aa0:	f7ff ff26 	bl	80008f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000aa4:	480c      	ldr	r0, [pc, #48]	@ (8000ad8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000aa6:	490d      	ldr	r1, [pc, #52]	@ (8000adc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000aa8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ae0 <LoopForever+0xe>)
  movs r3, #0
 8000aaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aac:	e002      	b.n	8000ab4 <LoopCopyDataInit>

08000aae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ab2:	3304      	adds	r3, #4

08000ab4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ab4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ab6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ab8:	d3f9      	bcc.n	8000aae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aba:	4a0a      	ldr	r2, [pc, #40]	@ (8000ae4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000abc:	4c0a      	ldr	r4, [pc, #40]	@ (8000ae8 <LoopForever+0x16>)
  movs r3, #0
 8000abe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac0:	e001      	b.n	8000ac6 <LoopFillZerobss>

08000ac2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ac2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ac4:	3204      	adds	r2, #4

08000ac6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ac6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ac8:	d3fb      	bcc.n	8000ac2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000aca:	f000 f837 	bl	8000b3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ace:	f7ff fd9f 	bl	8000610 <main>

08000ad2 <LoopForever>:

LoopForever:
  b LoopForever
 8000ad2:	e7fe      	b.n	8000ad2 <LoopForever>
  ldr   r0, =_estack
 8000ad4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ad8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000adc:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000ae0:	080014a4 	.word	0x080014a4
  ldr r2, =_sbss
 8000ae4:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000ae8:	200001bc 	.word	0x200001bc

08000aec <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000aec:	e7fe      	b.n	8000aec <ADC_IRQHandler>
	...

08000af0 <siprintf>:
 8000af0:	b40e      	push	{r1, r2, r3}
 8000af2:	b500      	push	{lr}
 8000af4:	b09c      	sub	sp, #112	@ 0x70
 8000af6:	ab1d      	add	r3, sp, #116	@ 0x74
 8000af8:	9002      	str	r0, [sp, #8]
 8000afa:	9006      	str	r0, [sp, #24]
 8000afc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000b00:	4809      	ldr	r0, [pc, #36]	@ (8000b28 <siprintf+0x38>)
 8000b02:	9107      	str	r1, [sp, #28]
 8000b04:	9104      	str	r1, [sp, #16]
 8000b06:	4909      	ldr	r1, [pc, #36]	@ (8000b2c <siprintf+0x3c>)
 8000b08:	f853 2b04 	ldr.w	r2, [r3], #4
 8000b0c:	9105      	str	r1, [sp, #20]
 8000b0e:	6800      	ldr	r0, [r0, #0]
 8000b10:	9301      	str	r3, [sp, #4]
 8000b12:	a902      	add	r1, sp, #8
 8000b14:	f000 f98c 	bl	8000e30 <_svfiprintf_r>
 8000b18:	9b02      	ldr	r3, [sp, #8]
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	701a      	strb	r2, [r3, #0]
 8000b1e:	b01c      	add	sp, #112	@ 0x70
 8000b20:	f85d eb04 	ldr.w	lr, [sp], #4
 8000b24:	b003      	add	sp, #12
 8000b26:	4770      	bx	lr
 8000b28:	20000004 	.word	0x20000004
 8000b2c:	ffff0208 	.word	0xffff0208

08000b30 <__errno>:
 8000b30:	4b01      	ldr	r3, [pc, #4]	@ (8000b38 <__errno+0x8>)
 8000b32:	6818      	ldr	r0, [r3, #0]
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	20000004 	.word	0x20000004

08000b3c <__libc_init_array>:
 8000b3c:	b570      	push	{r4, r5, r6, lr}
 8000b3e:	4d0d      	ldr	r5, [pc, #52]	@ (8000b74 <__libc_init_array+0x38>)
 8000b40:	4c0d      	ldr	r4, [pc, #52]	@ (8000b78 <__libc_init_array+0x3c>)
 8000b42:	1b64      	subs	r4, r4, r5
 8000b44:	10a4      	asrs	r4, r4, #2
 8000b46:	2600      	movs	r6, #0
 8000b48:	42a6      	cmp	r6, r4
 8000b4a:	d109      	bne.n	8000b60 <__libc_init_array+0x24>
 8000b4c:	4d0b      	ldr	r5, [pc, #44]	@ (8000b7c <__libc_init_array+0x40>)
 8000b4e:	4c0c      	ldr	r4, [pc, #48]	@ (8000b80 <__libc_init_array+0x44>)
 8000b50:	f000 fc66 	bl	8001420 <_init>
 8000b54:	1b64      	subs	r4, r4, r5
 8000b56:	10a4      	asrs	r4, r4, #2
 8000b58:	2600      	movs	r6, #0
 8000b5a:	42a6      	cmp	r6, r4
 8000b5c:	d105      	bne.n	8000b6a <__libc_init_array+0x2e>
 8000b5e:	bd70      	pop	{r4, r5, r6, pc}
 8000b60:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b64:	4798      	blx	r3
 8000b66:	3601      	adds	r6, #1
 8000b68:	e7ee      	b.n	8000b48 <__libc_init_array+0xc>
 8000b6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b6e:	4798      	blx	r3
 8000b70:	3601      	adds	r6, #1
 8000b72:	e7f2      	b.n	8000b5a <__libc_init_array+0x1e>
 8000b74:	0800149c 	.word	0x0800149c
 8000b78:	0800149c 	.word	0x0800149c
 8000b7c:	0800149c 	.word	0x0800149c
 8000b80:	080014a0 	.word	0x080014a0

08000b84 <__retarget_lock_acquire_recursive>:
 8000b84:	4770      	bx	lr

08000b86 <__retarget_lock_release_recursive>:
 8000b86:	4770      	bx	lr

08000b88 <_free_r>:
 8000b88:	b538      	push	{r3, r4, r5, lr}
 8000b8a:	4605      	mov	r5, r0
 8000b8c:	2900      	cmp	r1, #0
 8000b8e:	d041      	beq.n	8000c14 <_free_r+0x8c>
 8000b90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000b94:	1f0c      	subs	r4, r1, #4
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	bfb8      	it	lt
 8000b9a:	18e4      	addlt	r4, r4, r3
 8000b9c:	f000 f8e0 	bl	8000d60 <__malloc_lock>
 8000ba0:	4a1d      	ldr	r2, [pc, #116]	@ (8000c18 <_free_r+0x90>)
 8000ba2:	6813      	ldr	r3, [r2, #0]
 8000ba4:	b933      	cbnz	r3, 8000bb4 <_free_r+0x2c>
 8000ba6:	6063      	str	r3, [r4, #4]
 8000ba8:	6014      	str	r4, [r2, #0]
 8000baa:	4628      	mov	r0, r5
 8000bac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000bb0:	f000 b8dc 	b.w	8000d6c <__malloc_unlock>
 8000bb4:	42a3      	cmp	r3, r4
 8000bb6:	d908      	bls.n	8000bca <_free_r+0x42>
 8000bb8:	6820      	ldr	r0, [r4, #0]
 8000bba:	1821      	adds	r1, r4, r0
 8000bbc:	428b      	cmp	r3, r1
 8000bbe:	bf01      	itttt	eq
 8000bc0:	6819      	ldreq	r1, [r3, #0]
 8000bc2:	685b      	ldreq	r3, [r3, #4]
 8000bc4:	1809      	addeq	r1, r1, r0
 8000bc6:	6021      	streq	r1, [r4, #0]
 8000bc8:	e7ed      	b.n	8000ba6 <_free_r+0x1e>
 8000bca:	461a      	mov	r2, r3
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	b10b      	cbz	r3, 8000bd4 <_free_r+0x4c>
 8000bd0:	42a3      	cmp	r3, r4
 8000bd2:	d9fa      	bls.n	8000bca <_free_r+0x42>
 8000bd4:	6811      	ldr	r1, [r2, #0]
 8000bd6:	1850      	adds	r0, r2, r1
 8000bd8:	42a0      	cmp	r0, r4
 8000bda:	d10b      	bne.n	8000bf4 <_free_r+0x6c>
 8000bdc:	6820      	ldr	r0, [r4, #0]
 8000bde:	4401      	add	r1, r0
 8000be0:	1850      	adds	r0, r2, r1
 8000be2:	4283      	cmp	r3, r0
 8000be4:	6011      	str	r1, [r2, #0]
 8000be6:	d1e0      	bne.n	8000baa <_free_r+0x22>
 8000be8:	6818      	ldr	r0, [r3, #0]
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	6053      	str	r3, [r2, #4]
 8000bee:	4408      	add	r0, r1
 8000bf0:	6010      	str	r0, [r2, #0]
 8000bf2:	e7da      	b.n	8000baa <_free_r+0x22>
 8000bf4:	d902      	bls.n	8000bfc <_free_r+0x74>
 8000bf6:	230c      	movs	r3, #12
 8000bf8:	602b      	str	r3, [r5, #0]
 8000bfa:	e7d6      	b.n	8000baa <_free_r+0x22>
 8000bfc:	6820      	ldr	r0, [r4, #0]
 8000bfe:	1821      	adds	r1, r4, r0
 8000c00:	428b      	cmp	r3, r1
 8000c02:	bf04      	itt	eq
 8000c04:	6819      	ldreq	r1, [r3, #0]
 8000c06:	685b      	ldreq	r3, [r3, #4]
 8000c08:	6063      	str	r3, [r4, #4]
 8000c0a:	bf04      	itt	eq
 8000c0c:	1809      	addeq	r1, r1, r0
 8000c0e:	6021      	streq	r1, [r4, #0]
 8000c10:	6054      	str	r4, [r2, #4]
 8000c12:	e7ca      	b.n	8000baa <_free_r+0x22>
 8000c14:	bd38      	pop	{r3, r4, r5, pc}
 8000c16:	bf00      	nop
 8000c18:	200001b8 	.word	0x200001b8

08000c1c <sbrk_aligned>:
 8000c1c:	b570      	push	{r4, r5, r6, lr}
 8000c1e:	4e0f      	ldr	r6, [pc, #60]	@ (8000c5c <sbrk_aligned+0x40>)
 8000c20:	460c      	mov	r4, r1
 8000c22:	6831      	ldr	r1, [r6, #0]
 8000c24:	4605      	mov	r5, r0
 8000c26:	b911      	cbnz	r1, 8000c2e <sbrk_aligned+0x12>
 8000c28:	f000 fba6 	bl	8001378 <_sbrk_r>
 8000c2c:	6030      	str	r0, [r6, #0]
 8000c2e:	4621      	mov	r1, r4
 8000c30:	4628      	mov	r0, r5
 8000c32:	f000 fba1 	bl	8001378 <_sbrk_r>
 8000c36:	1c43      	adds	r3, r0, #1
 8000c38:	d103      	bne.n	8000c42 <sbrk_aligned+0x26>
 8000c3a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000c3e:	4620      	mov	r0, r4
 8000c40:	bd70      	pop	{r4, r5, r6, pc}
 8000c42:	1cc4      	adds	r4, r0, #3
 8000c44:	f024 0403 	bic.w	r4, r4, #3
 8000c48:	42a0      	cmp	r0, r4
 8000c4a:	d0f8      	beq.n	8000c3e <sbrk_aligned+0x22>
 8000c4c:	1a21      	subs	r1, r4, r0
 8000c4e:	4628      	mov	r0, r5
 8000c50:	f000 fb92 	bl	8001378 <_sbrk_r>
 8000c54:	3001      	adds	r0, #1
 8000c56:	d1f2      	bne.n	8000c3e <sbrk_aligned+0x22>
 8000c58:	e7ef      	b.n	8000c3a <sbrk_aligned+0x1e>
 8000c5a:	bf00      	nop
 8000c5c:	200001b4 	.word	0x200001b4

08000c60 <_malloc_r>:
 8000c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000c64:	1ccd      	adds	r5, r1, #3
 8000c66:	f025 0503 	bic.w	r5, r5, #3
 8000c6a:	3508      	adds	r5, #8
 8000c6c:	2d0c      	cmp	r5, #12
 8000c6e:	bf38      	it	cc
 8000c70:	250c      	movcc	r5, #12
 8000c72:	2d00      	cmp	r5, #0
 8000c74:	4606      	mov	r6, r0
 8000c76:	db01      	blt.n	8000c7c <_malloc_r+0x1c>
 8000c78:	42a9      	cmp	r1, r5
 8000c7a:	d904      	bls.n	8000c86 <_malloc_r+0x26>
 8000c7c:	230c      	movs	r3, #12
 8000c7e:	6033      	str	r3, [r6, #0]
 8000c80:	2000      	movs	r0, #0
 8000c82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000c86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000d5c <_malloc_r+0xfc>
 8000c8a:	f000 f869 	bl	8000d60 <__malloc_lock>
 8000c8e:	f8d8 3000 	ldr.w	r3, [r8]
 8000c92:	461c      	mov	r4, r3
 8000c94:	bb44      	cbnz	r4, 8000ce8 <_malloc_r+0x88>
 8000c96:	4629      	mov	r1, r5
 8000c98:	4630      	mov	r0, r6
 8000c9a:	f7ff ffbf 	bl	8000c1c <sbrk_aligned>
 8000c9e:	1c43      	adds	r3, r0, #1
 8000ca0:	4604      	mov	r4, r0
 8000ca2:	d158      	bne.n	8000d56 <_malloc_r+0xf6>
 8000ca4:	f8d8 4000 	ldr.w	r4, [r8]
 8000ca8:	4627      	mov	r7, r4
 8000caa:	2f00      	cmp	r7, #0
 8000cac:	d143      	bne.n	8000d36 <_malloc_r+0xd6>
 8000cae:	2c00      	cmp	r4, #0
 8000cb0:	d04b      	beq.n	8000d4a <_malloc_r+0xea>
 8000cb2:	6823      	ldr	r3, [r4, #0]
 8000cb4:	4639      	mov	r1, r7
 8000cb6:	4630      	mov	r0, r6
 8000cb8:	eb04 0903 	add.w	r9, r4, r3
 8000cbc:	f000 fb5c 	bl	8001378 <_sbrk_r>
 8000cc0:	4581      	cmp	r9, r0
 8000cc2:	d142      	bne.n	8000d4a <_malloc_r+0xea>
 8000cc4:	6821      	ldr	r1, [r4, #0]
 8000cc6:	1a6d      	subs	r5, r5, r1
 8000cc8:	4629      	mov	r1, r5
 8000cca:	4630      	mov	r0, r6
 8000ccc:	f7ff ffa6 	bl	8000c1c <sbrk_aligned>
 8000cd0:	3001      	adds	r0, #1
 8000cd2:	d03a      	beq.n	8000d4a <_malloc_r+0xea>
 8000cd4:	6823      	ldr	r3, [r4, #0]
 8000cd6:	442b      	add	r3, r5
 8000cd8:	6023      	str	r3, [r4, #0]
 8000cda:	f8d8 3000 	ldr.w	r3, [r8]
 8000cde:	685a      	ldr	r2, [r3, #4]
 8000ce0:	bb62      	cbnz	r2, 8000d3c <_malloc_r+0xdc>
 8000ce2:	f8c8 7000 	str.w	r7, [r8]
 8000ce6:	e00f      	b.n	8000d08 <_malloc_r+0xa8>
 8000ce8:	6822      	ldr	r2, [r4, #0]
 8000cea:	1b52      	subs	r2, r2, r5
 8000cec:	d420      	bmi.n	8000d30 <_malloc_r+0xd0>
 8000cee:	2a0b      	cmp	r2, #11
 8000cf0:	d917      	bls.n	8000d22 <_malloc_r+0xc2>
 8000cf2:	1961      	adds	r1, r4, r5
 8000cf4:	42a3      	cmp	r3, r4
 8000cf6:	6025      	str	r5, [r4, #0]
 8000cf8:	bf18      	it	ne
 8000cfa:	6059      	strne	r1, [r3, #4]
 8000cfc:	6863      	ldr	r3, [r4, #4]
 8000cfe:	bf08      	it	eq
 8000d00:	f8c8 1000 	streq.w	r1, [r8]
 8000d04:	5162      	str	r2, [r4, r5]
 8000d06:	604b      	str	r3, [r1, #4]
 8000d08:	4630      	mov	r0, r6
 8000d0a:	f000 f82f 	bl	8000d6c <__malloc_unlock>
 8000d0e:	f104 000b 	add.w	r0, r4, #11
 8000d12:	1d23      	adds	r3, r4, #4
 8000d14:	f020 0007 	bic.w	r0, r0, #7
 8000d18:	1ac2      	subs	r2, r0, r3
 8000d1a:	bf1c      	itt	ne
 8000d1c:	1a1b      	subne	r3, r3, r0
 8000d1e:	50a3      	strne	r3, [r4, r2]
 8000d20:	e7af      	b.n	8000c82 <_malloc_r+0x22>
 8000d22:	6862      	ldr	r2, [r4, #4]
 8000d24:	42a3      	cmp	r3, r4
 8000d26:	bf0c      	ite	eq
 8000d28:	f8c8 2000 	streq.w	r2, [r8]
 8000d2c:	605a      	strne	r2, [r3, #4]
 8000d2e:	e7eb      	b.n	8000d08 <_malloc_r+0xa8>
 8000d30:	4623      	mov	r3, r4
 8000d32:	6864      	ldr	r4, [r4, #4]
 8000d34:	e7ae      	b.n	8000c94 <_malloc_r+0x34>
 8000d36:	463c      	mov	r4, r7
 8000d38:	687f      	ldr	r7, [r7, #4]
 8000d3a:	e7b6      	b.n	8000caa <_malloc_r+0x4a>
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	42a3      	cmp	r3, r4
 8000d42:	d1fb      	bne.n	8000d3c <_malloc_r+0xdc>
 8000d44:	2300      	movs	r3, #0
 8000d46:	6053      	str	r3, [r2, #4]
 8000d48:	e7de      	b.n	8000d08 <_malloc_r+0xa8>
 8000d4a:	230c      	movs	r3, #12
 8000d4c:	6033      	str	r3, [r6, #0]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	f000 f80c 	bl	8000d6c <__malloc_unlock>
 8000d54:	e794      	b.n	8000c80 <_malloc_r+0x20>
 8000d56:	6005      	str	r5, [r0, #0]
 8000d58:	e7d6      	b.n	8000d08 <_malloc_r+0xa8>
 8000d5a:	bf00      	nop
 8000d5c:	200001b8 	.word	0x200001b8

08000d60 <__malloc_lock>:
 8000d60:	4801      	ldr	r0, [pc, #4]	@ (8000d68 <__malloc_lock+0x8>)
 8000d62:	f7ff bf0f 	b.w	8000b84 <__retarget_lock_acquire_recursive>
 8000d66:	bf00      	nop
 8000d68:	200001b0 	.word	0x200001b0

08000d6c <__malloc_unlock>:
 8000d6c:	4801      	ldr	r0, [pc, #4]	@ (8000d74 <__malloc_unlock+0x8>)
 8000d6e:	f7ff bf0a 	b.w	8000b86 <__retarget_lock_release_recursive>
 8000d72:	bf00      	nop
 8000d74:	200001b0 	.word	0x200001b0

08000d78 <__ssputs_r>:
 8000d78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d7c:	688e      	ldr	r6, [r1, #8]
 8000d7e:	461f      	mov	r7, r3
 8000d80:	42be      	cmp	r6, r7
 8000d82:	680b      	ldr	r3, [r1, #0]
 8000d84:	4682      	mov	sl, r0
 8000d86:	460c      	mov	r4, r1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	d82d      	bhi.n	8000de8 <__ssputs_r+0x70>
 8000d8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000d90:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000d94:	d026      	beq.n	8000de4 <__ssputs_r+0x6c>
 8000d96:	6965      	ldr	r5, [r4, #20]
 8000d98:	6909      	ldr	r1, [r1, #16]
 8000d9a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000d9e:	eba3 0901 	sub.w	r9, r3, r1
 8000da2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000da6:	1c7b      	adds	r3, r7, #1
 8000da8:	444b      	add	r3, r9
 8000daa:	106d      	asrs	r5, r5, #1
 8000dac:	429d      	cmp	r5, r3
 8000dae:	bf38      	it	cc
 8000db0:	461d      	movcc	r5, r3
 8000db2:	0553      	lsls	r3, r2, #21
 8000db4:	d527      	bpl.n	8000e06 <__ssputs_r+0x8e>
 8000db6:	4629      	mov	r1, r5
 8000db8:	f7ff ff52 	bl	8000c60 <_malloc_r>
 8000dbc:	4606      	mov	r6, r0
 8000dbe:	b360      	cbz	r0, 8000e1a <__ssputs_r+0xa2>
 8000dc0:	6921      	ldr	r1, [r4, #16]
 8000dc2:	464a      	mov	r2, r9
 8000dc4:	f000 fae8 	bl	8001398 <memcpy>
 8000dc8:	89a3      	ldrh	r3, [r4, #12]
 8000dca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000dce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000dd2:	81a3      	strh	r3, [r4, #12]
 8000dd4:	6126      	str	r6, [r4, #16]
 8000dd6:	6165      	str	r5, [r4, #20]
 8000dd8:	444e      	add	r6, r9
 8000dda:	eba5 0509 	sub.w	r5, r5, r9
 8000dde:	6026      	str	r6, [r4, #0]
 8000de0:	60a5      	str	r5, [r4, #8]
 8000de2:	463e      	mov	r6, r7
 8000de4:	42be      	cmp	r6, r7
 8000de6:	d900      	bls.n	8000dea <__ssputs_r+0x72>
 8000de8:	463e      	mov	r6, r7
 8000dea:	6820      	ldr	r0, [r4, #0]
 8000dec:	4632      	mov	r2, r6
 8000dee:	4641      	mov	r1, r8
 8000df0:	f000 faa8 	bl	8001344 <memmove>
 8000df4:	68a3      	ldr	r3, [r4, #8]
 8000df6:	1b9b      	subs	r3, r3, r6
 8000df8:	60a3      	str	r3, [r4, #8]
 8000dfa:	6823      	ldr	r3, [r4, #0]
 8000dfc:	4433      	add	r3, r6
 8000dfe:	6023      	str	r3, [r4, #0]
 8000e00:	2000      	movs	r0, #0
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	462a      	mov	r2, r5
 8000e08:	f000 fad4 	bl	80013b4 <_realloc_r>
 8000e0c:	4606      	mov	r6, r0
 8000e0e:	2800      	cmp	r0, #0
 8000e10:	d1e0      	bne.n	8000dd4 <__ssputs_r+0x5c>
 8000e12:	6921      	ldr	r1, [r4, #16]
 8000e14:	4650      	mov	r0, sl
 8000e16:	f7ff feb7 	bl	8000b88 <_free_r>
 8000e1a:	230c      	movs	r3, #12
 8000e1c:	f8ca 3000 	str.w	r3, [sl]
 8000e20:	89a3      	ldrh	r3, [r4, #12]
 8000e22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e26:	81a3      	strh	r3, [r4, #12]
 8000e28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e2c:	e7e9      	b.n	8000e02 <__ssputs_r+0x8a>
	...

08000e30 <_svfiprintf_r>:
 8000e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e34:	4698      	mov	r8, r3
 8000e36:	898b      	ldrh	r3, [r1, #12]
 8000e38:	061b      	lsls	r3, r3, #24
 8000e3a:	b09d      	sub	sp, #116	@ 0x74
 8000e3c:	4607      	mov	r7, r0
 8000e3e:	460d      	mov	r5, r1
 8000e40:	4614      	mov	r4, r2
 8000e42:	d510      	bpl.n	8000e66 <_svfiprintf_r+0x36>
 8000e44:	690b      	ldr	r3, [r1, #16]
 8000e46:	b973      	cbnz	r3, 8000e66 <_svfiprintf_r+0x36>
 8000e48:	2140      	movs	r1, #64	@ 0x40
 8000e4a:	f7ff ff09 	bl	8000c60 <_malloc_r>
 8000e4e:	6028      	str	r0, [r5, #0]
 8000e50:	6128      	str	r0, [r5, #16]
 8000e52:	b930      	cbnz	r0, 8000e62 <_svfiprintf_r+0x32>
 8000e54:	230c      	movs	r3, #12
 8000e56:	603b      	str	r3, [r7, #0]
 8000e58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e5c:	b01d      	add	sp, #116	@ 0x74
 8000e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e62:	2340      	movs	r3, #64	@ 0x40
 8000e64:	616b      	str	r3, [r5, #20]
 8000e66:	2300      	movs	r3, #0
 8000e68:	9309      	str	r3, [sp, #36]	@ 0x24
 8000e6a:	2320      	movs	r3, #32
 8000e6c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000e70:	f8cd 800c 	str.w	r8, [sp, #12]
 8000e74:	2330      	movs	r3, #48	@ 0x30
 8000e76:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8001014 <_svfiprintf_r+0x1e4>
 8000e7a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000e7e:	f04f 0901 	mov.w	r9, #1
 8000e82:	4623      	mov	r3, r4
 8000e84:	469a      	mov	sl, r3
 8000e86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000e8a:	b10a      	cbz	r2, 8000e90 <_svfiprintf_r+0x60>
 8000e8c:	2a25      	cmp	r2, #37	@ 0x25
 8000e8e:	d1f9      	bne.n	8000e84 <_svfiprintf_r+0x54>
 8000e90:	ebba 0b04 	subs.w	fp, sl, r4
 8000e94:	d00b      	beq.n	8000eae <_svfiprintf_r+0x7e>
 8000e96:	465b      	mov	r3, fp
 8000e98:	4622      	mov	r2, r4
 8000e9a:	4629      	mov	r1, r5
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	f7ff ff6b 	bl	8000d78 <__ssputs_r>
 8000ea2:	3001      	adds	r0, #1
 8000ea4:	f000 80a7 	beq.w	8000ff6 <_svfiprintf_r+0x1c6>
 8000ea8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000eaa:	445a      	add	r2, fp
 8000eac:	9209      	str	r2, [sp, #36]	@ 0x24
 8000eae:	f89a 3000 	ldrb.w	r3, [sl]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	f000 809f 	beq.w	8000ff6 <_svfiprintf_r+0x1c6>
 8000eb8:	2300      	movs	r3, #0
 8000eba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ebe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000ec2:	f10a 0a01 	add.w	sl, sl, #1
 8000ec6:	9304      	str	r3, [sp, #16]
 8000ec8:	9307      	str	r3, [sp, #28]
 8000eca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000ece:	931a      	str	r3, [sp, #104]	@ 0x68
 8000ed0:	4654      	mov	r4, sl
 8000ed2:	2205      	movs	r2, #5
 8000ed4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000ed8:	484e      	ldr	r0, [pc, #312]	@ (8001014 <_svfiprintf_r+0x1e4>)
 8000eda:	f7ff f979 	bl	80001d0 <memchr>
 8000ede:	9a04      	ldr	r2, [sp, #16]
 8000ee0:	b9d8      	cbnz	r0, 8000f1a <_svfiprintf_r+0xea>
 8000ee2:	06d0      	lsls	r0, r2, #27
 8000ee4:	bf44      	itt	mi
 8000ee6:	2320      	movmi	r3, #32
 8000ee8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000eec:	0711      	lsls	r1, r2, #28
 8000eee:	bf44      	itt	mi
 8000ef0:	232b      	movmi	r3, #43	@ 0x2b
 8000ef2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000ef6:	f89a 3000 	ldrb.w	r3, [sl]
 8000efa:	2b2a      	cmp	r3, #42	@ 0x2a
 8000efc:	d015      	beq.n	8000f2a <_svfiprintf_r+0xfa>
 8000efe:	9a07      	ldr	r2, [sp, #28]
 8000f00:	4654      	mov	r4, sl
 8000f02:	2000      	movs	r0, #0
 8000f04:	f04f 0c0a 	mov.w	ip, #10
 8000f08:	4621      	mov	r1, r4
 8000f0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000f0e:	3b30      	subs	r3, #48	@ 0x30
 8000f10:	2b09      	cmp	r3, #9
 8000f12:	d94b      	bls.n	8000fac <_svfiprintf_r+0x17c>
 8000f14:	b1b0      	cbz	r0, 8000f44 <_svfiprintf_r+0x114>
 8000f16:	9207      	str	r2, [sp, #28]
 8000f18:	e014      	b.n	8000f44 <_svfiprintf_r+0x114>
 8000f1a:	eba0 0308 	sub.w	r3, r0, r8
 8000f1e:	fa09 f303 	lsl.w	r3, r9, r3
 8000f22:	4313      	orrs	r3, r2
 8000f24:	9304      	str	r3, [sp, #16]
 8000f26:	46a2      	mov	sl, r4
 8000f28:	e7d2      	b.n	8000ed0 <_svfiprintf_r+0xa0>
 8000f2a:	9b03      	ldr	r3, [sp, #12]
 8000f2c:	1d19      	adds	r1, r3, #4
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	9103      	str	r1, [sp, #12]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	bfbb      	ittet	lt
 8000f36:	425b      	neglt	r3, r3
 8000f38:	f042 0202 	orrlt.w	r2, r2, #2
 8000f3c:	9307      	strge	r3, [sp, #28]
 8000f3e:	9307      	strlt	r3, [sp, #28]
 8000f40:	bfb8      	it	lt
 8000f42:	9204      	strlt	r2, [sp, #16]
 8000f44:	7823      	ldrb	r3, [r4, #0]
 8000f46:	2b2e      	cmp	r3, #46	@ 0x2e
 8000f48:	d10a      	bne.n	8000f60 <_svfiprintf_r+0x130>
 8000f4a:	7863      	ldrb	r3, [r4, #1]
 8000f4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8000f4e:	d132      	bne.n	8000fb6 <_svfiprintf_r+0x186>
 8000f50:	9b03      	ldr	r3, [sp, #12]
 8000f52:	1d1a      	adds	r2, r3, #4
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	9203      	str	r2, [sp, #12]
 8000f58:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000f5c:	3402      	adds	r4, #2
 8000f5e:	9305      	str	r3, [sp, #20]
 8000f60:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8001018 <_svfiprintf_r+0x1e8>
 8000f64:	7821      	ldrb	r1, [r4, #0]
 8000f66:	2203      	movs	r2, #3
 8000f68:	4650      	mov	r0, sl
 8000f6a:	f7ff f931 	bl	80001d0 <memchr>
 8000f6e:	b138      	cbz	r0, 8000f80 <_svfiprintf_r+0x150>
 8000f70:	9b04      	ldr	r3, [sp, #16]
 8000f72:	eba0 000a 	sub.w	r0, r0, sl
 8000f76:	2240      	movs	r2, #64	@ 0x40
 8000f78:	4082      	lsls	r2, r0
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	3401      	adds	r4, #1
 8000f7e:	9304      	str	r3, [sp, #16]
 8000f80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000f84:	4825      	ldr	r0, [pc, #148]	@ (800101c <_svfiprintf_r+0x1ec>)
 8000f86:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000f8a:	2206      	movs	r2, #6
 8000f8c:	f7ff f920 	bl	80001d0 <memchr>
 8000f90:	2800      	cmp	r0, #0
 8000f92:	d036      	beq.n	8001002 <_svfiprintf_r+0x1d2>
 8000f94:	4b22      	ldr	r3, [pc, #136]	@ (8001020 <_svfiprintf_r+0x1f0>)
 8000f96:	bb1b      	cbnz	r3, 8000fe0 <_svfiprintf_r+0x1b0>
 8000f98:	9b03      	ldr	r3, [sp, #12]
 8000f9a:	3307      	adds	r3, #7
 8000f9c:	f023 0307 	bic.w	r3, r3, #7
 8000fa0:	3308      	adds	r3, #8
 8000fa2:	9303      	str	r3, [sp, #12]
 8000fa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000fa6:	4433      	add	r3, r6
 8000fa8:	9309      	str	r3, [sp, #36]	@ 0x24
 8000faa:	e76a      	b.n	8000e82 <_svfiprintf_r+0x52>
 8000fac:	fb0c 3202 	mla	r2, ip, r2, r3
 8000fb0:	460c      	mov	r4, r1
 8000fb2:	2001      	movs	r0, #1
 8000fb4:	e7a8      	b.n	8000f08 <_svfiprintf_r+0xd8>
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	3401      	adds	r4, #1
 8000fba:	9305      	str	r3, [sp, #20]
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	f04f 0c0a 	mov.w	ip, #10
 8000fc2:	4620      	mov	r0, r4
 8000fc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000fc8:	3a30      	subs	r2, #48	@ 0x30
 8000fca:	2a09      	cmp	r2, #9
 8000fcc:	d903      	bls.n	8000fd6 <_svfiprintf_r+0x1a6>
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d0c6      	beq.n	8000f60 <_svfiprintf_r+0x130>
 8000fd2:	9105      	str	r1, [sp, #20]
 8000fd4:	e7c4      	b.n	8000f60 <_svfiprintf_r+0x130>
 8000fd6:	fb0c 2101 	mla	r1, ip, r1, r2
 8000fda:	4604      	mov	r4, r0
 8000fdc:	2301      	movs	r3, #1
 8000fde:	e7f0      	b.n	8000fc2 <_svfiprintf_r+0x192>
 8000fe0:	ab03      	add	r3, sp, #12
 8000fe2:	9300      	str	r3, [sp, #0]
 8000fe4:	462a      	mov	r2, r5
 8000fe6:	4b0f      	ldr	r3, [pc, #60]	@ (8001024 <_svfiprintf_r+0x1f4>)
 8000fe8:	a904      	add	r1, sp, #16
 8000fea:	4638      	mov	r0, r7
 8000fec:	f3af 8000 	nop.w
 8000ff0:	1c42      	adds	r2, r0, #1
 8000ff2:	4606      	mov	r6, r0
 8000ff4:	d1d6      	bne.n	8000fa4 <_svfiprintf_r+0x174>
 8000ff6:	89ab      	ldrh	r3, [r5, #12]
 8000ff8:	065b      	lsls	r3, r3, #25
 8000ffa:	f53f af2d 	bmi.w	8000e58 <_svfiprintf_r+0x28>
 8000ffe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001000:	e72c      	b.n	8000e5c <_svfiprintf_r+0x2c>
 8001002:	ab03      	add	r3, sp, #12
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	462a      	mov	r2, r5
 8001008:	4b06      	ldr	r3, [pc, #24]	@ (8001024 <_svfiprintf_r+0x1f4>)
 800100a:	a904      	add	r1, sp, #16
 800100c:	4638      	mov	r0, r7
 800100e:	f000 f879 	bl	8001104 <_printf_i>
 8001012:	e7ed      	b.n	8000ff0 <_svfiprintf_r+0x1c0>
 8001014:	0800145e 	.word	0x0800145e
 8001018:	08001464 	.word	0x08001464
 800101c:	08001468 	.word	0x08001468
 8001020:	00000000 	.word	0x00000000
 8001024:	08000d79 	.word	0x08000d79

08001028 <_printf_common>:
 8001028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800102c:	4616      	mov	r6, r2
 800102e:	4698      	mov	r8, r3
 8001030:	688a      	ldr	r2, [r1, #8]
 8001032:	690b      	ldr	r3, [r1, #16]
 8001034:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001038:	4293      	cmp	r3, r2
 800103a:	bfb8      	it	lt
 800103c:	4613      	movlt	r3, r2
 800103e:	6033      	str	r3, [r6, #0]
 8001040:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001044:	4607      	mov	r7, r0
 8001046:	460c      	mov	r4, r1
 8001048:	b10a      	cbz	r2, 800104e <_printf_common+0x26>
 800104a:	3301      	adds	r3, #1
 800104c:	6033      	str	r3, [r6, #0]
 800104e:	6823      	ldr	r3, [r4, #0]
 8001050:	0699      	lsls	r1, r3, #26
 8001052:	bf42      	ittt	mi
 8001054:	6833      	ldrmi	r3, [r6, #0]
 8001056:	3302      	addmi	r3, #2
 8001058:	6033      	strmi	r3, [r6, #0]
 800105a:	6825      	ldr	r5, [r4, #0]
 800105c:	f015 0506 	ands.w	r5, r5, #6
 8001060:	d106      	bne.n	8001070 <_printf_common+0x48>
 8001062:	f104 0a19 	add.w	sl, r4, #25
 8001066:	68e3      	ldr	r3, [r4, #12]
 8001068:	6832      	ldr	r2, [r6, #0]
 800106a:	1a9b      	subs	r3, r3, r2
 800106c:	42ab      	cmp	r3, r5
 800106e:	dc26      	bgt.n	80010be <_printf_common+0x96>
 8001070:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001074:	6822      	ldr	r2, [r4, #0]
 8001076:	3b00      	subs	r3, #0
 8001078:	bf18      	it	ne
 800107a:	2301      	movne	r3, #1
 800107c:	0692      	lsls	r2, r2, #26
 800107e:	d42b      	bmi.n	80010d8 <_printf_common+0xb0>
 8001080:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001084:	4641      	mov	r1, r8
 8001086:	4638      	mov	r0, r7
 8001088:	47c8      	blx	r9
 800108a:	3001      	adds	r0, #1
 800108c:	d01e      	beq.n	80010cc <_printf_common+0xa4>
 800108e:	6823      	ldr	r3, [r4, #0]
 8001090:	6922      	ldr	r2, [r4, #16]
 8001092:	f003 0306 	and.w	r3, r3, #6
 8001096:	2b04      	cmp	r3, #4
 8001098:	bf02      	ittt	eq
 800109a:	68e5      	ldreq	r5, [r4, #12]
 800109c:	6833      	ldreq	r3, [r6, #0]
 800109e:	1aed      	subeq	r5, r5, r3
 80010a0:	68a3      	ldr	r3, [r4, #8]
 80010a2:	bf0c      	ite	eq
 80010a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80010a8:	2500      	movne	r5, #0
 80010aa:	4293      	cmp	r3, r2
 80010ac:	bfc4      	itt	gt
 80010ae:	1a9b      	subgt	r3, r3, r2
 80010b0:	18ed      	addgt	r5, r5, r3
 80010b2:	2600      	movs	r6, #0
 80010b4:	341a      	adds	r4, #26
 80010b6:	42b5      	cmp	r5, r6
 80010b8:	d11a      	bne.n	80010f0 <_printf_common+0xc8>
 80010ba:	2000      	movs	r0, #0
 80010bc:	e008      	b.n	80010d0 <_printf_common+0xa8>
 80010be:	2301      	movs	r3, #1
 80010c0:	4652      	mov	r2, sl
 80010c2:	4641      	mov	r1, r8
 80010c4:	4638      	mov	r0, r7
 80010c6:	47c8      	blx	r9
 80010c8:	3001      	adds	r0, #1
 80010ca:	d103      	bne.n	80010d4 <_printf_common+0xac>
 80010cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80010d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010d4:	3501      	adds	r5, #1
 80010d6:	e7c6      	b.n	8001066 <_printf_common+0x3e>
 80010d8:	18e1      	adds	r1, r4, r3
 80010da:	1c5a      	adds	r2, r3, #1
 80010dc:	2030      	movs	r0, #48	@ 0x30
 80010de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80010e2:	4422      	add	r2, r4
 80010e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80010e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80010ec:	3302      	adds	r3, #2
 80010ee:	e7c7      	b.n	8001080 <_printf_common+0x58>
 80010f0:	2301      	movs	r3, #1
 80010f2:	4622      	mov	r2, r4
 80010f4:	4641      	mov	r1, r8
 80010f6:	4638      	mov	r0, r7
 80010f8:	47c8      	blx	r9
 80010fa:	3001      	adds	r0, #1
 80010fc:	d0e6      	beq.n	80010cc <_printf_common+0xa4>
 80010fe:	3601      	adds	r6, #1
 8001100:	e7d9      	b.n	80010b6 <_printf_common+0x8e>
	...

08001104 <_printf_i>:
 8001104:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001108:	7e0f      	ldrb	r7, [r1, #24]
 800110a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800110c:	2f78      	cmp	r7, #120	@ 0x78
 800110e:	4691      	mov	r9, r2
 8001110:	4680      	mov	r8, r0
 8001112:	460c      	mov	r4, r1
 8001114:	469a      	mov	sl, r3
 8001116:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800111a:	d807      	bhi.n	800112c <_printf_i+0x28>
 800111c:	2f62      	cmp	r7, #98	@ 0x62
 800111e:	d80a      	bhi.n	8001136 <_printf_i+0x32>
 8001120:	2f00      	cmp	r7, #0
 8001122:	f000 80d2 	beq.w	80012ca <_printf_i+0x1c6>
 8001126:	2f58      	cmp	r7, #88	@ 0x58
 8001128:	f000 80b9 	beq.w	800129e <_printf_i+0x19a>
 800112c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001130:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001134:	e03a      	b.n	80011ac <_printf_i+0xa8>
 8001136:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800113a:	2b15      	cmp	r3, #21
 800113c:	d8f6      	bhi.n	800112c <_printf_i+0x28>
 800113e:	a101      	add	r1, pc, #4	@ (adr r1, 8001144 <_printf_i+0x40>)
 8001140:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001144:	0800119d 	.word	0x0800119d
 8001148:	080011b1 	.word	0x080011b1
 800114c:	0800112d 	.word	0x0800112d
 8001150:	0800112d 	.word	0x0800112d
 8001154:	0800112d 	.word	0x0800112d
 8001158:	0800112d 	.word	0x0800112d
 800115c:	080011b1 	.word	0x080011b1
 8001160:	0800112d 	.word	0x0800112d
 8001164:	0800112d 	.word	0x0800112d
 8001168:	0800112d 	.word	0x0800112d
 800116c:	0800112d 	.word	0x0800112d
 8001170:	080012b1 	.word	0x080012b1
 8001174:	080011db 	.word	0x080011db
 8001178:	0800126b 	.word	0x0800126b
 800117c:	0800112d 	.word	0x0800112d
 8001180:	0800112d 	.word	0x0800112d
 8001184:	080012d3 	.word	0x080012d3
 8001188:	0800112d 	.word	0x0800112d
 800118c:	080011db 	.word	0x080011db
 8001190:	0800112d 	.word	0x0800112d
 8001194:	0800112d 	.word	0x0800112d
 8001198:	08001273 	.word	0x08001273
 800119c:	6833      	ldr	r3, [r6, #0]
 800119e:	1d1a      	adds	r2, r3, #4
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	6032      	str	r2, [r6, #0]
 80011a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80011a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80011ac:	2301      	movs	r3, #1
 80011ae:	e09d      	b.n	80012ec <_printf_i+0x1e8>
 80011b0:	6833      	ldr	r3, [r6, #0]
 80011b2:	6820      	ldr	r0, [r4, #0]
 80011b4:	1d19      	adds	r1, r3, #4
 80011b6:	6031      	str	r1, [r6, #0]
 80011b8:	0606      	lsls	r6, r0, #24
 80011ba:	d501      	bpl.n	80011c0 <_printf_i+0xbc>
 80011bc:	681d      	ldr	r5, [r3, #0]
 80011be:	e003      	b.n	80011c8 <_printf_i+0xc4>
 80011c0:	0645      	lsls	r5, r0, #25
 80011c2:	d5fb      	bpl.n	80011bc <_printf_i+0xb8>
 80011c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80011c8:	2d00      	cmp	r5, #0
 80011ca:	da03      	bge.n	80011d4 <_printf_i+0xd0>
 80011cc:	232d      	movs	r3, #45	@ 0x2d
 80011ce:	426d      	negs	r5, r5
 80011d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80011d4:	4859      	ldr	r0, [pc, #356]	@ (800133c <_printf_i+0x238>)
 80011d6:	230a      	movs	r3, #10
 80011d8:	e011      	b.n	80011fe <_printf_i+0xfa>
 80011da:	6821      	ldr	r1, [r4, #0]
 80011dc:	6833      	ldr	r3, [r6, #0]
 80011de:	0608      	lsls	r0, r1, #24
 80011e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80011e4:	d402      	bmi.n	80011ec <_printf_i+0xe8>
 80011e6:	0649      	lsls	r1, r1, #25
 80011e8:	bf48      	it	mi
 80011ea:	b2ad      	uxthmi	r5, r5
 80011ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80011ee:	4853      	ldr	r0, [pc, #332]	@ (800133c <_printf_i+0x238>)
 80011f0:	6033      	str	r3, [r6, #0]
 80011f2:	bf14      	ite	ne
 80011f4:	230a      	movne	r3, #10
 80011f6:	2308      	moveq	r3, #8
 80011f8:	2100      	movs	r1, #0
 80011fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80011fe:	6866      	ldr	r6, [r4, #4]
 8001200:	60a6      	str	r6, [r4, #8]
 8001202:	2e00      	cmp	r6, #0
 8001204:	bfa2      	ittt	ge
 8001206:	6821      	ldrge	r1, [r4, #0]
 8001208:	f021 0104 	bicge.w	r1, r1, #4
 800120c:	6021      	strge	r1, [r4, #0]
 800120e:	b90d      	cbnz	r5, 8001214 <_printf_i+0x110>
 8001210:	2e00      	cmp	r6, #0
 8001212:	d04b      	beq.n	80012ac <_printf_i+0x1a8>
 8001214:	4616      	mov	r6, r2
 8001216:	fbb5 f1f3 	udiv	r1, r5, r3
 800121a:	fb03 5711 	mls	r7, r3, r1, r5
 800121e:	5dc7      	ldrb	r7, [r0, r7]
 8001220:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001224:	462f      	mov	r7, r5
 8001226:	42bb      	cmp	r3, r7
 8001228:	460d      	mov	r5, r1
 800122a:	d9f4      	bls.n	8001216 <_printf_i+0x112>
 800122c:	2b08      	cmp	r3, #8
 800122e:	d10b      	bne.n	8001248 <_printf_i+0x144>
 8001230:	6823      	ldr	r3, [r4, #0]
 8001232:	07df      	lsls	r7, r3, #31
 8001234:	d508      	bpl.n	8001248 <_printf_i+0x144>
 8001236:	6923      	ldr	r3, [r4, #16]
 8001238:	6861      	ldr	r1, [r4, #4]
 800123a:	4299      	cmp	r1, r3
 800123c:	bfde      	ittt	le
 800123e:	2330      	movle	r3, #48	@ 0x30
 8001240:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001244:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8001248:	1b92      	subs	r2, r2, r6
 800124a:	6122      	str	r2, [r4, #16]
 800124c:	f8cd a000 	str.w	sl, [sp]
 8001250:	464b      	mov	r3, r9
 8001252:	aa03      	add	r2, sp, #12
 8001254:	4621      	mov	r1, r4
 8001256:	4640      	mov	r0, r8
 8001258:	f7ff fee6 	bl	8001028 <_printf_common>
 800125c:	3001      	adds	r0, #1
 800125e:	d14a      	bne.n	80012f6 <_printf_i+0x1f2>
 8001260:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001264:	b004      	add	sp, #16
 8001266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800126a:	6823      	ldr	r3, [r4, #0]
 800126c:	f043 0320 	orr.w	r3, r3, #32
 8001270:	6023      	str	r3, [r4, #0]
 8001272:	4833      	ldr	r0, [pc, #204]	@ (8001340 <_printf_i+0x23c>)
 8001274:	2778      	movs	r7, #120	@ 0x78
 8001276:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800127a:	6823      	ldr	r3, [r4, #0]
 800127c:	6831      	ldr	r1, [r6, #0]
 800127e:	061f      	lsls	r7, r3, #24
 8001280:	f851 5b04 	ldr.w	r5, [r1], #4
 8001284:	d402      	bmi.n	800128c <_printf_i+0x188>
 8001286:	065f      	lsls	r7, r3, #25
 8001288:	bf48      	it	mi
 800128a:	b2ad      	uxthmi	r5, r5
 800128c:	6031      	str	r1, [r6, #0]
 800128e:	07d9      	lsls	r1, r3, #31
 8001290:	bf44      	itt	mi
 8001292:	f043 0320 	orrmi.w	r3, r3, #32
 8001296:	6023      	strmi	r3, [r4, #0]
 8001298:	b11d      	cbz	r5, 80012a2 <_printf_i+0x19e>
 800129a:	2310      	movs	r3, #16
 800129c:	e7ac      	b.n	80011f8 <_printf_i+0xf4>
 800129e:	4827      	ldr	r0, [pc, #156]	@ (800133c <_printf_i+0x238>)
 80012a0:	e7e9      	b.n	8001276 <_printf_i+0x172>
 80012a2:	6823      	ldr	r3, [r4, #0]
 80012a4:	f023 0320 	bic.w	r3, r3, #32
 80012a8:	6023      	str	r3, [r4, #0]
 80012aa:	e7f6      	b.n	800129a <_printf_i+0x196>
 80012ac:	4616      	mov	r6, r2
 80012ae:	e7bd      	b.n	800122c <_printf_i+0x128>
 80012b0:	6833      	ldr	r3, [r6, #0]
 80012b2:	6825      	ldr	r5, [r4, #0]
 80012b4:	6961      	ldr	r1, [r4, #20]
 80012b6:	1d18      	adds	r0, r3, #4
 80012b8:	6030      	str	r0, [r6, #0]
 80012ba:	062e      	lsls	r6, r5, #24
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	d501      	bpl.n	80012c4 <_printf_i+0x1c0>
 80012c0:	6019      	str	r1, [r3, #0]
 80012c2:	e002      	b.n	80012ca <_printf_i+0x1c6>
 80012c4:	0668      	lsls	r0, r5, #25
 80012c6:	d5fb      	bpl.n	80012c0 <_printf_i+0x1bc>
 80012c8:	8019      	strh	r1, [r3, #0]
 80012ca:	2300      	movs	r3, #0
 80012cc:	6123      	str	r3, [r4, #16]
 80012ce:	4616      	mov	r6, r2
 80012d0:	e7bc      	b.n	800124c <_printf_i+0x148>
 80012d2:	6833      	ldr	r3, [r6, #0]
 80012d4:	1d1a      	adds	r2, r3, #4
 80012d6:	6032      	str	r2, [r6, #0]
 80012d8:	681e      	ldr	r6, [r3, #0]
 80012da:	6862      	ldr	r2, [r4, #4]
 80012dc:	2100      	movs	r1, #0
 80012de:	4630      	mov	r0, r6
 80012e0:	f7fe ff76 	bl	80001d0 <memchr>
 80012e4:	b108      	cbz	r0, 80012ea <_printf_i+0x1e6>
 80012e6:	1b80      	subs	r0, r0, r6
 80012e8:	6060      	str	r0, [r4, #4]
 80012ea:	6863      	ldr	r3, [r4, #4]
 80012ec:	6123      	str	r3, [r4, #16]
 80012ee:	2300      	movs	r3, #0
 80012f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80012f4:	e7aa      	b.n	800124c <_printf_i+0x148>
 80012f6:	6923      	ldr	r3, [r4, #16]
 80012f8:	4632      	mov	r2, r6
 80012fa:	4649      	mov	r1, r9
 80012fc:	4640      	mov	r0, r8
 80012fe:	47d0      	blx	sl
 8001300:	3001      	adds	r0, #1
 8001302:	d0ad      	beq.n	8001260 <_printf_i+0x15c>
 8001304:	6823      	ldr	r3, [r4, #0]
 8001306:	079b      	lsls	r3, r3, #30
 8001308:	d413      	bmi.n	8001332 <_printf_i+0x22e>
 800130a:	68e0      	ldr	r0, [r4, #12]
 800130c:	9b03      	ldr	r3, [sp, #12]
 800130e:	4298      	cmp	r0, r3
 8001310:	bfb8      	it	lt
 8001312:	4618      	movlt	r0, r3
 8001314:	e7a6      	b.n	8001264 <_printf_i+0x160>
 8001316:	2301      	movs	r3, #1
 8001318:	4632      	mov	r2, r6
 800131a:	4649      	mov	r1, r9
 800131c:	4640      	mov	r0, r8
 800131e:	47d0      	blx	sl
 8001320:	3001      	adds	r0, #1
 8001322:	d09d      	beq.n	8001260 <_printf_i+0x15c>
 8001324:	3501      	adds	r5, #1
 8001326:	68e3      	ldr	r3, [r4, #12]
 8001328:	9903      	ldr	r1, [sp, #12]
 800132a:	1a5b      	subs	r3, r3, r1
 800132c:	42ab      	cmp	r3, r5
 800132e:	dcf2      	bgt.n	8001316 <_printf_i+0x212>
 8001330:	e7eb      	b.n	800130a <_printf_i+0x206>
 8001332:	2500      	movs	r5, #0
 8001334:	f104 0619 	add.w	r6, r4, #25
 8001338:	e7f5      	b.n	8001326 <_printf_i+0x222>
 800133a:	bf00      	nop
 800133c:	0800146f 	.word	0x0800146f
 8001340:	08001480 	.word	0x08001480

08001344 <memmove>:
 8001344:	4288      	cmp	r0, r1
 8001346:	b510      	push	{r4, lr}
 8001348:	eb01 0402 	add.w	r4, r1, r2
 800134c:	d902      	bls.n	8001354 <memmove+0x10>
 800134e:	4284      	cmp	r4, r0
 8001350:	4623      	mov	r3, r4
 8001352:	d807      	bhi.n	8001364 <memmove+0x20>
 8001354:	1e43      	subs	r3, r0, #1
 8001356:	42a1      	cmp	r1, r4
 8001358:	d008      	beq.n	800136c <memmove+0x28>
 800135a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800135e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001362:	e7f8      	b.n	8001356 <memmove+0x12>
 8001364:	4402      	add	r2, r0
 8001366:	4601      	mov	r1, r0
 8001368:	428a      	cmp	r2, r1
 800136a:	d100      	bne.n	800136e <memmove+0x2a>
 800136c:	bd10      	pop	{r4, pc}
 800136e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001372:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001376:	e7f7      	b.n	8001368 <memmove+0x24>

08001378 <_sbrk_r>:
 8001378:	b538      	push	{r3, r4, r5, lr}
 800137a:	4d06      	ldr	r5, [pc, #24]	@ (8001394 <_sbrk_r+0x1c>)
 800137c:	2300      	movs	r3, #0
 800137e:	4604      	mov	r4, r0
 8001380:	4608      	mov	r0, r1
 8001382:	602b      	str	r3, [r5, #0]
 8001384:	f7ff fa7e 	bl	8000884 <_sbrk>
 8001388:	1c43      	adds	r3, r0, #1
 800138a:	d102      	bne.n	8001392 <_sbrk_r+0x1a>
 800138c:	682b      	ldr	r3, [r5, #0]
 800138e:	b103      	cbz	r3, 8001392 <_sbrk_r+0x1a>
 8001390:	6023      	str	r3, [r4, #0]
 8001392:	bd38      	pop	{r3, r4, r5, pc}
 8001394:	200001ac 	.word	0x200001ac

08001398 <memcpy>:
 8001398:	440a      	add	r2, r1
 800139a:	4291      	cmp	r1, r2
 800139c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80013a0:	d100      	bne.n	80013a4 <memcpy+0xc>
 80013a2:	4770      	bx	lr
 80013a4:	b510      	push	{r4, lr}
 80013a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80013aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80013ae:	4291      	cmp	r1, r2
 80013b0:	d1f9      	bne.n	80013a6 <memcpy+0xe>
 80013b2:	bd10      	pop	{r4, pc}

080013b4 <_realloc_r>:
 80013b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013b8:	4680      	mov	r8, r0
 80013ba:	4615      	mov	r5, r2
 80013bc:	460c      	mov	r4, r1
 80013be:	b921      	cbnz	r1, 80013ca <_realloc_r+0x16>
 80013c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80013c4:	4611      	mov	r1, r2
 80013c6:	f7ff bc4b 	b.w	8000c60 <_malloc_r>
 80013ca:	b92a      	cbnz	r2, 80013d8 <_realloc_r+0x24>
 80013cc:	f7ff fbdc 	bl	8000b88 <_free_r>
 80013d0:	2400      	movs	r4, #0
 80013d2:	4620      	mov	r0, r4
 80013d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80013d8:	f000 f81a 	bl	8001410 <_malloc_usable_size_r>
 80013dc:	4285      	cmp	r5, r0
 80013de:	4606      	mov	r6, r0
 80013e0:	d802      	bhi.n	80013e8 <_realloc_r+0x34>
 80013e2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80013e6:	d8f4      	bhi.n	80013d2 <_realloc_r+0x1e>
 80013e8:	4629      	mov	r1, r5
 80013ea:	4640      	mov	r0, r8
 80013ec:	f7ff fc38 	bl	8000c60 <_malloc_r>
 80013f0:	4607      	mov	r7, r0
 80013f2:	2800      	cmp	r0, #0
 80013f4:	d0ec      	beq.n	80013d0 <_realloc_r+0x1c>
 80013f6:	42b5      	cmp	r5, r6
 80013f8:	462a      	mov	r2, r5
 80013fa:	4621      	mov	r1, r4
 80013fc:	bf28      	it	cs
 80013fe:	4632      	movcs	r2, r6
 8001400:	f7ff ffca 	bl	8001398 <memcpy>
 8001404:	4621      	mov	r1, r4
 8001406:	4640      	mov	r0, r8
 8001408:	f7ff fbbe 	bl	8000b88 <_free_r>
 800140c:	463c      	mov	r4, r7
 800140e:	e7e0      	b.n	80013d2 <_realloc_r+0x1e>

08001410 <_malloc_usable_size_r>:
 8001410:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001414:	1f18      	subs	r0, r3, #4
 8001416:	2b00      	cmp	r3, #0
 8001418:	bfbc      	itt	lt
 800141a:	580b      	ldrlt	r3, [r1, r0]
 800141c:	18c0      	addlt	r0, r0, r3
 800141e:	4770      	bx	lr

08001420 <_init>:
 8001420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001422:	bf00      	nop
 8001424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001426:	bc08      	pop	{r3}
 8001428:	469e      	mov	lr, r3
 800142a:	4770      	bx	lr

0800142c <_fini>:
 800142c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800142e:	bf00      	nop
 8001430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001432:	bc08      	pop	{r3}
 8001434:	469e      	mov	lr, r3
 8001436:	4770      	bx	lr
