

================================================================
== Vitis HLS Report for 'point_double'
================================================================
* Date:           Thu Dec 26 19:54:27 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.041 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 12 2 
2 --> 3 8 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.41>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_V_read_1 = read i163 @_ssdm_op_Read.ap_auto.i163, i163 %y_V_read"   --->   Operation 13 'read' 'y_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_V_read_1 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %x_V_read"   --->   Operation 14 'read' 'x_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_13_loc = alloca i64 1"   --->   Operation 15 'alloca' 'i_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_loc = alloca i64 1"   --->   Operation 16 'alloca' 'i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.82ns)   --->   "%icmp_ln1064 = icmp_eq  i166 %x_V_read_1, i166 0"   --->   Operation 17 'icmp' 'icmp_ln1064' <Predicate = true> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%br_ln80 = br i1 %icmp_ln1064, void %.preheader.preheader, void %._crit_edge" [gf2_arithmetic.cpp:80]   --->   Operation 18 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%u_V_7 = alloca i32 1"   --->   Operation 19 'alloca' 'u_V_7' <Predicate = (!icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v_V_2 = alloca i32 1"   --->   Operation 20 'alloca' 'v_V_2' <Predicate = (!icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%g_V = alloca i32 1"   --->   Operation 21 'alloca' 'g_V' <Predicate = (!icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lambda_V = alloca i32 1"   --->   Operation 22 'alloca' 'lambda_V' <Predicate = (!icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln1068 = store i166 1, i166 %lambda_V"   --->   Operation 23 'store' 'store_ln1068' <Predicate = (!icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln1068 = store i166 0, i166 %g_V"   --->   Operation 24 'store' 'store_ln1068' <Predicate = (!icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln1068 = store i166 11692013098647223345629478661730264157247460344009, i166 %v_V_2"   --->   Operation 25 'store' 'store_ln1068' <Predicate = (!icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln1068 = store i166 %x_V_read_1, i166 %u_V_7"   --->   Operation 26 'store' 'store_ln1068' <Predicate = (!icmp_ln1064)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln1068 = br void %.preheader"   --->   Operation 27 'br' 'br_ln1068' <Predicate = (!icmp_ln1064)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.82>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%u_V_8 = load i166 %u_V_7"   --->   Operation 28 'load' 'u_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.82ns)   --->   "%icmp_ln1068 = icmp_eq  i166 %u_V_8, i166 1"   --->   Operation 29 'icmp' 'icmp_ln1068' <Predicate = true> <Delay = 3.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln1068, void %codeRepl, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit" [gf2_arithmetic.cpp:64]   --->   Operation 30 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%v_V_2_load = load i166 %v_V_2"   --->   Operation 31 'load' 'v_V_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (5.57ns)   --->   "%call_ln0 = call void @point_double_Pipeline_VITIS_LOOP_25_1, i166 %u_V_8, i16 %i_loc"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 33 [2/2] (5.57ns)   --->   "%call_ln0 = call void @point_double_Pipeline_VITIS_LOOP_25_15, i166 %v_V_2_load, i16 %i_13_loc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 34 [1/2] (5.57ns)   --->   "%call_ln0 = call void @point_double_Pipeline_VITIS_LOOP_25_1, i166 %u_V_8, i16 %i_loc"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 35 [1/2] (5.57ns)   --->   "%call_ln0 = call void @point_double_Pipeline_VITIS_LOOP_25_15, i166 %v_V_2_load, i16 %i_13_loc"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 5.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%i_loc_load = load i16 %i_loc"   --->   Operation 36 'load' 'i_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%i_13_loc_load = load i16 %i_13_loc"   --->   Operation 37 'load' 'i_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (2.07ns)   --->   "%add_ln28 = add i16 %i_loc_load, i16 1" [gf2_arithmetic.cpp:28]   --->   Operation 38 'add' 'add_ln28' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i16 %add_ln28" [gf2_arithmetic.cpp:28]   --->   Operation 39 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (2.07ns)   --->   "%add_ln28_2 = add i16 %i_13_loc_load, i16 1" [gf2_arithmetic.cpp:28]   --->   Operation 40 'add' 'add_ln28_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i16 %add_ln28_2" [gf2_arithmetic.cpp:65]   --->   Operation 41 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (2.07ns)   --->   "%j = sub i17 %zext_ln28, i17 %zext_ln65" [gf2_arithmetic.cpp:65]   --->   Operation 42 'sub' 'j' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j, i32 16" [gf2_arithmetic.cpp:66]   --->   Operation 43 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (2.10ns)   --->   "%sub_ln69 = sub i17 0, i17 %j" [gf2_arithmetic.cpp:69]   --->   Operation 44 'sub' 'sub_ln69' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.78ns)   --->   "%j_2 = select i1 %tmp, i17 %sub_ln69, i17 %j" [gf2_arithmetic.cpp:66]   --->   Operation 45 'select' 'j_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %j_2, i32 16"   --->   Operation 46 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%g_V_load = load i166 %g_V" [gf2_arithmetic.cpp:66]   --->   Operation 47 'load' 'g_V_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%lambda_V_load_1 = load i166 %lambda_V" [gf2_arithmetic.cpp:66]   --->   Operation 48 'load' 'lambda_V_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.27ns)   --->   "%g_V_2 = select i1 %tmp, i166 %lambda_V_load_1, i166 %g_V_load" [gf2_arithmetic.cpp:66]   --->   Operation 49 'select' 'g_V_2' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (1.27ns)   --->   "%v_V = select i1 %tmp, i166 %u_V_8, i166 %v_V_2_load" [gf2_arithmetic.cpp:66]   --->   Operation 50 'select' 'v_V' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1691 = sext i17 %j_2"   --->   Operation 51 'sext' 'sext_ln1691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i32 %sext_ln1691"   --->   Operation 52 'zext' 'zext_ln1691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%shl_ln1691 = shl i166 %v_V, i166 %zext_ln1691"   --->   Operation 53 'shl' 'shl_ln1691' <Predicate = (!tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node r_2)   --->   "%shl_ln1691_2 = shl i166 %g_V_2, i166 %zext_ln1691"   --->   Operation 54 'shl' 'shl_ln1691_2' <Predicate = (!tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (2.10ns)   --->   "%sub_ln1691 = sub i17 0, i17 %j_2"   --->   Operation 55 'sub' 'sub_ln1691' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1691_2 = sext i17 %sub_ln1691"   --->   Operation 56 'sext' 'sext_ln1691_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1691_2 = zext i32 %sext_ln1691_2"   --->   Operation 57 'zext' 'zext_ln1691_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%r = ashr i166 %v_V, i166 %zext_ln1691_2"   --->   Operation 58 'ashr' 'r' <Predicate = (tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node r_2)   --->   "%ashr_ln1691 = ashr i166 %g_V_2, i166 %zext_ln1691_2"   --->   Operation 59 'ashr' 'ashr_ln1691' <Predicate = (tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (4.90ns) (out node of the LUT)   --->   "%select_ln1691 = select i1 %tmp_20, i166 %r, i166 %shl_ln1691"   --->   Operation 60 'select' 'select_ln1691' <Predicate = true> <Delay = 4.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (4.90ns) (out node of the LUT)   --->   "%r_2 = select i1 %tmp_20, i166 %ashr_ln1691, i166 %shl_ln1691_2"   --->   Operation 61 'select' 'r_2' <Predicate = true> <Delay = 4.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %g_V_2, i166 %g_V" [gf2_arithmetic.cpp:64]   --->   Operation 62 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %v_V, i166 %v_V_2" [gf2_arithmetic.cpp:64]   --->   Operation 63 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 2.86>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [gf2_arithmetic.cpp:23]   --->   Operation 64 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%lhs_V_9 = select i1 %tmp, i166 %g_V_load, i166 %lambda_V_load_1" [gf2_arithmetic.cpp:66]   --->   Operation 65 'select' 'lhs_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node u_V)   --->   "%u_V_10 = select i1 %tmp, i166 %v_V_2_load, i166 %u_V_8" [gf2_arithmetic.cpp:66]   --->   Operation 66 'select' 'u_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (1.27ns) (out node of the LUT)   --->   "%u_V = xor i166 %select_ln1691, i166 %u_V_10"   --->   Operation 67 'xor' 'u_V' <Predicate = true> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (1.27ns) (out node of the LUT)   --->   "%ret_11 = xor i166 %r_2, i166 %lhs_V_9"   --->   Operation 68 'xor' 'ret_11' <Predicate = true> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %ret_11, i166 %lambda_V" [gf2_arithmetic.cpp:64]   --->   Operation 69 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln64 = store i166 %u_V, i166 %u_V_7" [gf2_arithmetic.cpp:64]   --->   Operation 70 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln64 = br void %.preheader" [gf2_arithmetic.cpp:64]   --->   Operation 71 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 4.45>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%lambda_V_load = load i166 %lambda_V" [gf2_arithmetic.cpp:86]   --->   Operation 72 'load' 'lambda_V_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [2/2] (4.45ns)   --->   "%lambda_V_15 = call i166 @bf_mult.1, i166 %lambda_V_load, i163 %y_V_read_1" [gf2_arithmetic.cpp:86]   --->   Operation 73 'call' 'lambda_V_15' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 74 [2/2] (4.45ns)   --->   "%lhs_V_7 = call i166 @bf_mult.2, i166 %x_V_read_1" [gf2_arithmetic.cpp:89]   --->   Operation 74 'call' 'lhs_V_7' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 3> <Delay = 5.49>
ST_9 : Operation 75 [1/2] (0.00ns)   --->   "%lambda_V_15 = call i166 @bf_mult.1, i166 %lambda_V_load, i163 %y_V_read_1" [gf2_arithmetic.cpp:86]   --->   Operation 75 'call' 'lambda_V_15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 76 [1/1] (1.03ns)   --->   "%ret_12 = xor i166 %lambda_V_15, i166 %x_V_read_1"   --->   Operation 76 'xor' 'ret_12' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/2] (0.00ns)   --->   "%lhs_V_7 = call i166 @bf_mult.2, i166 %x_V_read_1" [gf2_arithmetic.cpp:89]   --->   Operation 77 'call' 'lhs_V_7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 78 [2/2] (4.45ns)   --->   "%lhs_V_1 = call i166 @bf_mult.2, i166 %ret_12" [gf2_arithmetic.cpp:90]   --->   Operation 78 'call' 'lhs_V_1' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 5.49>
ST_10 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1544_11)   --->   "%trunc_ln1544 = trunc i166 %x_V_read_1"   --->   Operation 79 'trunc' 'trunc_ln1544' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1544_11)   --->   "%trunc_ln1544_5 = trunc i166 %lambda_V_15"   --->   Operation 80 'trunc' 'trunc_ln1544_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/2] (0.00ns)   --->   "%lhs_V_1 = call i166 @bf_mult.2, i166 %ret_12" [gf2_arithmetic.cpp:90]   --->   Operation 81 'call' 'lhs_V_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1544_11)   --->   "%xor_ln904 = xor i163 %trunc_ln1544_5, i163 %trunc_ln1544"   --->   Operation 82 'xor' 'xor_ln904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (1.03ns)   --->   "%lambda_V_16 = xor i166 %ret_12, i166 1"   --->   Operation 83 'xor' 'lambda_V_16' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1544_11)   --->   "%xor_ln1544 = xor i163 %xor_ln904, i163 1"   --->   Operation 84 'xor' 'xor_ln1544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1544_11)   --->   "%trunc_ln1544_6 = trunc i166 %lhs_V_1"   --->   Operation 85 'trunc' 'trunc_ln1544_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (1.03ns)   --->   "%ret = xor i166 %lhs_V_1, i166 %lambda_V_16"   --->   Operation 86 'xor' 'ret' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln1544_11 = xor i163 %trunc_ln1544_6, i163 %xor_ln1544"   --->   Operation 87 'xor' 'xor_ln1544_11' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [2/2] (4.45ns)   --->   "%lambda_V_17 = call i166 @bf_mult.1, i166 %lambda_V_16, i163 %xor_ln1544_11" [gf2_arithmetic.cpp:93]   --->   Operation 88 'call' 'lambda_V_17' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 1.58>
ST_11 : Operation 89 [1/2] (0.00ns)   --->   "%lambda_V_17 = call i166 @bf_mult.1, i166 %lambda_V_16, i163 %xor_ln1544_11" [gf2_arithmetic.cpp:93]   --->   Operation 89 'call' 'lambda_V_17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 90 [1/1] (1.03ns)   --->   "%ret_10 = xor i166 %lambda_V_17, i166 %lhs_V_7"   --->   Operation 90 'xor' 'ret_10' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%x_0 = phi i166 %ret, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit, i166 0, void"   --->   Operation 92 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%storemerge = phi i166 %ret_10, void %_Z6bf_invR6ap_intILi166EERKS0_.229.exit, i166 0, void"   --->   Operation 93 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%mrv = insertvalue i332 <undef>, i166 %x_0" [gf2_arithmetic.cpp:96]   --->   Operation 94 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i332 %mrv, i166 %storemerge" [gf2_arithmetic.cpp:96]   --->   Operation 95 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln96 = ret i332 %mrv_1" [gf2_arithmetic.cpp:96]   --->   Operation 96 'ret' 'ret_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.41ns
The critical path consists of the following:
	wire read operation ('x.V') on port 'x_V_read' [4]  (0 ns)
	'icmp' operation ('icmp_ln1064') [7]  (3.82 ns)
	multiplexor before 'phi' operation ('ret') with incoming values : ('ret') [81]  (1.59 ns)

 <State 2>: 3.82ns
The critical path consists of the following:
	'load' operation ('u.V') on local variable 'u.V' [20]  (0 ns)
	'icmp' operation ('icmp_ln1068') [21]  (3.82 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'point_double_Pipeline_VITIS_LOOP_25_1' [28]  (5.58 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'point_double_Pipeline_VITIS_LOOP_25_1' [28]  (5.58 ns)

 <State 5>: 7.04ns
The critical path consists of the following:
	'load' operation ('i_loc_load') on local variable 'i_loc' [29]  (0 ns)
	'add' operation ('add_ln28', gf2_arithmetic.cpp:28) [32]  (2.08 ns)
	'sub' operation ('j', gf2_arithmetic.cpp:65) [36]  (2.08 ns)
	'sub' operation ('sub_ln69', gf2_arithmetic.cpp:69) [38]  (2.11 ns)
	'select' operation ('j', gf2_arithmetic.cpp:66) [43]  (0.781 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'sub' operation ('sub_ln1691') [49]  (2.11 ns)
	'ashr' operation ('r') [52]  (0 ns)
	'select' operation ('select_ln1691') [54]  (4.91 ns)

 <State 7>: 2.87ns
The critical path consists of the following:
	'select' operation ('lhs.V', gf2_arithmetic.cpp:66) [39]  (0 ns)
	'xor' operation ('ret') [57]  (1.28 ns)
	'store' operation ('store_ln64', gf2_arithmetic.cpp:64) of variable 'ret' on local variable 'lambda.V' [58]  (1.59 ns)

 <State 8>: 4.45ns
The critical path consists of the following:
	'load' operation ('lambda_V_load', gf2_arithmetic.cpp:86) on local variable 'lambda.V' [64]  (0 ns)
	'call' operation ('lambda.V', gf2_arithmetic.cpp:86) to 'bf_mult.1' [65]  (4.45 ns)

 <State 9>: 5.49ns
The critical path consists of the following:
	'call' operation ('lambda.V', gf2_arithmetic.cpp:86) to 'bf_mult.1' [65]  (0 ns)
	'xor' operation ('ret') [68]  (1.04 ns)
	'call' operation ('lhs.V', gf2_arithmetic.cpp:90) to 'bf_mult.2' [70]  (4.45 ns)

 <State 10>: 5.49ns
The critical path consists of the following:
	'xor' operation ('xor_ln904') [71]  (0 ns)
	'xor' operation ('xor_ln1544') [73]  (0 ns)
	'xor' operation ('xor_ln1544_11') [76]  (1.04 ns)
	'call' operation ('lambda.V', gf2_arithmetic.cpp:93) to 'bf_mult.1' [77]  (4.45 ns)

 <State 11>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ret') with incoming values : ('ret') [81]  (1.59 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
