<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Component : ALT_NOC_MPU_PRB_H2F_MAIN_PRB</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Members</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Component : ALT_NOC_MPU_PRB_H2F_MAIN_PRB</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Members</h2></td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_o_r_e_i_d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_o_r_e_i_d.html">Register : Probe_SoC2FPGA_main_Probe_Id_CoreId</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___r_e_v_i_d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___r_e_v_i_d.html">Register : Probe_SoC2FPGA_main_Probe_Id_RevisionId</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___m_a_i_n_c_t_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___m_a_i_n_c_t_l.html">Register : Probe_SoC2FPGA_main_Probe_MainCtl</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_f_g_c_t_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_f_g_c_t_l.html">Register : Probe_SoC2FPGA_main_Probe_CfgCtl</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_p_o_r_t_s_e_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_p_o_r_t_s_e_l.html">Register : Probe_SoC2FPGA_main_Probe_TracePortSel</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_l_u_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_l_u_t.html">Register : Probe_SoC2FPGA_main_Probe_FilterLut</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_a_l_a_r_m_e_n"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_a_l_a_r_m_e_n.html">Register : Probe_SoC2FPGA_main_Probe_TraceAlarmEn</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_a_l_a_r_m_s_t_a_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html">Register : Probe_SoC2FPGA_main_Probe_TraceAlarmStatus</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_a_l_a_r_m_c_l_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_a_l_a_r_m_c_l_r.html">Register : Probe_SoC2FPGA_main_Probe_TraceAlarmClr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_p_e_r_i_o_d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_p_e_r_i_o_d.html">Register : Probe_SoC2FPGA_main_Probe_StatPeriod</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_g_o"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_g_o.html">Register : Probe_SoC2FPGA_main_Probe_StatGo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_m_i_n"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_m_i_n.html">Register : Probe_SoC2FPGA_main_Probe_StatAlarmMin</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_m_a_x"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_m_a_x.html">Register : Probe_SoC2FPGA_main_Probe_StatAlarmMax</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_s_t_a_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_s_t_a_t.html">Register : Probe_SoC2FPGA_main_Probe_StatAlarmStatus</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_c_l_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_c_l_r.html">Register : Probe_SoC2FPGA_main_Probe_StatAlarmClr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_e_n"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_e_n.html">Register : Probe_SoC2FPGA_main_Probe_StatAlarmEn</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html">Register : Probe_SoC2FPGA_main_Probe_Filters_0_RouteIdBase</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html">Register : Probe_SoC2FPGA_main_Probe_Filters_0_RouteIdMask</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html">Register : Probe_SoC2FPGA_main_Probe_Filters_0_AddrBase_Low</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html">Register : Probe_SoC2FPGA_main_Probe_Filters_0_WindowSize</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html">Register : Probe_SoC2FPGA_main_Probe_Filters_0_SecurityBase</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html">Register : Probe_SoC2FPGA_main_Probe_Filters_0_SecurityMask</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___o_p_c_o_d_e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___o_p_c_o_d_e.html">Register : Probe_SoC2FPGA_main_Probe_Filters_0_Opcode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___s_t_a_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___s_t_a_t.html">Register : Probe_SoC2FPGA_main_Probe_Filters_0_Status</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___l_e_n"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___l_e_n.html">Register : Probe_SoC2FPGA_main_Probe_Filters_0_Length</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___u_r_g_e_n_c_y"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___u_r_g_e_n_c_y.html">Register : Probe_SoC2FPGA_main_Probe_Filters_0_Urgency</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html">Register : Probe_SoC2FPGA_main_Probe_Filters_1_RouteIdBase</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html">Register : Probe_SoC2FPGA_main_Probe_Filters_1_RouteIdMask</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html">Register : Probe_SoC2FPGA_main_Probe_Filters_1_AddrBase_Low</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html">Register : Probe_SoC2FPGA_main_Probe_Filters_1_WindowSize</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html">Register : Probe_SoC2FPGA_main_Probe_Filters_1_SecurityBase</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html">Register : Probe_SoC2FPGA_main_Probe_Filters_1_SecurityMask</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___o_p_c_o_d_e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___o_p_c_o_d_e.html">Register : Probe_SoC2FPGA_main_Probe_Filters_1_Opcode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___s_t_a_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___s_t_a_t.html">Register : Probe_SoC2FPGA_main_Probe_Filters_1_Status</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___l_e_n"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___l_e_n.html">Register : Probe_SoC2FPGA_main_Probe_Filters_1_Length</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___u_r_g_e_n_c_y"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___u_r_g_e_n_c_y.html">Register : Probe_SoC2FPGA_main_Probe_Filters_1_Urgency</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___p_o_r_t_s_e_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___p_o_r_t_s_e_l.html">Register : Probe_SoC2FPGA_main_Probe_Counters_0_PortSel</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___s_r_c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___s_r_c.html">Register : Probe_SoC2FPGA_main_Probe_Counters_0_Src</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___a_l_a_r_m_m_o_d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html">Register : Probe_SoC2FPGA_main_Probe_Counters_0_AlarmMode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___v_a_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___v_a_l.html">Register : Probe_SoC2FPGA_main_Probe_Counters_0_Val</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___p_o_r_t_s_e_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___p_o_r_t_s_e_l.html">Register : Probe_SoC2FPGA_main_Probe_Counters_1_PortSel</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___s_r_c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___s_r_c.html">Register : Probe_SoC2FPGA_main_Probe_Counters_1_Src</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___a_l_a_r_m_m_o_d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html">Register : Probe_SoC2FPGA_main_Probe_Counters_1_AlarmMode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___v_a_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___v_a_l.html">Register : Probe_SoC2FPGA_main_Probe_Counters_1_Val</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___p_o_r_t_s_e_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___p_o_r_t_s_e_l.html">Register : Probe_SoC2FPGA_main_Probe_Counters_2_PortSel</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___s_r_c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___s_r_c.html">Register : Probe_SoC2FPGA_main_Probe_Counters_2_Src</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___a_l_a_r_m_m_o_d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___a_l_a_r_m_m_o_d.html">Register : Probe_SoC2FPGA_main_Probe_Counters_2_AlarmMode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___v_a_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___v_a_l.html">Register : Probe_SoC2FPGA_main_Probe_Counters_2_Val</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___p_o_r_t_s_e_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___p_o_r_t_s_e_l.html">Register : Probe_SoC2FPGA_main_Probe_Counters_3_PortSel</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___s_r_c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___s_r_c.html">Register : Probe_SoC2FPGA_main_Probe_Counters_3_Src</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___a_l_a_r_m_m_o_d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___a_l_a_r_m_m_o_d.html">Register : Probe_SoC2FPGA_main_Probe_Counters_3_AlarmMode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___v_a_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___v_a_l.html">Register : Probe_SoC2FPGA_main_Probe_Counters_3_Val</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b.html#struct_a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b__s">ALT_NOC_MPU_PRB_H2F_MAIN_PRB_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b__raw__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b.html#struct_a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b__raw__s">ALT_NOC_MPU_PRB_H2F_MAIN_PRB_raw_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b__raw__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga0b2478b1ae72f7dcda015ff2f0bfd304"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b.html#struct_a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b__s">ALT_NOC_MPU_PRB_H2F_MAIN_PRB_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b.html#ga0b2478b1ae72f7dcda015ff2f0bfd304">ALT_NOC_MPU_PRB_H2F_MAIN_PRB_t</a></td></tr>
<tr class="separator:ga0b2478b1ae72f7dcda015ff2f0bfd304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1703fbf86b6d42b802e1ae0456ff2ac7"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b.html#struct_a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b__raw__s">ALT_NOC_MPU_PRB_H2F_MAIN_PRB_raw_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b.html#ga1703fbf86b6d42b802e1ae0456ff2ac7">ALT_NOC_MPU_PRB_H2F_MAIN_PRB_raw_t</a></td></tr>
<tr class="separator:ga1703fbf86b6d42b802e1ae0456ff2ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b__s" id="struct_a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_MPU_PRB_H2F_MAIN_PRB_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register group <a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b.html">ALT_NOC_MPU_PRB_H2F_MAIN_PRB</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1324ecc42e98d515464feb612d2075aa"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_o_r_e_i_d.html#gaad0464e0e96782f4dc39cc3ed5ac601f">ALT_NOC_MPU_PRB_H2F_MAIN_COREID_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Id_CoreId</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_o_r_e_i_d.html">ALT_NOC_MPU_PRB_H2F_MAIN_COREID</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1fe276acaf09636803f36483e667709d"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___r_e_v_i_d.html#ga8c5d538716c46ba3bbe22eeffab5c8cd">ALT_NOC_MPU_PRB_H2F_MAIN_REVID_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Id_RevisionId</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___r_e_v_i_d.html">ALT_NOC_MPU_PRB_H2F_MAIN_REVID</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a47a567b5834c65c946e8d8f20f854350"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___m_a_i_n_c_t_l.html#gab812a0d5c088c6230ed23a0bccd98b03">ALT_NOC_MPU_PRB_H2F_MAIN_MAINCTL_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_MainCtl</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___m_a_i_n_c_t_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_MAINCTL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a48d2f8c25ce7bf42ac258ddab979757f"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_f_g_c_t_l.html#ga956fdd333cded793e201bf934e45023c">ALT_NOC_MPU_PRB_H2F_MAIN_CFGCTL_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_CfgCtl</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_f_g_c_t_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CFGCTL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6bbb14ac946361681d490a5637612313"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_p_o_r_t_s_e_l.html#ga9dd0363c015a437878f5570e90820eba">ALT_NOC_MPU_PRB_H2F_MAIN_TRACEPORTSEL_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_TracePortSel</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_p_o_r_t_s_e_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_TRACEPORTSEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a026980d17fb1f54654928941eb13535a"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_l_u_t.html#gaa2e0ad85082ee0ed194eb1ce674db06b">ALT_NOC_MPU_PRB_H2F_MAIN_FLTLUT_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_FilterLut</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_l_u_t.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTLUT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a30b0128744110bca0201f2a7a43a329b"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_a_l_a_r_m_e_n.html#ga2cf1c3c2b3606e5dfbc730f8e38f1793">ALT_NOC_MPU_PRB_H2F_MAIN_TRACEALARMEN_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_TraceAlarmEn</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_a_l_a_r_m_e_n.html">ALT_NOC_MPU_PRB_H2F_MAIN_TRACEALARMEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab3d2883b0301fa2061e68c1d7e1f74d6"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#ga01fd1075e89c75d50f35212c9e6f798e">ALT_NOC_MPU_PRB_H2F_MAIN_TRACEALARMSTAT_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_TraceAlarmStatus</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html">ALT_NOC_MPU_PRB_H2F_MAIN_TRACEALARMSTAT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a623909d658842cd4c68075f6a2c48393"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_a_l_a_r_m_c_l_r.html#ga05b32e4af2e881fb3c542330b4d11193">ALT_NOC_MPU_PRB_H2F_MAIN_TRACEALARMCLR_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_TraceAlarmClr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_a_l_a_r_m_c_l_r.html">ALT_NOC_MPU_PRB_H2F_MAIN_TRACEALARMCLR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a35e214b7ca600ea63d5bc7a5490ec1a4"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_p_e_r_i_o_d.html#gaf4d1bf8c75df206da695af433f92c918">ALT_NOC_MPU_PRB_H2F_MAIN_STATPERIOD_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_StatPeriod</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_p_e_r_i_o_d.html">ALT_NOC_MPU_PRB_H2F_MAIN_STATPERIOD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa40d9d87b6e3306cc1d48d0d84548fdf"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_g_o.html#ga222312373da3bb04c76d76ed86a1128d">ALT_NOC_MPU_PRB_H2F_MAIN_STATGO_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_StatGo</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_g_o.html">ALT_NOC_MPU_PRB_H2F_MAIN_STATGO</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a695334b91d96db6ac91f76dd03b9f18a"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_m_i_n.html#ga7d4771d4ae95c5c0f931b1d6a6fddeac">ALT_NOC_MPU_PRB_H2F_MAIN_STATALARMMIN_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_StatAlarmMin</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_m_i_n.html">ALT_NOC_MPU_PRB_H2F_MAIN_STATALARMMIN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a763cb88515e096d58365060de2beec19"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_m_a_x.html#gaf9b112bb994eeb84e58e42717fe46480">ALT_NOC_MPU_PRB_H2F_MAIN_STATALARMMAX_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_StatAlarmMax</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_m_a_x.html">ALT_NOC_MPU_PRB_H2F_MAIN_STATALARMMAX</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4ee9329b472fd6f945edb1623afeb5b7"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_s_t_a_t.html#gabe3fa71e37b09b0d46543cdf92bafd6d">ALT_NOC_MPU_PRB_H2F_MAIN_STATALARMSTAT_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_StatAlarmStatus</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_s_t_a_t.html">ALT_NOC_MPU_PRB_H2F_MAIN_STATALARMSTAT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7eef046ddc1bd50f7640eeef6afbb0dc"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_c_l_r.html#ga3726d71c6115bff4e8e427ccdef823f1">ALT_NOC_MPU_PRB_H2F_MAIN_STATALARMCLR_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_StatAlarmClr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_c_l_r.html">ALT_NOC_MPU_PRB_H2F_MAIN_STATALARMCLR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aecdcd760acca24724b50d120c75d8b1e"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_e_n.html#ga5b3a183a9253c4896f04b8cbe24d730d">ALT_NOC_MPU_PRB_H2F_MAIN_STATALARMEN_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_StatAlarmEn</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_e_n.html">ALT_NOC_MPU_PRB_H2F_MAIN_STATALARMEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa2e40a8cbc1c319d203dabf29701446b"></a>volatile uint32_t</td>
<td class="fieldname">
_pad_0x40_0x43</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afd9e73d4ad2392412b3ace82e9c572bf"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#ga6959c70f5d9a0d7f7da015a4a3fde846">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_ROUTEIDBASE_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_RouteIdBase</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_ROUTEIDBASE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af27e328902243dc616d39140a90c85c1"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#ga924b4f411a85ae6137c6a76dc2ce6c3b">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_ROUTEIDMSK_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_RouteIdMask</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_ROUTEIDMSK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa167320c047cfe543b8db5084ff7498c"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#ga9aeb16c842aa97389024cfd597963993">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_ADDRBASE_LOW_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_AddrBase_Low</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_ADDRBASE_LOW</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abb53b50489b20792d718cd4131dc4ba1"></a>volatile uint32_t</td>
<td class="fieldname">
_pad_0x50_0x53</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa16c8f79c7796d9112a18336c465eb76"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#gad0197834681e1da3970953ac28357658">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_WINDOWSIZE_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_WindowSize</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_WINDOWSIZE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a89c39096882c800fb4321a2b65817bb6"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#gab04a26d2f3877cec41973848f123180f">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_SECURITYBASE_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_SecurityBase</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_SECURITYBASE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac2c737b08eed690f1cba86526ad1c267"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#ga1bcf9d4eb6b1f5520c0af10245b8a936">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_SECURITYMSK_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_SecurityMask</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_SECURITYMSK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a262ae41bb8c17bc5ed914b0527611ec4"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___o_p_c_o_d_e.html#ga1a7874fcf5bbae1d5a0e91136dcc5fa7">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_OPCODE_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_Opcode</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___o_p_c_o_d_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_OPCODE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a65fcc0b406d09f87447b8563238aa234"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___s_t_a_t.html#ga917ce0bc9dc82432540d80c8d186da40">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_STAT_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_Status</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___s_t_a_t.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_STAT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a87253acd405e9cd60ad811a7517ce55b"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___l_e_n.html#gae11e699ab86e82b448a9f2bb7eb9d961">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_LEN_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_Length</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___l_e_n.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_LEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a41f8f3542b8b2096f128fac6fec8c0d2"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___u_r_g_e_n_c_y.html#ga42fc51c114bc2beb0a15932fba2d7ba9">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_URGENCY_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_Urgency</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___u_r_g_e_n_c_y.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_URGENCY</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6d02b5d4d5196be7a7b05fa4ddea8b1f"></a>volatile uint32_t</td>
<td class="fieldname">
_pad_0x70_0x7f</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0a09ee5646eb378d5a00d4a8097402f9"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#ga50aa0dc6d13a8218956528307f256398">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_ROUTEIDBASE_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_RouteIdBase</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_ROUTEIDBASE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a382610366783308ea2156254caa809ab"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#ga5ce8dbb9e14bd366af63fa1bd742c292">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_ROUTEIDMSK_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_RouteIdMask</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_ROUTEIDMSK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a366243dad7be05b68b95eec26c3f2549"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#gaa6ccab31cf91b121c75879e54da9f376">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_ADDRBASE_LOW_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_AddrBase_Low</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_ADDRBASE_LOW</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a345651fd6fdf463e8b51243a43da34a8"></a>volatile uint32_t</td>
<td class="fieldname">
_pad_0x8c_0x8f</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9cee8700fad4aea84a5ef1d90ba4d811"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#ga7e59c2b6d4d06d1ed96237a94a391a59">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_WINDOWSIZE_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_WindowSize</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_WINDOWSIZE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1f356baeba63fb4a1f91223a934e290f"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#ga46caa133036aa9b393d73fc40e630e3c">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_SECURITYBASE_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_SecurityBase</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_SECURITYBASE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8dfb8983d48ae5692c4918798b563eb4"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#gaf7e454352140ab58e9f15d373020712f">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_SECURITYMSK_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_SecurityMask</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_SECURITYMSK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abed93ef0b77cd8ced1b98c46490d1546"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___o_p_c_o_d_e.html#ga62c077d2fd135c78455aec7f9e2d80d8">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_OPCODE_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_Opcode</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___o_p_c_o_d_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_OPCODE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3ddda76639bfc6ee1f61183edd16edd1"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___s_t_a_t.html#ga788d432f1187a33ac4a5084e01c26616">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_STAT_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_Status</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___s_t_a_t.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_STAT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab1a30b18b8c90b34f42d60b3216e265b"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___l_e_n.html#ga2fda83b024c171d12b341ebb0f1ddd6e">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_LEN_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_Length</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___l_e_n.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_LEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab69fd07732065f7cf2fe51f56af02039"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___u_r_g_e_n_c_y.html#ga0849e98e543fb80faff930be154bfa04">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_URGENCY_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_Urgency</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___u_r_g_e_n_c_y.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_URGENCY</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af0ce825f7dee6037ffc9bd7158ce045b"></a>volatile uint32_t</td>
<td class="fieldname">
_pad_0xac_0x133</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad153a1699809d55a5ae76092270992df"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___p_o_r_t_s_e_l.html#ga57f400ea788769aa21fa2949a3da3c0d">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_0_PORTSEL_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_0_PortSel</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___p_o_r_t_s_e_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_0_PORTSEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa590412080f9a6177e1df5a772ac4caa"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___s_r_c.html#ga09323ef0496c8a349f05755778ef419b">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_0_SRC_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_0_Src</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___s_r_c.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_0_SRC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a320937973cd4564ce2e4af02fc19a361"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#ga0d9cfa79928a0e89bb64bb54f1ec90df">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_0_ALARMMOD_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_0_AlarmMode</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_0_ALARMMOD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1907946b52544de22e1233f17aeab790"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___v_a_l.html#gadb0de4df4150168253e6c0d8145f3939">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_0_VAL_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_0_Val</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___v_a_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_0_VAL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2d4c4c89d4cccd026ce48401743f6516"></a>volatile uint32_t</td>
<td class="fieldname">
_pad_0x144_0x147</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6c34f100403756d4674ca1fd5fbb0b92"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___p_o_r_t_s_e_l.html#ga5f9d76283d25c4f3ddd88552c8634d26">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_1_PORTSEL_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_1_PortSel</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___p_o_r_t_s_e_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_1_PORTSEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a15e3eb6360ca23ef94781c739bfca4c3"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___s_r_c.html#ga397cde5ffdb7ae3fb0aab225d8c2a25e">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_1_SRC_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_1_Src</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___s_r_c.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_1_SRC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac4cccab8af1e8a471606b25a4956eee8"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#ga87d2dd98afd1d1fa1d120ec3e05bc490">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_1_ALARMMOD_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_1_AlarmMode</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_1_ALARMMOD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab9837c3426ffbe4bce7ad559265db499"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___v_a_l.html#ga33f424880428d527bf771fe33529d2d5">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_1_VAL_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_1_Val</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___v_a_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_1_VAL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a62ea8fb5ab5634a9f3d1d6232ead729a"></a>volatile uint32_t</td>
<td class="fieldname">
_pad_0x158_0x15b</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae5192778d33e138a7334e91b353e950d"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___p_o_r_t_s_e_l.html#ga0795a92cfcd8babb2f7d7f535e97d8c4">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_2_PORTSEL_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_2_PortSel</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___p_o_r_t_s_e_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_2_PORTSEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac9da011597a1304005947c317b31b74c"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___s_r_c.html#ga238d97a6474734a03472eb4675e95e71">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_2_SRC_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_2_Src</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___s_r_c.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_2_SRC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3e26e6f458c88be1e5b6db60e48cce6f"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___a_l_a_r_m_m_o_d.html#gaa99bac933fd56bafa9bb80531a85d42b">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_2_ALARMMOD_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_2_AlarmMode</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___a_l_a_r_m_m_o_d.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_2_ALARMMOD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5d794fd5f8cbb25bcf8f627bbbeee159"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___v_a_l.html#gaad03d670acad346e9a70d9a2b2815af7">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_2_VAL_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_2_Val</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___v_a_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_2_VAL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad771e6d9639f7a6c31ca455d1e42d0be"></a>volatile uint32_t</td>
<td class="fieldname">
_pad_0x16c_0x16f</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0794bef0b33c1732c3e9aabdcbfe0e63"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___p_o_r_t_s_e_l.html#ga2d41f9e51d633d639e75ba1c78059ed9">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_3_PORTSEL_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_3_PortSel</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___p_o_r_t_s_e_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_3_PORTSEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a97be4c1c2accbf0958987e8fb37714f5"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___s_r_c.html#ga0d3d45b7a55c2704ad5e13e293d4eb70">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_3_SRC_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_3_Src</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___s_r_c.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_3_SRC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac0286401b4de571b55ae8d5ee0701227"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___a_l_a_r_m_m_o_d.html#gaae1a5ccca828ea8ac5c4d6fb0251114a">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_3_ALARMMOD_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_3_AlarmMode</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___a_l_a_r_m_m_o_d.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_3_ALARMMOD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afc2402f41bd7ba27be3351686068c693"></a><a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___v_a_l.html#gaed6f2903cbfcce2cdb9b7e3d3ff2f94d">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_3_VAL_t</a></td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_3_Val</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___v_a_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_3_VAL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4b2d8889304d7dd16527e6e168f21a30"></a>volatile uint32_t</td>
<td class="fieldname">
_pad_0x180_0x400</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<a name="struct_a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b__raw__s" id="struct_a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b__raw__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_MPU_PRB_H2F_MAIN_PRB_raw_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>The struct declaration for the raw register contents of register group <a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b.html">ALT_NOC_MPU_PRB_H2F_MAIN_PRB</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a451e9fe6f9d99f27c0ca32f2f9a0e7ea"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Id_CoreId</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_o_r_e_i_d.html">ALT_NOC_MPU_PRB_H2F_MAIN_COREID</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a01a8a01c9400f8f16a1b5c216e5ed914"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Id_RevisionId</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___r_e_v_i_d.html">ALT_NOC_MPU_PRB_H2F_MAIN_REVID</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aec91311336fbbde4477201eaf7e0c8d8"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_MainCtl</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___m_a_i_n_c_t_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_MAINCTL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a79b09b567116c1811e7038685c3ace3e"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_CfgCtl</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_f_g_c_t_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CFGCTL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af2d2b9991372667ab0efe273d214c9ad"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_TracePortSel</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_p_o_r_t_s_e_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_TRACEPORTSEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa2a0b46f0b77716cad01cbd7df26f434"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_FilterLut</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_l_u_t.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTLUT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae15191bdfd7504bba94955c48a2755b9"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_TraceAlarmEn</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_a_l_a_r_m_e_n.html">ALT_NOC_MPU_PRB_H2F_MAIN_TRACEALARMEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7955e656e272a9f4fbc66995656e4685"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_TraceAlarmStatus</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html">ALT_NOC_MPU_PRB_H2F_MAIN_TRACEALARMSTAT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac9ee6fb08cfbdf499aba81bfb6bbb4f4"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_TraceAlarmClr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___t_r_a_c_e_a_l_a_r_m_c_l_r.html">ALT_NOC_MPU_PRB_H2F_MAIN_TRACEALARMCLR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a905eff9ec86f388f53c873d1a92f0c3b"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_StatPeriod</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_p_e_r_i_o_d.html">ALT_NOC_MPU_PRB_H2F_MAIN_STATPERIOD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ade217e9a39c5eda4115a3b80f04e8295"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_StatGo</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_g_o.html">ALT_NOC_MPU_PRB_H2F_MAIN_STATGO</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af5ec2069a06f99985847ee97a395fa3d"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_StatAlarmMin</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_m_i_n.html">ALT_NOC_MPU_PRB_H2F_MAIN_STATALARMMIN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af2ffad7b546a5338f4a6733a2e97dc52"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_StatAlarmMax</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_m_a_x.html">ALT_NOC_MPU_PRB_H2F_MAIN_STATALARMMAX</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a67dfb2de7a13b8589fae3b3b6962011b"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_StatAlarmStatus</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_s_t_a_t.html">ALT_NOC_MPU_PRB_H2F_MAIN_STATALARMSTAT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6f767a75cba15f65d78af76a45c38f25"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_StatAlarmClr</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_c_l_r.html">ALT_NOC_MPU_PRB_H2F_MAIN_STATALARMCLR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a155df9e93235ad696fa1cd0825d63766"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_StatAlarmEn</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___s_t_a_t_a_l_a_r_m_e_n.html">ALT_NOC_MPU_PRB_H2F_MAIN_STATALARMEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a57cf560686afe1fda20cf393ebc732b0"></a>uint32_t</td>
<td class="fieldname">
_pad_0x40_0x43</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa24ecf22dc7210992f474a1287cb521e"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_RouteIdBase</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_ROUTEIDBASE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3724654a4c58e08ab29004214def53e3"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_RouteIdMask</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_ROUTEIDMSK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a10b214a481debda166cec384dfe8ef3c"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_AddrBase_Low</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_ADDRBASE_LOW</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a724689c37ff251c196f30181517b1b83"></a>uint32_t</td>
<td class="fieldname">
_pad_0x50_0x53</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a09212097884c145bfea1b3ec3f632bf2"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_WindowSize</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_WINDOWSIZE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa9eea644759eac87e59955a02b13002b"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_SecurityBase</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_SECURITYBASE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a190c732a4a2a6942e940edcd8fa6ad5d"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_SecurityMask</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_SECURITYMSK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6bdc5143fd014203ff6ca461bdc31009"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_Opcode</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___o_p_c_o_d_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_OPCODE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae5ce42f1d8982583862e99d47811b24a"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_Status</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___s_t_a_t.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_STAT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a70ecc512d27ba2d1ca39ace255283ca3"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_Length</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___l_e_n.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_LEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac27daea230cb9444f42d76d48c89e81b"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_0_Urgency</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__0___u_r_g_e_n_c_y.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_0_URGENCY</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a61256505b599a7d12847640a66c2bb93"></a>uint32_t</td>
<td class="fieldname">
_pad_0x70_0x7f</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7e3eb0b0aa0fc202fae98331badaf93a"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_RouteIdBase</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_ROUTEIDBASE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8a600fecc048f3390a3492b30fd38b50"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_RouteIdMask</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_ROUTEIDMSK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad007fbab90947f241d83d2074707629b"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_AddrBase_Low</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_ADDRBASE_LOW</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5b5a948300ddd6be8cc01a38f16f33ce"></a>uint32_t</td>
<td class="fieldname">
_pad_0x8c_0x8f</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae4b3f401b72d8193910315d2fcc1da5a"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_WindowSize</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_WINDOWSIZE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a75e4e4c411147a0ecb2de8e63898e2d3"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_SecurityBase</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_SECURITYBASE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a336fa88efd3f712f82d9ea72e484be8a"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_SecurityMask</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_SECURITYMSK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae2cfce88d5a6475f09d00aea987d8bb8"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_Opcode</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___o_p_c_o_d_e.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_OPCODE</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae712c8a8527506635e814c70c84f0552"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_Status</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___s_t_a_t.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_STAT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2812cdf58abb2e2ba1f8c0c87f4d4cf9"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_Length</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___l_e_n.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_LEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7b9965d98577655d9cd4109756cab7c3"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Filters_1_Urgency</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___f_l_t_s__1___u_r_g_e_n_c_y.html">ALT_NOC_MPU_PRB_H2F_MAIN_FLTS_1_URGENCY</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aad6302fba6de33883bd57872544aac4c"></a>uint32_t</td>
<td class="fieldname">
_pad_0xac_0x133</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9931f3a87d134baacdb3a1857e1a92b8"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_0_PortSel</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___p_o_r_t_s_e_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_0_PORTSEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab29eb4d1b52f185ced2bbddf495facce"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_0_Src</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___s_r_c.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_0_SRC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8ae992a4e7fa5eb7d1bfda375571dac3"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_0_AlarmMode</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_0_ALARMMOD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6344852dcd0c7c811fd6df4a8bbc3736"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_0_Val</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__0___v_a_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_0_VAL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a60303eba4c5cb5405620a07dd09875b2"></a>uint32_t</td>
<td class="fieldname">
_pad_0x144_0x147</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab39b7e8cba876b6c689b478e77d4a3d9"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_1_PortSel</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___p_o_r_t_s_e_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_1_PORTSEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa7344a0a4e0989365dce30e93c5e16e9"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_1_Src</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___s_r_c.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_1_SRC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a99d54298c04644fb1e78d163e5ff29a1"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_1_AlarmMode</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_1_ALARMMOD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a31284250d43edf859c62cd9dd226fb63"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_1_Val</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__1___v_a_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_1_VAL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaa456da526ce63ea8bc3d19e13c9af74"></a>uint32_t</td>
<td class="fieldname">
_pad_0x158_0x15b</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a627f07549b1d4460818a7c329f6272e7"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_2_PortSel</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___p_o_r_t_s_e_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_2_PORTSEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab86e0c983f516a3ab34412688e197c11"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_2_Src</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___s_r_c.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_2_SRC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af574f2a01778f0dc2bbcc754fddf5191"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_2_AlarmMode</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___a_l_a_r_m_m_o_d.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_2_ALARMMOD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8682e75d4ad5a874f00b2f3373469fc8"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_2_Val</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__2___v_a_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_2_VAL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a90283dc89e4c727c55c723a2b92a178a"></a>uint32_t</td>
<td class="fieldname">
_pad_0x16c_0x16f</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aace35b2cc2f16c411d12e19ae25faa45"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_3_PortSel</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___p_o_r_t_s_e_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_3_PORTSEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5ee5b05aca88e0721af45eff9461fb43"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_3_Src</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___s_r_c.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_3_SRC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a32055ec7c0395a30a512bf8541938cb9"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_3_AlarmMode</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___a_l_a_r_m_m_o_d.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_3_ALARMMOD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6e7d2beb145a7771d7306e830de5e64c"></a>volatile uint32_t</td>
<td class="fieldname">
Probe_SoC2FPGA_main_Probe_Counters_3_Val</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___c_n_t_r_s__3___v_a_l.html">ALT_NOC_MPU_PRB_H2F_MAIN_CNTRS_3_VAL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a40c78d62ced0809d05e8c1542be8f70a"></a>uint32_t</td>
<td class="fieldname">
_pad_0x180_0x400</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga0b2478b1ae72f7dcda015ff2f0bfd304"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b.html#struct_a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b__s">ALT_NOC_MPU_PRB_H2F_MAIN_PRB_s</a> <a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b.html#ga0b2478b1ae72f7dcda015ff2f0bfd304">ALT_NOC_MPU_PRB_H2F_MAIN_PRB_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register group <a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b.html">ALT_NOC_MPU_PRB_H2F_MAIN_PRB</a>. </p>

</div>
</div>
<a class="anchor" id="ga1703fbf86b6d42b802e1ae0456ff2ac7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b.html#struct_a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b__raw__s">ALT_NOC_MPU_PRB_H2F_MAIN_PRB_raw_s</a> <a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b.html#ga1703fbf86b6d42b802e1ae0456ff2ac7">ALT_NOC_MPU_PRB_H2F_MAIN_PRB_raw_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for the raw register contents of register group <a class="el" href="group___a_l_t___n_o_c___m_p_u___p_r_b___h2_f___m_a_i_n___p_r_b.html">ALT_NOC_MPU_PRB_H2F_MAIN_PRB</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
