module design_time
(
input wire clk,
input wire [7:0] data_in,
input wire [7:0] data_out,
input wire reset,
output reg [7:0] output_reg
);

always @(posedge clk) begin //creates a synchronous always block to be triggered on positive edge of the clock signal
	if (reset) //checks if reset signal is high
		output_reg <= 8'd0; //if reset is high, resets output register to 0
	else
		output_reg <= data_in + data_out; //if reset is low, adds input and output data and stores in output register
end

endmodule