Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : adder_generic_NBIT32_NBIT_PER_BLOCK4_1
Version: F-2011.09-SP3
Date   : Fri Mar 25 15:23:57 2022
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: Cin (input port)
  Endpoint: S[23] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  adder_generic_NBIT32_NBIT_PER_BLOCK4_1
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  Cin (in)                                                0.00       0.00 r
  U75/Z (BUF_X2)                                          0.05       0.05 r
  U42/Z (XOR2_X1)                                         0.12       0.18 r
  carry/B[2] (CLA_NBIT32_NBIT_PER_BLOCK4)                 0.00       0.18 r
  carry/PG_i_2/bi (pgb_30)                                0.00       0.18 r
  carry/PG_i_2/U2/Z (XOR2_X1)                             0.07       0.25 r
  carry/PG_i_2/p (pgb_30)                                 0.00       0.25 r
  carry/INITIAL_PG_i_1_0/Pdkj (PG_0)                      0.00       0.25 r
  carry/INITIAL_PG_i_1_0/U1/ZN (AND2_X1)                  0.04       0.29 r
  carry/INITIAL_PG_i_1_0/Pij (PG_0)                       0.00       0.29 r
  carry/INITIAL_G_i_2/Pik (G_8)                           0.00       0.29 r
  carry/INITIAL_G_i_2/U1/ZN (AOI21_X1)                    0.03       0.32 f
  carry/INITIAL_G_i_2/U2/ZN (INV_X1)                      0.03       0.35 r
  carry/INITIAL_G_i_2/Gij (G_8)                           0.00       0.35 r
  carry/FINAL_G_i_2/Gdkj (G_7)                            0.00       0.35 r
  carry/FINAL_G_i_2/U2/ZN (AOI21_X1)                      0.03       0.38 f
  carry/FINAL_G_i_2/U1/ZN (INV_X1)                        0.03       0.41 r
  carry/FINAL_G_i_2/Gij (G_7)                             0.00       0.41 r
  carry/FINAL_G_i_4/Gdkj (G_5)                            0.00       0.41 r
  carry/FINAL_G_i_4/U2/ZN (NAND2_X1)                      0.03       0.44 f
  carry/FINAL_G_i_4/U3/ZN (NAND2_X1)                      0.04       0.48 r
  carry/FINAL_G_i_4/Gij (G_5)                             0.00       0.48 r
  carry/FINAL_G_i_5/Gdkj (G_4)                            0.00       0.48 r
  carry/FINAL_G_i_5/U2/ZN (NAND2_X1)                      0.03       0.51 f
  carry/FINAL_G_i_5/U3/ZN (NAND2_X1)                      0.04       0.55 r
  carry/FINAL_G_i_5/Gij (G_4)                             0.00       0.55 r
  carry/Co[4] (CLA_NBIT32_NBIT_PER_BLOCK4)                0.00       0.55 r
  sum/Ci[5] (SUM_GENERATOR_GENERIC_NBIT_PER_BLOCK4_NBLOCKS8)
                                                          0.00       0.55 r
  sum/CARRYSELBLOCK_i_6/C_IN (CARRY_SELECT_BLOCK_GENERIC_NBIT4_3)
                                                          0.00       0.55 r
  sum/CARRYSELBLOCK_i_6/MUX/SEL (MUX21_GENERIC_NBIT4_3)
                                                          0.00       0.55 r
  sum/CARRYSELBLOCK_i_6/MUX/U1/Z (BUF_X2)                 0.04       0.59 r
  sum/CARRYSELBLOCK_i_6/MUX/A_NAND_i_3/A (ND2_27)         0.00       0.59 r
  sum/CARRYSELBLOCK_i_6/MUX/A_NAND_i_3/U1/ZN (NAND2_X1)
                                                          0.03       0.62 f
  sum/CARRYSELBLOCK_i_6/MUX/A_NAND_i_3/Y (ND2_27)         0.00       0.62 f
  sum/CARRYSELBLOCK_i_6/MUX/NAND_OUT_i_3/A (ND2_25)       0.00       0.62 f
  sum/CARRYSELBLOCK_i_6/MUX/NAND_OUT_i_3/U1/ZN (NAND2_X1)
                                                          0.02       0.65 r
  sum/CARRYSELBLOCK_i_6/MUX/NAND_OUT_i_3/Y (ND2_25)       0.00       0.65 r
  sum/CARRYSELBLOCK_i_6/MUX/Y[3] (MUX21_GENERIC_NBIT4_3)
                                                          0.00       0.65 r
  sum/CARRYSELBLOCK_i_6/S[3] (CARRY_SELECT_BLOCK_GENERIC_NBIT4_3)
                                                          0.00       0.65 r
  sum/S[23] (SUM_GENERATOR_GENERIC_NBIT_PER_BLOCK4_NBLOCKS8)
                                                          0.00       0.65 r
  S[23] (out)                                             0.00       0.65 r
  data arrival time                                                  0.65

  max_delay                                               0.65       0.65
  output external delay                                   0.00       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
