

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3'
================================================================
* Date:           Fri Nov 18 14:59:32 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4100|     4100|  41.000 us|  41.000 us|  4100|  4100|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_2_VITIS_LOOP_143_3  |     4098|     4098|         4|          1|          1|  4096|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      95|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      18|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     269|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     269|     281|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_21_16_1_1_U37  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U38  |mux_21_16_1_1  |        0|   0|  0|   9|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  18|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln142_1_fu_213_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln142_fu_187_p2                |         +|   0|  0|  20|          13|           1|
    |add_ln143_fu_265_p2                |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln142_fu_181_p2               |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln143_fu_199_p2               |      icmp|   0|  0|  11|           7|           8|
    |select_ln150_1_fu_219_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln150_fu_205_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  95|          54|          39|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_5_load             |   9|          2|    7|         14|
    |i_fu_80                               |   9|          2|    7|         14|
    |indvar_flatten_fu_84                  |   9|          2|   13|         26|
    |j_5_fu_76                             |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   56|        112|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_80                           |   7|   0|    7|          0|
    |indvar_flatten_fu_84              |  13|   0|   13|          0|
    |j_5_fu_76                         |   7|   0|    7|          0|
    |reg_file_4_0_addr_reg_329         |   5|   0|   11|          6|
    |reg_file_4_1_addr_reg_335         |   5|   0|   11|          6|
    |trunc_ln149_reg_341               |   1|   0|    1|          0|
    |val1_reg_357                      |  16|   0|   16|          0|
    |val2_reg_362                      |  16|   0|   16|          0|
    |reg_file_4_0_addr_reg_329         |  64|  32|   11|          6|
    |reg_file_4_1_addr_reg_335         |  64|  32|   11|          6|
    |trunc_ln149_reg_341               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 269|  96|  112|         24|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3|  return value|
|grp_fu_94_p_din0       |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3|  return value|
|grp_fu_94_p_din1       |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3|  return value|
|grp_fu_94_p_dout0      |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3|  return value|
|grp_fu_94_p_ce         |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3|  return value|
|reg_file_4_1_address0  |  out|   11|   ap_memory|                                        reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|                                        reg_file_4_1|         array|
|reg_file_4_1_we0       |  out|    1|   ap_memory|                                        reg_file_4_1|         array|
|reg_file_4_1_d0        |  out|   16|   ap_memory|                                        reg_file_4_1|         array|
|reg_file_4_1_address1  |  out|   11|   ap_memory|                                        reg_file_4_1|         array|
|reg_file_4_1_ce1       |  out|    1|   ap_memory|                                        reg_file_4_1|         array|
|reg_file_4_1_q1        |   in|   16|   ap_memory|                                        reg_file_4_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|                                        reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|                                        reg_file_4_0|         array|
|reg_file_4_0_we0       |  out|    1|   ap_memory|                                        reg_file_4_0|         array|
|reg_file_4_0_d0        |  out|   16|   ap_memory|                                        reg_file_4_0|         array|
|reg_file_4_0_address1  |  out|   11|   ap_memory|                                        reg_file_4_0|         array|
|reg_file_4_0_ce1       |  out|    1|   ap_memory|                                        reg_file_4_0|         array|
|reg_file_4_0_q1        |   in|   16|   ap_memory|                                        reg_file_4_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|                                        reg_file_2_0|         array|
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_5 = alloca i32 1"   --->   Operation 7 'alloca' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_5"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [center-max-sharing/src/correlation.cpp:142]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%icmp_ln142 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [center-max-sharing/src/correlation.cpp:142]   --->   Operation 19 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.82ns)   --->   "%add_ln142 = add i13 %indvar_flatten_load, i13 1" [center-max-sharing/src/correlation.cpp:142]   --->   Operation 20 'add' 'add_ln142' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %fpga_resource_limit_hint.for.inc17.7_begin, void %VITIS_LOOP_154_4.exitStub" [center-max-sharing/src/correlation.cpp:142]   --->   Operation 21 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_5_load = load i7 %j_5" [center-max-sharing/src/correlation.cpp:143]   --->   Operation 22 'load' 'j_5_load' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [center-max-sharing/src/correlation.cpp:142]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.81ns)   --->   "%icmp_ln143 = icmp_eq  i7 %j_5_load, i7 64" [center-max-sharing/src/correlation.cpp:143]   --->   Operation 24 'icmp' 'icmp_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.36ns)   --->   "%select_ln150 = select i1 %icmp_ln143, i7 0, i7 %j_5_load" [center-max-sharing/src/correlation.cpp:150]   --->   Operation 25 'select' 'select_ln150' <Predicate = (!icmp_ln142)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln142_1 = add i7 %i_load, i7 1" [center-max-sharing/src/correlation.cpp:142]   --->   Operation 26 'add' 'add_ln142_1' <Predicate = (!icmp_ln142)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln150_1 = select i1 %icmp_ln143, i7 %add_ln142_1, i7 %i_load" [center-max-sharing/src/correlation.cpp:150]   --->   Operation 27 'select' 'select_ln150_1' <Predicate = (!icmp_ln142)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [center-max-sharing/src/correlation.cpp:143]   --->   Operation 28 'specregionbegin' 'rbegin5' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [center-max-sharing/src/correlation.cpp:143]   --->   Operation 29 'specregionbegin' 'rbegin7' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [center-max-sharing/src/correlation.cpp:143]   --->   Operation 30 'specregionbegin' 'rbegin9' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln150, i32 1, i32 5" [center-max-sharing/src/correlation.cpp:149]   --->   Operation 31 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i5 %lshr_ln7" [center-max-sharing/src/correlation.cpp:149]   --->   Operation 32 'zext' 'zext_ln149' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln149" [center-max-sharing/src/correlation.cpp:149]   --->   Operation 33 'getelementptr' 'reg_file_4_0_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln149" [center-max-sharing/src/correlation.cpp:149]   --->   Operation 34 'getelementptr' 'reg_file_4_1_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i7 %select_ln150" [center-max-sharing/src/correlation.cpp:149]   --->   Operation 35 'trunc' 'trunc_ln149' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [center-max-sharing/src/correlation.cpp:149]   --->   Operation 36 'load' 'reg_file_4_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [center-max-sharing/src/correlation.cpp:149]   --->   Operation 37 'load' 'reg_file_4_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i7 %select_ln150_1" [center-max-sharing/src/correlation.cpp:150]   --->   Operation 38 'trunc' 'trunc_ln150' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln150, i5 %lshr_ln7" [center-max-sharing/src/correlation.cpp:150]   --->   Operation 39 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i11 %add_ln" [center-max-sharing/src/correlation.cpp:150]   --->   Operation 40 'zext' 'zext_ln150' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln150" [center-max-sharing/src/correlation.cpp:150]   --->   Operation 41 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln150" [center-max-sharing/src/correlation.cpp:150]   --->   Operation 42 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [center-max-sharing/src/correlation.cpp:150]   --->   Operation 43 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [center-max-sharing/src/correlation.cpp:150]   --->   Operation 44 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %trunc_ln149, void %arrayidx1062.case.0, void %arrayidx1062.case.1" [center-max-sharing/src/correlation.cpp:151]   --->   Operation 45 'br' 'br_ln151' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specresourcelimit_ln152 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_22, void @empty_22, void @empty_22" [center-max-sharing/src/correlation.cpp:152]   --->   Operation 46 'specresourcelimit' 'specresourcelimit_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin9" [center-max-sharing/src/correlation.cpp:152]   --->   Operation 47 'specregionend' 'rend10' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specresourcelimit_ln152 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_0, void @empty_22, void @empty_22, void @empty_22" [center-max-sharing/src/correlation.cpp:152]   --->   Operation 48 'specresourcelimit' 'specresourcelimit_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin7" [center-max-sharing/src/correlation.cpp:152]   --->   Operation 49 'specregionend' 'rend8' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specresourcelimit_ln152 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_23, void @empty_22, void @empty_22, void @empty_22" [center-max-sharing/src/correlation.cpp:152]   --->   Operation 50 'specresourcelimit' 'specresourcelimit_ln152' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin5" [center-max-sharing/src/correlation.cpp:152]   --->   Operation 51 'specregionend' 'rend6' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.77ns)   --->   "%add_ln143 = add i7 %select_ln150, i7 1" [center-max-sharing/src/correlation.cpp:143]   --->   Operation 52 'add' 'add_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln143 = store i13 %add_ln142, i13 %indvar_flatten" [center-max-sharing/src/correlation.cpp:143]   --->   Operation 53 'store' 'store_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln143 = store i7 %select_ln150_1, i7 %i" [center-max-sharing/src/correlation.cpp:143]   --->   Operation 54 'store' 'store_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln143 = store i7 %add_ln143, i7 %j_5" [center-max-sharing/src/correlation.cpp:143]   --->   Operation 55 'store' 'store_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln143 = br void %for.inc17" [center-max-sharing/src/correlation.cpp:143]   --->   Operation 56 'br' 'br_ln143' <Predicate = (!icmp_ln142)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 57 [1/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [center-max-sharing/src/correlation.cpp:149]   --->   Operation 57 'load' 'reg_file_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [center-max-sharing/src/correlation.cpp:149]   --->   Operation 58 'load' 'reg_file_4_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%val1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln149" [center-max-sharing/src/correlation.cpp:149]   --->   Operation 59 'mux' 'val1' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [center-max-sharing/src/correlation.cpp:150]   --->   Operation 60 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [center-max-sharing/src/correlation.cpp:150]   --->   Operation 61 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%val2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln149" [center-max-sharing/src/correlation.cpp:150]   --->   Operation 62 'mux' 'val2' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.90>
ST_3 : Operation 63 [2/2] (5.90ns)   --->   "%add = hadd i16 %val1, i16 %val2" [center-max-sharing/src/correlation.cpp:151]   --->   Operation 63 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln142)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_142_2_VITIS_LOOP_143_3_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln148 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [center-max-sharing/src/correlation.cpp:148]   --->   Operation 66 'specpipeline' 'specpipeline_ln148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [center-max-sharing/src/correlation.cpp:132]   --->   Operation 67 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (5.90ns)   --->   "%add = hadd i16 %val1, i16 %val2" [center-max-sharing/src/correlation.cpp:151]   --->   Operation 68 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln151 = store i16 %add, i11 %reg_file_4_0_addr" [center-max-sharing/src/correlation.cpp:151]   --->   Operation 69 'store' 'store_ln151' <Predicate = (!trunc_ln149)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln151 = br void %fpga_resource_limit_hint.for.inc17.9_end" [center-max-sharing/src/correlation.cpp:151]   --->   Operation 70 'br' 'br_ln151' <Predicate = (!trunc_ln149)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln151 = store i16 %add, i11 %reg_file_4_1_addr" [center-max-sharing/src/correlation.cpp:151]   --->   Operation 71 'store' 'store_ln151' <Predicate = (trunc_ln149)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln151 = br void %fpga_resource_limit_hint.for.inc17.9_end" [center-max-sharing/src/correlation.cpp:151]   --->   Operation 72 'br' 'br_ln151' <Predicate = (trunc_ln149)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_5                     (alloca           ) [ 01000]
i                       (alloca           ) [ 01000]
indvar_flatten          (alloca           ) [ 01000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
store_ln0               (store            ) [ 00000]
store_ln0               (store            ) [ 00000]
store_ln0               (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
indvar_flatten_load     (load             ) [ 00000]
icmp_ln142              (icmp             ) [ 01110]
add_ln142               (add              ) [ 00000]
br_ln142                (br               ) [ 00000]
j_5_load                (load             ) [ 00000]
i_load                  (load             ) [ 00000]
icmp_ln143              (icmp             ) [ 00000]
select_ln150            (select           ) [ 00000]
add_ln142_1             (add              ) [ 00000]
select_ln150_1          (select           ) [ 00000]
rbegin5                 (specregionbegin  ) [ 00000]
rbegin7                 (specregionbegin  ) [ 00000]
rbegin9                 (specregionbegin  ) [ 00000]
lshr_ln7                (partselect       ) [ 00000]
zext_ln149              (zext             ) [ 00000]
reg_file_4_0_addr       (getelementptr    ) [ 01111]
reg_file_4_1_addr       (getelementptr    ) [ 01111]
trunc_ln149             (trunc            ) [ 01111]
trunc_ln150             (trunc            ) [ 00000]
add_ln                  (bitconcatenate   ) [ 00000]
zext_ln150              (zext             ) [ 00000]
reg_file_2_0_addr       (getelementptr    ) [ 01100]
reg_file_2_1_addr       (getelementptr    ) [ 01100]
br_ln151                (br               ) [ 00000]
specresourcelimit_ln152 (specresourcelimit) [ 00000]
rend10                  (specregionend    ) [ 00000]
specresourcelimit_ln152 (specresourcelimit) [ 00000]
rend8                   (specregionend    ) [ 00000]
specresourcelimit_ln152 (specresourcelimit) [ 00000]
rend6                   (specregionend    ) [ 00000]
add_ln143               (add              ) [ 00000]
store_ln143             (store            ) [ 00000]
store_ln143             (store            ) [ 00000]
store_ln143             (store            ) [ 00000]
br_ln143                (br               ) [ 00000]
reg_file_4_0_load       (load             ) [ 00000]
reg_file_4_1_load       (load             ) [ 00000]
val1                    (mux              ) [ 01011]
reg_file_2_0_load       (load             ) [ 00000]
reg_file_2_1_load       (load             ) [ 00000]
val2                    (mux              ) [ 01011]
specloopname_ln0        (specloopname     ) [ 00000]
empty                   (speclooptripcount) [ 00000]
specpipeline_ln148      (specpipeline     ) [ 00000]
specloopname_ln132      (specloopname     ) [ 00000]
add                     (hadd             ) [ 00000]
store_ln151             (store            ) [ 00000]
br_ln151                (br               ) [ 00000]
store_ln151             (store            ) [ 00000]
br_ln151                (br               ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_4_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_4_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_142_2_VITIS_LOOP_143_3_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="j_5_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_5/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="reg_file_4_0_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_0_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="reg_file_4_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_1_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="3"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="0"/>
<pin id="107" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="108" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="109" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="110" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_4_0_load/1 store_ln151/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="3"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="0"/>
<pin id="117" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="118" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="120" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_4_1_load/1 store_ln151/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="reg_file_2_0_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="11" slack="0"/>
<pin id="126" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="reg_file_2_1_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_0_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_1_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="1"/>
<pin id="155" dir="0" index="1" bw="16" slack="1"/>
<pin id="156" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="add/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="13" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="7" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="13" slack="0"/>
<pin id="180" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln142_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="13" slack="0"/>
<pin id="183" dir="0" index="1" bw="13" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln142_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="13" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_5_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_5_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln143_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="7" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="select_ln150_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="7" slack="0"/>
<pin id="208" dir="0" index="2" bw="7" slack="0"/>
<pin id="209" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln150/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln142_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142_1/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln150_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="7" slack="0"/>
<pin id="222" dir="0" index="2" bw="7" slack="0"/>
<pin id="223" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln150_1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="lshr_ln7_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="7" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="0" index="3" bw="4" slack="0"/>
<pin id="232" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln149_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln149_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln149/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln150_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln150/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln150_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln143_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln143_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="13" slack="0"/>
<pin id="273" dir="0" index="1" bw="13" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln143_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="0" index="1" bw="7" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln143_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="7" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="val1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="0" index="2" bw="16" slack="0"/>
<pin id="290" dir="0" index="3" bw="1" slack="1"/>
<pin id="291" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="val1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="val2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="0"/>
<pin id="298" dir="0" index="2" bw="16" slack="0"/>
<pin id="299" dir="0" index="3" bw="1" slack="1"/>
<pin id="300" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="val2/2 "/>
</bind>
</comp>

<comp id="304" class="1005" name="j_5_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="318" class="1005" name="indvar_flatten_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="13" slack="0"/>
<pin id="320" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="325" class="1005" name="icmp_ln142_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="2"/>
<pin id="327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln142 "/>
</bind>
</comp>

<comp id="329" class="1005" name="reg_file_4_0_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="1"/>
<pin id="331" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_0_addr "/>
</bind>
</comp>

<comp id="335" class="1005" name="reg_file_4_1_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="1"/>
<pin id="337" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_1_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="trunc_ln149_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln149 "/>
</bind>
</comp>

<comp id="347" class="1005" name="reg_file_2_0_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="1"/>
<pin id="349" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="reg_file_2_1_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="1"/>
<pin id="354" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="val1_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="1"/>
<pin id="359" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="val2_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="1"/>
<pin id="364" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="111"><net_src comp="88" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="121"><net_src comp="95" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="122" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="129" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="148" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="178" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="193" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="196" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="199" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="196" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="205" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="240"><net_src comp="227" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="246"><net_src comp="205" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="219" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="227" pin="4"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="269"><net_src comp="205" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="187" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="219" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="265" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="60" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="102" pin="7"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="112" pin="7"/><net_sink comp="286" pin=2"/></net>

<net id="301"><net_src comp="60" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="136" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="142" pin="3"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="76" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="314"><net_src comp="80" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="321"><net_src comp="84" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="328"><net_src comp="181" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="88" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="338"><net_src comp="95" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="344"><net_src comp="243" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="286" pin=3"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="295" pin=3"/></net>

<net id="350"><net_src comp="122" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="355"><net_src comp="129" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="360"><net_src comp="286" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="365"><net_src comp="295" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="148" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_4_1 | {4 }
	Port: reg_file_4_0 | {4 }
	Port: reg_file_2_1 | {}
	Port: reg_file_2_0 | {}
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3 : reg_file_4_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3 : reg_file_4_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3 : reg_file_2_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3 : reg_file_2_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln142 : 2
		add_ln142 : 2
		br_ln142 : 3
		j_5_load : 1
		i_load : 1
		icmp_ln143 : 2
		select_ln150 : 3
		add_ln142_1 : 2
		select_ln150_1 : 3
		lshr_ln7 : 4
		zext_ln149 : 5
		reg_file_4_0_addr : 6
		reg_file_4_1_addr : 6
		trunc_ln149 : 4
		reg_file_4_0_load : 7
		reg_file_4_1_load : 7
		trunc_ln150 : 4
		add_ln : 5
		zext_ln150 : 6
		reg_file_2_0_addr : 7
		reg_file_2_1_addr : 7
		reg_file_2_0_load : 8
		reg_file_2_1_load : 8
		br_ln151 : 5
		rend10 : 1
		rend8 : 1
		rend6 : 1
		add_ln143 : 4
		store_ln143 : 3
		store_ln143 : 4
		store_ln143 : 5
	State 2
		val1 : 1
		val2 : 1
	State 3
	State 4
		store_ln151 : 1
		store_ln151 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   hadd   |       grp_fu_148      |    2    |    94   |   113   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln142_fu_187   |    0    |    0    |    20   |
|    add   |   add_ln142_1_fu_213  |    0    |    0    |    14   |
|          |    add_ln143_fu_265   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln142_fu_181   |    0    |    0    |    12   |
|          |   icmp_ln143_fu_199   |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|    mux   |      val1_fu_286      |    0    |    0    |    9    |
|          |      val2_fu_295      |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln150_fu_205  |    0    |    0    |    7    |
|          | select_ln150_1_fu_219 |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|partselect|    lshr_ln7_fu_227    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln149_fu_237   |    0    |    0    |    0    |
|          |   zext_ln150_fu_259   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln149_fu_243  |    0    |    0    |    0    |
|          |   trunc_ln150_fu_247  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     add_ln_fu_251     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |    94   |   215   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_reg_311        |    7   |
|    icmp_ln142_reg_325   |    1   |
|  indvar_flatten_reg_318 |   13   |
|       j_5_reg_304       |    7   |
|reg_file_2_0_addr_reg_347|   11   |
|reg_file_2_1_addr_reg_352|   11   |
|reg_file_4_0_addr_reg_329|   11   |
|reg_file_4_1_addr_reg_335|   11   |
|   trunc_ln149_reg_341   |    1   |
|       val1_reg_357      |   16   |
|       val2_reg_362      |   16   |
+-------------------------+--------+
|          Total          |   105  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_112 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_136 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_142 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   44   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   94   |   215  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   105  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   199  |   251  |
+-----------+--------+--------+--------+--------+
