<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>struct MCSchedModel: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="pageAF8698858E59FDB0"><span>struct MCSchedModel</span></a></li></ul></nav><main class="content"><h1>struct MCSchedModel</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">struct MCSchedModel { /* full declaration omitted */ };</code></pre><h2>Description</h2><p>Machine model for scheduling, bundling, and heuristics. The machine model directly provides basic information about the microarchitecture to the scheduler in the form of properties. It also optionally refers to scheduler resource tables and itinerary tables. Scheduler resource tables model the latency and cost for each instruction type. Itinerary tables are an independent mechanism that provides a detailed reservation table describing each cycle of instruction execution. Subtargets may define any or all of the above categories of data depending on the type of CPU and selected scheduler. The machine independent properties defined here are used by the scheduler as an abstract machine model. A real micro-architecture has a number of buffers, queues, and stages. Declaring that a given machine-independent abstract property corresponds to a specific physical property across all subtargets can&apos;t be done. Nonetheless, the abstract model is useful. Futhermore, subtargets typically extend this model with processor specific resources to model any hardware features that can be exploited by sceduling heuristics and aren&apos;t sufficiently represented in the abstract. The abstract pipeline is built around the notion of an &quot;issue point&quot;. This is merely a reference point for counting machine cycles. The physical machine will have pipeline stages that delay execution. The scheduler does not model those delays because they are irrelevant as long as they are consistent. Inaccuracies arise when instructions have different execution delays relative to each other, in addition to their intrinsic latency. Those special cases can be handled by TableGen constructs such as, ReadAdvance, which reduces latency when reading data, and ResourceCycles, which consumes a processor resource when writing data for a number of abstract cycles. TODO: One tool currently missing is the ability to add a delay to ResourceCycles. That would be easy to add and would likely cover all cases currently handled by the legacy itinerary tables. A note on out-of-order execution and, more generally, instruction buffers. Part of the CPU pipeline is always in-order. The issue point, which is the point of reference for counting cycles, only makes sense as an in-order part of the pipeline. Other parts of the pipeline are sometimes falling behind and sometimes catching up. It&apos;s only interesting to model those other, decoupled parts of the pipeline if they may be predictably resource constrained in a way that the scheduler can exploit. The LLVM machine model distinguishes between in-order constraints and out-of-order constraints so that the target&apos;s scheduling strategy can apply appropriate heuristics. For a well-balanced CPU pipeline, out-of-order resources would not typically be treated as a hard scheduling constraint. For example, in the GenericScheduler, a delay caused by limited out-of-order resources is not directly reflected in the number of cycles that the scheduler sees between issuing an instruction and its dependent instructions. In other words, out-of-order resources don&apos;t directly increase the latency between pairs of instructions. However, they can still be used to detect potential bottlenecks across a sequence of instructions and bias the scheduling heuristics appropriately.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L244">llvm/include/llvm/MC/MCSchedule.h:244</a></p><h2>Member Variables</h2><dl><dt class="is-family-code" id="var_IssueWidth">public  unsigned int <b>IssueWidth</b></dt><dt class="is-family-code" id="var_MicroOpBufferSize">public  unsigned int <b>MicroOpBufferSize</b></dt><dt class="is-family-code" id="var_LoopMicroOpBufferSize">public  unsigned int <b>LoopMicroOpBufferSize</b></dt><dt class="is-family-code" id="var_LoadLatency">public  unsigned int <b>LoadLatency</b></dt><dt class="is-family-code" id="var_HighLatency">public  unsigned int <b>HighLatency</b></dt><dt class="is-family-code" id="var_MispredictPenalty">public  unsigned int <b>MispredictPenalty</b></dt><dt class="is-family-code" id="var_PostRAScheduler">public  bool <b>PostRAScheduler</b></dt><dt class="is-family-code" id="var_CompleteModel">public  bool <b>CompleteModel</b></dt><dt class="is-family-code" id="var_ProcID">public  unsigned int <b>ProcID</b></dt><dt class="is-family-code" id="var_ProcResourceTable">public  const <a href="r6E7406E8FF33971C.html">llvm::MCProcResourceDesc</a>* <b>ProcResourceTable</b></dt><dt class="is-family-code" id="var_SchedClassTable">public  const <a href="r03A479282696660D.html">llvm::MCSchedClassDesc</a>* <b>SchedClassTable</b></dt><dt class="is-family-code" id="var_NumProcResourceKinds">public  unsigned int <b>NumProcResourceKinds</b></dt><dt class="is-family-code" id="var_NumSchedClasses">public  unsigned int <b>NumSchedClasses</b></dt><dt class="is-family-code" id="var_InstrItineraries">public  const <a href="r1C605BADA33ACAB9.html">llvm::InstrItinerary</a>* <b>InstrItineraries</b></dt><dt class="is-family-code" id="var_ExtraProcessorInfo">public  const <a href="r493BD459390FE5AD.html">llvm::MCExtraProcessorInfo</a>* <b>ExtraProcessorInfo</b></dt><dt class="is-family-code" id="var_DefaultIssueWidth">public static  const unsigned int <b>DefaultIssueWidth</b> = 1</dt><dt class="is-family-code" id="var_DefaultMicroOpBufferSize">public static  const unsigned int <b>DefaultMicroOpBufferSize</b> = 0</dt><dt class="is-family-code" id="var_DefaultLoopMicroOpBufferSize">public static  const unsigned int <b>DefaultLoopMicroOpBufferSize</b> = 0</dt><dt class="is-family-code" id="var_DefaultLoadLatency">public static  const unsigned int <b>DefaultLoadLatency</b> = 4</dt><dt class="is-family-code" id="var_DefaultHighLatency">public static  const unsigned int <b>DefaultHighLatency</b> = 10</dt><dt class="is-family-code" id="var_DefaultMispredictPenalty">public static  const unsigned int <b>DefaultMispredictPenalty</b> = 10</dt><dt class="is-family-code" id="var_Default">public static  const <a href="rAF8698858E59FDB0.html">llvm::MCSchedModel</a> <b>Default</b></dt></dl><h2>Method Overview</h2><ul><li class="is-family-code">public static const llvm::MCSchedModel &amp;  <a href="#18D5082AF94F3755"><b>GetDefaultSchedModel</b></a>()</li><li class="is-family-code">public int  <a href="#D721A7B1B560618C"><b>computeInstrLatency</b></a>(const llvm::MCSubtargetInfo &amp; STI, const llvm::MCInstrInfo &amp; MCII, const llvm::MCInst &amp; Inst) const</li><li class="is-family-code">public int  <a href="#5507B32F33EE3204"><b>computeInstrLatency</b></a>(const llvm::MCSubtargetInfo &amp; STI, unsigned int SClass) const</li><li class="is-family-code">public static int  <a href="#30D59E22114B25E1"><b>computeInstrLatency</b></a>(const llvm::MCSubtargetInfo &amp; STI, const llvm::MCSchedClassDesc &amp; SCDesc)</li><li class="is-family-code">public const llvm::MCExtraProcessorInfo &amp;  <a href="#DDCF4CE346030FF3"><b>getExtraProcessorInfo</b></a>() const</li><li class="is-family-code">public static unsigned int  <a href="#E318FFB2E372FB19"><b>getForwardingDelayCycles</b></a>(ArrayRef&lt;llvm::MCReadAdvanceEntry&gt; Entries, unsigned int WriteResourceIdx = 0)</li><li class="is-family-code">public unsigned int  <a href="#E439F2F9D40A5FC5"><b>getNumProcResourceKinds</b></a>() const</li><li class="is-family-code">public const llvm::MCProcResourceDesc *  <a href="#32AEA0C2B380F8FC"><b>getProcResource</b></a>(unsigned int ProcResourceIdx) const</li><li class="is-family-code">public unsigned int  <a href="#0D3DD84E7BE482CF"><b>getProcessorID</b></a>() const</li><li class="is-family-code">public static double  <a href="#6E8A4D98F153380E"><b>getReciprocalThroughput</b></a>(const llvm::MCSubtargetInfo &amp; STI, const llvm::MCSchedClassDesc &amp; SCDesc)</li><li class="is-family-code">public static double  <a href="#FFCE2D66516BCE18"><b>getReciprocalThroughput</b></a>(unsigned int SchedClass, const llvm::InstrItineraryData &amp; IID)</li><li class="is-family-code">public double  <a href="#8EEFB86C1E31D626"><b>getReciprocalThroughput</b></a>(const llvm::MCSubtargetInfo &amp; STI, const llvm::MCInstrInfo &amp; MCII, const llvm::MCInst &amp; Inst) const</li><li class="is-family-code">public const llvm::MCSchedClassDesc *  <a href="#0DC441DF4658E344"><b>getSchedClassDesc</b></a>(unsigned int SchedClassIdx) const</li><li class="is-family-code">public bool  <a href="#8EDD67C4493F6D5A"><b>hasExtraProcessorInfo</b></a>() const</li><li class="is-family-code">public bool  <a href="#84232981C9B41597"><b>hasInstrSchedModel</b></a>() const</li><li class="is-family-code">public bool  <a href="#5F01F26C792F98F9"><b>isComplete</b></a>() const</li><li class="is-family-code">public bool  <a href="#0A973B8053586CF6"><b>isOutOfOrder</b></a>() const</li></ul><h2>Methods</h2><h3 id="18D5082AF94F3755"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#18D5082AF94F3755">¶</a><code class="hdoc-function-code language-cpp">static const <a href="rAF8698858E59FDB0.html">llvm::MCSchedModel</a>&amp;
GetDefaultSchedModel()</code></pre></h3><h4>Description</h4><p>Returns the default initialized model.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L379">llvm/include/llvm/MC/MCSchedule.h:379</a></p><h3 id="D721A7B1B560618C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D721A7B1B560618C">¶</a><code class="hdoc-function-code language-cpp">int computeInstrLatency(
    const <a href="r50A174B5B9175D2A.html">llvm::MCSubtargetInfo</a>&amp; STI,
    const <a href="r65A96B8C52695A9B.html">llvm::MCInstrInfo</a>&amp; MCII,
    const <a href="r78690FB992665B6F.html">llvm::MCInst</a>&amp; Inst) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L358">llvm/include/llvm/MC/MCSchedule.h:358</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r50A174B5B9175D2A.html">llvm::MCSubtargetInfo</a>&amp;<b> STI</b></dt><dt class="is-family-code">const <a href="r65A96B8C52695A9B.html">llvm::MCInstrInfo</a>&amp;<b> MCII</b></dt><dt class="is-family-code">const <a href="r78690FB992665B6F.html">llvm::MCInst</a>&amp;<b> Inst</b></dt></dl><h3 id="5507B32F33EE3204"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5507B32F33EE3204">¶</a><code class="hdoc-function-code language-cpp">int computeInstrLatency(
    const <a href="r50A174B5B9175D2A.html">llvm::MCSubtargetInfo</a>&amp; STI,
    unsigned int SClass) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L357">llvm/include/llvm/MC/MCSchedule.h:357</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r50A174B5B9175D2A.html">llvm::MCSubtargetInfo</a>&amp;<b> STI</b></dt><dt class="is-family-code">unsigned int<b> SClass</b></dt></dl><h3 id="30D59E22114B25E1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#30D59E22114B25E1">¶</a><code class="hdoc-function-code language-cpp">static int computeInstrLatency(
    const <a href="r50A174B5B9175D2A.html">llvm::MCSubtargetInfo</a>&amp; STI,
    const <a href="r03A479282696660D.html">llvm::MCSchedClassDesc</a>&amp; SCDesc)</code></pre></h3><h4>Description</h4><p>Returns the latency value for the scheduling class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L354">llvm/include/llvm/MC/MCSchedule.h:354</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r50A174B5B9175D2A.html">llvm::MCSubtargetInfo</a>&amp;<b> STI</b></dt><dt class="is-family-code">const <a href="r03A479282696660D.html">llvm::MCSchedClassDesc</a>&amp;<b> SCDesc</b></dt></dl><h3 id="DDCF4CE346030FF3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DDCF4CE346030FF3">¶</a><code class="hdoc-function-code language-cpp">const <a href="r493BD459390FE5AD.html">llvm::MCExtraProcessorInfo</a>&amp;
getExtraProcessorInfo() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L322">llvm/include/llvm/MC/MCSchedule.h:322</a></p><h3 id="E318FFB2E372FB19"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E318FFB2E372FB19">¶</a><code class="hdoc-function-code language-cpp">static unsigned int getForwardingDelayCycles(
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MCReadAdvanceEntry&gt; Entries,
    unsigned int WriteResourceIdx = 0)</code></pre></h3><h4>Description</h4><p>Returns the maximum forwarding delay for register reads dependent on writes of scheduling class WriteResourceIdx.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L375">llvm/include/llvm/MC/MCSchedule.h:375</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MCReadAdvanceEntry&gt;<b> Entries</b></dt><dt class="is-family-code">unsigned int<b> WriteResourceIdx</b> = 0</dt></dl><h3 id="E439F2F9D40A5FC5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E439F2F9D40A5FC5">¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumProcResourceKinds() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L335">llvm/include/llvm/MC/MCSchedule.h:335</a></p><h3 id="32AEA0C2B380F8FC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#32AEA0C2B380F8FC">¶</a><code class="hdoc-function-code language-cpp">const <a href="r6E7406E8FF33971C.html">llvm::MCProcResourceDesc</a>* getProcResource(
    unsigned int ProcResourceIdx) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L339">llvm/include/llvm/MC/MCSchedule.h:339</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> ProcResourceIdx</b></dt></dl><h3 id="0D3DD84E7BE482CF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0D3DD84E7BE482CF">¶</a><code class="hdoc-function-code language-cpp">unsigned int getProcessorID() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L317">llvm/include/llvm/MC/MCSchedule.h:317</a></p><h3 id="6E8A4D98F153380E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6E8A4D98F153380E">¶</a><code class="hdoc-function-code language-cpp">static double getReciprocalThroughput(
    const <a href="r50A174B5B9175D2A.html">llvm::MCSubtargetInfo</a>&amp; STI,
    const <a href="r03A479282696660D.html">llvm::MCSchedClassDesc</a>&amp; SCDesc)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L363">llvm/include/llvm/MC/MCSchedule.h:363</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r50A174B5B9175D2A.html">llvm::MCSubtargetInfo</a>&amp;<b> STI</b></dt><dt class="is-family-code">const <a href="r03A479282696660D.html">llvm::MCSchedClassDesc</a>&amp;<b> SCDesc</b></dt></dl><h3 id="FFCE2D66516BCE18"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FFCE2D66516BCE18">¶</a><code class="hdoc-function-code language-cpp">static double getReciprocalThroughput(
    unsigned int SchedClass,
    const <a href="rA77BF58889E0174E.html">llvm::InstrItineraryData</a>&amp; IID)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L367">llvm/include/llvm/MC/MCSchedule.h:367</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> SchedClass</b></dt><dt class="is-family-code">const <a href="rA77BF58889E0174E.html">llvm::InstrItineraryData</a>&amp;<b> IID</b></dt></dl><h3 id="8EEFB86C1E31D626"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8EEFB86C1E31D626">¶</a><code class="hdoc-function-code language-cpp">double getReciprocalThroughput(
    const <a href="r50A174B5B9175D2A.html">llvm::MCSubtargetInfo</a>&amp; STI,
    const <a href="r65A96B8C52695A9B.html">llvm::MCInstrInfo</a>&amp; MCII,
    const <a href="r78690FB992665B6F.html">llvm::MCInst</a>&amp; Inst) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L370">llvm/include/llvm/MC/MCSchedule.h:370</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r50A174B5B9175D2A.html">llvm::MCSubtargetInfo</a>&amp;<b> STI</b></dt><dt class="is-family-code">const <a href="r65A96B8C52695A9B.html">llvm::MCInstrInfo</a>&amp;<b> MCII</b></dt><dt class="is-family-code">const <a href="r78690FB992665B6F.html">llvm::MCInst</a>&amp;<b> Inst</b></dt></dl><h3 id="0DC441DF4658E344"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0DC441DF4658E344">¶</a><code class="hdoc-function-code language-cpp">const <a href="r03A479282696660D.html">llvm::MCSchedClassDesc</a>* getSchedClassDesc(
    unsigned int SchedClassIdx) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L346">llvm/include/llvm/MC/MCSchedule.h:346</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> SchedClassIdx</b></dt></dl><h3 id="8EDD67C4493F6D5A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8EDD67C4493F6D5A">¶</a><code class="hdoc-function-code language-cpp">bool hasExtraProcessorInfo() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L315">llvm/include/llvm/MC/MCSchedule.h:315</a></p><h3 id="84232981C9B41597"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#84232981C9B41597">¶</a><code class="hdoc-function-code language-cpp">bool hasInstrSchedModel() const</code></pre></h3><h4>Description</h4><p>Does this machine model include instruction-level scheduling.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L320">llvm/include/llvm/MC/MCSchedule.h:320</a></p><h3 id="5F01F26C792F98F9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5F01F26C792F98F9">¶</a><code class="hdoc-function-code language-cpp">bool isComplete() const</code></pre></h3><h4>Description</h4><p>Return true if this machine model data for all instructions with a scheduling class (itinerary class or SchedRW list).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L330">llvm/include/llvm/MC/MCSchedule.h:330</a></p><h3 id="0A973B8053586CF6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0A973B8053586CF6">¶</a><code class="hdoc-function-code language-cpp">bool isOutOfOrder() const</code></pre></h3><h4>Description</h4><p>Return true if machine supports out of order execution.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/MC/MCSchedule.h#L333">llvm/include/llvm/MC/MCSchedule.h:333</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>