{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702802855345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702802855351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 09:47:35 2023 " "Processing started: Sun Dec 17 09:47:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702802855351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802855351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avalon_compas -c avalon_compas " "Command: quartus_map --read_settings_files=on --write_settings_files=off avalon_compas -c avalon_compas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802855351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702802856230 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1702802856230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/avaloon_cmps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avaloon_cmps/synthesis/avaloon_cmps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avaloon_cmps-rtl " "Found design unit 1: avaloon_cmps-rtl" {  } { { "avaloon_cmps/synthesis/avaloon_cmps.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/avaloon_cmps.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865692 ""} { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps " "Found entity 1: avaloon_cmps" {  } { { "avaloon_cmps/synthesis/avaloon_cmps.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/avaloon_cmps.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avaloon_cmps/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avaloon_cmps/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_irq_mapper " "Found entity 1: avaloon_cmps_irq_mapper" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_irq_mapper.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_mm_interconnect_0 " "Found entity 1: avaloon_cmps_mm_interconnect_0" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_mm_interconnect_0_avalon_st_adapter " "Found entity 1: avaloon_cmps_mm_interconnect_0_avalon_st_adapter" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: avaloon_cmps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_mm_interconnect_0_rsp_mux " "Found entity 1: avaloon_cmps_mm_interconnect_0_rsp_mux" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file avaloon_cmps/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "avaloon_cmps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865729 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "avaloon_cmps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_mm_interconnect_0_rsp_demux " "Found entity 1: avaloon_cmps_mm_interconnect_0_rsp_demux" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_mm_interconnect_0_cmd_mux " "Found entity 1: avaloon_cmps_mm_interconnect_0_cmd_mux" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_mm_interconnect_0_cmd_demux " "Found entity 1: avaloon_cmps_mm_interconnect_0_cmd_demux" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avaloon_cmps_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at avaloon_cmps_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router_002.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702802865748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avaloon_cmps_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at avaloon_cmps_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router_002.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702802865749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_mm_interconnect_0_router_002_default_decode " "Found entity 1: avaloon_cmps_mm_interconnect_0_router_002_default_decode" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router_002.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865750 ""} { "Info" "ISGN_ENTITY_NAME" "2 avaloon_cmps_mm_interconnect_0_router_002 " "Found entity 2: avaloon_cmps_mm_interconnect_0_router_002" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router_002.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avaloon_cmps_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at avaloon_cmps_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702802865752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avaloon_cmps_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at avaloon_cmps_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702802865752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_mm_interconnect_0_router_default_decode " "Found entity 1: avaloon_cmps_mm_interconnect_0_router_default_decode" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865754 ""} { "Info" "ISGN_ENTITY_NAME" "2 avaloon_cmps_mm_interconnect_0_router " "Found entity 2: avaloon_cmps_mm_interconnect_0_router" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "avaloon_cmps/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "avaloon_cmps/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "avaloon_cmps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "avaloon_cmps/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avaloon_cmps/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avaloon_cmps/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_sysid_qsys_0 " "Found entity 1: avaloon_cmps_sysid_qsys_0" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_sysid_qsys_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_ram " "Found entity 1: avaloon_cmps_ram" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_ram.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_jtag_uart_0_sim_scfifo_w " "Found entity 1: avaloon_cmps_jtag_uart_0_sim_scfifo_w" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865791 ""} { "Info" "ISGN_ENTITY_NAME" "2 avaloon_cmps_jtag_uart_0_scfifo_w " "Found entity 2: avaloon_cmps_jtag_uart_0_scfifo_w" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865791 ""} { "Info" "ISGN_ENTITY_NAME" "3 avaloon_cmps_jtag_uart_0_sim_scfifo_r " "Found entity 3: avaloon_cmps_jtag_uart_0_sim_scfifo_r" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865791 ""} { "Info" "ISGN_ENTITY_NAME" "4 avaloon_cmps_jtag_uart_0_scfifo_r " "Found entity 4: avaloon_cmps_jtag_uart_0_scfifo_r" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865791 ""} { "Info" "ISGN_ENTITY_NAME" "5 avaloon_cmps_jtag_uart_0 " "Found entity 5: avaloon_cmps_jtag_uart_0" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_cpu " "Found entity 1: avaloon_cmps_cpu" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_cpu_cpu_register_bank_a_module " "Found entity 1: avaloon_cmps_cpu_cpu_register_bank_a_module" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "2 avaloon_cmps_cpu_cpu_register_bank_b_module " "Found entity 2: avaloon_cmps_cpu_cpu_register_bank_b_module" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "3 avaloon_cmps_cpu_cpu_nios2_oci_debug " "Found entity 3: avaloon_cmps_cpu_cpu_nios2_oci_debug" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "4 avaloon_cmps_cpu_cpu_nios2_oci_break " "Found entity 4: avaloon_cmps_cpu_cpu_nios2_oci_break" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "5 avaloon_cmps_cpu_cpu_nios2_oci_xbrk " "Found entity 5: avaloon_cmps_cpu_cpu_nios2_oci_xbrk" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "6 avaloon_cmps_cpu_cpu_nios2_oci_dbrk " "Found entity 6: avaloon_cmps_cpu_cpu_nios2_oci_dbrk" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "7 avaloon_cmps_cpu_cpu_nios2_oci_itrace " "Found entity 7: avaloon_cmps_cpu_cpu_nios2_oci_itrace" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "8 avaloon_cmps_cpu_cpu_nios2_oci_td_mode " "Found entity 8: avaloon_cmps_cpu_cpu_nios2_oci_td_mode" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "9 avaloon_cmps_cpu_cpu_nios2_oci_dtrace " "Found entity 9: avaloon_cmps_cpu_cpu_nios2_oci_dtrace" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "10 avaloon_cmps_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: avaloon_cmps_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "11 avaloon_cmps_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: avaloon_cmps_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "12 avaloon_cmps_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: avaloon_cmps_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "13 avaloon_cmps_cpu_cpu_nios2_oci_fifo " "Found entity 13: avaloon_cmps_cpu_cpu_nios2_oci_fifo" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "14 avaloon_cmps_cpu_cpu_nios2_oci_pib " "Found entity 14: avaloon_cmps_cpu_cpu_nios2_oci_pib" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "15 avaloon_cmps_cpu_cpu_nios2_oci_im " "Found entity 15: avaloon_cmps_cpu_cpu_nios2_oci_im" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "16 avaloon_cmps_cpu_cpu_nios2_performance_monitors " "Found entity 16: avaloon_cmps_cpu_cpu_nios2_performance_monitors" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "17 avaloon_cmps_cpu_cpu_nios2_avalon_reg " "Found entity 17: avaloon_cmps_cpu_cpu_nios2_avalon_reg" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "18 avaloon_cmps_cpu_cpu_ociram_sp_ram_module " "Found entity 18: avaloon_cmps_cpu_cpu_ociram_sp_ram_module" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "19 avaloon_cmps_cpu_cpu_nios2_ocimem " "Found entity 19: avaloon_cmps_cpu_cpu_nios2_ocimem" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "20 avaloon_cmps_cpu_cpu_nios2_oci " "Found entity 20: avaloon_cmps_cpu_cpu_nios2_oci" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""} { "Info" "ISGN_ENTITY_NAME" "21 avaloon_cmps_cpu_cpu " "Found entity 21: avaloon_cmps_cpu_cpu" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_cpu_cpu_debug_slave_sysclk " "Found entity 1: avaloon_cmps_cpu_cpu_debug_slave_sysclk" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_sysclk.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_cpu_cpu_debug_slave_tck " "Found entity 1: avaloon_cmps_cpu_cpu_debug_slave_tck" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_tck.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_cpu_cpu_debug_slave_wrapper " "Found entity 1: avaloon_cmps_cpu_cpu_debug_slave_wrapper" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 avaloon_cmps_cpu_cpu_test_bench " "Found entity 1: avaloon_cmps_cpu_cpu_test_bench" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_test_bench.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_cmps/synthesis/submodules/avalon_compas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avaloon_cmps/synthesis/submodules/avalon_compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_compas-bhv " "Found design unit 1: avalon_compas-bhv" {  } { { "avaloon_cmps/synthesis/submodules/avalon_compas.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avalon_compas.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865841 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_compas " "Found entity 1: avalon_compas" {  } { { "avaloon_cmps/synthesis/submodules/avalon_compas.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avalon_compas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fct_compas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fct_compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fct_compas-arch " "Found design unit 1: fct_compas-arch" {  } { { "fct_compas.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/fct_compas.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865844 ""} { "Info" "ISGN_ENTITY_NAME" "1 fct_compas " "Found entity 1: fct_compas" {  } { { "fct_compas.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/fct_compas.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_compas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_compas-bhv " "Found design unit 1: avalon_compas-bhv" {  } { { "avalon_compas.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avalon_compas.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865847 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_compas " "Found entity 1: avalon_compas" {  } { { "avalon_compas.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avalon_compas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schematic " "Found entity 1: schematic" {  } { { "schematic.bdf" "" { Schematic "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802865850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802865850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "schematic " "Elaborating entity \"schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702802865973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps avaloon_cmps:inst " "Elaborating entity \"avaloon_cmps\" for hierarchy \"avaloon_cmps:inst\"" {  } { { "schematic.bdf" "inst" { Schematic "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/schematic.bdf" { { 200 528 1104 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_compas avaloon_cmps:inst\|avalon_compas:avalon_cpt_0 " "Elaborating entity \"avalon_compas\" for hierarchy \"avaloon_cmps:inst\|avalon_compas:avalon_cpt_0\"" {  } { { "avaloon_cmps/synthesis/avaloon_cmps.vhd" "avalon_cpt_0" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/avaloon_cmps.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866044 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_valid avalon_compas.vhd(18) " "Verilog HDL or VHDL warning at avalon_compas.vhd(18): object \"data_valid\" assigned a value but never read" {  } { { "avaloon_cmps/synthesis/submodules/avalon_compas.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avalon_compas.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702802866045 "|schematic|avaloon_cmps:inst|avalon_compas:avalon_cpt_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu avaloon_cmps:inst\|avaloon_cmps_cpu:cpu " "Elaborating entity \"avaloon_cmps_cpu\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\"" {  } { { "avaloon_cmps/synthesis/avaloon_cmps.vhd" "cpu" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/avaloon_cmps.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu " "Elaborating entity \"avaloon_cmps_cpu_cpu\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu.v" "cpu" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_test_bench avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_test_bench:the_avaloon_cmps_cpu_cpu_test_bench " "Elaborating entity \"avaloon_cmps_cpu_cpu_test_bench\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_test_bench:the_avaloon_cmps_cpu_cpu_test_bench\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_test_bench" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_register_bank_a_module avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_register_bank_a_module:avaloon_cmps_cpu_cpu_register_bank_a " "Elaborating entity \"avaloon_cmps_cpu_cpu_register_bank_a_module\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_register_bank_a_module:avaloon_cmps_cpu_cpu_register_bank_a\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "avaloon_cmps_cpu_cpu_register_bank_a" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_register_bank_a_module:avaloon_cmps_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_register_bank_a_module:avaloon_cmps_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_altsyncram" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_register_bank_a_module:avaloon_cmps_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_register_bank_a_module:avaloon_cmps_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_register_bank_a_module:avaloon_cmps_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_register_bank_a_module:avaloon_cmps_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866354 ""}  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702802866354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802866423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802866423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_register_bank_a_module:avaloon_cmps_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_register_bank_a_module:avaloon_cmps_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_register_bank_b_module avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_register_bank_b_module:avaloon_cmps_cpu_cpu_register_bank_b " "Elaborating entity \"avaloon_cmps_cpu_cpu_register_bank_b_module\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_register_bank_b_module:avaloon_cmps_cpu_cpu_register_bank_b\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "avaloon_cmps_cpu_cpu_register_bank_b" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_oci avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_oci\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_nios2_oci" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_oci_debug avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_debug:the_avaloon_cmps_cpu_cpu_nios2_oci_debug " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_oci_debug\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_debug:the_avaloon_cmps_cpu_cpu_nios2_oci_debug\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_nios2_oci_debug" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_debug:the_avaloon_cmps_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_debug:the_avaloon_cmps_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_altera_std_synchronizer" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_debug:the_avaloon_cmps_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_debug:the_avaloon_cmps_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_debug:the_avaloon_cmps_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_debug:the_avaloon_cmps_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866585 ""}  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702802866585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_oci_break avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_break:the_avaloon_cmps_cpu_cpu_nios2_oci_break " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_oci_break\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_break:the_avaloon_cmps_cpu_cpu_nios2_oci_break\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_nios2_oci_break" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_oci_xbrk avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_xbrk:the_avaloon_cmps_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_xbrk:the_avaloon_cmps_cpu_cpu_nios2_oci_xbrk\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_nios2_oci_xbrk" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_oci_dbrk avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_dbrk:the_avaloon_cmps_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_dbrk:the_avaloon_cmps_cpu_cpu_nios2_oci_dbrk\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_nios2_oci_dbrk" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_oci_itrace avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_itrace:the_avaloon_cmps_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_oci_itrace\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_itrace:the_avaloon_cmps_cpu_cpu_nios2_oci_itrace\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_nios2_oci_itrace" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_oci_dtrace avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_dtrace:the_avaloon_cmps_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_dtrace:the_avaloon_cmps_cpu_cpu_nios2_oci_dtrace\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_nios2_oci_dtrace" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_oci_td_mode avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_dtrace:the_avaloon_cmps_cpu_cpu_nios2_oci_dtrace\|avaloon_cmps_cpu_cpu_nios2_oci_td_mode:avaloon_cmps_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_dtrace:the_avaloon_cmps_cpu_cpu_nios2_oci_dtrace\|avaloon_cmps_cpu_cpu_nios2_oci_td_mode:avaloon_cmps_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "avaloon_cmps_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_oci_fifo avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_fifo:the_avaloon_cmps_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_oci_fifo\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_fifo:the_avaloon_cmps_cpu_cpu_nios2_oci_fifo\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_nios2_oci_fifo" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_oci_compute_input_tm_cnt avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_fifo:the_avaloon_cmps_cpu_cpu_nios2_oci_fifo\|avaloon_cmps_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_avaloon_cmps_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_fifo:the_avaloon_cmps_cpu_cpu_nios2_oci_fifo\|avaloon_cmps_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_avaloon_cmps_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_oci_fifo_wrptr_inc avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_fifo:the_avaloon_cmps_cpu_cpu_nios2_oci_fifo\|avaloon_cmps_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_avaloon_cmps_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_fifo:the_avaloon_cmps_cpu_cpu_nios2_oci_fifo\|avaloon_cmps_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_avaloon_cmps_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_oci_fifo_cnt_inc avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_fifo:the_avaloon_cmps_cpu_cpu_nios2_oci_fifo\|avaloon_cmps_cpu_cpu_nios2_oci_fifo_cnt_inc:the_avaloon_cmps_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_fifo:the_avaloon_cmps_cpu_cpu_nios2_oci_fifo\|avaloon_cmps_cpu_cpu_nios2_oci_fifo_cnt_inc:the_avaloon_cmps_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_oci_pib avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_pib:the_avaloon_cmps_cpu_cpu_nios2_oci_pib " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_oci_pib\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_pib:the_avaloon_cmps_cpu_cpu_nios2_oci_pib\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_nios2_oci_pib" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_oci_im avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_im:the_avaloon_cmps_cpu_cpu_nios2_oci_im " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_oci_im\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_oci_im:the_avaloon_cmps_cpu_cpu_nios2_oci_im\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_nios2_oci_im" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_avalon_reg avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_avalon_reg:the_avaloon_cmps_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_avalon_reg\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_avalon_reg:the_avaloon_cmps_cpu_cpu_nios2_avalon_reg\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_nios2_avalon_reg" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_nios2_ocimem avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_ocimem:the_avaloon_cmps_cpu_cpu_nios2_ocimem " "Elaborating entity \"avaloon_cmps_cpu_cpu_nios2_ocimem\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_ocimem:the_avaloon_cmps_cpu_cpu_nios2_ocimem\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_nios2_ocimem" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_ociram_sp_ram_module avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_ocimem:the_avaloon_cmps_cpu_cpu_nios2_ocimem\|avaloon_cmps_cpu_cpu_ociram_sp_ram_module:avaloon_cmps_cpu_cpu_ociram_sp_ram " "Elaborating entity \"avaloon_cmps_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_ocimem:the_avaloon_cmps_cpu_cpu_nios2_ocimem\|avaloon_cmps_cpu_cpu_ociram_sp_ram_module:avaloon_cmps_cpu_cpu_ociram_sp_ram\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "avaloon_cmps_cpu_cpu_ociram_sp_ram" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_ocimem:the_avaloon_cmps_cpu_cpu_nios2_ocimem\|avaloon_cmps_cpu_cpu_ociram_sp_ram_module:avaloon_cmps_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_ocimem:the_avaloon_cmps_cpu_cpu_nios2_ocimem\|avaloon_cmps_cpu_cpu_ociram_sp_ram_module:avaloon_cmps_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_altsyncram" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_ocimem:the_avaloon_cmps_cpu_cpu_nios2_ocimem\|avaloon_cmps_cpu_cpu_ociram_sp_ram_module:avaloon_cmps_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_ocimem:the_avaloon_cmps_cpu_cpu_nios2_ocimem\|avaloon_cmps_cpu_cpu_ociram_sp_ram_module:avaloon_cmps_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_ocimem:the_avaloon_cmps_cpu_cpu_nios2_ocimem\|avaloon_cmps_cpu_cpu_ociram_sp_ram_module:avaloon_cmps_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_ocimem:the_avaloon_cmps_cpu_cpu_nios2_ocimem\|avaloon_cmps_cpu_cpu_ociram_sp_ram_module:avaloon_cmps_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802866890 ""}  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702802866890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802866948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802866948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_ocimem:the_avaloon_cmps_cpu_cpu_nios2_ocimem\|avaloon_cmps_cpu_cpu_ociram_sp_ram_module:avaloon_cmps_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_nios2_ocimem:the_avaloon_cmps_cpu_cpu_nios2_ocimem\|avaloon_cmps_cpu_cpu_ociram_sp_ram_module:avaloon_cmps_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_debug_slave_wrapper avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"avaloon_cmps_cpu_cpu_debug_slave_wrapper\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "the_avaloon_cmps_cpu_cpu_debug_slave_wrapper" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_debug_slave_tck avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|avaloon_cmps_cpu_cpu_debug_slave_tck:the_avaloon_cmps_cpu_cpu_debug_slave_tck " "Elaborating entity \"avaloon_cmps_cpu_cpu_debug_slave_tck\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|avaloon_cmps_cpu_cpu_debug_slave_tck:the_avaloon_cmps_cpu_cpu_debug_slave_tck\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v" "the_avaloon_cmps_cpu_cpu_debug_slave_tck" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802866979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_cpu_cpu_debug_slave_sysclk avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|avaloon_cmps_cpu_cpu_debug_slave_sysclk:the_avaloon_cmps_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"avaloon_cmps_cpu_cpu_debug_slave_sysclk\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|avaloon_cmps_cpu_cpu_debug_slave_sysclk:the_avaloon_cmps_cpu_cpu_debug_slave_sysclk\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v" "the_avaloon_cmps_cpu_cpu_debug_slave_sysclk" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v" "avaloon_cmps_cpu_cpu_debug_slave_phy" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867112 ""}  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702802867112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867117 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_cpu:cpu\|avaloon_cmps_cpu_cpu:cpu\|avaloon_cmps_cpu_cpu_nios2_oci:the_avaloon_cmps_cpu_cpu_nios2_oci\|avaloon_cmps_cpu_cpu_debug_slave_wrapper:the_avaloon_cmps_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avaloon_cmps_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_jtag_uart_0 avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"avaloon_cmps_jtag_uart_0\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\"" {  } { { "avaloon_cmps/synthesis/avaloon_cmps.vhd" "jtag_uart_0" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/avaloon_cmps.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_jtag_uart_0_scfifo_w avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w " "Elaborating entity \"avaloon_cmps_jtag_uart_0_scfifo_w\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" "the_avaloon_cmps_jtag_uart_0_scfifo_w" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" "wfifo" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802867713 ""}  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702802867713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802867762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802867762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802867784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802867784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802867806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802867806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802867856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802867856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802867913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802867913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802867964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802867964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_w:the_avaloon_cmps_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_jtag_uart_0_scfifo_r avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_r:the_avaloon_cmps_jtag_uart_0_scfifo_r " "Elaborating entity \"avaloon_cmps_jtag_uart_0_scfifo_r\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|avaloon_cmps_jtag_uart_0_scfifo_r:the_avaloon_cmps_jtag_uart_0_scfifo_r\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" "the_avaloon_cmps_jtag_uart_0_scfifo_r" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802867981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avaloon_cmps_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avaloon_cmps_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" "avaloon_cmps_jtag_uart_0_alt_jtag_atlantic" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avaloon_cmps_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avaloon_cmps_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avaloon_cmps_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avaloon_cmps_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868319 ""}  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702802868319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avaloon_cmps_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avaloon_cmps_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avaloon_cmps_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avaloon_cmps_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_ram avaloon_cmps:inst\|avaloon_cmps_ram:ram " "Elaborating entity \"avaloon_cmps_ram\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_ram:ram\"" {  } { { "avaloon_cmps/synthesis/avaloon_cmps.vhd" "ram" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/avaloon_cmps.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avaloon_cmps:inst\|avaloon_cmps_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_ram.v" "the_altsyncram" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avaloon_cmps:inst\|avaloon_cmps_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avaloon_cmps:inst\|avaloon_cmps_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_ram.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avaloon_cmps:inst\|avaloon_cmps_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"avaloon_cmps:inst\|avaloon_cmps_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file avaloon_cmps_ram.hex " "Parameter \"init_file\" = \"avaloon_cmps_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702802868402 ""}  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_ram.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702802868402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jdg1 " "Found entity 1: altsyncram_jdg1" {  } { { "db/altsyncram_jdg1.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/altsyncram_jdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802868457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802868457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jdg1 avaloon_cmps:inst\|avaloon_cmps_ram:ram\|altsyncram:the_altsyncram\|altsyncram_jdg1:auto_generated " "Elaborating entity \"altsyncram_jdg1\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_ram:ram\|altsyncram:the_altsyncram\|altsyncram_jdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_sysid_qsys_0 avaloon_cmps:inst\|avaloon_cmps_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"avaloon_cmps_sysid_qsys_0\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_sysid_qsys_0:sysid_qsys_0\"" {  } { { "avaloon_cmps/synthesis/avaloon_cmps.vhd" "sysid_qsys_0" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/avaloon_cmps.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_mm_interconnect_0 avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"avaloon_cmps_mm_interconnect_0\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\"" {  } { { "avaloon_cmps/synthesis/avaloon_cmps.vhd" "mm_interconnect_0" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/avaloon_cmps.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "cpu_data_master_translator" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_cpt_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_cpt_0_avalon_slave_0_translator\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "avalon_cpt_0_avalon_slave_0_translator" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "ram_s1_translator" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "cpu_data_master_agent" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "avaloon_cmps/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802868988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_mm_interconnect_0_router avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_router:router " "Elaborating entity \"avaloon_cmps_mm_interconnect_0_router\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_router:router\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "router" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_mm_interconnect_0_router_default_decode avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_router:router\|avaloon_cmps_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"avaloon_cmps_mm_interconnect_0_router_default_decode\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_router:router\|avaloon_cmps_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_mm_interconnect_0_router_002 avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"avaloon_cmps_mm_interconnect_0_router_002\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_router_002:router_002\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "router_002" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_mm_interconnect_0_router_002_default_decode avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_router_002:router_002\|avaloon_cmps_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"avaloon_cmps_mm_interconnect_0_router_002_default_decode\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_router_002:router_002\|avaloon_cmps_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_mm_interconnect_0_cmd_demux avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"avaloon_cmps_mm_interconnect_0_cmd_demux\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "cmd_demux" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_mm_interconnect_0_cmd_mux avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"avaloon_cmps_mm_interconnect_0_cmd_mux\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "cmd_mux" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_cmd_mux.sv" "arb" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "avaloon_cmps/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_mm_interconnect_0_rsp_demux avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"avaloon_cmps_mm_interconnect_0_rsp_demux\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "rsp_demux" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 2014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_mm_interconnect_0_rsp_mux avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"avaloon_cmps_mm_interconnect_0_rsp_mux\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "rsp_mux" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 2147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "avaloon_cmps/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_mm_interconnect_0_avalon_st_adapter avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"avaloon_cmps_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0.v" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avaloon_cmps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"avaloon_cmps_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_mm_interconnect_0:mm_interconnect_0\|avaloon_cmps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avaloon_cmps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avaloon_cmps_irq_mapper avaloon_cmps:inst\|avaloon_cmps_irq_mapper:irq_mapper " "Elaborating entity \"avaloon_cmps_irq_mapper\" for hierarchy \"avaloon_cmps:inst\|avaloon_cmps_irq_mapper:irq_mapper\"" {  } { { "avaloon_cmps/synthesis/avaloon_cmps.vhd" "irq_mapper" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/avaloon_cmps.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avaloon_cmps:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avaloon_cmps:inst\|altera_reset_controller:rst_controller\"" {  } { { "avaloon_cmps/synthesis/avaloon_cmps.vhd" "rst_controller" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/avaloon_cmps.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avaloon_cmps:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avaloon_cmps:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "avaloon_cmps/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avaloon_cmps:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avaloon_cmps:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "avaloon_cmps/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802869255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6b24 " "Found entity 1: altsyncram_6b24" {  } { { "db/altsyncram_6b24.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/altsyncram_6b24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802871329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802871329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802871575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802871575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802871696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802871696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_agi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_agi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_agi " "Found entity 1: cntr_agi" {  } { { "db/cntr_agi.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/cntr_agi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802871872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802871872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802871927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802871927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802872028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802872028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802872154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802872154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802872211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802872211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802872330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802872330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802872398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802872398 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802872704 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1702802872872 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.17.09:47:56 Progress: Loading sld464b41e0/alt_sld_fab_wrapper_hw.tcl " "2023.12.17.09:47:56 Progress: Loading sld464b41e0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802876543 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802879205 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802879375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802882328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802882440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802882569 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802882701 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802882706 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802882706 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1702802883431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld464b41e0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld464b41e0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld464b41e0/alt_sld_fab.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/ip/sld464b41e0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802883677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802883677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802883778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802883778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802883793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802883793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802883860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802883860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802883953 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802883953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802883953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/db/ip/sld464b41e0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702802884027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802884027 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702802886998 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2878 -1 0 } } { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 3878 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" 352 -1 0 } } { "avaloon_cmps/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 3500 -1 0 } } { "avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/avaloon_cmps_cpu_cpu.v" 2099 -1 0 } } { "avaloon_cmps/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/avaloon_cmps/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702802887140 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702802887140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802888088 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702802889517 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/output_files/avalon_compas.map.smsg " "Generated suppressed messages file E:/MASTER2/BE_VHDL_2023_G19/avalon_compas/output_files/avalon_compas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802890001 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 55 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 55 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1702802892764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702802892818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702802892818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2959 " "Implemented 2959 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702802893318 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702802893318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2797 " "Implemented 2797 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702802893318 ""} { "Info" "ICUT_CUT_TM_RAMS" "155 " "Implemented 155 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702802893318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702802893318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702802893371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 09:48:13 2023 " "Processing ended: Sun Dec 17 09:48:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702802893371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702802893371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702802893371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702802893371 ""}
