<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.03.09.16:24:50"
 outputDirectory="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M50DAF484C6GES"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="altpll_0_c1" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="80000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="altpll_0_c1_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="pio_0_external" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_0_external_export"
       direction="output"
       role="export"
       width="10" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="slide_pio_external" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="slide_pio_external_export"
       direction="input"
       role="export"
       width="10" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="core:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1615303270,AUTO_UNIQUE_ID=(altpll:18.1:AUTO_DEVICE_FAMILY=MAX 10,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=5,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=8,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=5,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=8,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=5,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=4,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=5,CLK3_DUTY_CYCLE=50,CLK3_MULTIPLY_BY=1,CLK3_PHASE_SHIFT=0,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 5 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 8 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 5 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 8 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 4 CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 5 CT#CLK1_DIVIDE_BY 5 CT#CLK3_MULTIPLY_BY 1 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 3} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#c2 {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ3 10.00000000 PT#OUTPUT_FREQ2 40.00000000 PT#OUTPUT_FREQ1 80.00000000 PT#OUTPUT_FREQ0 80.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 1 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE3 10.000000 PT#EFF_OUTPUT_FREQ_VALUE2 40.000000 PT#EFF_OUTPUT_FREQ_VALUE1 80.000000 PT#EFF_OUTPUT_FREQ_VALUE0 80.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#STICKY_CLK4 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1615285024805270.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=MAX 10,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_USED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=10000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_jtag_avalon_master:18.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:18.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_avalon_mm_clock_crossing_bridge:18.1:ADDRESS_UNITS=WORDS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=8,BURSTCOUNT_WIDTH=1,COMMAND_FIFO_DEPTH=8,DATA_WIDTH=32,HDL_ADDR_WIDTH=10,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=1,RESPONSE_FIFO_DEPTH=32,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=10,USE_AUTO_ADDRESS_WIDTH=0)(altera_modular_adc:18.1:AUTO_DEVICE_SPEEDGRADE=6,CLOCK_FREQ=10000000,CORE_VAR=0,DEVICE_PART=10M50DAF484C6GES,ENABLE_DEBUG=0,FAMILY=MAX 10,MONITOR_COUNT_WIDTH=12,adc_count_on_device=2,analog_input_pin_mask=0,clkdiv=2,derived_clkdiv=2,device_adc_type=33,device_partname_fivechar_prefix=10M50,device_power_supply_type=2,en_thmax_ch0=false,en_thmax_ch1=false,en_thmax_ch10=false,en_thmax_ch11=false,en_thmax_ch12=false,en_thmax_ch13=false,en_thmax_ch14=false,en_thmax_ch15=false,en_thmax_ch16=false,en_thmax_ch2=false,en_thmax_ch3=false,en_thmax_ch4=false,en_thmax_ch5=false,en_thmax_ch6=false,en_thmax_ch7=false,en_thmax_ch8=false,en_thmax_ch9=false,en_thmin_ch0=false,en_thmin_ch1=false,en_thmin_ch10=false,en_thmin_ch11=false,en_thmin_ch12=false,en_thmin_ch13=false,en_thmin_ch14=false,en_thmin_ch15=false,en_thmin_ch16=false,en_thmin_ch2=false,en_thmin_ch3=false,en_thmin_ch4=false,en_thmin_ch5=false,en_thmin_ch6=false,en_thmin_ch7=false,en_thmin_ch8=false,en_thmin_ch9=false,en_tsd_max=false,en_tsd_min=false,enable_usr_sim=0,external_vref=2.5,hard_pwd=0,int_vref_nonvr=2.5,int_vref_vr=3.0,ip_is_for_which_adc=1,is_this_first_or_second_adc=1,max_adc_count_on_die=2,prescalar=0,prescaler_ch16=false,prescaler_ch8=false,reference_voltage=2.5,reference_voltage_sim=65536,refsel=0,sample_rate=0,seq_order_length=1,seq_order_slot_1=1,seq_order_slot_10=30,seq_order_slot_11=30,seq_order_slot_12=30,seq_order_slot_13=30,seq_order_slot_14=30,seq_order_slot_15=30,seq_order_slot_16=30,seq_order_slot_17=30,seq_order_slot_18=30,seq_order_slot_19=30,seq_order_slot_2=30,seq_order_slot_20=30,seq_order_slot_21=30,seq_order_slot_22=30,seq_order_slot_23=30,seq_order_slot_24=30,seq_order_slot_25=30,seq_order_slot_26=30,seq_order_slot_27=30,seq_order_slot_28=30,seq_order_slot_29=30,seq_order_slot_3=30,seq_order_slot_30=30,seq_order_slot_31=30,seq_order_slot_32=30,seq_order_slot_33=30,seq_order_slot_34=30,seq_order_slot_35=30,seq_order_slot_36=30,seq_order_slot_37=30,seq_order_slot_38=30,seq_order_slot_39=30,seq_order_slot_4=30,seq_order_slot_40=30,seq_order_slot_41=30,seq_order_slot_42=30,seq_order_slot_43=30,seq_order_slot_44=30,seq_order_slot_45=30,seq_order_slot_46=30,seq_order_slot_47=30,seq_order_slot_48=30,seq_order_slot_49=30,seq_order_slot_5=30,seq_order_slot_50=30,seq_order_slot_51=30,seq_order_slot_52=30,seq_order_slot_53=30,seq_order_slot_54=30,seq_order_slot_55=30,seq_order_slot_56=30,seq_order_slot_57=30,seq_order_slot_58=30,seq_order_slot_59=30,seq_order_slot_6=30,seq_order_slot_60=30,seq_order_slot_61=30,seq_order_slot_62=30,seq_order_slot_63=30,seq_order_slot_64=30,seq_order_slot_7=30,seq_order_slot_8=30,seq_order_slot_9=30,simfilename_ch0=,simfilename_ch1=,simfilename_ch10=,simfilename_ch11=,simfilename_ch12=,simfilename_ch13=,simfilename_ch14=,simfilename_ch15=,simfilename_ch16=,simfilename_ch2=,simfilename_ch3=,simfilename_ch4=,simfilename_ch5=,simfilename_ch6=,simfilename_ch7=,simfilename_ch8=,simfilename_ch9=,thmax_ch0=0.0,thmax_ch1=0.0,thmax_ch10=0.0,thmax_ch11=0.0,thmax_ch12=0.0,thmax_ch13=0.0,thmax_ch14=0.0,thmax_ch15=0.0,thmax_ch16=0.0,thmax_ch2=0.0,thmax_ch3=0.0,thmax_ch4=0.0,thmax_ch5=0.0,thmax_ch6=0.0,thmax_ch7=0.0,thmax_ch8=0.0,thmax_ch9=0.0,thmin_ch0=0.0,thmin_ch1=0.0,thmin_ch10=0.0,thmin_ch11=0.0,thmin_ch12=0.0,thmin_ch13=0.0,thmin_ch14=0.0,thmin_ch15=0.0,thmin_ch16=0.0,thmin_ch2=0.0,thmin_ch3=0.0,thmin_ch4=0.0,thmin_ch5=0.0,thmin_ch6=0.0,thmin_ch7=0.0,thmin_ch8=0.0,thmin_ch9=0.0,tsclkdiv=1,tsclksel=1,tsd_max=125,tsd_min=0,use_ch0=false,use_ch1=true,use_ch10=false,use_ch11=false,use_ch12=false,use_ch13=false,use_ch14=false,use_ch15=false,use_ch16=false,use_ch2=false,use_ch3=false,use_ch4=false,use_ch5=false,use_ch6=false,use_ch7=false,use_ch8=false,use_ch9=false,use_tsd=false(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=10000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=10000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_modular_adc_control:18.1:analog_input_pin_mask=1,clkdiv=2,device_partname_fivechar_prefix=10M50,dual_adc_mode=false,enable_usr_sim=0,hard_pwd=0,is_this_first_or_second_adc=1,prescalar=0,reference_voltage_sim=49648,refsel=0,simfilename_ch0=,simfilename_ch1=,simfilename_ch10=,simfilename_ch11=,simfilename_ch12=,simfilename_ch13=,simfilename_ch14=,simfilename_ch15=,simfilename_ch16=,simfilename_ch2=,simfilename_ch3=,simfilename_ch4=,simfilename_ch5=,simfilename_ch6=,simfilename_ch7=,simfilename_ch8=,simfilename_ch9=,tsclkdiv=1,tsclksel=1)(altera_modular_adc_sequencer:18.1:CSD_LENGTH=1,CSD_SLOT_0=1,CSD_SLOT_0_ADC2=0,CSD_SLOT_1=0,CSD_SLOT_10=0,CSD_SLOT_10_ADC2=0,CSD_SLOT_11=0,CSD_SLOT_11_ADC2=0,CSD_SLOT_12=0,CSD_SLOT_12_ADC2=0,CSD_SLOT_13=0,CSD_SLOT_13_ADC2=0,CSD_SLOT_14=0,CSD_SLOT_14_ADC2=0,CSD_SLOT_15=0,CSD_SLOT_15_ADC2=0,CSD_SLOT_16=0,CSD_SLOT_16_ADC2=0,CSD_SLOT_17=0,CSD_SLOT_17_ADC2=0,CSD_SLOT_18=0,CSD_SLOT_18_ADC2=0,CSD_SLOT_19=0,CSD_SLOT_19_ADC2=0,CSD_SLOT_1_ADC2=0,CSD_SLOT_2=0,CSD_SLOT_20=0,CSD_SLOT_20_ADC2=0,CSD_SLOT_21=0,CSD_SLOT_21_ADC2=0,CSD_SLOT_22=0,CSD_SLOT_22_ADC2=0,CSD_SLOT_23=0,CSD_SLOT_23_ADC2=0,CSD_SLOT_24=0,CSD_SLOT_24_ADC2=0,CSD_SLOT_25=0,CSD_SLOT_25_ADC2=0,CSD_SLOT_26=0,CSD_SLOT_26_ADC2=0,CSD_SLOT_27=0,CSD_SLOT_27_ADC2=0,CSD_SLOT_28=0,CSD_SLOT_28_ADC2=0,CSD_SLOT_29=0,CSD_SLOT_29_ADC2=0,CSD_SLOT_2_ADC2=0,CSD_SLOT_3=0,CSD_SLOT_30=0,CSD_SLOT_30_ADC2=0,CSD_SLOT_31=0,CSD_SLOT_31_ADC2=0,CSD_SLOT_32=0,CSD_SLOT_32_ADC2=0,CSD_SLOT_33=0,CSD_SLOT_33_ADC2=0,CSD_SLOT_34=0,CSD_SLOT_34_ADC2=0,CSD_SLOT_35=0,CSD_SLOT_35_ADC2=0,CSD_SLOT_36=0,CSD_SLOT_36_ADC2=0,CSD_SLOT_37=0,CSD_SLOT_37_ADC2=0,CSD_SLOT_38=0,CSD_SLOT_38_ADC2=0,CSD_SLOT_39=0,CSD_SLOT_39_ADC2=0,CSD_SLOT_3_ADC2=0,CSD_SLOT_4=0,CSD_SLOT_40=0,CSD_SLOT_40_ADC2=0,CSD_SLOT_41=0,CSD_SLOT_41_ADC2=0,CSD_SLOT_42=0,CSD_SLOT_42_ADC2=0,CSD_SLOT_43=0,CSD_SLOT_43_ADC2=0,CSD_SLOT_44=0,CSD_SLOT_44_ADC2=0,CSD_SLOT_45=0,CSD_SLOT_45_ADC2=0,CSD_SLOT_46=0,CSD_SLOT_46_ADC2=0,CSD_SLOT_47=0,CSD_SLOT_47_ADC2=0,CSD_SLOT_48=0,CSD_SLOT_48_ADC2=0,CSD_SLOT_49=0,CSD_SLOT_49_ADC2=0,CSD_SLOT_4_ADC2=0,CSD_SLOT_5=0,CSD_SLOT_50=0,CSD_SLOT_50_ADC2=0,CSD_SLOT_51=0,CSD_SLOT_51_ADC2=0,CSD_SLOT_52=0,CSD_SLOT_52_ADC2=0,CSD_SLOT_53=0,CSD_SLOT_53_ADC2=0,CSD_SLOT_54=0,CSD_SLOT_54_ADC2=0,CSD_SLOT_55=0,CSD_SLOT_55_ADC2=0,CSD_SLOT_56=0,CSD_SLOT_56_ADC2=0,CSD_SLOT_57=0,CSD_SLOT_57_ADC2=0,CSD_SLOT_58=0,CSD_SLOT_58_ADC2=0,CSD_SLOT_59=0,CSD_SLOT_59_ADC2=0,CSD_SLOT_5_ADC2=0,CSD_SLOT_6=0,CSD_SLOT_60=0,CSD_SLOT_60_ADC2=0,CSD_SLOT_61=0,CSD_SLOT_61_ADC2=0,CSD_SLOT_62=0,CSD_SLOT_62_ADC2=0,CSD_SLOT_63=0,CSD_SLOT_63_ADC2=0,CSD_SLOT_6_ADC2=0,CSD_SLOT_7=0,CSD_SLOT_7_ADC2=0,CSD_SLOT_8=0,CSD_SLOT_8_ADC2=0,CSD_SLOT_9=0,CSD_SLOT_9_ADC2=0,DUAL_ADC_MODE=false)(altera_modular_adc_sample_store:18.1:DUAL_ADC_MODE=false,RSP_DATA_WIDTH=12)(clock:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:))(altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=nios.debug_mem_slave,cdx_enabled=false,clockFrequency=80000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=23,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x10&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x20&apos; end=&apos;0x40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;slide_pio.s1&apos; start=&apos;0x40&apos; end=&apos;0x50&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;modular_adc_0.sequencer_csr&apos; start=&apos;0x80&apos; end=&apos;0x88&apos; type=&apos;altera_modular_adc.sequencer_csr&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x90&apos; end=&apos;0x98&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0xA0&apos; end=&apos;0xA8&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;modular_adc_0.sample_store_csr&apos; start=&apos;0x200&apos; end=&apos;0x400&apos; type=&apos;altera_modular_adc.sample_store_csr&apos; /&gt;&lt;slave name=&apos;nios.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x200000&apos; end=&apos;0x360000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.csr&apos; start=&apos;0x400000&apos; end=&apos;0x400008&apos; type=&apos;altera_onchip_flash.csr&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=2,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=2080,exceptionOffset=32,exceptionSlave=nios.debug_mem_slave,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=22,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;nios.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x200000&apos; end=&apos;0x360000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=3,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=2048,resetOffset=0,resetSlave=nios.debug_mem_slave,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=80000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=80000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=nios.debug_mem_slave,cdx_enabled=false,clockFrequency=80000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=23,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x10&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x20&apos; end=&apos;0x40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;slide_pio.s1&apos; start=&apos;0x40&apos; end=&apos;0x50&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;modular_adc_0.sequencer_csr&apos; start=&apos;0x80&apos; end=&apos;0x88&apos; type=&apos;altera_modular_adc.sequencer_csr&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x90&apos; end=&apos;0x98&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0xA0&apos; end=&apos;0xA8&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;modular_adc_0.sample_store_csr&apos; start=&apos;0x200&apos; end=&apos;0x400&apos; type=&apos;altera_modular_adc.sample_store_csr&apos; /&gt;&lt;slave name=&apos;nios.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x200000&apos; end=&apos;0x360000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.csr&apos; start=&apos;0x400000&apos; end=&apos;0x400008&apos; type=&apos;altera_onchip_flash.csr&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=2,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=2080,exceptionOffset=32,exceptionSlave=nios.debug_mem_slave,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=22,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;nios.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x200000&apos; end=&apos;0x360000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=3,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=2048,resetOffset=0,resetSlave=nios.debug_mem_slave,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:))(altera_onchip_flash:18.1:ADDR_RANGE1_END_ADDR=360447,ADDR_RANGE1_OFFSET=2048,ADDR_RANGE2_END_ADDR=360447,ADDR_RANGE2_OFFSET=0,ADDR_RANGE3_OFFSET=0,AUTO_CLOCK_RATE=80000000,AVMM_DATA_ADDR_WIDTH=19,AVMM_DATA_BURSTCOUNT_WIDTH=4,AVMM_DATA_DATA_WIDTH=32,CLOCK_FREQUENCY=80.0,CONFIGURATION_MODE=Single Uncompressed Image with Memory Initialization,CONFIGURATION_SCHEME=Internal Configuration,DATA_INTERFACE=Parallel,DEVICE_FAMILY=MAX 10,DEVICE_ID=50,FLASH_ADDR_ALIGNMENT_BITS=2,FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX=96,FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX=28000000,FLASH_READ_CYCLE_MAX_INDEX=5,FLASH_RESET_CYCLE_MAX_INDEX=20,FLASH_SEQ_READ_DATA_COUNT=4,FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX=24400,INIT_FILENAME=,INIT_FILENAME_SIM=,IS_COMPRESSED_IMAGE=False,IS_DUAL_BOOT=False,IS_ERAM_SKIP=False,MAX_UFM_VALID_ADDR=16383,MAX_VALID_ADDR=360447,MIN_UFM_VALID_ADDR=0,MIN_VALID_ADDR=0,PARALLEL_MODE=true,PART_NAME=10M50DAF484C6GES,READ_AND_WRITE_MODE=true,READ_BURST_COUNT=8,READ_BURST_MODE=Incrementing,SECTOR1_END_ADDR=8191,SECTOR1_MAP=1,SECTOR1_START_ADDR=0,SECTOR2_END_ADDR=16383,SECTOR2_MAP=2,SECTOR2_START_ADDR=8192,SECTOR3_END_ADDR=114687,SECTOR3_MAP=3,SECTOR3_START_ADDR=16384,SECTOR4_END_ADDR=188415,SECTOR4_MAP=4,SECTOR4_START_ADDR=114688,SECTOR5_END_ADDR=360447,SECTOR5_MAP=5,SECTOR5_START_ADDR=188416,SECTOR_ACCESS_MODE=Read and write,Read and write,Read and write,Read and write,Read and write,SECTOR_ADDRESS_MAPPING=0x00000 - 0x07fff,0x08000 - 0x0ffff,0x10000 - 0x6ffff,0x70000 - 0xb7fff,0xb8000 - 0x15ffff,SECTOR_ID=1,2,3,4,5,SECTOR_READ_PROTECTION_MODE=0,SECTOR_STORAGE_TYPE=UFM,UFM,CFM,CFM,CFM,WRAPPING_BURST_MODE=false,autoInitializationFileName=core_onchip_flash_0,initFlashContent=false,initializationFileName=altera_onchip_flash.hex,initializationFileNameForSim=altera_onchip_flash.dat,useNonDefaultInitFile=false)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=core_onchip_memory2_0,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=core_onchip_memory2_0.hex,derived_is_hardcopy=false,derived_set_addr_width=12,derived_set_addr_width2=12,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=16384,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=40000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=10)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=40000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=ANY,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=ANY,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=1023,width=10)(altera_avalon_sysid_qsys:18.1:id=4660,timestamp=1615303270)(altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=39999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=40000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0090,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x00a0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x00400000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x00200000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0040,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0080,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x00200000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(interrupt:18.1:irqNumber=1)(interrupt:18.1:irqNumber=0)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="core"
   kind="core"
   version="1.0"
   name="core">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1615303270" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_modular_adc_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/chsel_code_converter_sw_to_hw.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios.v"
       type="VERILOG" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/rtl/altera_onchip_flash_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_onchip_memory2_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_pio_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_slide_pio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_sysid_qsys_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_timer_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_modular_adc/top/altera_modular_adc_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_modular_adc/control/altera_modular_adc_control_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_modular_adc/sequencer/altera_modular_adc_sequencer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_modular_adc/sample_store/altera_modular_adc_sample_store_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_onchip_flash/altera_onchip_flash/altera_onchip_flash_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="core">queue size: 0 starting:core "core"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>13</b> modules, <b>69</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>12</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>25</b> modules, <b>115</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios.data_master and nios_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios.instruction_master and nios_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_qsys_0_control_slave_translator.avalon_anti_slave_0 and sysid_qsys_0.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_flash_0_csr_translator.avalon_anti_slave_0 and onchip_flash_0.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_flash_0_data_translator.avalon_anti_slave_0 and onchip_flash_0.data</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios_debug_mem_slave_translator.avalon_anti_slave_0 and nios.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory2_0_s1_translator.avalon_anti_slave_0 and onchip_memory2_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces slide_pio_s1_translator.avalon_anti_slave_0 and slide_pio.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_0_s1_translator.avalon_anti_slave_0 and timer_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_0_s1_translator.avalon_anti_slave_0 and pio_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces modular_adc_0_sample_store_csr_translator.avalon_anti_slave_0 and modular_adc_0.sample_store_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces modular_adc_0_sequencer_csr_translator.avalon_anti_slave_0 and modular_adc_0.sequencer_csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>57</b> modules, <b>356</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>70</b> modules, <b>421</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>72</b> modules, <b>433</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>97</b> modules, <b>513</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>111</b> modules, <b>639</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>111</b> modules, <b>641</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>117</b> modules, <b>769</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>14</b> modules, <b>80</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>14</b> modules, <b>80</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>15</b> modules, <b>85</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_sync_transform"><![CDATA[After transform: <b>17</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>23</b> modules, <b>87</b> connections]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altpll</b> "<b>submodules/core_altpll_0</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/core_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/core_master_0</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>submodules/altera_avalon_mm_clock_crossing_bridge</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_modular_adc</b> "<b>submodules/core_modular_adc_0</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/core_nios</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_onchip_flash</b> "<b>submodules/altera_onchip_flash</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/core_onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/core_pio_0</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/core_slide_pio</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/core_sysid_qsys_0</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/core_timer_0</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/core_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/core_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_irq_clock_crosser</b> "<b>submodules/altera_irq_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="core"><![CDATA["<b>core</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 20 starting:altpll "submodules/core_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0002_sopcgen/core_altpll_0.v --source=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0002_sopcgen/core_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 4.832s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>core</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 19 starting:altera_avalon_jtag_uart "submodules/core_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'core_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=core_jtag_uart_0 --dir=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0004_jtag_uart_0_gen//core_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'core_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>core</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 18 starting:altera_jtag_avalon_master "submodules/core_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/core_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/core_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/core_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>core</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 122 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="core">queue size: 121 starting:timing_adapter "submodules/core_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 120 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 119 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 118 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 117 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 116 starting:channel_adapter "submodules/core_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 115 starting:channel_adapter "submodules/core_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 127 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>core</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 26 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0"><![CDATA["<b>core</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>mm_clock_crossing_bridge_0</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 25 starting:altera_modular_adc "submodules/core_modular_adc_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_modular_adc_control</b> "<b>submodules/altera_modular_adc_control</b>"]]></message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_modular_adc_sequencer</b> "<b>submodules/altera_modular_adc_sequencer</b>"]]></message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_modular_adc_sample_store</b> "<b>submodules/altera_modular_adc_sample_store</b>"]]></message>
   <message level="Info" culprit="modular_adc_0"><![CDATA["<b>core</b>" instantiated <b>altera_modular_adc</b> "<b>modular_adc_0</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 113 starting:altera_modular_adc_control "submodules/altera_modular_adc_control"</message>
   <message level="Info" culprit="control_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_control</b> "<b>control_internal</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 112 starting:altera_modular_adc_sequencer "submodules/altera_modular_adc_sequencer"</message>
   <message level="Info" culprit="sequencer_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_sequencer</b> "<b>sequencer_internal</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 111 starting:altera_modular_adc_sample_store "submodules/altera_modular_adc_sample_store"</message>
   <message level="Info" culprit="sample_store_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_sample_store</b> "<b>sample_store_internal</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 27 starting:altera_nios2_gen2 "submodules/core_nios"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/core_nios_cpu</b>"]]></message>
   <message level="Info" culprit="nios"><![CDATA["<b>core</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 110 starting:altera_nios2_gen2_unit "submodules/core_nios_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'core_nios_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=core_nios_cpu --dir=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0026_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0026_cpu_gen//core_nios_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:24 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:24 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:29 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:29 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:29 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:34 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:34 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:35 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:35 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:35 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:39 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:42 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:43 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'core_nios_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 27 starting:altera_onchip_flash "submodules/altera_onchip_flash"</message>
   <message level="Info" culprit="onchip_flash_0">Generating top-level entity altera_onchip_flash</message>
   <message level="Info" culprit="onchip_flash_0"><![CDATA["<b>core</b>" instantiated <b>altera_onchip_flash</b> "<b>onchip_flash_0</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 26 starting:altera_avalon_onchip_memory2 "submodules/core_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'core_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=core_onchip_memory2_0 --dir=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0007_onchip_memory2_0_gen//core_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'core_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>core</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 25 starting:altera_avalon_pio "submodules/core_pio_0"</message>
   <message level="Info" culprit="pio_0">Starting RTL generation for module 'core_pio_0'</message>
   <message level="Info" culprit="pio_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=core_pio_0 --dir=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0008_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0008_pio_0_gen//core_pio_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_0">Done RTL generation for module 'core_pio_0'</message>
   <message level="Info" culprit="pio_0"><![CDATA["<b>core</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_0</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 24 starting:altera_avalon_pio "submodules/core_slide_pio"</message>
   <message level="Info" culprit="slide_pio">Starting RTL generation for module 'core_slide_pio'</message>
   <message level="Info" culprit="slide_pio">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=core_slide_pio --dir=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0009_slide_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0009_slide_pio_gen//core_slide_pio_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="slide_pio">Done RTL generation for module 'core_slide_pio'</message>
   <message level="Info" culprit="slide_pio"><![CDATA["<b>core</b>" instantiated <b>altera_avalon_pio</b> "<b>slide_pio</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 23 starting:altera_avalon_sysid_qsys "submodules/core_sysid_qsys_0"</message>
   <message level="Info" culprit="sysid_qsys_0"><![CDATA["<b>core</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys_0</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 22 starting:altera_avalon_timer "submodules/core_timer_0"</message>
   <message level="Info" culprit="timer_0">Starting RTL generation for module 'core_timer_0'</message>
   <message level="Info" culprit="timer_0">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=core_timer_0 --dir=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0011_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0011_timer_0_gen//core_timer_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_0">Done RTL generation for module 'core_timer_0'</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>core</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 21 starting:altera_mm_interconnect "submodules/core_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.036s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.103s/0.150s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.020s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.035s/0.041s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.019s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.033s/0.035s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.019s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.039s/0.053s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.023s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.035s/0.041s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.002s/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.022s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.041s/0.050s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.021s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.032s/0.033s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.020s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.030s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.022s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.045s/0.057s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.020s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.033s/0.037s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.040s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.050s/0.063s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>116</b> modules, <b>402</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>core</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 109 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 107 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 96 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 94 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 120 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 65 starting:altera_merlin_router "submodules/core_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 64 starting:altera_merlin_router "submodules/core_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 63 starting:altera_merlin_router "submodules/core_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 60 starting:altera_merlin_router "submodules/core_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 52 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="core">queue size: 50 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 49 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 48 starting:altera_merlin_multiplexer "submodules/core_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 45 starting:altera_merlin_multiplexer "submodules/core_mm_interconnect_0_cmd_mux_003"</message>
   <message level="Info" culprit="cmd_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="core">queue size: 37 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 35 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 34 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 31 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_rsp_demux_006"</message>
   <message level="Info" culprit="rsp_demux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 26 starting:altera_merlin_multiplexer "submodules/core_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="core">queue size: 25 starting:altera_merlin_multiplexer "submodules/core_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="core">queue size: 24 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="core">queue size: 10 starting:altera_avalon_st_adapter "submodules/core_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 0 starting:error_adapter "submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 130 starting:altera_irq_mapper "submodules/core_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>core</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 129 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>core</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 127 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>core</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:18.1:AUTO_DEVICE_FAMILY=MAX 10,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=5,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=8,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=5,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=8,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=5,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=4,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=5,CLK3_DUTY_CYCLE=50,CLK3_MULTIPLY_BY=1,CLK3_PHASE_SHIFT=0,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 5 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 8 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 5 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 8 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 4 CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 5 CT#CLK1_DIVIDE_BY 5 CT#CLK3_MULTIPLY_BY 1 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 3} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#c2 {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ3 10.00000000 PT#OUTPUT_FREQ2 40.00000000 PT#OUTPUT_FREQ1 80.00000000 PT#OUTPUT_FREQ0 80.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 1 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE3 10.000000 PT#EFF_OUTPUT_FREQ_VALUE2 40.000000 PT#EFF_OUTPUT_FREQ_VALUE1 80.000000 PT#EFF_OUTPUT_FREQ_VALUE0 80.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#STICKY_CLK4 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1615285024805270.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=MAX 10,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_USED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="core:.:altpll_0"
   kind="altpll"
   version="18.1"
   name="core_altpll_0">
  <parameter name="CLK3_PHASE_SHIFT" value="0" />
  <parameter name="PORT_LOCKED" value="PORT_USED" />
  <parameter name="CLK2_PHASE_SHIFT" value="0" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="0" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="5" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_USED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_USED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="50" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="5" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#phasecounterselect {input 3} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#c2 {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="5" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ3 10.00000000 PT#OUTPUT_FREQ2 40.00000000 PT#OUTPUT_FREQ1 80.00000000 PT#OUTPUT_FREQ0 80.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 1 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE3 10.000000 PT#EFF_OUTPUT_FREQ_VALUE2 40.000000 PT#EFF_OUTPUT_FREQ_VALUE1 80.000000 PT#EFF_OUTPUT_FREQ_VALUE0 80.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#STICKY_CLK4 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1615285024805270.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="50" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="8" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="8" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="1" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="4" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#CLK2_DIVIDE_BY 5 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 8 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 5 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 8 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 4 CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 5 CT#CLK1_DIVIDE_BY 5 CT#CLK3_MULTIPLY_BY 1 CT#PORT_LOCKED PORT_USED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="5" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_USED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core" as="altpll_0" />
  <messages>
   <message level="Debug" culprit="core">queue size: 20 starting:altpll "submodules/core_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0002_sopcgen/core_altpll_0.v --source=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0002_sopcgen/core_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 4.832s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>core</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=10000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="core:.:jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="18.1"
   name="core_jtag_uart_0">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="10000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core" as="jtag_uart_0" />
  <messages>
   <message level="Debug" culprit="core">queue size: 19 starting:altera_avalon_jtag_uart "submodules/core_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'core_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=core_jtag_uart_0 --dir=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0004_jtag_uart_0_gen//core_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'core_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>core</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:18.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:18.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="core:.:master_0"
   kind="altera_jtag_avalon_master"
   version="18.1"
   name="core_master_0">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="core" as="master_0" />
  <messages>
   <message level="Debug" culprit="core">queue size: 18 starting:altera_jtag_avalon_master "submodules/core_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/core_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/core_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/core_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>core</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 122 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="core">queue size: 121 starting:timing_adapter "submodules/core_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 120 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 119 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 118 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 117 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 116 starting:channel_adapter "submodules/core_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 115 starting:channel_adapter "submodules/core_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 127 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>core</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_clock_crossing_bridge:18.1:ADDRESS_UNITS=WORDS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=8,BURSTCOUNT_WIDTH=1,COMMAND_FIFO_DEPTH=8,DATA_WIDTH=32,HDL_ADDR_WIDTH=10,MASTER_SYNC_DEPTH=2,MAX_BURST_SIZE=1,RESPONSE_FIFO_DEPTH=32,SLAVE_SYNC_DEPTH=2,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=10,USE_AUTO_ADDRESS_WIDTH=0"
   instancePathKey="core:.:mm_clock_crossing_bridge_0"
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="18.1"
   name="altera_avalon_mm_clock_crossing_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_clock_crossing_bridge/altera_avalon_mm_clock_crossing_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core" as="mm_clock_crossing_bridge_0" />
  <messages>
   <message level="Debug" culprit="core">queue size: 26 starting:altera_avalon_mm_clock_crossing_bridge "submodules/altera_avalon_mm_clock_crossing_bridge"</message>
   <message level="Info" culprit="mm_clock_crossing_bridge_0"><![CDATA["<b>core</b>" instantiated <b>altera_avalon_mm_clock_crossing_bridge</b> "<b>mm_clock_crossing_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_modular_adc:18.1:AUTO_DEVICE_SPEEDGRADE=6,CLOCK_FREQ=10000000,CORE_VAR=0,DEVICE_PART=10M50DAF484C6GES,ENABLE_DEBUG=0,FAMILY=MAX 10,MONITOR_COUNT_WIDTH=12,adc_count_on_device=2,analog_input_pin_mask=0,clkdiv=2,derived_clkdiv=2,device_adc_type=33,device_partname_fivechar_prefix=10M50,device_power_supply_type=2,en_thmax_ch0=false,en_thmax_ch1=false,en_thmax_ch10=false,en_thmax_ch11=false,en_thmax_ch12=false,en_thmax_ch13=false,en_thmax_ch14=false,en_thmax_ch15=false,en_thmax_ch16=false,en_thmax_ch2=false,en_thmax_ch3=false,en_thmax_ch4=false,en_thmax_ch5=false,en_thmax_ch6=false,en_thmax_ch7=false,en_thmax_ch8=false,en_thmax_ch9=false,en_thmin_ch0=false,en_thmin_ch1=false,en_thmin_ch10=false,en_thmin_ch11=false,en_thmin_ch12=false,en_thmin_ch13=false,en_thmin_ch14=false,en_thmin_ch15=false,en_thmin_ch16=false,en_thmin_ch2=false,en_thmin_ch3=false,en_thmin_ch4=false,en_thmin_ch5=false,en_thmin_ch6=false,en_thmin_ch7=false,en_thmin_ch8=false,en_thmin_ch9=false,en_tsd_max=false,en_tsd_min=false,enable_usr_sim=0,external_vref=2.5,hard_pwd=0,int_vref_nonvr=2.5,int_vref_vr=3.0,ip_is_for_which_adc=1,is_this_first_or_second_adc=1,max_adc_count_on_die=2,prescalar=0,prescaler_ch16=false,prescaler_ch8=false,reference_voltage=2.5,reference_voltage_sim=65536,refsel=0,sample_rate=0,seq_order_length=1,seq_order_slot_1=1,seq_order_slot_10=30,seq_order_slot_11=30,seq_order_slot_12=30,seq_order_slot_13=30,seq_order_slot_14=30,seq_order_slot_15=30,seq_order_slot_16=30,seq_order_slot_17=30,seq_order_slot_18=30,seq_order_slot_19=30,seq_order_slot_2=30,seq_order_slot_20=30,seq_order_slot_21=30,seq_order_slot_22=30,seq_order_slot_23=30,seq_order_slot_24=30,seq_order_slot_25=30,seq_order_slot_26=30,seq_order_slot_27=30,seq_order_slot_28=30,seq_order_slot_29=30,seq_order_slot_3=30,seq_order_slot_30=30,seq_order_slot_31=30,seq_order_slot_32=30,seq_order_slot_33=30,seq_order_slot_34=30,seq_order_slot_35=30,seq_order_slot_36=30,seq_order_slot_37=30,seq_order_slot_38=30,seq_order_slot_39=30,seq_order_slot_4=30,seq_order_slot_40=30,seq_order_slot_41=30,seq_order_slot_42=30,seq_order_slot_43=30,seq_order_slot_44=30,seq_order_slot_45=30,seq_order_slot_46=30,seq_order_slot_47=30,seq_order_slot_48=30,seq_order_slot_49=30,seq_order_slot_5=30,seq_order_slot_50=30,seq_order_slot_51=30,seq_order_slot_52=30,seq_order_slot_53=30,seq_order_slot_54=30,seq_order_slot_55=30,seq_order_slot_56=30,seq_order_slot_57=30,seq_order_slot_58=30,seq_order_slot_59=30,seq_order_slot_6=30,seq_order_slot_60=30,seq_order_slot_61=30,seq_order_slot_62=30,seq_order_slot_63=30,seq_order_slot_64=30,seq_order_slot_7=30,seq_order_slot_8=30,seq_order_slot_9=30,simfilename_ch0=,simfilename_ch1=,simfilename_ch10=,simfilename_ch11=,simfilename_ch12=,simfilename_ch13=,simfilename_ch14=,simfilename_ch15=,simfilename_ch16=,simfilename_ch2=,simfilename_ch3=,simfilename_ch4=,simfilename_ch5=,simfilename_ch6=,simfilename_ch7=,simfilename_ch8=,simfilename_ch9=,thmax_ch0=0.0,thmax_ch1=0.0,thmax_ch10=0.0,thmax_ch11=0.0,thmax_ch12=0.0,thmax_ch13=0.0,thmax_ch14=0.0,thmax_ch15=0.0,thmax_ch16=0.0,thmax_ch2=0.0,thmax_ch3=0.0,thmax_ch4=0.0,thmax_ch5=0.0,thmax_ch6=0.0,thmax_ch7=0.0,thmax_ch8=0.0,thmax_ch9=0.0,thmin_ch0=0.0,thmin_ch1=0.0,thmin_ch10=0.0,thmin_ch11=0.0,thmin_ch12=0.0,thmin_ch13=0.0,thmin_ch14=0.0,thmin_ch15=0.0,thmin_ch16=0.0,thmin_ch2=0.0,thmin_ch3=0.0,thmin_ch4=0.0,thmin_ch5=0.0,thmin_ch6=0.0,thmin_ch7=0.0,thmin_ch8=0.0,thmin_ch9=0.0,tsclkdiv=1,tsclksel=1,tsd_max=125,tsd_min=0,use_ch0=false,use_ch1=true,use_ch10=false,use_ch11=false,use_ch12=false,use_ch13=false,use_ch14=false,use_ch15=false,use_ch16=false,use_ch2=false,use_ch3=false,use_ch4=false,use_ch5=false,use_ch6=false,use_ch7=false,use_ch8=false,use_ch9=false,use_tsd=false(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=10000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=10000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_modular_adc_control:18.1:analog_input_pin_mask=1,clkdiv=2,device_partname_fivechar_prefix=10M50,dual_adc_mode=false,enable_usr_sim=0,hard_pwd=0,is_this_first_or_second_adc=1,prescalar=0,reference_voltage_sim=49648,refsel=0,simfilename_ch0=,simfilename_ch1=,simfilename_ch10=,simfilename_ch11=,simfilename_ch12=,simfilename_ch13=,simfilename_ch14=,simfilename_ch15=,simfilename_ch16=,simfilename_ch2=,simfilename_ch3=,simfilename_ch4=,simfilename_ch5=,simfilename_ch6=,simfilename_ch7=,simfilename_ch8=,simfilename_ch9=,tsclkdiv=1,tsclksel=1)(altera_modular_adc_sequencer:18.1:CSD_LENGTH=1,CSD_SLOT_0=1,CSD_SLOT_0_ADC2=0,CSD_SLOT_1=0,CSD_SLOT_10=0,CSD_SLOT_10_ADC2=0,CSD_SLOT_11=0,CSD_SLOT_11_ADC2=0,CSD_SLOT_12=0,CSD_SLOT_12_ADC2=0,CSD_SLOT_13=0,CSD_SLOT_13_ADC2=0,CSD_SLOT_14=0,CSD_SLOT_14_ADC2=0,CSD_SLOT_15=0,CSD_SLOT_15_ADC2=0,CSD_SLOT_16=0,CSD_SLOT_16_ADC2=0,CSD_SLOT_17=0,CSD_SLOT_17_ADC2=0,CSD_SLOT_18=0,CSD_SLOT_18_ADC2=0,CSD_SLOT_19=0,CSD_SLOT_19_ADC2=0,CSD_SLOT_1_ADC2=0,CSD_SLOT_2=0,CSD_SLOT_20=0,CSD_SLOT_20_ADC2=0,CSD_SLOT_21=0,CSD_SLOT_21_ADC2=0,CSD_SLOT_22=0,CSD_SLOT_22_ADC2=0,CSD_SLOT_23=0,CSD_SLOT_23_ADC2=0,CSD_SLOT_24=0,CSD_SLOT_24_ADC2=0,CSD_SLOT_25=0,CSD_SLOT_25_ADC2=0,CSD_SLOT_26=0,CSD_SLOT_26_ADC2=0,CSD_SLOT_27=0,CSD_SLOT_27_ADC2=0,CSD_SLOT_28=0,CSD_SLOT_28_ADC2=0,CSD_SLOT_29=0,CSD_SLOT_29_ADC2=0,CSD_SLOT_2_ADC2=0,CSD_SLOT_3=0,CSD_SLOT_30=0,CSD_SLOT_30_ADC2=0,CSD_SLOT_31=0,CSD_SLOT_31_ADC2=0,CSD_SLOT_32=0,CSD_SLOT_32_ADC2=0,CSD_SLOT_33=0,CSD_SLOT_33_ADC2=0,CSD_SLOT_34=0,CSD_SLOT_34_ADC2=0,CSD_SLOT_35=0,CSD_SLOT_35_ADC2=0,CSD_SLOT_36=0,CSD_SLOT_36_ADC2=0,CSD_SLOT_37=0,CSD_SLOT_37_ADC2=0,CSD_SLOT_38=0,CSD_SLOT_38_ADC2=0,CSD_SLOT_39=0,CSD_SLOT_39_ADC2=0,CSD_SLOT_3_ADC2=0,CSD_SLOT_4=0,CSD_SLOT_40=0,CSD_SLOT_40_ADC2=0,CSD_SLOT_41=0,CSD_SLOT_41_ADC2=0,CSD_SLOT_42=0,CSD_SLOT_42_ADC2=0,CSD_SLOT_43=0,CSD_SLOT_43_ADC2=0,CSD_SLOT_44=0,CSD_SLOT_44_ADC2=0,CSD_SLOT_45=0,CSD_SLOT_45_ADC2=0,CSD_SLOT_46=0,CSD_SLOT_46_ADC2=0,CSD_SLOT_47=0,CSD_SLOT_47_ADC2=0,CSD_SLOT_48=0,CSD_SLOT_48_ADC2=0,CSD_SLOT_49=0,CSD_SLOT_49_ADC2=0,CSD_SLOT_4_ADC2=0,CSD_SLOT_5=0,CSD_SLOT_50=0,CSD_SLOT_50_ADC2=0,CSD_SLOT_51=0,CSD_SLOT_51_ADC2=0,CSD_SLOT_52=0,CSD_SLOT_52_ADC2=0,CSD_SLOT_53=0,CSD_SLOT_53_ADC2=0,CSD_SLOT_54=0,CSD_SLOT_54_ADC2=0,CSD_SLOT_55=0,CSD_SLOT_55_ADC2=0,CSD_SLOT_56=0,CSD_SLOT_56_ADC2=0,CSD_SLOT_57=0,CSD_SLOT_57_ADC2=0,CSD_SLOT_58=0,CSD_SLOT_58_ADC2=0,CSD_SLOT_59=0,CSD_SLOT_59_ADC2=0,CSD_SLOT_5_ADC2=0,CSD_SLOT_6=0,CSD_SLOT_60=0,CSD_SLOT_60_ADC2=0,CSD_SLOT_61=0,CSD_SLOT_61_ADC2=0,CSD_SLOT_62=0,CSD_SLOT_62_ADC2=0,CSD_SLOT_63=0,CSD_SLOT_63_ADC2=0,CSD_SLOT_6_ADC2=0,CSD_SLOT_7=0,CSD_SLOT_7_ADC2=0,CSD_SLOT_8=0,CSD_SLOT_8_ADC2=0,CSD_SLOT_9=0,CSD_SLOT_9_ADC2=0,DUAL_ADC_MODE=false)(altera_modular_adc_sample_store:18.1:DUAL_ADC_MODE=false,RSP_DATA_WIDTH=12)(clock:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="core:.:modular_adc_0"
   kind="altera_modular_adc"
   version="18.1"
   name="core_modular_adc_0">
  <parameter name="derived_clkdiv" value="2" />
  <parameter name="thmin_ch10" value="0.0" />
  <parameter name="thmin_ch12" value="0.0" />
  <parameter name="thmin_ch11" value="0.0" />
  <parameter name="thmin_ch14" value="0.0" />
  <parameter name="thmin_ch13" value="0.0" />
  <parameter name="thmin_ch16" value="0.0" />
  <parameter name="thmin_ch15" value="0.0" />
  <parameter name="use_ch14" value="false" />
  <parameter name="ip_is_for_which_adc" value="1" />
  <parameter name="use_ch15" value="false" />
  <parameter name="use_ch16" value="false" />
  <parameter name="DEVICE_PART" value="10M50DAF484C6GES" />
  <parameter name="adc_count_on_device" value="2" />
  <parameter name="seq_order_length" value="1" />
  <parameter name="use_tsd" value="false" />
  <parameter name="FAMILY" value="MAX 10" />
  <parameter name="en_tsd_min" value="false" />
  <parameter name="use_ch0" value="false" />
  <parameter name="device_partname_fivechar_prefix" value="10M50" />
  <parameter name="use_ch3" value="false" />
  <parameter name="use_ch4" value="false" />
  <parameter name="CORE_VAR" value="0" />
  <parameter name="use_ch1" value="true" />
  <parameter name="en_thmin_ch15" value="false" />
  <parameter name="use_ch2" value="false" />
  <parameter name="en_thmin_ch16" value="false" />
  <parameter name="use_ch7" value="false" />
  <parameter name="use_ch8" value="false" />
  <parameter name="use_ch5" value="false" />
  <parameter name="use_ch6" value="false" />
  <parameter name="MONITOR_COUNT_WIDTH" value="12" />
  <parameter name="use_ch9" value="false" />
  <parameter name="refsel" value="0" />
  <parameter name="prescaler_ch8" value="false" />
  <parameter name="prescalar" value="0" />
  <parameter name="device_adc_type" value="33" />
  <parameter name="reference_voltage_sim" value="65536" />
  <parameter name="en_thmin_ch13" value="false" />
  <parameter name="en_thmin_ch14" value="false" />
  <parameter name="en_thmin_ch11" value="false" />
  <parameter name="en_thmin_ch12" value="false" />
  <parameter name="en_thmin_ch10" value="false" />
  <parameter name="thmax_ch1" value="0.0" />
  <parameter name="thmax_ch0" value="0.0" />
  <parameter name="thmax_ch3" value="0.0" />
  <parameter name="thmax_ch2" value="0.0" />
  <parameter name="int_vref_vr" value="3.0" />
  <parameter name="tsd_min" value="0" />
  <parameter name="thmax_ch16" value="0.0" />
  <parameter name="thmax_ch15" value="0.0" />
  <parameter name="thmax_ch14" value="0.0" />
  <parameter name="thmax_ch13" value="0.0" />
  <parameter name="thmax_ch12" value="0.0" />
  <parameter name="thmax_ch11" value="0.0" />
  <parameter name="thmax_ch10" value="0.0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="thmax_ch5" value="0.0" />
  <parameter name="thmax_ch4" value="0.0" />
  <parameter name="thmax_ch7" value="0.0" />
  <parameter name="thmax_ch6" value="0.0" />
  <parameter name="thmax_ch9" value="0.0" />
  <parameter name="simfilename_ch15" value="" />
  <parameter name="thmax_ch8" value="0.0" />
  <parameter name="simfilename_ch16" value="" />
  <parameter name="simfilename_ch13" value="" />
  <parameter name="simfilename_ch14" value="" />
  <parameter name="simfilename_ch11" value="" />
  <parameter name="simfilename_ch12" value="" />
  <parameter name="analog_input_pin_mask" value="0" />
  <parameter name="simfilename_ch10" value="" />
  <parameter name="seq_order_slot_23" value="30" />
  <parameter name="seq_order_slot_22" value="30" />
  <parameter name="seq_order_slot_25" value="30" />
  <parameter name="seq_order_slot_24" value="30" />
  <parameter name="hard_pwd" value="0" />
  <parameter name="seq_order_slot_27" value="30" />
  <parameter name="seq_order_slot_26" value="30" />
  <parameter name="device_power_supply_type" value="2" />
  <parameter name="seq_order_slot_29" value="30" />
  <parameter name="seq_order_slot_28" value="30" />
  <parameter name="simfilename_ch6" value="" />
  <parameter name="simfilename_ch7" value="" />
  <parameter name="simfilename_ch8" value="" />
  <parameter name="simfilename_ch9" value="" />
  <parameter name="simfilename_ch2" value="" />
  <parameter name="simfilename_ch3" value="" />
  <parameter name="simfilename_ch4" value="" />
  <parameter name="reference_voltage" value="2.5" />
  <parameter name="simfilename_ch5" value="" />
  <parameter name="simfilename_ch0" value="" />
  <parameter name="simfilename_ch1" value="" />
  <parameter name="seq_order_slot_21" value="30" />
  <parameter name="seq_order_slot_20" value="30" />
  <parameter name="seq_order_slot_34" value="30" />
  <parameter name="seq_order_slot_33" value="30" />
  <parameter name="seq_order_slot_36" value="30" />
  <parameter name="seq_order_slot_35" value="30" />
  <parameter name="seq_order_slot_38" value="30" />
  <parameter name="seq_order_slot_37" value="30" />
  <parameter name="seq_order_slot_39" value="30" />
  <parameter name="max_adc_count_on_die" value="2" />
  <parameter name="clkdiv" value="2" />
  <parameter name="seq_order_slot_30" value="30" />
  <parameter name="seq_order_slot_32" value="30" />
  <parameter name="seq_order_slot_31" value="30" />
  <parameter name="en_thmax_ch13" value="false" />
  <parameter name="en_thmax_ch14" value="false" />
  <parameter name="en_thmax_ch15" value="false" />
  <parameter name="en_thmax_ch16" value="false" />
  <parameter name="en_thmax_ch10" value="false" />
  <parameter name="en_thmax_ch11" value="false" />
  <parameter name="en_thmax_ch12" value="false" />
  <parameter name="en_thmax_ch7" value="false" />
  <parameter name="seq_order_slot_4" value="30" />
  <parameter name="seq_order_slot_12" value="30" />
  <parameter name="en_thmax_ch6" value="false" />
  <parameter name="seq_order_slot_5" value="30" />
  <parameter name="seq_order_slot_11" value="30" />
  <parameter name="en_thmax_ch9" value="false" />
  <parameter name="seq_order_slot_6" value="30" />
  <parameter name="seq_order_slot_14" value="30" />
  <parameter name="en_thmax_ch8" value="false" />
  <parameter name="seq_order_slot_7" value="30" />
  <parameter name="seq_order_slot_13" value="30" />
  <parameter name="en_thmax_ch3" value="false" />
  <parameter name="seq_order_slot_16" value="30" />
  <parameter name="en_thmax_ch2" value="false" />
  <parameter name="seq_order_slot_1" value="1" />
  <parameter name="seq_order_slot_15" value="30" />
  <parameter name="en_thmax_ch5" value="false" />
  <parameter name="seq_order_slot_2" value="30" />
  <parameter name="seq_order_slot_18" value="30" />
  <parameter name="en_thmax_ch4" value="false" />
  <parameter name="seq_order_slot_3" value="30" />
  <parameter name="seq_order_slot_17" value="30" />
  <parameter name="seq_order_slot_19" value="30" />
  <parameter name="en_thmax_ch1" value="false" />
  <parameter name="en_thmax_ch0" value="false" />
  <parameter name="seq_order_slot_8" value="30" />
  <parameter name="seq_order_slot_9" value="30" />
  <parameter name="en_thmin_ch3" value="false" />
  <parameter name="prescaler_ch16" value="false" />
  <parameter name="en_thmin_ch2" value="false" />
  <parameter name="en_thmin_ch1" value="false" />
  <parameter name="en_thmin_ch0" value="false" />
  <parameter name="sample_rate" value="0" />
  <parameter name="en_thmin_ch9" value="false" />
  <parameter name="en_tsd_max" value="false" />
  <parameter name="en_thmin_ch8" value="false" />
  <parameter name="en_thmin_ch7" value="false" />
  <parameter name="en_thmin_ch6" value="false" />
  <parameter name="en_thmin_ch5" value="false" />
  <parameter name="seq_order_slot_10" value="30" />
  <parameter name="en_thmin_ch4" value="false" />
  <parameter name="external_vref" value="2.5" />
  <parameter name="seq_order_slot_61" value="30" />
  <parameter name="seq_order_slot_60" value="30" />
  <parameter name="seq_order_slot_63" value="30" />
  <parameter name="seq_order_slot_62" value="30" />
  <parameter name="seq_order_slot_64" value="30" />
  <parameter name="CLOCK_FREQ" value="10000000" />
  <parameter name="tsclksel" value="1" />
  <parameter name="is_this_first_or_second_adc" value="1" />
  <parameter name="seq_order_slot_45" value="30" />
  <parameter name="seq_order_slot_44" value="30" />
  <parameter name="seq_order_slot_47" value="30" />
  <parameter name="seq_order_slot_46" value="30" />
  <parameter name="seq_order_slot_49" value="30" />
  <parameter name="seq_order_slot_48" value="30" />
  <parameter name="ENABLE_DEBUG" value="0" />
  <parameter name="int_vref_nonvr" value="2.5" />
  <parameter name="tsd_max" value="125" />
  <parameter name="seq_order_slot_41" value="30" />
  <parameter name="seq_order_slot_40" value="30" />
  <parameter name="seq_order_slot_43" value="30" />
  <parameter name="seq_order_slot_42" value="30" />
  <parameter name="thmin_ch1" value="0.0" />
  <parameter name="seq_order_slot_56" value="30" />
  <parameter name="thmin_ch0" value="0.0" />
  <parameter name="seq_order_slot_55" value="30" />
  <parameter name="seq_order_slot_58" value="30" />
  <parameter name="seq_order_slot_57" value="30" />
  <parameter name="thmin_ch5" value="0.0" />
  <parameter name="use_ch10" value="false" />
  <parameter name="thmin_ch4" value="0.0" />
  <parameter name="use_ch11" value="false" />
  <parameter name="seq_order_slot_59" value="30" />
  <parameter name="tsclkdiv" value="1" />
  <parameter name="thmin_ch3" value="0.0" />
  <parameter name="use_ch12" value="false" />
  <parameter name="thmin_ch2" value="0.0" />
  <parameter name="use_ch13" value="false" />
  <parameter name="enable_usr_sim" value="0" />
  <parameter name="thmin_ch9" value="0.0" />
  <parameter name="thmin_ch8" value="0.0" />
  <parameter name="thmin_ch7" value="0.0" />
  <parameter name="seq_order_slot_50" value="30" />
  <parameter name="thmin_ch6" value="0.0" />
  <parameter name="seq_order_slot_52" value="30" />
  <parameter name="seq_order_slot_51" value="30" />
  <parameter name="seq_order_slot_54" value="30" />
  <parameter name="seq_order_slot_53" value="30" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_modular_adc_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/chsel_code_converter_sw_to_hw.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_modular_adc/top/altera_modular_adc_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_modular_adc/control/altera_modular_adc_control_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_modular_adc/sequencer/altera_modular_adc_sequencer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_modular_adc/sample_store/altera_modular_adc_sample_store_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="core" as="modular_adc_0" />
  <messages>
   <message level="Debug" culprit="core">queue size: 25 starting:altera_modular_adc "submodules/core_modular_adc_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_modular_adc_control</b> "<b>submodules/altera_modular_adc_control</b>"]]></message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_modular_adc_sequencer</b> "<b>submodules/altera_modular_adc_sequencer</b>"]]></message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_modular_adc_sample_store</b> "<b>submodules/altera_modular_adc_sample_store</b>"]]></message>
   <message level="Info" culprit="modular_adc_0"><![CDATA["<b>core</b>" instantiated <b>altera_modular_adc</b> "<b>modular_adc_0</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 113 starting:altera_modular_adc_control "submodules/altera_modular_adc_control"</message>
   <message level="Info" culprit="control_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_control</b> "<b>control_internal</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 112 starting:altera_modular_adc_sequencer "submodules/altera_modular_adc_sequencer"</message>
   <message level="Info" culprit="sequencer_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_sequencer</b> "<b>sequencer_internal</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 111 starting:altera_modular_adc_sample_store "submodules/altera_modular_adc_sample_store"</message>
   <message level="Info" culprit="sample_store_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_sample_store</b> "<b>sample_store_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=nios.debug_mem_slave,cdx_enabled=false,clockFrequency=80000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=23,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x10&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x20&apos; end=&apos;0x40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;slide_pio.s1&apos; start=&apos;0x40&apos; end=&apos;0x50&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;modular_adc_0.sequencer_csr&apos; start=&apos;0x80&apos; end=&apos;0x88&apos; type=&apos;altera_modular_adc.sequencer_csr&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x90&apos; end=&apos;0x98&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0xA0&apos; end=&apos;0xA8&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;modular_adc_0.sample_store_csr&apos; start=&apos;0x200&apos; end=&apos;0x400&apos; type=&apos;altera_modular_adc.sample_store_csr&apos; /&gt;&lt;slave name=&apos;nios.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x200000&apos; end=&apos;0x360000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.csr&apos; start=&apos;0x400000&apos; end=&apos;0x400008&apos; type=&apos;altera_onchip_flash.csr&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=2,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=2080,exceptionOffset=32,exceptionSlave=nios.debug_mem_slave,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=22,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;nios.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x200000&apos; end=&apos;0x360000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=3,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=2048,resetOffset=0,resetSlave=nios.debug_mem_slave,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=80000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=80000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=nios.debug_mem_slave,cdx_enabled=false,clockFrequency=80000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=23,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x10&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x20&apos; end=&apos;0x40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;slide_pio.s1&apos; start=&apos;0x40&apos; end=&apos;0x50&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;modular_adc_0.sequencer_csr&apos; start=&apos;0x80&apos; end=&apos;0x88&apos; type=&apos;altera_modular_adc.sequencer_csr&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x90&apos; end=&apos;0x98&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0xA0&apos; end=&apos;0xA8&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;modular_adc_0.sample_store_csr&apos; start=&apos;0x200&apos; end=&apos;0x400&apos; type=&apos;altera_modular_adc.sample_store_csr&apos; /&gt;&lt;slave name=&apos;nios.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x200000&apos; end=&apos;0x360000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.csr&apos; start=&apos;0x400000&apos; end=&apos;0x400008&apos; type=&apos;altera_onchip_flash.csr&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=2,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=2080,exceptionOffset=32,exceptionSlave=nios.debug_mem_slave,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=22,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;nios.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x200000&apos; end=&apos;0x360000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=3,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=2048,resetOffset=0,resetSlave=nios.debug_mem_slave,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="core:.:nios"
   kind="altera_nios2_gen2"
   version="18.1"
   name="core_nios">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="3" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="2080" />
  <parameter name="icache_size" value="2048" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x10&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x20&apos; end=&apos;0x40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;slide_pio.s1&apos; start=&apos;0x40&apos; end=&apos;0x50&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;modular_adc_0.sequencer_csr&apos; start=&apos;0x80&apos; end=&apos;0x88&apos; type=&apos;altera_modular_adc.sequencer_csr&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x90&apos; end=&apos;0x98&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0xA0&apos; end=&apos;0xA8&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;modular_adc_0.sample_store_csr&apos; start=&apos;0x200&apos; end=&apos;0x400&apos; type=&apos;altera_modular_adc.sample_store_csr&apos; /&gt;&lt;slave name=&apos;nios.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x200000&apos; end=&apos;0x360000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.csr&apos; start=&apos;0x400000&apos; end=&apos;0x400008&apos; type=&apos;altera_onchip_flash.csr&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="nios.debug_mem_slave" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="23" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="22" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="80000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="nios.debug_mem_slave" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="nios.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="2080" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="2048" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="2" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="MAX 10" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;nios.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x200000&apos; end=&apos;0x360000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="core" as="nios" />
  <messages>
   <message level="Debug" culprit="core">queue size: 27 starting:altera_nios2_gen2 "submodules/core_nios"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios"><![CDATA["<b>nios</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/core_nios_cpu</b>"]]></message>
   <message level="Info" culprit="nios"><![CDATA["<b>core</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 110 starting:altera_nios2_gen2_unit "submodules/core_nios_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'core_nios_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=core_nios_cpu --dir=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0026_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0026_cpu_gen//core_nios_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:24 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:24 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:29 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:29 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:29 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:34 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:34 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:35 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:35 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:35 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:39 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:42 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:43 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'core_nios_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_onchip_flash:18.1:ADDR_RANGE1_END_ADDR=360447,ADDR_RANGE1_OFFSET=2048,ADDR_RANGE2_END_ADDR=360447,ADDR_RANGE2_OFFSET=0,ADDR_RANGE3_OFFSET=0,AUTO_CLOCK_RATE=80000000,AVMM_DATA_ADDR_WIDTH=19,AVMM_DATA_BURSTCOUNT_WIDTH=4,AVMM_DATA_DATA_WIDTH=32,CLOCK_FREQUENCY=80.0,CONFIGURATION_MODE=Single Uncompressed Image with Memory Initialization,CONFIGURATION_SCHEME=Internal Configuration,DATA_INTERFACE=Parallel,DEVICE_FAMILY=MAX 10,DEVICE_ID=50,FLASH_ADDR_ALIGNMENT_BITS=2,FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX=96,FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX=28000000,FLASH_READ_CYCLE_MAX_INDEX=5,FLASH_RESET_CYCLE_MAX_INDEX=20,FLASH_SEQ_READ_DATA_COUNT=4,FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX=24400,INIT_FILENAME=,INIT_FILENAME_SIM=,IS_COMPRESSED_IMAGE=False,IS_DUAL_BOOT=False,IS_ERAM_SKIP=False,MAX_UFM_VALID_ADDR=16383,MAX_VALID_ADDR=360447,MIN_UFM_VALID_ADDR=0,MIN_VALID_ADDR=0,PARALLEL_MODE=true,PART_NAME=10M50DAF484C6GES,READ_AND_WRITE_MODE=true,READ_BURST_COUNT=8,READ_BURST_MODE=Incrementing,SECTOR1_END_ADDR=8191,SECTOR1_MAP=1,SECTOR1_START_ADDR=0,SECTOR2_END_ADDR=16383,SECTOR2_MAP=2,SECTOR2_START_ADDR=8192,SECTOR3_END_ADDR=114687,SECTOR3_MAP=3,SECTOR3_START_ADDR=16384,SECTOR4_END_ADDR=188415,SECTOR4_MAP=4,SECTOR4_START_ADDR=114688,SECTOR5_END_ADDR=360447,SECTOR5_MAP=5,SECTOR5_START_ADDR=188416,SECTOR_ACCESS_MODE=Read and write,Read and write,Read and write,Read and write,Read and write,SECTOR_ADDRESS_MAPPING=0x00000 - 0x07fff,0x08000 - 0x0ffff,0x10000 - 0x6ffff,0x70000 - 0xb7fff,0xb8000 - 0x15ffff,SECTOR_ID=1,2,3,4,5,SECTOR_READ_PROTECTION_MODE=0,SECTOR_STORAGE_TYPE=UFM,UFM,CFM,CFM,CFM,WRAPPING_BURST_MODE=false,autoInitializationFileName=core_onchip_flash_0,initFlashContent=false,initializationFileName=altera_onchip_flash.hex,initializationFileNameForSim=altera_onchip_flash.dat,useNonDefaultInitFile=false"
   instancePathKey="core:.:onchip_flash_0"
   kind="altera_onchip_flash"
   version="18.1"
   name="altera_onchip_flash">
  <parameter name="SECTOR_READ_PROTECTION_MODE" value="0" />
  <parameter name="MIN_UFM_VALID_ADDR" value="0" />
  <parameter name="AVMM_DATA_ADDR_WIDTH" value="19" />
  <parameter name="SECTOR3_START_ADDR" value="16384" />
  <parameter name="AUTO_CLOCK_RATE" value="80000000" />
  <parameter name="FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX" value="28000000" />
  <parameter name="SECTOR1_END_ADDR" value="8191" />
  <parameter name="SECTOR4_END_ADDR" value="188415" />
  <parameter name="initializationFileNameForSim" value="altera_onchip_flash.dat" />
  <parameter name="MAX_VALID_ADDR" value="360447" />
  <parameter name="DATA_INTERFACE" value="Parallel" />
  <parameter name="AVMM_DATA_DATA_WIDTH" value="32" />
  <parameter name="SECTOR1_MAP" value="1" />
  <parameter name="INIT_FILENAME_SIM" value="" />
  <parameter name="initializationFileName" value="altera_onchip_flash.hex" />
  <parameter name="MIN_VALID_ADDR" value="0" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="SECTOR2_MAP" value="2" />
  <parameter name="SECTOR3_END_ADDR" value="114687" />
  <parameter name="CONFIGURATION_SCHEME" value="Internal Configuration" />
  <parameter name="SECTOR3_MAP" value="3" />
  <parameter name="DEVICE_ID" value="50" />
  <parameter name="WRAPPING_BURST_MODE" value="false" />
  <parameter name="SECTOR5_MAP" value="5" />
  <parameter name="FLASH_SEQ_READ_DATA_COUNT" value="4" />
  <parameter name="FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX" value="24400" />
  <parameter name="autoInitializationFileName" value="core_onchip_flash_0" />
  <parameter name="DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ADDR_RANGE3_OFFSET" value="0" />
  <parameter name="ADDR_RANGE2_OFFSET" value="0" />
  <parameter name="SECTOR2_END_ADDR" value="16383" />
  <parameter name="SECTOR4_MAP" value="4" />
  <parameter name="FLASH_RESET_CYCLE_MAX_INDEX" value="20" />
  <parameter
     name="SECTOR_ADDRESS_MAPPING"
     value="0x00000 - 0x07fff,0x08000 - 0x0ffff,0x10000 - 0x6ffff,0x70000 - 0xb7fff,0xb8000 - 0x15ffff" />
  <parameter name="IS_ERAM_SKIP" value="False" />
  <parameter name="READ_BURST_MODE" value="Incrementing" />
  <parameter name="READ_AND_WRITE_MODE" value="true" />
  <parameter name="FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX" value="96" />
  <parameter name="SECTOR5_START_ADDR" value="188416" />
  <parameter name="PART_NAME" value="10M50DAF484C6GES" />
  <parameter name="ADDR_RANGE1_OFFSET" value="2048" />
  <parameter name="MAX_UFM_VALID_ADDR" value="16383" />
  <parameter name="INIT_FILENAME" value="" />
  <parameter
     name="CONFIGURATION_MODE"
     value="Single Uncompressed Image with Memory Initialization" />
  <parameter name="PARALLEL_MODE" value="true" />
  <parameter name="SECTOR4_START_ADDR" value="114688" />
  <parameter name="FLASH_ADDR_ALIGNMENT_BITS" value="2" />
  <parameter
     name="SECTOR_ACCESS_MODE"
     value="Read and write,Read and write,Read and write,Read and write,Read and write" />
  <parameter name="initFlashContent" value="false" />
  <parameter name="SECTOR1_START_ADDR" value="0" />
  <parameter name="ADDR_RANGE1_END_ADDR" value="360447" />
  <parameter name="IS_COMPRESSED_IMAGE" value="False" />
  <parameter name="SECTOR_ID" value="1,2,3,4,5" />
  <parameter name="READ_BURST_COUNT" value="8" />
  <parameter name="FLASH_READ_CYCLE_MAX_INDEX" value="5" />
  <parameter name="AVMM_DATA_BURSTCOUNT_WIDTH" value="4" />
  <parameter name="CLOCK_FREQUENCY" value="80.0" />
  <parameter name="SECTOR_STORAGE_TYPE" value="UFM,UFM,CFM,CFM,CFM" />
  <parameter name="ADDR_RANGE2_END_ADDR" value="360447" />
  <parameter name="SECTOR5_END_ADDR" value="360447" />
  <parameter name="SECTOR2_START_ADDR" value="8192" />
  <parameter name="IS_DUAL_BOOT" value="False" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/rtl/altera_onchip_flash_block.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_onchip_flash/altera_onchip_flash/altera_onchip_flash_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core" as="onchip_flash_0" />
  <messages>
   <message level="Debug" culprit="core">queue size: 27 starting:altera_onchip_flash "submodules/altera_onchip_flash"</message>
   <message level="Info" culprit="onchip_flash_0">Generating top-level entity altera_onchip_flash</message>
   <message level="Info" culprit="onchip_flash_0"><![CDATA["<b>core</b>" instantiated <b>altera_onchip_flash</b> "<b>onchip_flash_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=core_onchip_memory2_0,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=core_onchip_memory2_0.hex,derived_is_hardcopy=false,derived_set_addr_width=12,derived_set_addr_width2=12,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=16384,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="core:.:onchip_memory2_0"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="core_onchip_memory2_0">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="core_onchip_memory2_0" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="12" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="12" />
  <parameter name="derived_init_file_name" value="core_onchip_memory2_0.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="16384" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_onchip_memory2_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core" as="onchip_memory2_0" />
  <messages>
   <message level="Debug" culprit="core">queue size: 26 starting:altera_avalon_onchip_memory2 "submodules/core_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'core_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=core_onchip_memory2_0 --dir=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0007_onchip_memory2_0_gen//core_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'core_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>core</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=40000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=10"
   instancePathKey="core:.:pio_0"
   kind="altera_avalon_pio"
   version="18.1"
   name="core_pio_0">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="40000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="10" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_pio_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core" as="pio_0" />
  <messages>
   <message level="Debug" culprit="core">queue size: 25 starting:altera_avalon_pio "submodules/core_pio_0"</message>
   <message level="Info" culprit="pio_0">Starting RTL generation for module 'core_pio_0'</message>
   <message level="Info" culprit="pio_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=core_pio_0 --dir=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0008_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0008_pio_0_gen//core_pio_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_0">Done RTL generation for module 'core_pio_0'</message>
   <message level="Info" culprit="pio_0"><![CDATA["<b>core</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=40000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=ANY,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=ANY,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=1023,width=10"
   instancePathKey="core:.:slide_pio"
   kind="altera_avalon_pio"
   version="18.1"
   name="core_slide_pio">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="40000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="1023" />
  <parameter name="derived_edge_type" value="ANY" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="ANY" />
  <parameter name="width" value="10" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_slide_pio.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core" as="slide_pio" />
  <messages>
   <message level="Debug" culprit="core">queue size: 24 starting:altera_avalon_pio "submodules/core_slide_pio"</message>
   <message level="Info" culprit="slide_pio">Starting RTL generation for module 'core_slide_pio'</message>
   <message level="Info" culprit="slide_pio">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=core_slide_pio --dir=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0009_slide_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0009_slide_pio_gen//core_slide_pio_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="slide_pio">Done RTL generation for module 'core_slide_pio'</message>
   <message level="Info" culprit="slide_pio"><![CDATA["<b>core</b>" instantiated <b>altera_avalon_pio</b> "<b>slide_pio</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:18.1:id=4660,timestamp=1615303270"
   instancePathKey="core:.:sysid_qsys_0"
   kind="altera_avalon_sysid_qsys"
   version="18.1"
   name="core_sysid_qsys_0">
  <parameter name="id" value="4660" />
  <parameter name="timestamp" value="1615303270" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_sysid_qsys_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core" as="sysid_qsys_0" />
  <messages>
   <message level="Debug" culprit="core">queue size: 23 starting:altera_avalon_sysid_qsys "submodules/core_sysid_qsys_0"</message>
   <message level="Info" culprit="sysid_qsys_0"><![CDATA["<b>core</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=39999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=40000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2"
   instancePathKey="core:.:timer_0"
   kind="altera_avalon_timer"
   version="18.1"
   name="core_timer_0">
  <parameter name="loadValue" value="39999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="1000.0" />
  <parameter name="systemFrequency" value="40000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_timer_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core" as="timer_0" />
  <messages>
   <message level="Debug" culprit="core">queue size: 22 starting:altera_avalon_timer "submodules/core_timer_0"</message>
   <message level="Info" culprit="timer_0">Starting RTL generation for module 'core_timer_0'</message>
   <message level="Info" culprit="timer_0">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=core_timer_0 --dir=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0011_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0011_timer_0_gen//core_timer_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_0">Done RTL generation for module 'core_timer_0'</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>core</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {nios_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios_data_master_translator} {AV_ADDRESS_W} {23};set_instance_parameter_value {nios_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_data_master_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {nios_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_data_master_translator} {SYNC_RESET} {0};add_instance {nios_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios_instruction_master_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {nios_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_instruction_master_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {nios_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_instruction_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_qsys_0_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_flash_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_flash_0_data_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_READLATENCY} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READ} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_debug_mem_slave_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {nios_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {slide_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {slide_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {slide_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {slide_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {slide_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {slide_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {slide_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {slide_pio_s1_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {slide_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {slide_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {slide_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {slide_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {slide_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {slide_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {slide_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {slide_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {slide_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {slide_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {slide_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {slide_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {slide_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {slide_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {slide_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {timer_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {pio_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {modular_adc_0_sample_store_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_READLATENCY} {2};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_READ} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {modular_adc_0_sequencer_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READ} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios_data_master_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {nios_data_master_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {nios_data_master_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {nios_data_master_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {nios_data_master_agent} {PKT_QOS_H} {82};set_instance_parameter_value {nios_data_master_agent} {PKT_QOS_L} {82};set_instance_parameter_value {nios_data_master_agent} {PKT_DATA_SIDEBAND_H} {80};set_instance_parameter_value {nios_data_master_agent} {PKT_DATA_SIDEBAND_L} {80};set_instance_parameter_value {nios_data_master_agent} {PKT_ADDR_SIDEBAND_H} {79};set_instance_parameter_value {nios_data_master_agent} {PKT_ADDR_SIDEBAND_L} {79};set_instance_parameter_value {nios_data_master_agent} {PKT_BURST_TYPE_H} {78};set_instance_parameter_value {nios_data_master_agent} {PKT_BURST_TYPE_L} {77};set_instance_parameter_value {nios_data_master_agent} {PKT_CACHE_H} {98};set_instance_parameter_value {nios_data_master_agent} {PKT_CACHE_L} {95};set_instance_parameter_value {nios_data_master_agent} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {nios_data_master_agent} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {nios_data_master_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {nios_data_master_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {nios_data_master_agent} {PKT_TRANS_EXCLUSIVE} {64};set_instance_parameter_value {nios_data_master_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {nios_data_master_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {nios_data_master_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {nios_data_master_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {nios_data_master_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {nios_data_master_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {nios_data_master_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {nios_data_master_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {nios_data_master_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {nios_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {nios_data_master_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {nios_data_master_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {nios_data_master_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {nios_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_data_master_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {nios_data_master_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {nios_data_master_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {nios_data_master_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {nios_data_master_agent} {ST_DATA_W} {104};set_instance_parameter_value {nios_data_master_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000090&quot;
   end=&quot;0x00000000000000098&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sysid_qsys_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000000a0&quot;
   end=&quot;0x000000000000000a8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_flash_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000400000&quot;
   end=&quot;0x00000000000400008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_flash_0_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000200000&quot;
   end=&quot;0x00000000000400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;nios_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;slide_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;modular_adc_0_sample_store_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000080&quot;
   end=&quot;0x00000000000000088&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios_data_master_agent} {ID} {0};set_instance_parameter_value {nios_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {nios_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {nios_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {nios_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {nios_instruction_master_agent} {PKT_QOS_H} {82};set_instance_parameter_value {nios_instruction_master_agent} {PKT_QOS_L} {82};set_instance_parameter_value {nios_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {80};set_instance_parameter_value {nios_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {80};set_instance_parameter_value {nios_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {79};set_instance_parameter_value {nios_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {79};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BURST_TYPE_H} {78};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BURST_TYPE_L} {77};set_instance_parameter_value {nios_instruction_master_agent} {PKT_CACHE_H} {98};set_instance_parameter_value {nios_instruction_master_agent} {PKT_CACHE_L} {95};set_instance_parameter_value {nios_instruction_master_agent} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {nios_instruction_master_agent} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {nios_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {64};set_instance_parameter_value {nios_instruction_master_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {nios_instruction_master_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {nios_instruction_master_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {nios_instruction_master_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {nios_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {nios_instruction_master_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {nios_instruction_master_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {nios_instruction_master_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {nios_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_instruction_master_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {nios_instruction_master_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {nios_instruction_master_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {nios_instruction_master_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {nios_instruction_master_agent} {ST_DATA_W} {104};set_instance_parameter_value {nios_instruction_master_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_flash_0_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000200000&quot;
   end=&quot;0x00000000000400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;nios_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_DATA_W} {104};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_qsys_0_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ST_DATA_W} {104};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ID} {9};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_qsys_0_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_qsys_0_control_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_flash_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_flash_0_csr_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {onchip_flash_0_csr_agent} {ST_DATA_W} {104};set_instance_parameter_value {onchip_flash_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_flash_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_flash_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_flash_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_flash_0_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_flash_0_csr_agent} {ID} {4};set_instance_parameter_value {onchip_flash_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {ECC_ENABLE} {0};add_instance {onchip_flash_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_flash_0_data_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_flash_0_data_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {onchip_flash_0_data_agent} {ST_DATA_W} {104};set_instance_parameter_value {onchip_flash_0_data_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_flash_0_data_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_flash_0_data_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_flash_0_data_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {onchip_flash_0_data_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_flash_0_data_agent} {ID} {5};set_instance_parameter_value {onchip_flash_0_data_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {ECC_ENABLE} {0};add_instance {onchip_flash_0_data_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios_debug_mem_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios_debug_mem_slave_agent} {ST_DATA_W} {104};set_instance_parameter_value {nios_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios_debug_mem_slave_agent} {ID} {3};set_instance_parameter_value {nios_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {104};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {6};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {slide_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {slide_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {slide_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {slide_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {slide_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {slide_pio_s1_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {slide_pio_s1_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {slide_pio_s1_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {slide_pio_s1_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {slide_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {slide_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {slide_pio_s1_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {slide_pio_s1_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {slide_pio_s1_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {slide_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {slide_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {slide_pio_s1_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {slide_pio_s1_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {slide_pio_s1_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {slide_pio_s1_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {slide_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {slide_pio_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {slide_pio_s1_agent} {ST_DATA_W} {104};set_instance_parameter_value {slide_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {slide_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {slide_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {slide_pio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {slide_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {slide_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {slide_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {slide_pio_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {slide_pio_s1_agent} {ID} {8};set_instance_parameter_value {slide_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {slide_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {slide_pio_s1_agent} {ECC_ENABLE} {0};add_instance {slide_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {slide_pio_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {timer_0_s1_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {timer_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_0_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {timer_0_s1_agent} {ST_DATA_W} {104};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_0_s1_agent} {ID} {10};set_instance_parameter_value {timer_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {ECC_ENABLE} {0};add_instance {timer_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {pio_0_s1_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {pio_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_0_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {pio_0_s1_agent} {ST_DATA_W} {104};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {pio_0_s1_agent} {ID} {7};set_instance_parameter_value {pio_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {ECC_ENABLE} {0};add_instance {pio_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {modular_adc_0_sample_store_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {ST_DATA_W} {104};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {ID} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {ECC_ENABLE} {0};add_instance {modular_adc_0_sample_store_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {modular_adc_0_sample_store_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {modular_adc_0_sequencer_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ST_DATA_W} {104};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ID} {2};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ECC_ENABLE} {0};add_instance {modular_adc_0_sequencer_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {modular_adc_0_sequencer_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {7 10 8 2 0 9 1 3 6 5 4 };set_instance_parameter_value {router} {CHANNEL_ID} {00100000000 00010000000 00001000000 10000000000 00000000001 00000000010 01000000000 00000010000 00000100000 00000001000 00000000100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both read both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20 0x40 0x80 0x90 0xa0 0x200 0x800 0x4000 0x200000 0x400000 };set_instance_parameter_value {router} {END_ADDRESS} {0x10 0x40 0x50 0x88 0x98 0xa8 0x400 0x1000 0x8000 0x400000 0x400008 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {58};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router} {PKT_TRANS_READ} {62};set_instance_parameter_value {router} {ST_DATA_W} {104};set_instance_parameter_value {router} {ST_CHANNEL_W} {11};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {5};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {3 6 5 };set_instance_parameter_value {router_001} {CHANNEL_ID} {010 100 001 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x800 0x4000 0x200000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1000 0x8000 0x400000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {58};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_001} {ST_DATA_W} {104};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {58};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_002} {ST_DATA_W} {104};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {58};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_003} {ST_DATA_W} {104};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {58};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_004} {ST_DATA_W} {104};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {58};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_005} {ST_DATA_W} {104};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {58};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_006} {ST_DATA_W} {104};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {58};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_007} {ST_DATA_W} {104};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {58};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_008} {ST_DATA_W} {104};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {58};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_009} {ST_DATA_W} {104};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {58};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_010} {ST_DATA_W} {104};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {58};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_011} {ST_DATA_W} {104};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {58};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_012} {ST_DATA_W} {104};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {nios_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios_data_master_limiter} {PKT_DEST_ID_H} {90};set_instance_parameter_value {nios_data_master_limiter} {PKT_DEST_ID_L} {87};set_instance_parameter_value {nios_data_master_limiter} {PKT_SRC_ID_H} {86};set_instance_parameter_value {nios_data_master_limiter} {PKT_SRC_ID_L} {83};set_instance_parameter_value {nios_data_master_limiter} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {nios_data_master_limiter} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {nios_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_data_master_limiter} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {nios_data_master_limiter} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {nios_data_master_limiter} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {nios_data_master_limiter} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {nios_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {6};set_instance_parameter_value {nios_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios_data_master_limiter} {ST_DATA_W} {104};set_instance_parameter_value {nios_data_master_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios_data_master_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {nios_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_data_master_limiter} {REORDER} {0};add_instance {nios_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_DEST_ID_H} {90};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_DEST_ID_L} {87};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_SRC_ID_H} {86};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_SRC_ID_L} {83};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {nios_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {nios_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios_instruction_master_limiter} {ST_DATA_W} {104};set_instance_parameter_value {nios_instruction_master_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios_instruction_master_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {nios_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_instruction_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {104};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {11};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {104};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {104};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {11};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {104};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {104};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_006} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_006} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_006} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_006} {USE_PACKETS} {1};set_instance_parameter_value {crosser_006} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_006} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_006} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_006} {USE_ERROR} {0};set_instance_parameter_value {crosser_006} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_006} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_007} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_007} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_007} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_007} {USE_PACKETS} {1};set_instance_parameter_value {crosser_007} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_007} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_007} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_007} {USE_ERROR} {0};set_instance_parameter_value {crosser_007} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_007} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_008} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_008} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_008} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_008} {USE_PACKETS} {1};set_instance_parameter_value {crosser_008} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_008} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_008} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_008} {USE_ERROR} {0};set_instance_parameter_value {crosser_008} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_008} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_008} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_008} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_009} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_009} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_009} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_009} {USE_PACKETS} {1};set_instance_parameter_value {crosser_009} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_009} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_009} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_009} {USE_ERROR} {0};set_instance_parameter_value {crosser_009} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_009} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_009} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_009} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_010} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_010} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_010} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_010} {USE_PACKETS} {1};set_instance_parameter_value {crosser_010} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_010} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_010} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_010} {USE_ERROR} {0};set_instance_parameter_value {crosser_010} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_010} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_010} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_010} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_011} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_011} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_011} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_011} {USE_PACKETS} {1};set_instance_parameter_value {crosser_011} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_011} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_011} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_011} {USE_ERROR} {0};set_instance_parameter_value {crosser_011} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_011} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_011} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_011} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_012} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_012} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_012} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_012} {USE_PACKETS} {1};set_instance_parameter_value {crosser_012} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_012} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_012} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_012} {USE_ERROR} {0};set_instance_parameter_value {crosser_012} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_012} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_012} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_012} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_013} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_013} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_013} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_013} {USE_PACKETS} {1};set_instance_parameter_value {crosser_013} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_013} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_013} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_013} {USE_ERROR} {0};set_instance_parameter_value {crosser_013} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_013} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_013} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_013} {USE_OUTPUT_PIPELINE} {0};add_instance {nios_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_uart_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {slide_pio_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {slide_pio_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {slide_pio_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {slide_pio_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {slide_pio_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_0_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {80000000};set_instance_parameter_value {altpll_0_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altpll_0_c3_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c3_clock_bridge} {EXPLICIT_CLOCK_RATE} {10000000};set_instance_parameter_value {altpll_0_c3_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altpll_0_c2_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c2_clock_bridge} {EXPLICIT_CLOCK_RATE} {40000000};set_instance_parameter_value {altpll_0_c2_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios_data_master_translator.avalon_universal_master_0} {nios_data_master_agent.av} {avalon};set_connection_parameter_value {nios_data_master_translator.avalon_universal_master_0/nios_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios_data_master_translator.avalon_universal_master_0/nios_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios_data_master_translator.avalon_universal_master_0/nios_data_master_agent.av} {defaultConnection} {false};add_connection {nios_instruction_master_translator.avalon_universal_master_0} {nios_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios_instruction_master_translator.avalon_universal_master_0/nios_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios_instruction_master_translator.avalon_universal_master_0/nios_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios_instruction_master_translator.avalon_universal_master_0/nios_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.m0} {jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rf_source} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {sysid_qsys_0_control_slave_agent.m0} {sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_qsys_0_control_slave_agent.rf_source} {sysid_qsys_0_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent_rsp_fifo.out} {sysid_qsys_0_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent.rdata_fifo_src} {sysid_qsys_0_control_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent_rdata_fifo.out} {sysid_qsys_0_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {sysid_qsys_0_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sysid_qsys_0_control_slave_agent.cp} {qsys_mm.command};add_connection {onchip_flash_0_csr_agent.m0} {onchip_flash_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_flash_0_csr_agent.m0/onchip_flash_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_flash_0_csr_agent.m0/onchip_flash_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_flash_0_csr_agent.m0/onchip_flash_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_flash_0_csr_agent.rf_source} {onchip_flash_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_flash_0_csr_agent_rsp_fifo.out} {onchip_flash_0_csr_agent.rf_sink} {avalon_streaming};add_connection {onchip_flash_0_csr_agent.rdata_fifo_src} {onchip_flash_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {onchip_flash_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/onchip_flash_0_csr_agent.cp} {qsys_mm.command};add_connection {onchip_flash_0_data_agent.m0} {onchip_flash_0_data_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_flash_0_data_agent.m0/onchip_flash_0_data_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_flash_0_data_agent.m0/onchip_flash_0_data_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_flash_0_data_agent.m0/onchip_flash_0_data_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_flash_0_data_agent.rf_source} {onchip_flash_0_data_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_flash_0_data_agent_rsp_fifo.out} {onchip_flash_0_data_agent.rf_sink} {avalon_streaming};add_connection {onchip_flash_0_data_agent.rdata_fifo_src} {onchip_flash_0_data_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {onchip_flash_0_data_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/onchip_flash_0_data_agent.cp} {qsys_mm.command};add_connection {nios_debug_mem_slave_agent.m0} {nios_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios_debug_mem_slave_agent.m0/nios_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios_debug_mem_slave_agent.m0/nios_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios_debug_mem_slave_agent.m0/nios_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios_debug_mem_slave_agent.rf_source} {nios_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios_debug_mem_slave_agent_rsp_fifo.out} {nios_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios_debug_mem_slave_agent.rdata_fifo_src} {nios_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {nios_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/nios_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {slide_pio_s1_agent.m0} {slide_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {slide_pio_s1_agent.m0/slide_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {slide_pio_s1_agent.m0/slide_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {slide_pio_s1_agent.m0/slide_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {slide_pio_s1_agent.rf_source} {slide_pio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {slide_pio_s1_agent_rsp_fifo.out} {slide_pio_s1_agent.rf_sink} {avalon_streaming};add_connection {slide_pio_s1_agent.rdata_fifo_src} {slide_pio_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {slide_pio_s1_agent_rdata_fifo.out} {slide_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {slide_pio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/slide_pio_s1_agent.cp} {qsys_mm.command};add_connection {timer_0_s1_agent.m0} {timer_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_0_s1_agent.rf_source} {timer_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_0_s1_agent_rsp_fifo.out} {timer_0_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_0_s1_agent.rdata_fifo_src} {timer_0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {timer_0_s1_agent_rdata_fifo.out} {timer_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {timer_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/timer_0_s1_agent.cp} {qsys_mm.command};add_connection {pio_0_s1_agent.m0} {pio_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_0_s1_agent.rf_source} {pio_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_0_s1_agent_rsp_fifo.out} {pio_0_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_0_s1_agent.rdata_fifo_src} {pio_0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {pio_0_s1_agent_rdata_fifo.out} {pio_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {pio_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/pio_0_s1_agent.cp} {qsys_mm.command};add_connection {modular_adc_0_sample_store_csr_agent.m0} {modular_adc_0_sample_store_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {modular_adc_0_sample_store_csr_agent.m0/modular_adc_0_sample_store_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {modular_adc_0_sample_store_csr_agent.m0/modular_adc_0_sample_store_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {modular_adc_0_sample_store_csr_agent.m0/modular_adc_0_sample_store_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {modular_adc_0_sample_store_csr_agent.rf_source} {modular_adc_0_sample_store_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {modular_adc_0_sample_store_csr_agent_rsp_fifo.out} {modular_adc_0_sample_store_csr_agent.rf_sink} {avalon_streaming};add_connection {modular_adc_0_sample_store_csr_agent.rdata_fifo_src} {modular_adc_0_sample_store_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {modular_adc_0_sample_store_csr_agent_rdata_fifo.out} {modular_adc_0_sample_store_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {modular_adc_0_sample_store_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/modular_adc_0_sample_store_csr_agent.cp} {qsys_mm.command};add_connection {modular_adc_0_sequencer_csr_agent.m0} {modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {modular_adc_0_sequencer_csr_agent.m0/modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {modular_adc_0_sequencer_csr_agent.m0/modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {modular_adc_0_sequencer_csr_agent.m0/modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {modular_adc_0_sequencer_csr_agent.rf_source} {modular_adc_0_sequencer_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {modular_adc_0_sequencer_csr_agent_rsp_fifo.out} {modular_adc_0_sequencer_csr_agent.rf_sink} {avalon_streaming};add_connection {modular_adc_0_sequencer_csr_agent.rdata_fifo_src} {modular_adc_0_sequencer_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {modular_adc_0_sequencer_csr_agent_rdata_fifo.out} {modular_adc_0_sequencer_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {modular_adc_0_sequencer_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/modular_adc_0_sequencer_csr_agent.cp} {qsys_mm.command};add_connection {nios_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {nios_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_0_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {sysid_qsys_0_control_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_0_control_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {onchip_flash_0_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {onchip_flash_0_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {onchip_flash_0_data_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {onchip_flash_0_data_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {nios_debug_mem_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {nios_debug_mem_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {slide_pio_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {slide_pio_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {timer_0_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {timer_0_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {pio_0_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {pio_0_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {modular_adc_0_sample_store_csr_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {modular_adc_0_sample_store_csr_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {modular_adc_0_sequencer_csr_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {modular_adc_0_sequencer_csr_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {router.src} {nios_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/nios_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {nios_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {nios_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios_data_master_limiter.rsp_src} {nios_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios_data_master_limiter.rsp_src/nios_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {nios_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios_instruction_master_limiter.rsp_src} {nios_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios_instruction_master_limiter.rsp_src/nios_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_005.sink1} {qsys_mm.command};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/crosser_003.in} {qsys_mm.command};add_connection {crosser_003.out} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/crosser_004.in} {qsys_mm.command};add_connection {crosser_004.out} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {crosser_004.out/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/crosser_005.in} {qsys_mm.command};add_connection {crosser_005.out} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {crosser_005.out/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {crosser_006.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/crosser_006.in} {qsys_mm.command};add_connection {crosser_006.out} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {crosser_006.out/cmd_mux_010.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_007.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_007.in} {qsys_mm.response};add_connection {crosser_007.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_007.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_008.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_008.in} {qsys_mm.response};add_connection {crosser_008.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_008.out/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_006.src0} {crosser_009.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/crosser_009.in} {qsys_mm.response};add_connection {crosser_009.out} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {crosser_009.out/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {crosser_010.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/crosser_010.in} {qsys_mm.response};add_connection {crosser_010.out} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {crosser_010.out/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {crosser_011.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/crosser_011.in} {qsys_mm.response};add_connection {crosser_011.out} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {crosser_011.out/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {crosser_012.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/crosser_012.in} {qsys_mm.response};add_connection {crosser_012.out} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {crosser_012.out/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {crosser_013.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/crosser_013.in} {qsys_mm.response};add_connection {crosser_013.out} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {crosser_013.out/rsp_mux.sink10} {qsys_mm.response};add_connection {nios_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {nios_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios_reset_reset_bridge.out_reset} {nios_data_master_translator.reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_instruction_master_translator.reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_flash_0_csr_translator.reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_flash_0_data_translator.reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_debug_mem_slave_translator.reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_data_master_agent.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_instruction_master_agent.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_flash_0_csr_agent.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_flash_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_flash_0_data_agent.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_flash_0_data_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_data_master_limiter.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_instruction_master_limiter.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_006.in_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_007.out_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_008.out_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_009.out_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_010.out_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_011.out_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_012.out_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_013.out_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sample_store_csr_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sequencer_csr_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sample_store_csr_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sample_store_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sample_store_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sequencer_csr_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sequencer_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sequencer_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser_006.out_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser_007.in_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser_008.in_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser_012.in_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser_013.in_clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {slide_pio_s1_translator.reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {timer_0_s1_translator.reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {pio_0_s1_translator.reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {slide_pio_s1_agent.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {slide_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {slide_pio_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {timer_0_s1_agent.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {timer_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {timer_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {pio_0_s1_agent.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {pio_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {pio_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {crosser_009.in_clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {crosser_010.in_clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {crosser_011.in_clk_reset} {reset};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_data_master_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_instruction_master_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_flash_0_csr_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_flash_0_data_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_debug_mem_slave_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_data_master_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_instruction_master_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_flash_0_csr_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_flash_0_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_flash_0_data_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_flash_0_data_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_debug_mem_slave_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_data_master_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_instruction_master_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_006.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_007.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_008.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_009.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_010.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_011.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_012.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_013.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {sysid_qsys_0_control_slave_translator.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sample_store_csr_translator.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sequencer_csr_translator.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sample_store_csr_agent.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sample_store_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sample_store_csr_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sequencer_csr_agent.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sequencer_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sequencer_csr_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser_006.out_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser_007.in_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser_008.in_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser_012.in_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser_013.in_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {jtag_uart_0_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {slide_pio_s1_translator.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {timer_0_s1_translator.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {pio_0_s1_translator.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {slide_pio_s1_agent.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {slide_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {slide_pio_s1_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {timer_0_s1_agent.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {timer_0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {timer_0_s1_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {pio_0_s1_agent.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {pio_0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {pio_0_s1_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {crosser_009.in_clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {crosser_010.in_clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {crosser_011.in_clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {slide_pio_reset_reset_bridge.clk} {clock};add_interface {altpll_0_c0} {clock} {slave};set_interface_property {altpll_0_c0} {EXPORT_OF} {altpll_0_c0_clock_bridge.in_clk};add_interface {altpll_0_c2} {clock} {slave};set_interface_property {altpll_0_c2} {EXPORT_OF} {altpll_0_c2_clock_bridge.in_clk};add_interface {altpll_0_c3} {clock} {slave};set_interface_property {altpll_0_c3} {EXPORT_OF} {altpll_0_c3_clock_bridge.in_clk};add_interface {jtag_uart_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_uart_0_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_uart_0_reset_reset_bridge.in_reset};add_interface {nios_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios_reset_reset_bridge_in_reset} {EXPORT_OF} {nios_reset_reset_bridge.in_reset};add_interface {slide_pio_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {slide_pio_reset_reset_bridge_in_reset} {EXPORT_OF} {slide_pio_reset_reset_bridge.in_reset};add_interface {nios_data_master} {avalon} {slave};set_interface_property {nios_data_master} {EXPORT_OF} {nios_data_master_translator.avalon_anti_master_0};add_interface {nios_instruction_master} {avalon} {slave};set_interface_property {nios_instruction_master} {EXPORT_OF} {nios_instruction_master_translator.avalon_anti_master_0};add_interface {jtag_uart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_0_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {modular_adc_0_sample_store_csr} {avalon} {master};set_interface_property {modular_adc_0_sample_store_csr} {EXPORT_OF} {modular_adc_0_sample_store_csr_translator.avalon_anti_slave_0};add_interface {modular_adc_0_sequencer_csr} {avalon} {master};set_interface_property {modular_adc_0_sequencer_csr} {EXPORT_OF} {modular_adc_0_sequencer_csr_translator.avalon_anti_slave_0};add_interface {nios_debug_mem_slave} {avalon} {master};set_interface_property {nios_debug_mem_slave} {EXPORT_OF} {nios_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {onchip_flash_0_csr} {avalon} {master};set_interface_property {onchip_flash_0_csr} {EXPORT_OF} {onchip_flash_0_csr_translator.avalon_anti_slave_0};add_interface {onchip_flash_0_data} {avalon} {master};set_interface_property {onchip_flash_0_data} {EXPORT_OF} {onchip_flash_0_data_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};add_interface {pio_0_s1} {avalon} {master};set_interface_property {pio_0_s1} {EXPORT_OF} {pio_0_s1_translator.avalon_anti_slave_0};add_interface {slide_pio_s1} {avalon} {master};set_interface_property {slide_pio_s1} {EXPORT_OF} {slide_pio_s1_translator.avalon_anti_slave_0};add_interface {sysid_qsys_0_control_slave} {avalon} {master};set_interface_property {sysid_qsys_0_control_slave} {EXPORT_OF} {sysid_qsys_0_control_slave_translator.avalon_anti_slave_0};add_interface {timer_0_s1} {avalon} {master};set_interface_property {timer_0_s1} {EXPORT_OF} {timer_0_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.jtag_uart_0.avalon_jtag_slave} {0};set_module_assignment {interconnect_id.modular_adc_0.sample_store_csr} {1};set_module_assignment {interconnect_id.modular_adc_0.sequencer_csr} {2};set_module_assignment {interconnect_id.nios.data_master} {0};set_module_assignment {interconnect_id.nios.debug_mem_slave} {3};set_module_assignment {interconnect_id.nios.instruction_master} {1};set_module_assignment {interconnect_id.onchip_flash_0.csr} {4};set_module_assignment {interconnect_id.onchip_flash_0.data} {5};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {6};set_module_assignment {interconnect_id.pio_0.s1} {7};set_module_assignment {interconnect_id.slide_pio.s1} {8};set_module_assignment {interconnect_id.sysid_qsys_0.control_slave} {9};set_module_assignment {interconnect_id.timer_0.s1} {10};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=23,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=10000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=10000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=80000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=80000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=6,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=80000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=12,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=80000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=40000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=40000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=40000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=7,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=10000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=10000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000090&quot;
   end=&quot;0x00000000000000098&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sysid_qsys_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000000a0&quot;
   end=&quot;0x000000000000000a8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_flash_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000400000&quot;
   end=&quot;0x00000000000400008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_flash_0_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000200000&quot;
   end=&quot;0x00000000000400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;nios_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;slide_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;modular_adc_0_sample_store_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000080&quot;
   end=&quot;0x00000000000000088&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=79,PKT_ADDR_SIDEBAND_L=79,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BURST_TYPE_H=78,PKT_BURST_TYPE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_CACHE_H=98,PKT_CACHE_L=95,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=80,PKT_DATA_SIDEBAND_L=80,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_QOS_H=82,PKT_QOS_L=82,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_COMPRESSED_READ=59,PKT_TRANS_EXCLUSIVE=64,PKT_TRANS_LOCK=63,PKT_TRANS_POSTED=60,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_flash_0_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000200000&quot;
   end=&quot;0x00000000000400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;nios_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=79,PKT_ADDR_SIDEBAND_L=79,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BURST_TYPE_H=78,PKT_BURST_TYPE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_CACHE_H=98,PKT_CACHE_L=95,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=80,PKT_DATA_SIDEBAND_L=80,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_QOS_H=82,PKT_QOS_L=82,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_COMPRESSED_READ=59,PKT_TRANS_EXCLUSIVE=64,PKT_TRANS_LOCK=63,PKT_TRANS_POSTED=60,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=59,PKT_TRANS_LOCK=63,PKT_TRANS_POSTED=60,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=59,PKT_TRANS_LOCK=63,PKT_TRANS_POSTED=60,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=59,PKT_TRANS_LOCK=63,PKT_TRANS_POSTED=60,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=32,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=59,PKT_TRANS_LOCK=63,PKT_TRANS_POSTED=60,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=59,PKT_TRANS_LOCK=63,PKT_TRANS_POSTED=60,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=59,PKT_TRANS_LOCK=63,PKT_TRANS_POSTED=60,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=59,PKT_TRANS_LOCK=63,PKT_TRANS_POSTED=60,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=59,PKT_TRANS_LOCK=63,PKT_TRANS_POSTED=60,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=59,PKT_TRANS_LOCK=63,PKT_TRANS_POSTED=60,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=59,PKT_TRANS_LOCK=63,PKT_TRANS_POSTED=60,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=59,PKT_TRANS_LOCK=63,PKT_TRANS_POSTED=60,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=00100000000,00010000000,00001000000,10000000000,00000000001,00000000010,01000000000,00000010000,00000100000,00000001000,00000000100,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=7,10,8,2,0,9,1,3,6,5,4,END_ADDRESS=0x10,0x40,0x50,0x88,0x98,0xa8,0x400,0x1000,0x8000,0x400000,0x400008,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=7:00100000000:0x0:0x10:both:1:0:0:1,10:00010000000:0x20:0x40:both:1:0:0:1,8:00001000000:0x40:0x50:both:1:0:0:1,2:10000000000:0x80:0x88:both:1:0:0:1,0:00000000001:0x90:0x98:both:1:0:0:1,9:00000000010:0xa0:0xa8:read:1:0:0:1,1:01000000000:0x200:0x400:both:1:0:0:1,3:00000010000:0x800:0x1000:both:1:0:0:1,6:00000100000:0x4000:0x8000:both:1:0:0:1,5:00000001000:0x200000:0x400000:both:1:0:0:1,4:00000000100:0x400000:0x400008:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x40,0x80,0x90,0xa0,0x200,0x800,0x4000,0x200000,0x400000,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,both,both,both,both,read,both,both,both,both,both)(altera_merlin_router:18.1:CHANNEL_ID=010,100,001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,6,5,END_ADDRESS=0x1000,0x8000,0x400000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=3:010:0x800:0x1000:both:1:0:0:1,6:100:0x4000:0x8000:both:1:0:0:1,5:001:0x200000:0x400000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x800,0x4000,0x200000,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=6,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_POSTED=60,PKT_TRANS_WRITE=61,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=11)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_POSTED=60,PKT_TRANS_WRITE=61,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=11)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=80000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=11,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=11)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=80000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=11)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=10000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=10000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=80000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=80000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=80000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=80000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=40000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=40000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=40000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=10000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=10000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=11,PIPELINE_ARB=0,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=80000000,AUTO_OUT_CLK_CLOCK_RATE=10000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=11,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=80000000,AUTO_OUT_CLK_CLOCK_RATE=10000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=11,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=80000000,AUTO_OUT_CLK_CLOCK_RATE=40000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=11,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=80000000,AUTO_OUT_CLK_CLOCK_RATE=40000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=11,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=80000000,AUTO_OUT_CLK_CLOCK_RATE=40000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=11,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=80000000,AUTO_OUT_CLK_CLOCK_RATE=10000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=11,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=80000000,AUTO_OUT_CLK_CLOCK_RATE=10000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=11,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=10000000,AUTO_OUT_CLK_CLOCK_RATE=80000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=11,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=10000000,AUTO_OUT_CLK_CLOCK_RATE=80000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=11,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=40000000,AUTO_OUT_CLK_CLOCK_RATE=80000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=11,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=40000000,AUTO_OUT_CLK_CLOCK_RATE=80000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=11,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=40000000,AUTO_OUT_CLK_CLOCK_RATE=80000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=11,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=10000000,AUTO_OUT_CLK_CLOCK_RATE=80000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=11,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=10000000,AUTO_OUT_CLK_CLOCK_RATE=80000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=11,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=80000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=10000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=40000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=80000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=10000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=40000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="core:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="core_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {nios_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios_data_master_translator} {AV_ADDRESS_W} {23};set_instance_parameter_value {nios_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_data_master_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {nios_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_data_master_translator} {SYNC_RESET} {0};add_instance {nios_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios_instruction_master_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {nios_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_instruction_master_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {nios_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_instruction_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_qsys_0_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_flash_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_flash_0_data_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_READLATENCY} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READ} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_debug_mem_slave_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {nios_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {slide_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {slide_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {slide_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {slide_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {slide_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {slide_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {slide_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {slide_pio_s1_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {slide_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {slide_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {slide_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {slide_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {slide_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {slide_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {slide_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {slide_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {slide_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {slide_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {slide_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {slide_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {slide_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {slide_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {slide_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {slide_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {slide_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {timer_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {pio_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {modular_adc_0_sample_store_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_READLATENCY} {2};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_READ} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {modular_adc_0_sequencer_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READ} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios_data_master_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {nios_data_master_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {nios_data_master_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {nios_data_master_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {nios_data_master_agent} {PKT_QOS_H} {82};set_instance_parameter_value {nios_data_master_agent} {PKT_QOS_L} {82};set_instance_parameter_value {nios_data_master_agent} {PKT_DATA_SIDEBAND_H} {80};set_instance_parameter_value {nios_data_master_agent} {PKT_DATA_SIDEBAND_L} {80};set_instance_parameter_value {nios_data_master_agent} {PKT_ADDR_SIDEBAND_H} {79};set_instance_parameter_value {nios_data_master_agent} {PKT_ADDR_SIDEBAND_L} {79};set_instance_parameter_value {nios_data_master_agent} {PKT_BURST_TYPE_H} {78};set_instance_parameter_value {nios_data_master_agent} {PKT_BURST_TYPE_L} {77};set_instance_parameter_value {nios_data_master_agent} {PKT_CACHE_H} {98};set_instance_parameter_value {nios_data_master_agent} {PKT_CACHE_L} {95};set_instance_parameter_value {nios_data_master_agent} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {nios_data_master_agent} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {nios_data_master_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {nios_data_master_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {nios_data_master_agent} {PKT_TRANS_EXCLUSIVE} {64};set_instance_parameter_value {nios_data_master_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {nios_data_master_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {nios_data_master_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {nios_data_master_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {nios_data_master_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {nios_data_master_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {nios_data_master_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {nios_data_master_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {nios_data_master_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {nios_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {nios_data_master_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {nios_data_master_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {nios_data_master_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {nios_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_data_master_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {nios_data_master_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {nios_data_master_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {nios_data_master_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {nios_data_master_agent} {ST_DATA_W} {104};set_instance_parameter_value {nios_data_master_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000090&quot;
   end=&quot;0x00000000000000098&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sysid_qsys_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000000a0&quot;
   end=&quot;0x000000000000000a8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_flash_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000400000&quot;
   end=&quot;0x00000000000400008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_flash_0_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000200000&quot;
   end=&quot;0x00000000000400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;nios_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;slide_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;modular_adc_0_sample_store_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000080&quot;
   end=&quot;0x00000000000000088&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios_data_master_agent} {ID} {0};set_instance_parameter_value {nios_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {nios_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {nios_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {nios_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {nios_instruction_master_agent} {PKT_QOS_H} {82};set_instance_parameter_value {nios_instruction_master_agent} {PKT_QOS_L} {82};set_instance_parameter_value {nios_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {80};set_instance_parameter_value {nios_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {80};set_instance_parameter_value {nios_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {79};set_instance_parameter_value {nios_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {79};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BURST_TYPE_H} {78};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BURST_TYPE_L} {77};set_instance_parameter_value {nios_instruction_master_agent} {PKT_CACHE_H} {98};set_instance_parameter_value {nios_instruction_master_agent} {PKT_CACHE_L} {95};set_instance_parameter_value {nios_instruction_master_agent} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {nios_instruction_master_agent} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {nios_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {64};set_instance_parameter_value {nios_instruction_master_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {nios_instruction_master_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {nios_instruction_master_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {nios_instruction_master_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {nios_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {nios_instruction_master_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {nios_instruction_master_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {nios_instruction_master_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {nios_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_instruction_master_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {nios_instruction_master_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {nios_instruction_master_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {nios_instruction_master_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {nios_instruction_master_agent} {ST_DATA_W} {104};set_instance_parameter_value {nios_instruction_master_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_flash_0_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000200000&quot;
   end=&quot;0x00000000000400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;nios_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_DATA_W} {104};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_qsys_0_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ST_DATA_W} {104};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ID} {9};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_qsys_0_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_qsys_0_control_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_flash_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_flash_0_csr_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {onchip_flash_0_csr_agent} {ST_DATA_W} {104};set_instance_parameter_value {onchip_flash_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_flash_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_flash_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_flash_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_flash_0_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_flash_0_csr_agent} {ID} {4};set_instance_parameter_value {onchip_flash_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {ECC_ENABLE} {0};add_instance {onchip_flash_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_flash_0_data_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_flash_0_data_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {onchip_flash_0_data_agent} {ST_DATA_W} {104};set_instance_parameter_value {onchip_flash_0_data_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_flash_0_data_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_flash_0_data_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_flash_0_data_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {onchip_flash_0_data_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_flash_0_data_agent} {ID} {5};set_instance_parameter_value {onchip_flash_0_data_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {ECC_ENABLE} {0};add_instance {onchip_flash_0_data_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {nios_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios_debug_mem_slave_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios_debug_mem_slave_agent} {ST_DATA_W} {104};set_instance_parameter_value {nios_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios_debug_mem_slave_agent} {ID} {3};set_instance_parameter_value {nios_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {104};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {6};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {slide_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {slide_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {slide_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {slide_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {slide_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {slide_pio_s1_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {slide_pio_s1_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {slide_pio_s1_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {slide_pio_s1_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {slide_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {slide_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {slide_pio_s1_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {slide_pio_s1_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {slide_pio_s1_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {slide_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {slide_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {slide_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {slide_pio_s1_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {slide_pio_s1_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {slide_pio_s1_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {slide_pio_s1_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {slide_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {slide_pio_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {slide_pio_s1_agent} {ST_DATA_W} {104};set_instance_parameter_value {slide_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {slide_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {slide_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {slide_pio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {slide_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {slide_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {slide_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {slide_pio_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {slide_pio_s1_agent} {ID} {8};set_instance_parameter_value {slide_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {slide_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {slide_pio_s1_agent} {ECC_ENABLE} {0};add_instance {slide_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {slide_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {slide_pio_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {slide_pio_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {timer_0_s1_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {timer_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_0_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {timer_0_s1_agent} {ST_DATA_W} {104};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_0_s1_agent} {ID} {10};set_instance_parameter_value {timer_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {ECC_ENABLE} {0};add_instance {timer_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {pio_0_s1_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {pio_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_0_s1_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {pio_0_s1_agent} {ST_DATA_W} {104};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {pio_0_s1_agent} {ID} {7};set_instance_parameter_value {pio_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {ECC_ENABLE} {0};add_instance {pio_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {modular_adc_0_sample_store_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {ST_DATA_W} {104};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {ID} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent} {ECC_ENABLE} {0};add_instance {modular_adc_0_sample_store_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {modular_adc_0_sample_store_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_adc_0_sample_store_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {modular_adc_0_sequencer_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURST_SIZE_H} {76};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURST_SIZE_L} {74};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BEGIN_BURST} {81};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURSTWRAP_H} {73};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_SRC_ID_H} {86};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_SRC_ID_L} {83};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DEST_ID_L} {87};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ST_CHANNEL_W} {11};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ST_DATA_W} {104};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ID} {2};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ECC_ENABLE} {0};add_instance {modular_adc_0_sequencer_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {modular_adc_0_sequencer_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {7 10 8 2 0 9 1 3 6 5 4 };set_instance_parameter_value {router} {CHANNEL_ID} {00100000000 00010000000 00001000000 10000000000 00000000001 00000000010 01000000000 00000010000 00000100000 00000001000 00000000100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both read both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20 0x40 0x80 0x90 0xa0 0x200 0x800 0x4000 0x200000 0x400000 };set_instance_parameter_value {router} {END_ADDRESS} {0x10 0x40 0x50 0x88 0x98 0xa8 0x400 0x1000 0x8000 0x400000 0x400008 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {58};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router} {PKT_TRANS_READ} {62};set_instance_parameter_value {router} {ST_DATA_W} {104};set_instance_parameter_value {router} {ST_CHANNEL_W} {11};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {5};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {3 6 5 };set_instance_parameter_value {router_001} {CHANNEL_ID} {010 100 001 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x800 0x4000 0x200000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1000 0x8000 0x400000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {58};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_001} {ST_DATA_W} {104};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {58};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_002} {ST_DATA_W} {104};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {58};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_003} {ST_DATA_W} {104};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {58};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_004} {ST_DATA_W} {104};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {58};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_005} {ST_DATA_W} {104};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {58};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_006} {ST_DATA_W} {104};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {58};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_007} {ST_DATA_W} {104};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {58};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_008} {ST_DATA_W} {104};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {58};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_009} {ST_DATA_W} {104};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {58};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_010} {ST_DATA_W} {104};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {58};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_011} {ST_DATA_W} {104};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {58};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {87};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_012} {ST_DATA_W} {104};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {11};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {nios_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios_data_master_limiter} {PKT_DEST_ID_H} {90};set_instance_parameter_value {nios_data_master_limiter} {PKT_DEST_ID_L} {87};set_instance_parameter_value {nios_data_master_limiter} {PKT_SRC_ID_H} {86};set_instance_parameter_value {nios_data_master_limiter} {PKT_SRC_ID_L} {83};set_instance_parameter_value {nios_data_master_limiter} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {nios_data_master_limiter} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {nios_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_data_master_limiter} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {nios_data_master_limiter} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {nios_data_master_limiter} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {nios_data_master_limiter} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {nios_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {6};set_instance_parameter_value {nios_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios_data_master_limiter} {ST_DATA_W} {104};set_instance_parameter_value {nios_data_master_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios_data_master_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {nios_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_data_master_limiter} {REORDER} {0};add_instance {nios_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_DEST_ID_H} {90};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_DEST_ID_L} {87};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_SRC_ID_H} {86};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_SRC_ID_L} {83};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_THREAD_ID_H} {91};set_instance_parameter_value {nios_instruction_master_limiter} {PKT_THREAD_ID_L} {91};set_instance_parameter_value {nios_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {nios_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios_instruction_master_limiter} {ST_DATA_W} {104};set_instance_parameter_value {nios_instruction_master_limiter} {ST_CHANNEL_W} {11};set_instance_parameter_value {nios_instruction_master_limiter} {VALID_WIDTH} {11};set_instance_parameter_value {nios_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_instruction_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {104};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {11};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {104};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {11};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {104};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {104};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {104};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {11};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {104};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {11};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {104};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_006} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_006} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_006} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_006} {USE_PACKETS} {1};set_instance_parameter_value {crosser_006} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_006} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_006} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_006} {USE_ERROR} {0};set_instance_parameter_value {crosser_006} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_006} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_007} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_007} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_007} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_007} {USE_PACKETS} {1};set_instance_parameter_value {crosser_007} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_007} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_007} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_007} {USE_ERROR} {0};set_instance_parameter_value {crosser_007} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_007} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_008} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_008} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_008} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_008} {USE_PACKETS} {1};set_instance_parameter_value {crosser_008} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_008} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_008} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_008} {USE_ERROR} {0};set_instance_parameter_value {crosser_008} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_008} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_008} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_008} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_009} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_009} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_009} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_009} {USE_PACKETS} {1};set_instance_parameter_value {crosser_009} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_009} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_009} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_009} {USE_ERROR} {0};set_instance_parameter_value {crosser_009} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_009} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_009} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_009} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_010} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_010} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_010} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_010} {USE_PACKETS} {1};set_instance_parameter_value {crosser_010} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_010} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_010} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_010} {USE_ERROR} {0};set_instance_parameter_value {crosser_010} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_010} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_010} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_010} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_011} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_011} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_011} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_011} {USE_PACKETS} {1};set_instance_parameter_value {crosser_011} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_011} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_011} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_011} {USE_ERROR} {0};set_instance_parameter_value {crosser_011} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_011} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_011} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_011} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_012} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_012} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_012} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_012} {USE_PACKETS} {1};set_instance_parameter_value {crosser_012} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_012} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_012} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_012} {USE_ERROR} {0};set_instance_parameter_value {crosser_012} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_012} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_012} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_012} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_013} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_013} {DATA_WIDTH} {104};set_instance_parameter_value {crosser_013} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {crosser_013} {USE_PACKETS} {1};set_instance_parameter_value {crosser_013} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_013} {CHANNEL_WIDTH} {11};set_instance_parameter_value {crosser_013} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_013} {USE_ERROR} {0};set_instance_parameter_value {crosser_013} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_013} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_013} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_013} {USE_OUTPUT_PIPELINE} {0};add_instance {nios_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_uart_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {slide_pio_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {slide_pio_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {slide_pio_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {slide_pio_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {slide_pio_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_0_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {80000000};set_instance_parameter_value {altpll_0_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altpll_0_c3_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c3_clock_bridge} {EXPLICIT_CLOCK_RATE} {10000000};set_instance_parameter_value {altpll_0_c3_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altpll_0_c2_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c2_clock_bridge} {EXPLICIT_CLOCK_RATE} {40000000};set_instance_parameter_value {altpll_0_c2_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios_data_master_translator.avalon_universal_master_0} {nios_data_master_agent.av} {avalon};set_connection_parameter_value {nios_data_master_translator.avalon_universal_master_0/nios_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios_data_master_translator.avalon_universal_master_0/nios_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios_data_master_translator.avalon_universal_master_0/nios_data_master_agent.av} {defaultConnection} {false};add_connection {nios_instruction_master_translator.avalon_universal_master_0} {nios_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios_instruction_master_translator.avalon_universal_master_0/nios_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios_instruction_master_translator.avalon_universal_master_0/nios_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios_instruction_master_translator.avalon_universal_master_0/nios_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.m0} {jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rf_source} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {sysid_qsys_0_control_slave_agent.m0} {sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_qsys_0_control_slave_agent.rf_source} {sysid_qsys_0_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent_rsp_fifo.out} {sysid_qsys_0_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent.rdata_fifo_src} {sysid_qsys_0_control_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent_rdata_fifo.out} {sysid_qsys_0_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {sysid_qsys_0_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sysid_qsys_0_control_slave_agent.cp} {qsys_mm.command};add_connection {onchip_flash_0_csr_agent.m0} {onchip_flash_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_flash_0_csr_agent.m0/onchip_flash_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_flash_0_csr_agent.m0/onchip_flash_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_flash_0_csr_agent.m0/onchip_flash_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_flash_0_csr_agent.rf_source} {onchip_flash_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_flash_0_csr_agent_rsp_fifo.out} {onchip_flash_0_csr_agent.rf_sink} {avalon_streaming};add_connection {onchip_flash_0_csr_agent.rdata_fifo_src} {onchip_flash_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {onchip_flash_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/onchip_flash_0_csr_agent.cp} {qsys_mm.command};add_connection {onchip_flash_0_data_agent.m0} {onchip_flash_0_data_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_flash_0_data_agent.m0/onchip_flash_0_data_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_flash_0_data_agent.m0/onchip_flash_0_data_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_flash_0_data_agent.m0/onchip_flash_0_data_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_flash_0_data_agent.rf_source} {onchip_flash_0_data_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_flash_0_data_agent_rsp_fifo.out} {onchip_flash_0_data_agent.rf_sink} {avalon_streaming};add_connection {onchip_flash_0_data_agent.rdata_fifo_src} {onchip_flash_0_data_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {onchip_flash_0_data_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/onchip_flash_0_data_agent.cp} {qsys_mm.command};add_connection {nios_debug_mem_slave_agent.m0} {nios_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios_debug_mem_slave_agent.m0/nios_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios_debug_mem_slave_agent.m0/nios_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios_debug_mem_slave_agent.m0/nios_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios_debug_mem_slave_agent.rf_source} {nios_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios_debug_mem_slave_agent_rsp_fifo.out} {nios_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios_debug_mem_slave_agent.rdata_fifo_src} {nios_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {nios_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/nios_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {slide_pio_s1_agent.m0} {slide_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {slide_pio_s1_agent.m0/slide_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {slide_pio_s1_agent.m0/slide_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {slide_pio_s1_agent.m0/slide_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {slide_pio_s1_agent.rf_source} {slide_pio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {slide_pio_s1_agent_rsp_fifo.out} {slide_pio_s1_agent.rf_sink} {avalon_streaming};add_connection {slide_pio_s1_agent.rdata_fifo_src} {slide_pio_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {slide_pio_s1_agent_rdata_fifo.out} {slide_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {slide_pio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/slide_pio_s1_agent.cp} {qsys_mm.command};add_connection {timer_0_s1_agent.m0} {timer_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_0_s1_agent.rf_source} {timer_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_0_s1_agent_rsp_fifo.out} {timer_0_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_0_s1_agent.rdata_fifo_src} {timer_0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {timer_0_s1_agent_rdata_fifo.out} {timer_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {timer_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/timer_0_s1_agent.cp} {qsys_mm.command};add_connection {pio_0_s1_agent.m0} {pio_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_0_s1_agent.rf_source} {pio_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_0_s1_agent_rsp_fifo.out} {pio_0_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_0_s1_agent.rdata_fifo_src} {pio_0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {pio_0_s1_agent_rdata_fifo.out} {pio_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {pio_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/pio_0_s1_agent.cp} {qsys_mm.command};add_connection {modular_adc_0_sample_store_csr_agent.m0} {modular_adc_0_sample_store_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {modular_adc_0_sample_store_csr_agent.m0/modular_adc_0_sample_store_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {modular_adc_0_sample_store_csr_agent.m0/modular_adc_0_sample_store_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {modular_adc_0_sample_store_csr_agent.m0/modular_adc_0_sample_store_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {modular_adc_0_sample_store_csr_agent.rf_source} {modular_adc_0_sample_store_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {modular_adc_0_sample_store_csr_agent_rsp_fifo.out} {modular_adc_0_sample_store_csr_agent.rf_sink} {avalon_streaming};add_connection {modular_adc_0_sample_store_csr_agent.rdata_fifo_src} {modular_adc_0_sample_store_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {modular_adc_0_sample_store_csr_agent_rdata_fifo.out} {modular_adc_0_sample_store_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {modular_adc_0_sample_store_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/modular_adc_0_sample_store_csr_agent.cp} {qsys_mm.command};add_connection {modular_adc_0_sequencer_csr_agent.m0} {modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {modular_adc_0_sequencer_csr_agent.m0/modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {modular_adc_0_sequencer_csr_agent.m0/modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {modular_adc_0_sequencer_csr_agent.m0/modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {modular_adc_0_sequencer_csr_agent.rf_source} {modular_adc_0_sequencer_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {modular_adc_0_sequencer_csr_agent_rsp_fifo.out} {modular_adc_0_sequencer_csr_agent.rf_sink} {avalon_streaming};add_connection {modular_adc_0_sequencer_csr_agent.rdata_fifo_src} {modular_adc_0_sequencer_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {modular_adc_0_sequencer_csr_agent_rdata_fifo.out} {modular_adc_0_sequencer_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {modular_adc_0_sequencer_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/modular_adc_0_sequencer_csr_agent.cp} {qsys_mm.command};add_connection {nios_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {nios_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_0_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {sysid_qsys_0_control_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_0_control_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {onchip_flash_0_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {onchip_flash_0_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {onchip_flash_0_data_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {onchip_flash_0_data_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {nios_debug_mem_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {nios_debug_mem_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {slide_pio_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {slide_pio_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {timer_0_s1_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {timer_0_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {pio_0_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {pio_0_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {modular_adc_0_sample_store_csr_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {modular_adc_0_sample_store_csr_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {modular_adc_0_sequencer_csr_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {modular_adc_0_sequencer_csr_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {router.src} {nios_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/nios_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {nios_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {nios_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios_data_master_limiter.rsp_src} {nios_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios_data_master_limiter.rsp_src/nios_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {nios_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios_instruction_master_limiter.rsp_src} {nios_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios_instruction_master_limiter.rsp_src/nios_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_005.sink1} {qsys_mm.command};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/crosser_003.in} {qsys_mm.command};add_connection {crosser_003.out} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/crosser_004.in} {qsys_mm.command};add_connection {crosser_004.out} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {crosser_004.out/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/crosser_005.in} {qsys_mm.command};add_connection {crosser_005.out} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {crosser_005.out/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {crosser_006.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/crosser_006.in} {qsys_mm.command};add_connection {crosser_006.out} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {crosser_006.out/cmd_mux_010.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_007.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_007.in} {qsys_mm.response};add_connection {crosser_007.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_007.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_008.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_008.in} {qsys_mm.response};add_connection {crosser_008.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_008.out/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_006.src0} {crosser_009.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/crosser_009.in} {qsys_mm.response};add_connection {crosser_009.out} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {crosser_009.out/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {crosser_010.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/crosser_010.in} {qsys_mm.response};add_connection {crosser_010.out} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {crosser_010.out/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {crosser_011.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/crosser_011.in} {qsys_mm.response};add_connection {crosser_011.out} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {crosser_011.out/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {crosser_012.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/crosser_012.in} {qsys_mm.response};add_connection {crosser_012.out} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {crosser_012.out/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {crosser_013.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/crosser_013.in} {qsys_mm.response};add_connection {crosser_013.out} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {crosser_013.out/rsp_mux.sink10} {qsys_mm.response};add_connection {nios_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {nios_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios_reset_reset_bridge.out_reset} {nios_data_master_translator.reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_instruction_master_translator.reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_flash_0_csr_translator.reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_flash_0_data_translator.reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_debug_mem_slave_translator.reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_data_master_agent.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_instruction_master_agent.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_flash_0_csr_agent.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_flash_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_flash_0_data_agent.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_flash_0_data_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_data_master_limiter.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {nios_instruction_master_limiter.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_006.in_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_007.out_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_008.out_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_009.out_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_010.out_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_011.out_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_012.out_clk_reset} {reset};add_connection {nios_reset_reset_bridge.out_reset} {crosser_013.out_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sample_store_csr_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sequencer_csr_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sample_store_csr_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sample_store_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sample_store_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sequencer_csr_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sequencer_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {modular_adc_0_sequencer_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser_006.out_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser_007.in_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser_008.in_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser_012.in_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {crosser_013.in_clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {slide_pio_s1_translator.reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {timer_0_s1_translator.reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {pio_0_s1_translator.reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {slide_pio_s1_agent.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {slide_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {slide_pio_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {timer_0_s1_agent.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {timer_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {timer_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {pio_0_s1_agent.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {pio_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {pio_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {crosser_009.in_clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {crosser_010.in_clk_reset} {reset};add_connection {slide_pio_reset_reset_bridge.out_reset} {crosser_011.in_clk_reset} {reset};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_data_master_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_instruction_master_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_flash_0_csr_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_flash_0_data_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_debug_mem_slave_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_data_master_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_instruction_master_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_flash_0_csr_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_flash_0_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_flash_0_data_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_flash_0_data_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_debug_mem_slave_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_data_master_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_instruction_master_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_006.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_007.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_008.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_009.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_010.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_011.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_012.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_013.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {nios_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {sysid_qsys_0_control_slave_translator.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sample_store_csr_translator.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sequencer_csr_translator.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sample_store_csr_agent.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sample_store_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sample_store_csr_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sequencer_csr_agent.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sequencer_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {modular_adc_0_sequencer_csr_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser_006.out_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser_007.in_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser_008.in_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser_012.in_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {crosser_013.in_clk} {clock};add_connection {altpll_0_c3_clock_bridge.out_clk} {jtag_uart_0_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {slide_pio_s1_translator.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {timer_0_s1_translator.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {pio_0_s1_translator.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {slide_pio_s1_agent.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {slide_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {slide_pio_s1_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {timer_0_s1_agent.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {timer_0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {timer_0_s1_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {pio_0_s1_agent.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {pio_0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {pio_0_s1_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {crosser_009.in_clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {crosser_010.in_clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {crosser_011.in_clk} {clock};add_connection {altpll_0_c2_clock_bridge.out_clk} {slide_pio_reset_reset_bridge.clk} {clock};add_interface {altpll_0_c0} {clock} {slave};set_interface_property {altpll_0_c0} {EXPORT_OF} {altpll_0_c0_clock_bridge.in_clk};add_interface {altpll_0_c2} {clock} {slave};set_interface_property {altpll_0_c2} {EXPORT_OF} {altpll_0_c2_clock_bridge.in_clk};add_interface {altpll_0_c3} {clock} {slave};set_interface_property {altpll_0_c3} {EXPORT_OF} {altpll_0_c3_clock_bridge.in_clk};add_interface {jtag_uart_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_uart_0_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_uart_0_reset_reset_bridge.in_reset};add_interface {nios_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios_reset_reset_bridge_in_reset} {EXPORT_OF} {nios_reset_reset_bridge.in_reset};add_interface {slide_pio_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {slide_pio_reset_reset_bridge_in_reset} {EXPORT_OF} {slide_pio_reset_reset_bridge.in_reset};add_interface {nios_data_master} {avalon} {slave};set_interface_property {nios_data_master} {EXPORT_OF} {nios_data_master_translator.avalon_anti_master_0};add_interface {nios_instruction_master} {avalon} {slave};set_interface_property {nios_instruction_master} {EXPORT_OF} {nios_instruction_master_translator.avalon_anti_master_0};add_interface {jtag_uart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_0_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {modular_adc_0_sample_store_csr} {avalon} {master};set_interface_property {modular_adc_0_sample_store_csr} {EXPORT_OF} {modular_adc_0_sample_store_csr_translator.avalon_anti_slave_0};add_interface {modular_adc_0_sequencer_csr} {avalon} {master};set_interface_property {modular_adc_0_sequencer_csr} {EXPORT_OF} {modular_adc_0_sequencer_csr_translator.avalon_anti_slave_0};add_interface {nios_debug_mem_slave} {avalon} {master};set_interface_property {nios_debug_mem_slave} {EXPORT_OF} {nios_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {onchip_flash_0_csr} {avalon} {master};set_interface_property {onchip_flash_0_csr} {EXPORT_OF} {onchip_flash_0_csr_translator.avalon_anti_slave_0};add_interface {onchip_flash_0_data} {avalon} {master};set_interface_property {onchip_flash_0_data} {EXPORT_OF} {onchip_flash_0_data_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};add_interface {pio_0_s1} {avalon} {master};set_interface_property {pio_0_s1} {EXPORT_OF} {pio_0_s1_translator.avalon_anti_slave_0};add_interface {slide_pio_s1} {avalon} {master};set_interface_property {slide_pio_s1} {EXPORT_OF} {slide_pio_s1_translator.avalon_anti_slave_0};add_interface {sysid_qsys_0_control_slave} {avalon} {master};set_interface_property {sysid_qsys_0_control_slave} {EXPORT_OF} {sysid_qsys_0_control_slave_translator.avalon_anti_slave_0};add_interface {timer_0_s1} {avalon} {master};set_interface_property {timer_0_s1} {EXPORT_OF} {timer_0_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.jtag_uart_0.avalon_jtag_slave} {0};set_module_assignment {interconnect_id.modular_adc_0.sample_store_csr} {1};set_module_assignment {interconnect_id.modular_adc_0.sequencer_csr} {2};set_module_assignment {interconnect_id.nios.data_master} {0};set_module_assignment {interconnect_id.nios.debug_mem_slave} {3};set_module_assignment {interconnect_id.nios.instruction_master} {1};set_module_assignment {interconnect_id.onchip_flash_0.csr} {4};set_module_assignment {interconnect_id.onchip_flash_0.data} {5};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {6};set_module_assignment {interconnect_id.pio_0.s1} {7};set_module_assignment {interconnect_id.slide_pio.s1} {8};set_module_assignment {interconnect_id.sysid_qsys_0.control_slave} {9};set_module_assignment {interconnect_id.timer_0.s1} {10};" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="core" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="core">queue size: 21 starting:altera_mm_interconnect "submodules/core_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>105</b> modules, <b>369</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.036s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.103s/0.150s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.020s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.035s/0.041s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.019s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.033s/0.035s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.019s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.039s/0.053s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.023s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.035s/0.041s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.002s/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.022s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.041s/0.050s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.021s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.032s/0.033s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.020s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.030s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.022s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.045s/0.057s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.020s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.033s/0.037s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.040s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.050s/0.063s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>116</b> modules, <b>402</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/core_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/core_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>core</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 109 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 107 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 96 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 94 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 120 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 65 starting:altera_merlin_router "submodules/core_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 64 starting:altera_merlin_router "submodules/core_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 63 starting:altera_merlin_router "submodules/core_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 60 starting:altera_merlin_router "submodules/core_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 52 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="core">queue size: 50 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 49 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 48 starting:altera_merlin_multiplexer "submodules/core_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 45 starting:altera_merlin_multiplexer "submodules/core_mm_interconnect_0_cmd_mux_003"</message>
   <message level="Info" culprit="cmd_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="core">queue size: 37 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 35 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 34 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 31 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_rsp_demux_006"</message>
   <message level="Info" culprit="rsp_demux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 26 starting:altera_merlin_multiplexer "submodules/core_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="core">queue size: 25 starting:altera_merlin_multiplexer "submodules/core_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="core">queue size: 24 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="core">queue size: 10 starting:altera_avalon_st_adapter "submodules/core_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 0 starting:error_adapter "submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:18.1:AUTO_DEVICE_FAMILY=MAX 10,IRQ_MAP=0:1,1:0,NUM_RCVRS=2,SENDER_IRQ_WIDTH=32"
   instancePathKey="core:.:irq_mapper"
   kind="altera_irq_mapper"
   version="18.1"
   name="core_irq_mapper">
  <parameter name="NUM_RCVRS" value="2" />
  <parameter name="IRQ_MAP" value="0:1,1:0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="core">queue size: 130 starting:altera_irq_mapper "submodules/core_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>core</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_clock_crosser:18.1:AUTO_RECEIVER_INTERRUPTS_USED=-1,IRQ_WIDTH=1"
   instancePathKey="core:.:irq_synchronizer"
   kind="altera_irq_clock_crosser"
   version="18.1"
   name="altera_irq_clock_crosser">
  <parameter name="IRQ_WIDTH" value="1" />
  <parameter name="AUTO_RECEIVER_INTERRUPTS_USED" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_irq_clock_crosser.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_clock_crosser/altera_irq_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core" as="irq_synchronizer,irq_synchronizer_001" />
  <messages>
   <message level="Debug" culprit="core">queue size: 129 starting:altera_irq_clock_crosser "submodules/altera_irq_clock_crosser"</message>
   <message level="Info" culprit="irq_synchronizer"><![CDATA["<b>core</b>" instantiated <b>altera_irq_clock_crosser</b> "<b>irq_synchronizer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=3,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="core:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="core"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller_004" />
  <instantiator instantiator="core_master_0" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="core">queue size: 127 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>core</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="core:.:master_0:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="18.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_master_0" as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="core">queue size: 122 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="core:.:master_0:.:timing_adt"
   kind="timing_adapter"
   version="18.1"
   name="core_master_0_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_master_0" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="core">queue size: 121 starting:timing_adapter "submodules/core_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="core:.:master_0:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_master_0" as="fifo" />
  <instantiator
     instantiator="core_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo,sysid_qsys_0_control_slave_agent_rsp_fifo,sysid_qsys_0_control_slave_agent_rdata_fifo,onchip_flash_0_csr_agent_rsp_fifo,onchip_flash_0_data_agent_rsp_fifo,nios_debug_mem_slave_agent_rsp_fifo,onchip_memory2_0_s1_agent_rsp_fifo,slide_pio_s1_agent_rsp_fifo,slide_pio_s1_agent_rdata_fifo,timer_0_s1_agent_rsp_fifo,timer_0_s1_agent_rdata_fifo,pio_0_s1_agent_rsp_fifo,pio_0_s1_agent_rdata_fifo,modular_adc_0_sample_store_csr_agent_rsp_fifo,modular_adc_0_sample_store_csr_agent_rdata_fifo,modular_adc_0_sequencer_csr_agent_rsp_fifo,modular_adc_0_sequencer_csr_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="core">queue size: 120 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="core:.:master_0:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="18.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_master_0" as="b2p" />
  <messages>
   <message level="Debug" culprit="core">queue size: 119 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="core:.:master_0:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="18.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_master_0" as="p2b" />
  <messages>
   <message level="Debug" culprit="core">queue size: 118 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:18.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="core:.:master_0:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="18.1"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_master_0" as="transacto" />
  <messages>
   <message level="Debug" culprit="core">queue size: 117 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="core:.:master_0:.:b2p_adapter"
   kind="channel_adapter"
   version="18.1"
   name="core_master_0_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_master_0" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="core">queue size: 116 starting:channel_adapter "submodules/core_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="core:.:master_0:.:p2b_adapter"
   kind="channel_adapter"
   version="18.1"
   name="core_master_0_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_master_0" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="core">queue size: 115 starting:channel_adapter "submodules/core_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_modular_adc_control:18.1:analog_input_pin_mask=1,clkdiv=2,device_partname_fivechar_prefix=10M50,dual_adc_mode=false,enable_usr_sim=0,hard_pwd=0,is_this_first_or_second_adc=1,prescalar=0,reference_voltage_sim=49648,refsel=0,simfilename_ch0=,simfilename_ch1=,simfilename_ch10=,simfilename_ch11=,simfilename_ch12=,simfilename_ch13=,simfilename_ch14=,simfilename_ch15=,simfilename_ch16=,simfilename_ch2=,simfilename_ch3=,simfilename_ch4=,simfilename_ch5=,simfilename_ch6=,simfilename_ch7=,simfilename_ch8=,simfilename_ch9=,tsclkdiv=1,tsclksel=1"
   instancePathKey="core:.:modular_adc_0:.:control_internal"
   kind="altera_modular_adc_control"
   version="18.1"
   name="altera_modular_adc_control">
  <parameter name="is_this_first_or_second_adc" value="1" />
  <parameter name="device_partname_fivechar_prefix" value="10M50" />
  <parameter name="dual_adc_mode" value="false" />
  <parameter name="hard_pwd" value="0" />
  <parameter name="simfilename_ch6" value="" />
  <parameter name="simfilename_ch7" value="" />
  <parameter name="simfilename_ch8" value="" />
  <parameter name="simfilename_ch9" value="" />
  <parameter name="simfilename_ch2" value="" />
  <parameter name="simfilename_ch3" value="" />
  <parameter name="simfilename_ch4" value="" />
  <parameter name="simfilename_ch5" value="" />
  <parameter name="simfilename_ch0" value="" />
  <parameter name="simfilename_ch1" value="" />
  <parameter name="refsel" value="0" />
  <parameter name="prescalar" value="0" />
  <parameter name="tsclkdiv" value="1" />
  <parameter name="reference_voltage_sim" value="49648" />
  <parameter name="enable_usr_sim" value="0" />
  <parameter name="simfilename_ch15" value="" />
  <parameter name="simfilename_ch16" value="" />
  <parameter name="simfilename_ch13" value="" />
  <parameter name="simfilename_ch14" value="" />
  <parameter name="simfilename_ch11" value="" />
  <parameter name="simfilename_ch12" value="" />
  <parameter name="analog_input_pin_mask" value="1" />
  <parameter name="simfilename_ch10" value="" />
  <parameter name="clkdiv" value="2" />
  <parameter name="tsclksel" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/chsel_code_converter_sw_to_hw.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_modular_adc/control/altera_modular_adc_control_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_modular_adc_0" as="control_internal" />
  <messages>
   <message level="Debug" culprit="core">queue size: 113 starting:altera_modular_adc_control "submodules/altera_modular_adc_control"</message>
   <message level="Info" culprit="control_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_control</b> "<b>control_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_modular_adc_sequencer:18.1:CSD_LENGTH=1,CSD_SLOT_0=1,CSD_SLOT_0_ADC2=0,CSD_SLOT_1=0,CSD_SLOT_10=0,CSD_SLOT_10_ADC2=0,CSD_SLOT_11=0,CSD_SLOT_11_ADC2=0,CSD_SLOT_12=0,CSD_SLOT_12_ADC2=0,CSD_SLOT_13=0,CSD_SLOT_13_ADC2=0,CSD_SLOT_14=0,CSD_SLOT_14_ADC2=0,CSD_SLOT_15=0,CSD_SLOT_15_ADC2=0,CSD_SLOT_16=0,CSD_SLOT_16_ADC2=0,CSD_SLOT_17=0,CSD_SLOT_17_ADC2=0,CSD_SLOT_18=0,CSD_SLOT_18_ADC2=0,CSD_SLOT_19=0,CSD_SLOT_19_ADC2=0,CSD_SLOT_1_ADC2=0,CSD_SLOT_2=0,CSD_SLOT_20=0,CSD_SLOT_20_ADC2=0,CSD_SLOT_21=0,CSD_SLOT_21_ADC2=0,CSD_SLOT_22=0,CSD_SLOT_22_ADC2=0,CSD_SLOT_23=0,CSD_SLOT_23_ADC2=0,CSD_SLOT_24=0,CSD_SLOT_24_ADC2=0,CSD_SLOT_25=0,CSD_SLOT_25_ADC2=0,CSD_SLOT_26=0,CSD_SLOT_26_ADC2=0,CSD_SLOT_27=0,CSD_SLOT_27_ADC2=0,CSD_SLOT_28=0,CSD_SLOT_28_ADC2=0,CSD_SLOT_29=0,CSD_SLOT_29_ADC2=0,CSD_SLOT_2_ADC2=0,CSD_SLOT_3=0,CSD_SLOT_30=0,CSD_SLOT_30_ADC2=0,CSD_SLOT_31=0,CSD_SLOT_31_ADC2=0,CSD_SLOT_32=0,CSD_SLOT_32_ADC2=0,CSD_SLOT_33=0,CSD_SLOT_33_ADC2=0,CSD_SLOT_34=0,CSD_SLOT_34_ADC2=0,CSD_SLOT_35=0,CSD_SLOT_35_ADC2=0,CSD_SLOT_36=0,CSD_SLOT_36_ADC2=0,CSD_SLOT_37=0,CSD_SLOT_37_ADC2=0,CSD_SLOT_38=0,CSD_SLOT_38_ADC2=0,CSD_SLOT_39=0,CSD_SLOT_39_ADC2=0,CSD_SLOT_3_ADC2=0,CSD_SLOT_4=0,CSD_SLOT_40=0,CSD_SLOT_40_ADC2=0,CSD_SLOT_41=0,CSD_SLOT_41_ADC2=0,CSD_SLOT_42=0,CSD_SLOT_42_ADC2=0,CSD_SLOT_43=0,CSD_SLOT_43_ADC2=0,CSD_SLOT_44=0,CSD_SLOT_44_ADC2=0,CSD_SLOT_45=0,CSD_SLOT_45_ADC2=0,CSD_SLOT_46=0,CSD_SLOT_46_ADC2=0,CSD_SLOT_47=0,CSD_SLOT_47_ADC2=0,CSD_SLOT_48=0,CSD_SLOT_48_ADC2=0,CSD_SLOT_49=0,CSD_SLOT_49_ADC2=0,CSD_SLOT_4_ADC2=0,CSD_SLOT_5=0,CSD_SLOT_50=0,CSD_SLOT_50_ADC2=0,CSD_SLOT_51=0,CSD_SLOT_51_ADC2=0,CSD_SLOT_52=0,CSD_SLOT_52_ADC2=0,CSD_SLOT_53=0,CSD_SLOT_53_ADC2=0,CSD_SLOT_54=0,CSD_SLOT_54_ADC2=0,CSD_SLOT_55=0,CSD_SLOT_55_ADC2=0,CSD_SLOT_56=0,CSD_SLOT_56_ADC2=0,CSD_SLOT_57=0,CSD_SLOT_57_ADC2=0,CSD_SLOT_58=0,CSD_SLOT_58_ADC2=0,CSD_SLOT_59=0,CSD_SLOT_59_ADC2=0,CSD_SLOT_5_ADC2=0,CSD_SLOT_6=0,CSD_SLOT_60=0,CSD_SLOT_60_ADC2=0,CSD_SLOT_61=0,CSD_SLOT_61_ADC2=0,CSD_SLOT_62=0,CSD_SLOT_62_ADC2=0,CSD_SLOT_63=0,CSD_SLOT_63_ADC2=0,CSD_SLOT_6_ADC2=0,CSD_SLOT_7=0,CSD_SLOT_7_ADC2=0,CSD_SLOT_8=0,CSD_SLOT_8_ADC2=0,CSD_SLOT_9=0,CSD_SLOT_9_ADC2=0,DUAL_ADC_MODE=false"
   instancePathKey="core:.:modular_adc_0:.:sequencer_internal"
   kind="altera_modular_adc_sequencer"
   version="18.1"
   name="altera_modular_adc_sequencer">
  <parameter name="CSD_SLOT_52_ADC2" value="0" />
  <parameter name="CSD_SLOT_19_ADC2" value="0" />
  <parameter name="CSD_SLOT_2_ADC2" value="0" />
  <parameter name="CSD_SLOT_61" value="0" />
  <parameter name="CSD_SLOT_60" value="0" />
  <parameter name="CSD_SLOT_63" value="0" />
  <parameter name="CSD_SLOT_62" value="0" />
  <parameter name="CSD_SLOT_21_ADC2" value="0" />
  <parameter name="CSD_SLOT_49_ADC2" value="0" />
  <parameter name="CSD_SLOT_35_ADC2" value="0" />
  <parameter name="CSD_SLOT_51_ADC2" value="0" />
  <parameter name="CSD_SLOT_1_ADC2" value="0" />
  <parameter name="CSD_SLOT_58" value="0" />
  <parameter name="CSD_SLOT_57" value="0" />
  <parameter name="CSD_SLOT_59" value="0" />
  <parameter name="CSD_SLOT_54" value="0" />
  <parameter name="CSD_SLOT_53" value="0" />
  <parameter name="CSD_SLOT_56" value="0" />
  <parameter name="CSD_SLOT_55" value="0" />
  <parameter name="CSD_SLOT_50" value="0" />
  <parameter name="CSD_SLOT_52" value="0" />
  <parameter name="CSD_SLOT_51" value="0" />
  <parameter name="CSD_SLOT_22_ADC2" value="0" />
  <parameter name="CSD_SLOT_33_ADC2" value="0" />
  <parameter name="CSD_SLOT_36_ADC2" value="0" />
  <parameter name="CSD_SLOT_17_ADC2" value="0" />
  <parameter name="CSD_SLOT_55_ADC2" value="0" />
  <parameter name="CSD_SLOT_16_ADC2" value="0" />
  <parameter name="CSD_SLOT_10_ADC2" value="0" />
  <parameter name="CSD_SLOT_32_ADC2" value="0" />
  <parameter name="CSD_SLOT_54_ADC2" value="0" />
  <parameter name="CSD_SLOT_38_ADC2" value="0" />
  <parameter name="CSD_SLOT_4" value="0" />
  <parameter name="CSD_SLOT_3_ADC2" value="0" />
  <parameter name="CSD_SLOT_5" value="0" />
  <parameter name="CSD_SLOT_2" value="0" />
  <parameter name="CSD_SLOT_0_ADC2" value="0" />
  <parameter name="CSD_SLOT_3" value="0" />
  <parameter name="CSD_SLOT_6_ADC2" value="0" />
  <parameter name="CSD_SLOT_20_ADC2" value="0" />
  <parameter name="CSD_SLOT_0" value="1" />
  <parameter name="CSD_SLOT_1" value="0" />
  <parameter name="CSD_SLOT_48_ADC2" value="0" />
  <parameter name="CSD_SLOT_23_ADC2" value="0" />
  <parameter name="CSD_SLOT_42_ADC2" value="0" />
  <parameter name="CSD_SLOT_45_ADC2" value="0" />
  <parameter name="CSD_SLOT_26_ADC2" value="0" />
  <parameter name="CSD_SLOT_29_ADC2" value="0" />
  <parameter name="DUAL_ADC_MODE" value="false" />
  <parameter name="CSD_SLOT_9_ADC2" value="0" />
  <parameter name="CSD_SLOT_29" value="0" />
  <parameter name="CSD_SLOT_58_ADC2" value="0" />
  <parameter name="CSD_SLOT_28" value="0" />
  <parameter name="CSD_SLOT_25" value="0" />
  <parameter name="CSD_SLOT_24" value="0" />
  <parameter name="CSD_SLOT_44_ADC2" value="0" />
  <parameter name="CSD_SLOT_27" value="0" />
  <parameter name="CSD_SLOT_27_ADC2" value="0" />
  <parameter name="CSD_SLOT_26" value="0" />
  <parameter name="CSD_SLOT_21" value="0" />
  <parameter name="CSD_SLOT_20" value="0" />
  <parameter name="CSD_SLOT_23" value="0" />
  <parameter name="CSD_SLOT_22" value="0" />
  <parameter name="CSD_SLOT_61_ADC2" value="0" />
  <parameter name="CSD_SLOT_13_ADC2" value="0" />
  <parameter name="CSD_SLOT_8_ADC2" value="0" />
  <parameter name="CSD_SLOT_43_ADC2" value="0" />
  <parameter name="CSD_SLOT_7_ADC2" value="0" />
  <parameter name="CSD_SLOT_12_ADC2" value="0" />
  <parameter name="CSD_SLOT_57_ADC2" value="0" />
  <parameter name="CSD_SLOT_8" value="0" />
  <parameter name="CSD_SLOT_9" value="0" />
  <parameter name="CSD_SLOT_6" value="0" />
  <parameter name="CSD_SLOT_7" value="0" />
  <parameter name="CSD_SLOT_18" value="0" />
  <parameter name="CSD_SLOT_17" value="0" />
  <parameter name="CSD_SLOT_19" value="0" />
  <parameter name="CSD_SLOT_14" value="0" />
  <parameter name="CSD_SLOT_13" value="0" />
  <parameter name="CSD_SLOT_16" value="0" />
  <parameter name="CSD_SLOT_15" value="0" />
  <parameter name="CSD_SLOT_10" value="0" />
  <parameter name="CSD_SLOT_12" value="0" />
  <parameter name="CSD_SLOT_11" value="0" />
  <parameter name="CSD_SLOT_28_ADC2" value="0" />
  <parameter name="CSD_SLOT_14_ADC2" value="0" />
  <parameter name="CSD_SLOT_39_ADC2" value="0" />
  <parameter name="CSD_SLOT_11_ADC2" value="0" />
  <parameter name="CSD_SLOT_60_ADC2" value="0" />
  <parameter name="CSD_SLOT_30_ADC2" value="0" />
  <parameter name="CSD_SLOT_25_ADC2" value="0" />
  <parameter name="CSD_SLOT_41_ADC2" value="0" />
  <parameter name="CSD_SLOT_47" value="0" />
  <parameter name="CSD_SLOT_46" value="0" />
  <parameter name="CSD_SLOT_47_ADC2" value="0" />
  <parameter name="CSD_SLOT_49" value="0" />
  <parameter name="CSD_SLOT_48" value="0" />
  <parameter name="CSD_SLOT_43" value="0" />
  <parameter name="CSD_SLOT_63_ADC2" value="0" />
  <parameter name="CSD_SLOT_42" value="0" />
  <parameter name="CSD_SLOT_45" value="0" />
  <parameter name="CSD_SLOT_44" value="0" />
  <parameter name="CSD_SLOT_24_ADC2" value="0" />
  <parameter name="CSD_SLOT_41" value="0" />
  <parameter name="CSD_SLOT_40" value="0" />
  <parameter name="CSD_SLOT_5_ADC2" value="0" />
  <parameter name="CSD_SLOT_46_ADC2" value="0" />
  <parameter name="CSD_SLOT_50_ADC2" value="0" />
  <parameter name="CSD_SLOT_40_ADC2" value="0" />
  <parameter name="CSD_SLOT_15_ADC2" value="0" />
  <parameter name="CSD_SLOT_4_ADC2" value="0" />
  <parameter name="CSD_SLOT_62_ADC2" value="0" />
  <parameter name="CSD_SLOT_39" value="0" />
  <parameter name="CSD_SLOT_37_ADC2" value="0" />
  <parameter name="CSD_SLOT_34_ADC2" value="0" />
  <parameter name="CSD_SLOT_36" value="0" />
  <parameter name="CSD_SLOT_31_ADC2" value="0" />
  <parameter name="CSD_SLOT_35" value="0" />
  <parameter name="CSD_SLOT_38" value="0" />
  <parameter name="CSD_SLOT_37" value="0" />
  <parameter name="CSD_SLOT_32" value="0" />
  <parameter name="CSD_SLOT_31" value="0" />
  <parameter name="CSD_SLOT_34" value="0" />
  <parameter name="CSD_SLOT_33" value="0" />
  <parameter name="CSD_SLOT_18_ADC2" value="0" />
  <parameter name="CSD_SLOT_30" value="0" />
  <parameter name="CSD_SLOT_53_ADC2" value="0" />
  <parameter name="CSD_SLOT_56_ADC2" value="0" />
  <parameter name="CSD_LENGTH" value="1" />
  <parameter name="CSD_SLOT_59_ADC2" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_modular_adc/sequencer/altera_modular_adc_sequencer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_modular_adc_0" as="sequencer_internal" />
  <messages>
   <message level="Debug" culprit="core">queue size: 112 starting:altera_modular_adc_sequencer "submodules/altera_modular_adc_sequencer"</message>
   <message level="Info" culprit="sequencer_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_sequencer</b> "<b>sequencer_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_modular_adc_sample_store:18.1:DUAL_ADC_MODE=false,RSP_DATA_WIDTH=12"
   instancePathKey="core:.:modular_adc_0:.:sample_store_internal"
   kind="altera_modular_adc_sample_store"
   version="18.1"
   name="altera_modular_adc_sample_store">
  <parameter name="DUAL_ADC_MODE" value="false" />
  <parameter name="RSP_DATA_WIDTH" value="12" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_modular_adc/sample_store/altera_modular_adc_sample_store_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_modular_adc_0" as="sample_store_internal" />
  <messages>
   <message level="Debug" culprit="core">queue size: 111 starting:altera_modular_adc_sample_store "submodules/altera_modular_adc_sample_store"</message>
   <message level="Info" culprit="sample_store_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_sample_store</b> "<b>sample_store_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=nios.debug_mem_slave,cdx_enabled=false,clockFrequency=80000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=23,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x10&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x20&apos; end=&apos;0x40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;slide_pio.s1&apos; start=&apos;0x40&apos; end=&apos;0x50&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;modular_adc_0.sequencer_csr&apos; start=&apos;0x80&apos; end=&apos;0x88&apos; type=&apos;altera_modular_adc.sequencer_csr&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x90&apos; end=&apos;0x98&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0xA0&apos; end=&apos;0xA8&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;modular_adc_0.sample_store_csr&apos; start=&apos;0x200&apos; end=&apos;0x400&apos; type=&apos;altera_modular_adc.sample_store_csr&apos; /&gt;&lt;slave name=&apos;nios.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x200000&apos; end=&apos;0x360000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.csr&apos; start=&apos;0x400000&apos; end=&apos;0x400008&apos; type=&apos;altera_onchip_flash.csr&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=2,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=2080,exceptionOffset=32,exceptionSlave=nios.debug_mem_slave,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=22,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;nios.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x200000&apos; end=&apos;0x360000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=3,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=2048,resetOffset=0,resetSlave=nios.debug_mem_slave,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="core:.:nios:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="18.1"
   name="core_nios_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="2080" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="2048" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="3" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="2080" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="2048" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x10&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x20&apos; end=&apos;0x40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;slide_pio.s1&apos; start=&apos;0x40&apos; end=&apos;0x50&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;modular_adc_0.sequencer_csr&apos; start=&apos;0x80&apos; end=&apos;0x88&apos; type=&apos;altera_modular_adc.sequencer_csr&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x90&apos; end=&apos;0x98&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0xA0&apos; end=&apos;0xA8&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;modular_adc_0.sample_store_csr&apos; start=&apos;0x200&apos; end=&apos;0x400&apos; type=&apos;altera_modular_adc.sample_store_csr&apos; /&gt;&lt;slave name=&apos;nios.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x200000&apos; end=&apos;0x360000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.csr&apos; start=&apos;0x400000&apos; end=&apos;0x400008&apos; type=&apos;altera_onchip_flash.csr&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="nios.debug_mem_slave" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="23" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="22" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="80000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="nios.debug_mem_slave" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="2" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="MAX 10" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;nios.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x200000&apos; end=&apos;0x360000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="nios.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_nios" as="cpu" />
  <messages>
   <message level="Debug" culprit="core">queue size: 110 starting:altera_nios2_gen2_unit "submodules/core_nios_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'core_nios_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=core_nios_cpu --dir=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0026_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/fpolo/AppData/Local/Temp/alt8695_5099899817869916653.dir/0026_cpu_gen//core_nios_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:24 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:24 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:29 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:29 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:29 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:33 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:34 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:34 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:35 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:35 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:35 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:39 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:42 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2021.03.09 16:24:43 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'core_nios_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=23,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="core:.:mm_interconnect_0:.:nios_data_master_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="core_mm_interconnect_0"
     as="nios_data_master_translator,nios_instruction_master_translator" />
  <messages>
   <message level="Debug" culprit="core">queue size: 109 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=10000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=23,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="core:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="core_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_translator,sysid_qsys_0_control_slave_translator,onchip_flash_0_csr_translator,onchip_flash_0_data_translator,nios_debug_mem_slave_translator,onchip_memory2_0_s1_translator,slide_pio_s1_translator,timer_0_s1_translator,pio_0_s1_translator,modular_adc_0_sample_store_csr_translator,modular_adc_0_sequencer_csr_translator" />
  <messages>
   <message level="Debug" culprit="core">queue size: 107 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000090&quot;
   end=&quot;0x00000000000000098&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sysid_qsys_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000000a0&quot;
   end=&quot;0x000000000000000a8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_flash_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000400000&quot;
   end=&quot;0x00000000000400008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_flash_0_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000200000&quot;
   end=&quot;0x00000000000400000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;nios_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;slide_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;modular_adc_0_sample_store_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000080&quot;
   end=&quot;0x00000000000000088&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=79,PKT_ADDR_SIDEBAND_L=79,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BURST_TYPE_H=78,PKT_BURST_TYPE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_CACHE_H=98,PKT_CACHE_L=95,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=80,PKT_DATA_SIDEBAND_L=80,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_QOS_H=82,PKT_QOS_L=82,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_COMPRESSED_READ=59,PKT_TRANS_EXCLUSIVE=64,PKT_TRANS_LOCK=63,PKT_TRANS_POSTED=60,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="core:.:mm_interconnect_0:.:nios_data_master_agent"
   kind="altera_merlin_master_agent"
   version="18.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="core_mm_interconnect_0"
     as="nios_data_master_agent,nios_instruction_master_agent" />
  <messages>
   <message level="Debug" culprit="core">queue size: 96 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_BEGIN_BURST=81,PKT_BURSTWRAP_H=73,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=76,PKT_BURST_SIZE_L=74,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=59,PKT_TRANS_LOCK=63,PKT_TRANS_POSTED=60,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="core:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="core_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_agent,sysid_qsys_0_control_slave_agent,onchip_flash_0_csr_agent,onchip_flash_0_data_agent,nios_debug_mem_slave_agent,onchip_memory2_0_s1_agent,slide_pio_s1_agent,timer_0_s1_agent,pio_0_s1_agent,modular_adc_0_sample_store_csr_agent,modular_adc_0_sequencer_csr_agent" />
  <messages>
   <message level="Debug" culprit="core">queue size: 94 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=00100000000,00010000000,00001000000,10000000000,00000000001,00000000010,01000000000,00000010000,00000100000,00000001000,00000000100,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=7,10,8,2,0,9,1,3,6,5,4,END_ADDRESS=0x10,0x40,0x50,0x88,0x98,0xa8,0x400,0x1000,0x8000,0x400000,0x400008,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=7:00100000000:0x0:0x10:both:1:0:0:1,10:00010000000:0x20:0x40:both:1:0:0:1,8:00001000000:0x40:0x50:both:1:0:0:1,2:10000000000:0x80:0x88:both:1:0:0:1,0:00000000001:0x90:0x98:both:1:0:0:1,9:00000000010:0xa0:0xa8:read:1:0:0:1,1:01000000000:0x200:0x400:both:1:0:0:1,3:00000010000:0x800:0x1000:both:1:0:0:1,6:00000100000:0x4000:0x8000:both:1:0:0:1,5:00000001000:0x200000:0x400000:both:1:0:0:1,4:00000000100:0x400000:0x400008:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x40,0x80,0x90,0xa0,0x200,0x800,0x4000,0x200000,0x400000,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,both,both,both,both,read,both,both,both,both,both"
   instancePathKey="core:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="core_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="62" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x20,0x40,0x80,0x90,0xa0,0x200,0x800,0x4000,0x200000,0x400000" />
  <parameter name="DEFAULT_CHANNEL" value="3" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="7:00100000000:0x0:0x10:both:1:0:0:1,10:00010000000:0x20:0x40:both:1:0:0:1,8:00001000000:0x40:0x50:both:1:0:0:1,2:10000000000:0x80:0x88:both:1:0:0:1,0:00000000001:0x90:0x98:both:1:0:0:1,9:00000000010:0xa0:0xa8:read:1:0:0:1,1:01000000000:0x200:0x400:both:1:0:0:1,3:00000010000:0x800:0x1000:both:1:0:0:1,6:00000100000:0x4000:0x8000:both:1:0:0:1,5:00000001000:0x200000:0x400000:both:1:0:0:1,4:00000000100:0x400000:0x400008:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="58" />
  <parameter name="PKT_DEST_ID_H" value="90" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="87" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="00100000000,00010000000,00001000000,10000000000,00000000001,00000000010,01000000000,00000010000,00000100000,00000001000,00000000100" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,read,both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="94" />
  <parameter
     name="END_ADDRESS"
     value="0x10,0x40,0x50,0x88,0x98,0xa8,0x400,0x1000,0x8000,0x400000,0x400008" />
  <parameter name="PKT_PROTECTION_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="61" />
  <parameter name="DEFAULT_DESTID" value="5" />
  <parameter name="DESTINATION_ID" value="7,10,8,2,0,9,1,3,6,5,4" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="core">queue size: 65 starting:altera_merlin_router "submodules/core_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=010,100,001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,6,5,END_ADDRESS=0x1000,0x8000,0x400000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=3:010:0x800:0x1000:both:1:0:0:1,6:100:0x4000:0x8000:both:1:0:0:1,5:001:0x200000:0x400000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x800,0x4000,0x200000,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="core:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="core_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="62" />
  <parameter name="START_ADDRESS" value="0x800,0x4000,0x200000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:010:0x800:0x1000:both:1:0:0:1,6:100:0x4000:0x8000:both:1:0:0:1,5:001:0x200000:0x400000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="58" />
  <parameter name="PKT_DEST_ID_H" value="90" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="87" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="010,100,001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="94" />
  <parameter name="END_ADDRESS" value="0x1000,0x8000,0x400000" />
  <parameter name="PKT_PROTECTION_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="61" />
  <parameter name="DEFAULT_DESTID" value="5" />
  <parameter name="DESTINATION_ID" value="3,6,5" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="core">queue size: 64 starting:altera_merlin_router "submodules/core_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both"
   instancePathKey="core:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="18.1"
   name="core_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="62" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="58" />
  <parameter name="PKT_DEST_ID_H" value="90" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="87" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="94" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="61" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="core_mm_interconnect_0"
     as="router_002,router_003,router_004,router_008,router_009,router_010,router_011,router_012" />
  <messages>
   <message level="Debug" culprit="core">queue size: 63 starting:altera_merlin_router "submodules/core_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=58,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=62,PKT_TRANS_WRITE=61,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=11,ST_DATA_W=104,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="core:.:mm_interconnect_0:.:router_005"
   kind="altera_merlin_router"
   version="18.1"
   name="core_mm_interconnect_0_router_005">
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="62" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="58" />
  <parameter name="PKT_DEST_ID_H" value="90" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="87" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="94" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="61" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="core_mm_interconnect_0"
     as="router_005,router_006,router_007" />
  <messages>
   <message level="Debug" culprit="core">queue size: 60 starting:altera_merlin_router "submodules/core_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=6,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=65,PKT_DEST_ID_H=90,PKT_DEST_ID_L=87,PKT_SRC_ID_H=86,PKT_SRC_ID_L=83,PKT_THREAD_ID_H=91,PKT_THREAD_ID_L=91,PKT_TRANS_POSTED=60,PKT_TRANS_WRITE=61,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=11,ST_DATA_W=104,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=11"
   instancePathKey="core:.:mm_interconnect_0:.:nios_data_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="core_mm_interconnect_0"
     as="nios_data_master_limiter,nios_instruction_master_limiter" />
  <messages>
   <message level="Debug" culprit="core">queue size: 52 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=80000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=11,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=11"
   instancePathKey="core:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="core_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="80000000" />
  <parameter name="VALID_WIDTH" value="11" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="NUM_OUTPUTS" value="11" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="core">queue size: 50 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=80000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=11"
   instancePathKey="core:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="core_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="80000000" />
  <parameter name="VALID_WIDTH" value="11" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="core">queue size: 49 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0"
   instancePathKey="core:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="core_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="63" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="core_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_006,cmd_mux_007,cmd_mux_008,cmd_mux_009,cmd_mux_010" />
  <messages>
   <message level="Debug" culprit="core">queue size: 48 starting:altera_merlin_multiplexer "submodules/core_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0"
   instancePathKey="core:.:mm_interconnect_0:.:cmd_mux_003"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="core_mm_interconnect_0_cmd_mux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="63" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="core_mm_interconnect_0"
     as="cmd_mux_003,cmd_mux_004,cmd_mux_005" />
  <messages>
   <message level="Debug" culprit="core">queue size: 45 starting:altera_merlin_multiplexer "submodules/core_mm_interconnect_0_cmd_mux_003"</message>
   <message level="Info" culprit="cmd_mux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_003</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=10000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=1"
   instancePathKey="core:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="core_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="10000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="core_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_009,rsp_demux_010" />
  <messages>
   <message level="Debug" culprit="core">queue size: 37 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=80000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=1"
   instancePathKey="core:.:mm_interconnect_0:.:rsp_demux_002"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="core_mm_interconnect_0_rsp_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="80000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_mm_interconnect_0" as="rsp_demux_002" />
  <messages>
   <message level="Debug" culprit="core">queue size: 35 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=80000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=1"
   instancePathKey="core:.:mm_interconnect_0:.:rsp_demux_003"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="core_mm_interconnect_0_rsp_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="80000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="core_mm_interconnect_0"
     as="rsp_demux_003,rsp_demux_004,rsp_demux_005" />
  <messages>
   <message level="Debug" culprit="core">queue size: 34 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=40000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=11,ST_DATA_W=104,VALID_WIDTH=1"
   instancePathKey="core:.:mm_interconnect_0:.:rsp_demux_006"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="core_mm_interconnect_0_rsp_demux_006">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="40000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="core_mm_interconnect_0"
     as="rsp_demux_006,rsp_demux_007,rsp_demux_008" />
  <messages>
   <message level="Debug" culprit="core">queue size: 31 starting:altera_merlin_demultiplexer "submodules/core_mm_interconnect_0_rsp_demux_006"</message>
   <message level="Info" culprit="rsp_demux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=11,PIPELINE_ARB=0,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0"
   instancePathKey="core:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="core_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="11" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="63" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="core">queue size: 26 starting:altera_merlin_multiplexer "submodules/core_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=63,ST_CHANNEL_W=11,ST_DATA_W=104,USE_EXTERNAL_ARB=0"
   instancePathKey="core:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="core_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90:87) src_id(86:83) qos(82) begin_burst(81) data_sideband(80) addr_sideband(79) burst_type(78:77) burst_size(76:74) burstwrap(73:71) byte_cnt(70:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="11" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="63" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="core_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="core">queue size: 25 starting:altera_merlin_multiplexer "submodules/core_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=80000000,AUTO_OUT_CLK_CLOCK_RATE=10000000,BITS_PER_SYMBOL=104,CHANNEL_WIDTH=11,DATA_WIDTH=104,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="core:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="18.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="10000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="104" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="80000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="11" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="core_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003,crosser_004,crosser_005,crosser_006,crosser_007,crosser_008,crosser_009,crosser_010,crosser_011,crosser_012,crosser_013" />
  <messages>
   <message level="Debug" culprit="core">queue size: 24 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="core:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="core_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="core_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010" />
  <messages>
   <message level="Debug" culprit="core">queue size: 10 starting:altera_avalon_st_adapter "submodules/core_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="core">queue size: 0 starting:error_adapter "submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="core:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="core_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="core_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="core">queue size: 0 starting:error_adapter "submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
