// Seed: 2207597362
module module_0 #(
    parameter id_1 = 32'd26
) (
    output wand id_0,
    input tri _id_1,
    input tri id_2
    , id_14,
    input wor id_3,
    input tri1 id_4,
    output tri id_5,
    output tri1 id_6
    , id_15,
    input wor id_7,
    input wire id_8,
    input tri1 id_9,
    input supply0 id_10,
    input wand id_11,
    output supply0 id_12
);
  wire id_16;
  logic [1 : id_1] id_17;
  always @(posedge id_11)
    case (1'b0)
      -1: id_15 = 1 & 1;
      id_11: id_17 <= #1 id_15;
      default: id_17 = "";
    endcase
  logic id_18;
endmodule
module module_1 #(
    parameter id_0  = 32'd72,
    parameter id_1  = 32'd59,
    parameter id_11 = 32'd41,
    parameter id_7  = 32'd46,
    parameter id_8  = 32'd23
) (
    output tri0 _id_0,
    input supply0 _id_1,
    input wand id_2,
    output supply0 id_3,
    output tri0 id_4,
    output supply0 id_5
);
  logic [-1 : 1  -  -1] _id_7;
  ;
  parameter id_8 = -1;
  logic ["" ==  id_7 : 1  &  id_0  >=  id_1] id_9;
  ;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_2,
      id_2,
      id_2,
      id_5,
      id_5,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3
  );
  wire id_10;
  parameter id_11 = -1 == 1;
  supply1 id_12 = 1;
  assign id_4 = id_8;
  defparam id_11.id_8 = id_11;
endmodule
