module RAM(
	input [7:0] data_in,
	input [4:0] addr,
	input we, clk,
	output reg [7:0] data_out
);

	// Declare the RAM variable
	reg [7:0] ram[32:0];
	
	// Variable to hold the registered read address
	reg [5:0] addr_reg;
	
	always @ (posedge clk)
	begin
	// Write
		if (we)
		begin
			ram[addr] <= data_in;
		//	addr_reg <= addr;
			end 
		else 
			data_out <= ram[addr];
		
	end
		
	// Continuous assignment implies read returns NEW data.
	// This is the natural behavior of the TriMatrix memory
	// blocks in Single Port mode.  
	//assign q = ram[addr_reg];
	
endmodule
