// Seed: 1316048715
module module_0 (
    output logic id_0,
    output wor   id_1,
    output wor   id_2
);
  always @(1) begin : LABEL_0
    if (-1'd0) id_0 <= -1;
  end
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wor id_3,
    input wor id_4,
    output logic id_5,
    output supply0 id_6,
    input wor id_7,
    input wor id_8,
    output tri1 id_9
);
  wire id_11 = id_11;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
  always @(id_4, id_7) begin : LABEL_0
    id_5 = id_0;
  end
endmodule
