Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Mon Nov  9 14:48:58 2020
| Host         : DESKTOP-PUKS9CF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 107 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.278        0.000                      0                 3004        0.100        0.000                      0                 3004        4.020        0.000                       0                  1873  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.278        0.000                      0                 3004        0.100        0.000                      0                 3004        4.020        0.000                       0                  1873  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.580ns (18.825%)  route 2.501ns (81.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.973     0.973    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X22Y40         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.802     3.231    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.355 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.699     4.054    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.924    10.924    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.580ns (17.621%)  route 2.711ns (82.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.973     0.973    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X17Y40         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.613     3.042    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X24Y34         LUT3 (Prop_lut3_I1_O)        0.124     3.166 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_26/O
                         net (fo=2, routed)           1.098     4.264    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[14]
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.924    10.924    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_D[0])
                                                     -5.342     5.547    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.580ns (18.857%)  route 2.496ns (81.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.973     0.973    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X22Y40         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.802     3.231    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.124     3.355 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.694     4.049    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.924    10.924    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.580ns (19.017%)  route 2.470ns (80.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.973     0.973    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X17Y40         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.613     3.042    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X24Y34         LUT3 (Prop_lut3_I1_O)        0.124     3.166 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_26/O
                         net (fo=2, routed)           0.857     4.023    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[14]
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.924    10.924    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U1/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U1/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.580ns (19.845%)  route 2.343ns (80.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.973     0.973    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U1/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X15Y60         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U1/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U1/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=19, routed)          1.497     2.926    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U1/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[2]
    SLICE_X11Y56         LUT6 (Prop_lut6_I4_O)        0.124     3.050 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U1/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.845     3.896    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U1/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X0Y23          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U1/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.924    10.924    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U1/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y23          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U1/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U1/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.642ns (22.649%)  route 2.193ns (77.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.973     0.973    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X24Y48         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=19, routed)          1.462     2.953    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[1]
    SLICE_X33Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.077 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.731     3.808    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.924    10.924    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.808    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.580ns (19.980%)  route 2.323ns (80.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.973     0.973    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X17Y40         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.378     2.807    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X22Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.931 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_34/O
                         net (fo=1, routed)           0.945     3.876    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[6]
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.924    10.924    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.580ns (19.118%)  route 2.454ns (80.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.973     0.973    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X17Y40         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.166     2.595    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X20Y34         LUT3 (Prop_lut3_I1_O)        0.124     2.719 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_20/O
                         net (fo=2, routed)           1.287     4.007    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[20]
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.924    10.924    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_D[6])
                                                     -5.342     5.547    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.580ns (20.667%)  route 2.226ns (79.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.973     0.973    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X23Y47         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.542     2.971    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X28Y46         LUT3 (Prop_lut3_I1_O)        0.124     3.095 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_20/O
                         net (fo=2, routed)           0.685     3.779    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[20]
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.924    10.924    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.779    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.580ns (20.796%)  route 2.209ns (79.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.973     0.973    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X17Y40         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.207     2.636    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X20Y33         LUT3 (Prop_lut3_I1_O)        0.124     2.760 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_39/O
                         net (fo=1, routed)           1.002     3.762    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[1]
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.924    10.924    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y13          DSP48E1                                      r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.762    
  -------------------------------------------------------------------
                         slack                                  1.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.410     0.410    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/first_q
    SLICE_X21Y49         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.432     0.432    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.410     0.410    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/first_q[1]
    SLICE_X21Y49         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.432     0.432    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.410     0.410    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X22Y38         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.616    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/first_q[0]
    SLICE_X22Y38         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.432     0.432    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X22Y38         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/IM_vec_128_a_reg_585_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U3/din1_buf1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X2Y43          FDRE                                         r  bd_0_i/hls_inst/inst/IM_vec_128_a_reg_585_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/IM_vec_128_a_reg_585_reg[17]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U3/din1_buf1_reg[31]_0[17]
    SLICE_X3Y43          FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U3/din1_buf1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.432     0.432    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U3/ap_clk
    SLICE_X3Y43          FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U3/din1_buf1_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U3/din1_buf1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/RE_vec_128_b_reg_565_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/din1_buf1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y51         FDRE                                         r  bd_0_i/hls_inst/inst/RE_vec_128_b_reg_565_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/RE_vec_128_b_reg_565_reg[4]/Q
                         net (fo=1, routed)           0.089     0.640    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/din1_buf1_reg[31]_1[4]
    SLICE_X12Y51         LUT3 (Prop_lut3_I2_O)        0.049     0.689 r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/din1_buf1[4]_i_1__2/O
                         net (fo=1, routed)           0.000     0.689    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/grp_fu_274_p1[4]
    SLICE_X12Y51         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/din1_buf1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.432     0.432    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/ap_clk
    SLICE_X12Y51         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/din1_buf1_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/din1_buf1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/RE_vec_128_b_reg_565_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/din1_buf1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y51         FDRE                                         r  bd_0_i/hls_inst/inst/RE_vec_128_b_reg_565_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/RE_vec_128_b_reg_565_reg[10]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/din1_buf1_reg[31]_1[10]
    SLICE_X12Y51         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/din1_buf1[10]_i_1__2/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/grp_fu_274_p1[10]
    SLICE_X12Y51         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/din1_buf1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.432     0.432    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/ap_clk
    SLICE_X12Y51         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/din1_buf1_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/din1_buf1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/RE_vec_128_d_1_reg_570_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y37         FDRE                                         r  bd_0_i/hls_inst/inst/RE_vec_128_d_1_reg_570_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/RE_vec_128_d_1_reg_570_reg[18]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1_reg[31]_0[18]
    SLICE_X34Y37         LUT5 (Prop_lut5_I2_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1[18]_i_1__1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/grp_fu_278_p1[18]
    SLICE_X34Y37         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.432     0.432    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/ap_clk
    SLICE_X34Y37         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/RE_vec_128_d_1_reg_570_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y40         FDRE                                         r  bd_0_i/hls_inst/inst/RE_vec_128_d_1_reg_570_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/RE_vec_128_d_1_reg_570_reg[23]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1_reg[31]_0[23]
    SLICE_X30Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1[23]_i_1__1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/grp_fu_278_p1[23]
    SLICE_X30Y40         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.432     0.432    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/ap_clk
    SLICE_X30Y40         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/RE_vec_128_d_0_reg_595_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y40         FDRE                                         r  bd_0_i/hls_inst/inst/RE_vec_128_d_0_reg_595_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/RE_vec_128_d_0_reg_595_reg[25]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/Q[25]
    SLICE_X32Y40         LUT5 (Prop_lut5_I1_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1[25]_i_1__1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/grp_fu_278_p1[25]
    SLICE_X32Y40         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.432     0.432    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/ap_clk
    SLICE_X32Y40         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/din1_buf1_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/IM_vec_128_d_0_reg_615_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U8/din1_buf1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y36         FDRE                                         r  bd_0_i/hls_inst/inst/IM_vec_128_d_0_reg_615_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/IM_vec_128_d_0_reg_615_reg[14]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U8/din1_buf1_reg[31]_1[14]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U8/din1_buf1[14]_i_1__3/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U8/grp_fu_286_p1[14]
    SLICE_X12Y36         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U8/din1_buf1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1884, unset)         0.432     0.432    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U8/ap_clk
    SLICE_X12Y36         FDRE                                         r  bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U8/din1_buf1_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U8/din1_buf1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  bd_0_i/hls_inst/inst/i_0_reg_247_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11  bd_0_i/hls_inst/inst/i_0_reg_247_reg_rep__0/CLKARDCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X0Y20   bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U5/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X0Y11   bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U7/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X1Y13   bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U4/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X1Y18   bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U2/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X0Y17   bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U3/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X0Y14   bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U8/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X1Y15   bd_0_i/hls_inst/inst/Reorder_fft_fmul_eOg_U6/Reorder_fft_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X0Y23   bd_0_i/hls_inst/inst/Reorder_fft_fadd_dEe_U1/Reorder_fft_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y49   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]_srl3___ap_CS_fsm_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y49   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y49   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]_srl3___ap_CS_fsm_reg_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y49   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y38   bd_0_i/hls_inst/inst/IM_vec_128_a_reg_585_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37   bd_0_i/hls_inst/inst/IM_vec_128_a_reg_585_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y44   bd_0_i/hls_inst/inst/IM_vec_128_a_reg_585_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37   bd_0_i/hls_inst/inst/IM_vec_128_a_reg_585_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y42   bd_0_i/hls_inst/inst/IM_vec_128_a_reg_585_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y43   bd_0_i/hls_inst/inst/IM_vec_128_a_reg_585_reg[14]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y49   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]_srl3___ap_CS_fsm_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y49   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]_srl3___ap_CS_fsm_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y49   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y49   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y38   bd_0_i/hls_inst/inst/IM_vec_128_a_reg_585_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y38   bd_0_i/hls_inst/inst/IM_vec_128_a_reg_585_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37   bd_0_i/hls_inst/inst/IM_vec_128_a_reg_585_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y37   bd_0_i/hls_inst/inst/IM_vec_128_a_reg_585_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y44   bd_0_i/hls_inst/inst/IM_vec_128_a_reg_585_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y44   bd_0_i/hls_inst/inst/IM_vec_128_a_reg_585_reg[11]/C



