# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model oehb
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] ins[8] ins[9] ins[10] ins[11] ins[12] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs_valid
.names $false
.names $true
1
.names $undef
.latch $0\dataReg[12:0][0] dataReg[0] re clk 0
.latch $0\dataReg[12:0][1] dataReg[1] re clk 0
.latch $0\dataReg[12:0][2] dataReg[2] re clk 0
.latch $0\dataReg[12:0][3] dataReg[3] re clk 0
.latch $0\dataReg[12:0][4] dataReg[4] re clk 0
.latch $0\dataReg[12:0][5] dataReg[5] re clk 0
.latch $0\dataReg[12:0][6] dataReg[6] re clk 0
.latch $0\dataReg[12:0][7] dataReg[7] re clk 0
.latch $0\dataReg[12:0][8] dataReg[8] re clk 0
.latch $0\dataReg[12:0][9] dataReg[9] re clk 0
.latch $0\dataReg[12:0][10] dataReg[10] re clk 0
.latch $0\dataReg[12:0][11] dataReg[11] re clk 0
.latch $0\dataReg[12:0][12] dataReg[12] re clk 0
.names dataReg[0] ins[0] regEn $procmux$17_Y[0]
1-0 1
-11 1
.names dataReg[1] ins[1] regEn $procmux$17_Y[1]
1-0 1
-11 1
.names dataReg[2] ins[2] regEn $procmux$17_Y[2]
1-0 1
-11 1
.names dataReg[3] ins[3] regEn $procmux$17_Y[3]
1-0 1
-11 1
.names dataReg[4] ins[4] regEn $procmux$17_Y[4]
1-0 1
-11 1
.names dataReg[5] ins[5] regEn $procmux$17_Y[5]
1-0 1
-11 1
.names dataReg[6] ins[6] regEn $procmux$17_Y[6]
1-0 1
-11 1
.names dataReg[7] ins[7] regEn $procmux$17_Y[7]
1-0 1
-11 1
.names dataReg[8] ins[8] regEn $procmux$17_Y[8]
1-0 1
-11 1
.names dataReg[9] ins[9] regEn $procmux$17_Y[9]
1-0 1
-11 1
.names dataReg[10] ins[10] regEn $procmux$17_Y[10]
1-0 1
-11 1
.names dataReg[11] ins[11] regEn $procmux$17_Y[11]
1-0 1
-11 1
.names dataReg[12] ins[12] regEn $procmux$17_Y[12]
1-0 1
-11 1
.names $procmux$17_Y[0] $false rst $0\dataReg[12:0][0]
1-0 1
-11 1
.names $procmux$17_Y[1] $false rst $0\dataReg[12:0][1]
1-0 1
-11 1
.names $procmux$17_Y[2] $false rst $0\dataReg[12:0][2]
1-0 1
-11 1
.names $procmux$17_Y[3] $false rst $0\dataReg[12:0][3]
1-0 1
-11 1
.names $procmux$17_Y[4] $false rst $0\dataReg[12:0][4]
1-0 1
-11 1
.names $procmux$17_Y[5] $false rst $0\dataReg[12:0][5]
1-0 1
-11 1
.names $procmux$17_Y[6] $false rst $0\dataReg[12:0][6]
1-0 1
-11 1
.names $procmux$17_Y[7] $false rst $0\dataReg[12:0][7]
1-0 1
-11 1
.names $procmux$17_Y[8] $false rst $0\dataReg[12:0][8]
1-0 1
-11 1
.names $procmux$17_Y[9] $false rst $0\dataReg[12:0][9]
1-0 1
-11 1
.names $procmux$17_Y[10] $false rst $0\dataReg[12:0][10]
1-0 1
-11 1
.names $procmux$17_Y[11] $false rst $0\dataReg[12:0][11]
1-0 1
-11 1
.names $procmux$17_Y[12] $false rst $0\dataReg[12:0][12]
1-0 1
-11 1
.names control.ins_ready ins_valid regEn
11 1
.latch $flatten\control.$0\outputValid[0:0] control.outputValid re clk 0
.names $flatten\control.$or$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$10_Y $false rst $flatten\control.$0\outputValid[0:0]
1-0 1
-11 1
.names outs_ready $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$8_Y
0 1
.names control.outputValid $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:23$11_Y
0 1
.names $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$8_Y control.outputValid $flatten\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$9_Y
11 1
.names ins_valid $flatten\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$9_Y $flatten\control.$or$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:19$10_Y
1- 1
-1 1
.names $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/oehb.v:23$11_Y outs_ready control.ins_ready
1- 1
-1 1
.names rst control.rst
1 1
.names control.outputValid control.outs_valid
1 1
.names outs_ready control.outs_ready
1 1
.names ins_valid control.ins_valid
1 1
.names clk control.clk
1 1
.names control.ins_ready inputReady
1 1
.names control.ins_ready ins_ready
1 1
.names dataReg[0] outs[0]
1 1
.names dataReg[1] outs[1]
1 1
.names dataReg[2] outs[2]
1 1
.names dataReg[3] outs[3]
1 1
.names dataReg[4] outs[4]
1 1
.names dataReg[5] outs[5]
1 1
.names dataReg[6] outs[6]
1 1
.names dataReg[7] outs[7]
1 1
.names dataReg[8] outs[8]
1 1
.names dataReg[9] outs[9]
1 1
.names dataReg[10] outs[10]
1 1
.names dataReg[11] outs[11]
1 1
.names dataReg[12] outs[12]
1 1
.names control.outputValid outs_valid
1 1
.end
