Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,70
design__inferred_latch__count,0
design__instance__count,9993
design__instance__area,71701.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,32
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0014534706715494394
power__switching__total,0.0006095850258134305
power__leakage__total,8.157713438095016E-8
power__total,0.0020631372462958097
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.4750661110074286
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.494695742816385
timing__hold__ws__corner:nom_tt_025C_1v80,0.3233190473531228
timing__setup__ws__corner:nom_tt_025C_1v80,10.28549807770429
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.323319
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,10.285498
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,56
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,32
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.6347500482669474
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6680480802078427
timing__hold__ws__corner:nom_ss_100C_1v60,0.8964043094862232
timing__setup__ws__corner:nom_ss_100C_1v60,0.1533635484238774
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.896404
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.153364
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,32
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4052243100213507
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4201376587771626
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11427198399857713
timing__setup__ws__corner:nom_ff_n40C_1v95,13.902486666498653
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.114272
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,13.902487
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,93
design__max_fanout_violation__count,32
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.4006027289948851
clock__skew__worst_setup,0.414034318548974
timing__hold__ws,0.11102979960806905
timing__setup__ws,-0.09366019336310878
timing__hold__tns,0.0
timing__setup__tns,-0.1399094213417512
timing__hold__wns,0
timing__setup__wns,-0.09366019336310878
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111030
timing__hold_r2r_vio__count,0
timing__setup_vio__count,2
timing__setup_r2r__ws,-0.093660
timing__setup_r2r_vio__count,2
design__die__bbox,0.0 0.0 682.64 225.76
design__core__bbox,2.76 2.72 679.88 223.04
design__io,45
design__die__area,154113
design__core__area,149183
design__instance__count__stdcell,9993
design__instance__area__stdcell,71701.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.480626
design__instance__utilization__stdcell,0.480626
design__instance__count__class:buffer,655
design__instance__count__class:inverter,214
design__instance__count__class:sequential_cell,492
design__instance__count__class:multi_input_combinational_cell,6129
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,10754
design__instance__count__class:tap_cell,2158
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,231974
design__violations,0
design__instance__count__class:timing_repair_buffer,232
design__instance__count__class:clock_buffer,41
design__instance__count__class:clock_inverter,26
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,92
antenna__violating__nets,3
antenna__violating__pins,4
route__antenna_violation__count,3
antenna_diodes_count,46
design__instance__count__class:antenna_cell,46
route__net,7778
route__net__special,2
route__drc_errors__iter:1,5559
route__wirelength__iter:1,269063
route__drc_errors__iter:2,3150
route__wirelength__iter:2,266879
route__drc_errors__iter:3,2724
route__wirelength__iter:3,266328
route__drc_errors__iter:4,302
route__wirelength__iter:4,265814
route__drc_errors__iter:5,45
route__wirelength__iter:5,265748
route__drc_errors__iter:6,0
route__wirelength__iter:6,265742
route__drc_errors,0
route__wirelength,265742
route__vias,61847
route__vias__singlecut,61847
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,797.62
timing__unannotated_net__count__corner:nom_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,32
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.46875926689307074
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4870786134513071
timing__hold__ws__corner:min_tt_025C_1v80,0.31864778384490006
timing__setup__ws__corner:min_tt_025C_1v80,10.44937410620105
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.318648
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,10.449374
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,16
design__max_fanout_violation__count__corner:min_ss_100C_1v60,32
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.624276203956413
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6540003168576601
timing__hold__ws__corner:min_ss_100C_1v60,0.8843077631570037
timing__setup__ws__corner:min_ss_100C_1v60,0.4105373934782611
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.884308
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.410537
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,32
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4006027289948851
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.414034318548974
timing__hold__ws__corner:min_ff_n40C_1v95,0.11102979960806905
timing__setup__ws__corner:min_ff_n40C_1v95,14.022001734390457
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111030
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.022001
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,32
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.4828126923808389
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.502676692276922
timing__hold__ws__corner:max_tt_025C_1v80,0.3273826857827833
timing__setup__ws__corner:max_tt_025C_1v80,10.132986292408994
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.327383
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,10.132986
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,47
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,93
design__max_fanout_violation__count__corner:max_ss_100C_1v60,32
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.6483480602571343
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6828757752548822
timing__hold__ws__corner:max_ss_100C_1v60,0.9104919298441169
timing__setup__ws__corner:max_ss_100C_1v60,-0.09366019336310878
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-0.1399094213417512
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.09366019336310878
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.910492
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,2
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.093660
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,2
timing__unannotated_net__count__corner:max_ss_100C_1v60,47
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,32
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.41103091538224035
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.42604551648076167
timing__hold__ws__corner:max_ff_n40C_1v95,0.11728934822024027
timing__setup__ws__corner:max_ff_n40C_1v95,13.784456632966586
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.117289
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,13.784456
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,47
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,47
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000701175
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000644841
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000384669
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000644841
design_powergrid__voltage__worst,0.0000644841
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000701175
design_powergrid__drop__worst__net:VPWR,0.0000701175
design_powergrid__voltage__worst__net:VGND,0.0000644841
design_powergrid__drop__worst__net:VGND,0.0000644841
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000003700000000000000150205368976141784287392511032521724700927734375
ir__drop__worst,0.00007009999999999999629844704696068902194383554160594940185546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
