#[doc = "Register `INT_ENA` reader"]
pub type R = crate::R<INT_ENA_SPEC>;
#[doc = "Register `INT_ENA` writer"]
pub type W = crate::W<INT_ENA_SPEC>;
#[doc = "Field `TIMER0_OVF_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_TIMER0_OVF_INT."]
pub type TIMER0_OVF_INT_ENA_R = crate::BitReader;
#[doc = "Field `TIMER0_OVF_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_TIMER0_OVF_INT."]
pub type TIMER0_OVF_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER1_OVF_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_TIMER1_OVF_INT."]
pub type TIMER1_OVF_INT_ENA_R = crate::BitReader;
#[doc = "Field `TIMER1_OVF_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_TIMER1_OVF_INT."]
pub type TIMER1_OVF_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER2_OVF_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_TIMER2_OVF_INT."]
pub type TIMER2_OVF_INT_ENA_R = crate::BitReader;
#[doc = "Field `TIMER2_OVF_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_TIMER2_OVF_INT."]
pub type TIMER2_OVF_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TIMER3_OVF_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_TIMER3_OVF_INT."]
pub type TIMER3_OVF_INT_ENA_R = crate::BitReader;
#[doc = "Field `TIMER3_OVF_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_TIMER3_OVF_INT."]
pub type TIMER3_OVF_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DUTY_CHNG_END_CH0_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH0_INT."]
pub type DUTY_CHNG_END_CH0_INT_ENA_R = crate::BitReader;
#[doc = "Field `DUTY_CHNG_END_CH0_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH0_INT."]
pub type DUTY_CHNG_END_CH0_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DUTY_CHNG_END_CH1_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH1_INT."]
pub type DUTY_CHNG_END_CH1_INT_ENA_R = crate::BitReader;
#[doc = "Field `DUTY_CHNG_END_CH1_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH1_INT."]
pub type DUTY_CHNG_END_CH1_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DUTY_CHNG_END_CH2_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH2_INT."]
pub type DUTY_CHNG_END_CH2_INT_ENA_R = crate::BitReader;
#[doc = "Field `DUTY_CHNG_END_CH2_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH2_INT."]
pub type DUTY_CHNG_END_CH2_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DUTY_CHNG_END_CH3_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH3_INT."]
pub type DUTY_CHNG_END_CH3_INT_ENA_R = crate::BitReader;
#[doc = "Field `DUTY_CHNG_END_CH3_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH3_INT."]
pub type DUTY_CHNG_END_CH3_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DUTY_CHNG_END_CH4_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH4_INT."]
pub type DUTY_CHNG_END_CH4_INT_ENA_R = crate::BitReader;
#[doc = "Field `DUTY_CHNG_END_CH4_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH4_INT."]
pub type DUTY_CHNG_END_CH4_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DUTY_CHNG_END_CH5_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH5_INT."]
pub type DUTY_CHNG_END_CH5_INT_ENA_R = crate::BitReader;
#[doc = "Field `DUTY_CHNG_END_CH5_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH5_INT."]
pub type DUTY_CHNG_END_CH5_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `OVF_CNT_CH0_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH0_INT."]
pub type OVF_CNT_CH0_INT_ENA_R = crate::BitReader;
#[doc = "Field `OVF_CNT_CH0_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH0_INT."]
pub type OVF_CNT_CH0_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `OVF_CNT_CH1_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH1_INT."]
pub type OVF_CNT_CH1_INT_ENA_R = crate::BitReader;
#[doc = "Field `OVF_CNT_CH1_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH1_INT."]
pub type OVF_CNT_CH1_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `OVF_CNT_CH2_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH2_INT."]
pub type OVF_CNT_CH2_INT_ENA_R = crate::BitReader;
#[doc = "Field `OVF_CNT_CH2_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH2_INT."]
pub type OVF_CNT_CH2_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `OVF_CNT_CH3_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH3_INT."]
pub type OVF_CNT_CH3_INT_ENA_R = crate::BitReader;
#[doc = "Field `OVF_CNT_CH3_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH3_INT."]
pub type OVF_CNT_CH3_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `OVF_CNT_CH4_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH4_INT."]
pub type OVF_CNT_CH4_INT_ENA_R = crate::BitReader;
#[doc = "Field `OVF_CNT_CH4_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH4_INT."]
pub type OVF_CNT_CH4_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `OVF_CNT_CH5_INT_ENA` reader - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH5_INT."]
pub type OVF_CNT_CH5_INT_ENA_R = crate::BitReader;
#[doc = "Field `OVF_CNT_CH5_INT_ENA` writer - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH5_INT."]
pub type OVF_CNT_CH5_INT_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Enable bit: Write 1 to enable LEDC_TIMER0_OVF_INT."]
    #[inline(always)]
    pub fn timer0_ovf_int_ena(&self) -> TIMER0_OVF_INT_ENA_R {
        TIMER0_OVF_INT_ENA_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Enable bit: Write 1 to enable LEDC_TIMER1_OVF_INT."]
    #[inline(always)]
    pub fn timer1_ovf_int_ena(&self) -> TIMER1_OVF_INT_ENA_R {
        TIMER1_OVF_INT_ENA_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Enable bit: Write 1 to enable LEDC_TIMER2_OVF_INT."]
    #[inline(always)]
    pub fn timer2_ovf_int_ena(&self) -> TIMER2_OVF_INT_ENA_R {
        TIMER2_OVF_INT_ENA_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Enable bit: Write 1 to enable LEDC_TIMER3_OVF_INT."]
    #[inline(always)]
    pub fn timer3_ovf_int_ena(&self) -> TIMER3_OVF_INT_ENA_R {
        TIMER3_OVF_INT_ENA_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH0_INT."]
    #[inline(always)]
    pub fn duty_chng_end_ch0_int_ena(&self) -> DUTY_CHNG_END_CH0_INT_ENA_R {
        DUTY_CHNG_END_CH0_INT_ENA_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH1_INT."]
    #[inline(always)]
    pub fn duty_chng_end_ch1_int_ena(&self) -> DUTY_CHNG_END_CH1_INT_ENA_R {
        DUTY_CHNG_END_CH1_INT_ENA_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH2_INT."]
    #[inline(always)]
    pub fn duty_chng_end_ch2_int_ena(&self) -> DUTY_CHNG_END_CH2_INT_ENA_R {
        DUTY_CHNG_END_CH2_INT_ENA_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH3_INT."]
    #[inline(always)]
    pub fn duty_chng_end_ch3_int_ena(&self) -> DUTY_CHNG_END_CH3_INT_ENA_R {
        DUTY_CHNG_END_CH3_INT_ENA_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH4_INT."]
    #[inline(always)]
    pub fn duty_chng_end_ch4_int_ena(&self) -> DUTY_CHNG_END_CH4_INT_ENA_R {
        DUTY_CHNG_END_CH4_INT_ENA_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH5_INT."]
    #[inline(always)]
    pub fn duty_chng_end_ch5_int_ena(&self) -> DUTY_CHNG_END_CH5_INT_ENA_R {
        DUTY_CHNG_END_CH5_INT_ENA_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 12 - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH0_INT."]
    #[inline(always)]
    pub fn ovf_cnt_ch0_int_ena(&self) -> OVF_CNT_CH0_INT_ENA_R {
        OVF_CNT_CH0_INT_ENA_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH1_INT."]
    #[inline(always)]
    pub fn ovf_cnt_ch1_int_ena(&self) -> OVF_CNT_CH1_INT_ENA_R {
        OVF_CNT_CH1_INT_ENA_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH2_INT."]
    #[inline(always)]
    pub fn ovf_cnt_ch2_int_ena(&self) -> OVF_CNT_CH2_INT_ENA_R {
        OVF_CNT_CH2_INT_ENA_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH3_INT."]
    #[inline(always)]
    pub fn ovf_cnt_ch3_int_ena(&self) -> OVF_CNT_CH3_INT_ENA_R {
        OVF_CNT_CH3_INT_ENA_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH4_INT."]
    #[inline(always)]
    pub fn ovf_cnt_ch4_int_ena(&self) -> OVF_CNT_CH4_INT_ENA_R {
        OVF_CNT_CH4_INT_ENA_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH5_INT."]
    #[inline(always)]
    pub fn ovf_cnt_ch5_int_ena(&self) -> OVF_CNT_CH5_INT_ENA_R {
        OVF_CNT_CH5_INT_ENA_R::new(((self.bits >> 17) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("INT_ENA")
            .field("timer0_ovf_int_ena", &self.timer0_ovf_int_ena())
            .field("timer1_ovf_int_ena", &self.timer1_ovf_int_ena())
            .field("timer2_ovf_int_ena", &self.timer2_ovf_int_ena())
            .field("timer3_ovf_int_ena", &self.timer3_ovf_int_ena())
            .field(
                "duty_chng_end_ch0_int_ena",
                &self.duty_chng_end_ch0_int_ena(),
            )
            .field(
                "duty_chng_end_ch1_int_ena",
                &self.duty_chng_end_ch1_int_ena(),
            )
            .field(
                "duty_chng_end_ch2_int_ena",
                &self.duty_chng_end_ch2_int_ena(),
            )
            .field(
                "duty_chng_end_ch3_int_ena",
                &self.duty_chng_end_ch3_int_ena(),
            )
            .field(
                "duty_chng_end_ch4_int_ena",
                &self.duty_chng_end_ch4_int_ena(),
            )
            .field(
                "duty_chng_end_ch5_int_ena",
                &self.duty_chng_end_ch5_int_ena(),
            )
            .field("ovf_cnt_ch0_int_ena", &self.ovf_cnt_ch0_int_ena())
            .field("ovf_cnt_ch1_int_ena", &self.ovf_cnt_ch1_int_ena())
            .field("ovf_cnt_ch2_int_ena", &self.ovf_cnt_ch2_int_ena())
            .field("ovf_cnt_ch3_int_ena", &self.ovf_cnt_ch3_int_ena())
            .field("ovf_cnt_ch4_int_ena", &self.ovf_cnt_ch4_int_ena())
            .field("ovf_cnt_ch5_int_ena", &self.ovf_cnt_ch5_int_ena())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - Enable bit: Write 1 to enable LEDC_TIMER0_OVF_INT."]
    #[inline(always)]
    pub fn timer0_ovf_int_ena(&mut self) -> TIMER0_OVF_INT_ENA_W<INT_ENA_SPEC> {
        TIMER0_OVF_INT_ENA_W::new(self, 0)
    }
    #[doc = "Bit 1 - Enable bit: Write 1 to enable LEDC_TIMER1_OVF_INT."]
    #[inline(always)]
    pub fn timer1_ovf_int_ena(&mut self) -> TIMER1_OVF_INT_ENA_W<INT_ENA_SPEC> {
        TIMER1_OVF_INT_ENA_W::new(self, 1)
    }
    #[doc = "Bit 2 - Enable bit: Write 1 to enable LEDC_TIMER2_OVF_INT."]
    #[inline(always)]
    pub fn timer2_ovf_int_ena(&mut self) -> TIMER2_OVF_INT_ENA_W<INT_ENA_SPEC> {
        TIMER2_OVF_INT_ENA_W::new(self, 2)
    }
    #[doc = "Bit 3 - Enable bit: Write 1 to enable LEDC_TIMER3_OVF_INT."]
    #[inline(always)]
    pub fn timer3_ovf_int_ena(&mut self) -> TIMER3_OVF_INT_ENA_W<INT_ENA_SPEC> {
        TIMER3_OVF_INT_ENA_W::new(self, 3)
    }
    #[doc = "Bit 4 - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH0_INT."]
    #[inline(always)]
    pub fn duty_chng_end_ch0_int_ena(&mut self) -> DUTY_CHNG_END_CH0_INT_ENA_W<INT_ENA_SPEC> {
        DUTY_CHNG_END_CH0_INT_ENA_W::new(self, 4)
    }
    #[doc = "Bit 5 - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH1_INT."]
    #[inline(always)]
    pub fn duty_chng_end_ch1_int_ena(&mut self) -> DUTY_CHNG_END_CH1_INT_ENA_W<INT_ENA_SPEC> {
        DUTY_CHNG_END_CH1_INT_ENA_W::new(self, 5)
    }
    #[doc = "Bit 6 - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH2_INT."]
    #[inline(always)]
    pub fn duty_chng_end_ch2_int_ena(&mut self) -> DUTY_CHNG_END_CH2_INT_ENA_W<INT_ENA_SPEC> {
        DUTY_CHNG_END_CH2_INT_ENA_W::new(self, 6)
    }
    #[doc = "Bit 7 - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH3_INT."]
    #[inline(always)]
    pub fn duty_chng_end_ch3_int_ena(&mut self) -> DUTY_CHNG_END_CH3_INT_ENA_W<INT_ENA_SPEC> {
        DUTY_CHNG_END_CH3_INT_ENA_W::new(self, 7)
    }
    #[doc = "Bit 8 - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH4_INT."]
    #[inline(always)]
    pub fn duty_chng_end_ch4_int_ena(&mut self) -> DUTY_CHNG_END_CH4_INT_ENA_W<INT_ENA_SPEC> {
        DUTY_CHNG_END_CH4_INT_ENA_W::new(self, 8)
    }
    #[doc = "Bit 9 - Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH5_INT."]
    #[inline(always)]
    pub fn duty_chng_end_ch5_int_ena(&mut self) -> DUTY_CHNG_END_CH5_INT_ENA_W<INT_ENA_SPEC> {
        DUTY_CHNG_END_CH5_INT_ENA_W::new(self, 9)
    }
    #[doc = "Bit 12 - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH0_INT."]
    #[inline(always)]
    pub fn ovf_cnt_ch0_int_ena(&mut self) -> OVF_CNT_CH0_INT_ENA_W<INT_ENA_SPEC> {
        OVF_CNT_CH0_INT_ENA_W::new(self, 12)
    }
    #[doc = "Bit 13 - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH1_INT."]
    #[inline(always)]
    pub fn ovf_cnt_ch1_int_ena(&mut self) -> OVF_CNT_CH1_INT_ENA_W<INT_ENA_SPEC> {
        OVF_CNT_CH1_INT_ENA_W::new(self, 13)
    }
    #[doc = "Bit 14 - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH2_INT."]
    #[inline(always)]
    pub fn ovf_cnt_ch2_int_ena(&mut self) -> OVF_CNT_CH2_INT_ENA_W<INT_ENA_SPEC> {
        OVF_CNT_CH2_INT_ENA_W::new(self, 14)
    }
    #[doc = "Bit 15 - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH3_INT."]
    #[inline(always)]
    pub fn ovf_cnt_ch3_int_ena(&mut self) -> OVF_CNT_CH3_INT_ENA_W<INT_ENA_SPEC> {
        OVF_CNT_CH3_INT_ENA_W::new(self, 15)
    }
    #[doc = "Bit 16 - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH4_INT."]
    #[inline(always)]
    pub fn ovf_cnt_ch4_int_ena(&mut self) -> OVF_CNT_CH4_INT_ENA_W<INT_ENA_SPEC> {
        OVF_CNT_CH4_INT_ENA_W::new(self, 16)
    }
    #[doc = "Bit 17 - Enable bit: Write 1 to enable LEDC_OVF_CNT_CH5_INT."]
    #[inline(always)]
    pub fn ovf_cnt_ch5_int_ena(&mut self) -> OVF_CNT_CH5_INT_ENA_W<INT_ENA_SPEC> {
        OVF_CNT_CH5_INT_ENA_W::new(self, 17)
    }
}
#[doc = "Interrupt enable register\n\nYou can [`read`](crate::Reg::read) this register and get [`int_ena::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`int_ena::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct INT_ENA_SPEC;
impl crate::RegisterSpec for INT_ENA_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`int_ena::R`](R) reader structure"]
impl crate::Readable for INT_ENA_SPEC {}
#[doc = "`write(|w| ..)` method takes [`int_ena::W`](W) writer structure"]
impl crate::Writable for INT_ENA_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets INT_ENA to value 0"]
impl crate::Resettable for INT_ENA_SPEC {
    const RESET_VALUE: u32 = 0;
}
