---
title: "About"
description: "About bitwiz"
_build:
  list: never
---

## About bitwiz

I'm Alexis, an FPGA engineer with 5+ years building high-performance digital systems.

[LinkedIn](https://www.linkedin.com/in/alexisblopez/)

### Background

My work spans **medical devices**, **big tech infrastructure**, and **custom silicon** projects. I specialize in:

- **Streaming systems** - High-throughput data pipelines and DMA engines
- **SerDes integration** - Multi-gigabit serial links (PCIe, Ethernet, custom)
- **Verification automation** - Cocotb frameworks, SVA, constrained random
- **Timing closure** - Clock domain crossings, multicycle paths, physical optimization

### Focus Areas

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              Current Focus                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  â€¢ DDR4/DDR5 memory subsystems              â”‚
â”‚  â€¢ 100G+ Ethernet implementations           â”‚
â”‚  â€¢ Hardware/software co-verification        â”‚
â”‚  â€¢ Open-source FPGA tooling                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Philosophy

> Write RTL like someone else will have to debug it at 2am. Because that someone might be you.

I believe in:
- **Readable code** over clever code
- **Assertions everywhere** - if it can go wrong, check it
- **Automation** - if you do it twice, script it
- **Documentation** - but not too much

### This Site

bitwiz is where I share projects, techniques, and tools from my work. Everything here is meant to be practical and applicable to real designs.

---

## Contact

ðŸ“§ **Email**: [alexis@bitwiz.io](mailto:alexis@bitwiz.io)

*I read every email, though response times vary based on workload.*
