<def f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.h' l='273' type='bool llvm::PPCSubtarget::hasPrefixInstrs() const'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenGlobalISel.inc' l='126' u='c' c='_ZNK12_GLOBAL__N_122PPCInstructionSelector30computeAvailableModuleFeaturesEPKN4llvm12PPCSubtargetE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenFastISel.inc' l='2512' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel42fastEmit_PPCISD_XXSPLTI_SP_TO_DP_MVT_i32_rEN4llvm3MVTEjb'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='65723' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='65744' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='65746' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8610' u='c' c='_ZNK4llvm17PPCTargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8719' u='c' c='_ZNK4llvm17PPCTargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8723' u='c' c='_ZNK4llvm17PPCTargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9340' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15832' u='c' c='_ZNK4llvm17PPCTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb'/>
