Time resolution is 1 fs
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    4290
CLKIN1_PERIOD    =   4.290
DIVCLK_DIVIDE    =       2
CLKFBOUT_MULT    =      13
VCO_PERIOD       =   660.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1320
CLKOUT1_PERIOD   =    1320
CLKOUT2_PERIOD   =   21120
CLKOUT3_PERIOD   =    5280
CLKOUT4_PERIOD   =    2640
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           4
MMCM_VCO_FREQ (MHz)   = 757.000
MMCM_VCO_PERIOD       = 1321.004
#################################################

ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = f DATA_CTL_B0 = f DATA_CTL_B1 = 0
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =          12 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           3
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1320.00 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 1320 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 10.31 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 0 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 5.57 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 798.78 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 526.79 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1325.57 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1325.57 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1944.32 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 15 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 773.53 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 773.53 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 649.69 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -30.00 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 630.00 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 630.00 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 61 
ddr3_tb.u_mig_7series_0.u_mig_7series_0_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
ddr3_tb.gen_mem[0].u_comp_ddr3.reset at time 3867370.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_tb.gen_mem[1].u_comp_ddr3.reset at time 3867370.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_tb.gen_mem[2].u_comp_ddr3.reset at time 3867370.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_tb.gen_mem[3].u_comp_ddr3.reset at time 3867370.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_tb.gen_mem[4].u_comp_ddr3.reset at time 3867370.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_tb.gen_mem[5].u_comp_ddr3.reset at time 3867370.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_tb.gen_mem[6].u_comp_ddr3.reset at time 3867370.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_tb.gen_mem[7].u_comp_ddr3.reset at time 3867370.0 ps WARNING: 200 us is required before RST_N goes inactive.
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task at time 3901755.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task at time 3901755.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task at time 3901755.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task at time 3901755.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task at time 3901755.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task at time 3901755.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task at time 3901755.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task at time 3901755.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 4250235.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 4936635.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 5623035.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 6309435.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: ZQ        long = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: Initialization Sequence is complete
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: ZQ        long = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: Initialization Sequence is complete
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: ZQ        long = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: Initialization Sequence is complete
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: ZQ        long = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: Initialization Sequence is complete
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: ZQ        long = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: Initialization Sequence is complete
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: ZQ        long = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: Initialization Sequence is complete
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: ZQ        long = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: Initialization Sequence is complete
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: ZQ        long = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 6995835.0 ps INFO: Initialization Sequence is complete
PHY_INIT: Memory Initialization completed at 8302570.0 ps
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 8358075.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 8358075.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 8358075.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 8358075.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 8358075.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 8358075.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 8358075.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 8358075.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9044475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9044475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9044475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9044475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9044475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9044475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9044475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9044475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9049755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9049755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9049755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9049755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9049755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9049755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9049755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9049755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9055035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9055035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9055035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9055035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9055035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9055035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9055035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9055035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9058335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9058335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9058335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9058335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9058335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9058335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9058335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9058335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9058995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9058995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9058995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9058995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9058995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9058995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9058995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9058995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9059655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9059655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9059655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9059655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9059655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9059655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9059655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9059655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9060315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9060315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9060315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9060315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9060315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9060315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9060315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9060315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9060315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9060315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9060315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9060315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9060315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9060315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9060315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9060315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9060975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9060975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9060975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9060975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9060975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9060975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9060975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9060975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9061635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9061635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9061635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9061635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9061635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9061635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9061635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9061635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9062295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9062295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9062295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9062295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9062295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9062295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9062295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9062295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9062955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9062955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9062955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9062955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9062955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9062955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9062955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9062955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9063615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9063615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9063615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9063615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9063615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9063615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9063615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9063615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9064275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9064275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9064275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9064275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9064275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9064275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9064275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9064275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9064935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9064935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9064935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9064935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9064935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9064935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9064935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9064935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9065595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9065595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9065595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9065595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9065595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9065595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9065595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9065595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9065595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9065595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9065595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9065595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9065595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9065595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9065595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9065595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9066255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9066255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9066255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9066255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9066255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9066255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9066255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9066255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9066915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9066915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9066915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9066915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9066915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9066915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9066915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9066915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9067575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9067575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9067575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9067575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9067575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9067575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9067575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9067575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9068235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9068235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9068235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9068235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9068235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9068235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9068235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9068235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9068895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9068895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9068895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9068895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9068895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9068895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9068895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9068895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9069555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9069555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9069555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9069555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9069555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9069555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9069555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9069555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9070215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9070215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9070215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9070215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9070215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9070215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9070215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9070215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9070875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9070875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9070875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9070875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9070875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9070875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9070875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9070875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9070875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9070875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9070875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9070875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9070875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9070875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9070875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9070875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9071535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9071535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9071535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9071535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9071535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9071535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9071535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9071535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9072195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9072195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9072195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9072195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9072195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9072195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9072195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9072195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9072855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9072855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9072855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9072855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9072855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9072855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9072855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9072855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9073515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9073515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9073515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9073515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9073515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9073515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9073515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9073515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9074175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9074175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9074175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9074175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9074175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9074175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9074175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9074175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9074835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9074835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9074835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9074835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9074835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9074835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9074835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9074835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9075495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9075495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9075495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9075495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9075495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9075495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9075495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9075495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9076155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9076155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9076155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9076155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9076155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9076155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9076155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9076155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9076155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9076155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9076155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9076155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9076155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9076155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9076155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9076155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9076815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9076815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9076815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9076815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9076815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9076815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9076815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9076815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9077475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9077475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9077475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9077475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9077475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9077475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9077475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9077475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9078135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9078135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9078135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9078135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9078135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9078135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9078135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9078135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9078795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9078795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9078795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9078795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9078795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9078795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9078795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9078795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9079455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9079455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9079455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9079455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9079455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9079455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9079455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9079455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9080115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9080115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9080115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9080115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9080115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9080115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9080115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9080115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9080775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9080775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9080775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9080775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9080775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9080775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9080775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9080775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9081435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9081435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9081435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9081435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9081435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9081435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9081435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9081435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9081435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9081435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9081435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9081435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9081435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9081435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9081435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9081435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9082095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9082095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9082095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9082095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9082095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9082095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9082095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9082095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9082755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9082755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9082755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9082755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9082755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9082755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9082755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9082755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9083415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9083415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9083415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9083415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9083415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9083415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9083415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9083415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9084075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9084075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9084075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9084075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9084075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9084075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9084075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9084075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9084735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9084735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9084735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9084735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9084735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9084735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9084735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9084735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9085395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9085395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9085395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9085395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9085395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9085395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9085395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9085395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9086055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9086055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9086055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9086055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9086055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9086055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9086055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9086055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9086715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9086715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9086715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9086715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9086715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9086715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9086715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9086715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9086715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9086715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9086715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9086715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9086715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9086715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9086715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9086715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9087375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9087375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9087375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9087375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9087375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9087375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9087375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9087375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9088035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9088035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9088035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9088035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9088035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9088035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9088035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9088035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9088695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9088695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9088695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9088695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9088695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9088695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9088695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9088695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9089355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9089355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9089355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9089355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9089355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9089355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9089355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9089355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9090015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9090015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9090015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9090015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9090015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9090015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9090015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9090015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9090675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9090675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9090675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9090675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9090675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9090675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9090675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9090675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9091335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9091335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9091335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9091335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9091335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9091335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9091335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9091335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9091995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9091995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9091995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9091995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9091995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9091995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9091995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9091995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9091995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9091995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9091995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9091995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9091995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9091995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9091995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9091995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9092655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9092655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9092655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9092655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9092655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9092655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9092655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9092655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9093315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9093315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9093315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9093315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9093315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9093315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9093315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9093315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9093975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9093975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9093975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9093975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9093975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9093975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9093975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9093975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9094635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9094635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9094635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9094635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9094635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9094635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9094635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9094635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9095295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9095295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9095295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9095295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9095295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9095295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9095295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9095295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9095955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9095955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9095955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9095955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9095955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9095955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9095955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9095955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9096615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9096615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9096615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9096615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9096615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9096615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9096615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9096615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9097275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9097275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9097275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9097275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9097275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9097275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9097275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9097275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9097275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9097275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9097275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9097275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9097275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9097275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9097275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9097275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9097935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9097935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9097935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9097935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9097935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9097935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9097935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9097935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9098595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9098595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9098595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9098595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9098595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9098595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9098595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9098595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9099255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9099255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9099255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9099255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9099255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9099255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9099255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9099255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9099915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9099915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9099915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9099915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9099915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9099915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9099915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9099915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9100575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9100575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9100575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9100575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9100575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9100575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9100575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9100575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9101235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9101235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9101235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9101235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9101235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9101235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9101235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9101235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9101895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9101895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9101895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9101895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9101895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9101895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9101895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9101895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9102555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9102555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9102555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9102555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9102555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9102555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9102555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9102555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9102555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9102555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9102555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9102555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9102555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9102555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9102555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9102555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9103215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9103215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9103215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9103215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9103215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9103215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9103215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9103215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9103875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9103875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9103875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9103875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9103875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9103875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9103875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9103875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9104535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9104535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9104535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9104535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9104535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9104535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9104535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9104535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9105195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9105195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9105195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9105195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9105195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9105195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9105195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9105195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9105855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9105855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9105855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9105855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9105855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9105855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9105855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9105855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9106515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9106515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9106515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9106515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9106515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9106515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9106515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9106515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9107175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9107175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9107175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9107175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9107175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9107175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9107175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9107175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9107835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9107835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9107835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9107835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9107835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9107835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9107835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9107835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9108495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9108495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9108495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9108495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9108495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9108495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9108495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9108495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9109155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9109155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9109155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9109155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9109155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9109155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9109155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9109155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9109815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9109815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9109815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9109815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9109815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9109815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9109815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9109815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9110475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9110475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9110475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9110475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9110475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9110475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9110475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9110475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9111135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9111135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9111135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9111135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9111135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9111135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9111135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9111135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9111795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9111795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9111795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9111795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9111795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9111795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9111795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9111795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9112455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9112455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9112455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9112455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9112455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9112455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9112455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9112455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9113115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9113115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9113115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9113115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9113115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9113115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9113115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9113115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9113775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9113775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9113775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9113775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9113775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9113775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9113775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9113775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9114435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9114435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9114435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9114435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9114435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9114435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9114435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9114435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9115095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9115095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9115095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9115095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9115095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9115095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9115095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9115095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9115755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9115755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9115755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9115755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9115755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9115755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9115755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9115755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9116415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9116415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9116415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9116415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9116415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9116415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9116415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9116415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9117075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9117075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9117075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9117075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9117075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9117075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9117075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9117075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9117735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9117735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9117735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9117735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9117735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9117735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9117735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9117735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9118395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9118395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9118395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9118395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9118395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9118395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9118395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9118395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9118395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9118395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9118395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9118395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9118395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9118395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9118395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9118395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9119055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9119055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9119055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9119055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9119055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9119055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9119055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9119055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9119715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9119715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9119715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9119715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9119715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9119715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9119715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9119715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9120375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9120375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9120375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9120375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9120375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9120375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9120375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9120375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
PHY_INIT: Phaser_In Phase Locked at 9120970.0 ps
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9121035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9121035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9121035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9121035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9121035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9121035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9121035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9121035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9123675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9123675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9123675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9123675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9123675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9123675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9123675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9123675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9128955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9128955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9128955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9128955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9128955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9128955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9128955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9128955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9132255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9132255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9132255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9132255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9132255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9132255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9132255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9132255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9132915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9132915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9132915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9132915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9132915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9132915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9132915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9132915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9133575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9133575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9133575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9133575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9133575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9133575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9133575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9133575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9134235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9134235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9134235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9134235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9134235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9134235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9134235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9134235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9134235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9134235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9134235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9134235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9134235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9134235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9134235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9134235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9134895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9134895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9134895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9134895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9134895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9134895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9134895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9134895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9135555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9135555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9135555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9135555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9135555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9135555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9135555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9135555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9136215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9136215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9136215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9136215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9136215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9136215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9136215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9136215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9136875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9136875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9136875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9136875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9136875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9136875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9136875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9136875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9137535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9137535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9137535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9137535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9137535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9137535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9137535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9137535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9138195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9138195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9138195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9138195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9138195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9138195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9138195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9138195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9138855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9138855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9138855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9138855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9138855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9138855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9138855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9138855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9139515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9139515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9139515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9139515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9139515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9139515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9139515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9139515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9139515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9139515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9139515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9139515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9139515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9139515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9139515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9139515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9140175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9140175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9140175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9140175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9140175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9140175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9140175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9140175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9140835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9140835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9140835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9140835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9140835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9140835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9140835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9140835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9141495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9141495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9141495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9141495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9141495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9141495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9141495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9141495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9142155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9142155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9142155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9142155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9142155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9142155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9142155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9142155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9142815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9142815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9142815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9142815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9142815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9142815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9142815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9142815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9143475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9143475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9143475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9143475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9143475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9143475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9143475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9143475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9144135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9144135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9144135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9144135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9144135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9144135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9144135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9144135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9144795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9144795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9144795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9144795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9144795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9144795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9144795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9144795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9144795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9144795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9144795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9144795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9144795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9144795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9144795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9144795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9145455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9145455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9145455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9145455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9145455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9145455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9145455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9145455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9146115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9146115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9146115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9146115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9146115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9146115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9146115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9146115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9146775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9146775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9146775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9146775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9146775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9146775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9146775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9146775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9147435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9147435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9147435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9147435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9147435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9147435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9147435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9147435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9148095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9148095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9148095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9148095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9148095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9148095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9148095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9148095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9148755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9148755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9148755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9148755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9148755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9148755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9148755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9148755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9149415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9149415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9149415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9149415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9149415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9149415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9149415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9149415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9150075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9150075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9150075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9150075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9150075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9150075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9150075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9150075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9150075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9150075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9150075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9150075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9150075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9150075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9150075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9150075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9150735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9150735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9150735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9150735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9150735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9150735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9150735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9150735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9151395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9151395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9151395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9151395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9151395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9151395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9151395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9151395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9152055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9152055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9152055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9152055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9152055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9152055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9152055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9152055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9152715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9152715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9152715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9152715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9152715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9152715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9152715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9152715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9153375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9153375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9153375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9153375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9153375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9153375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9153375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9153375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9154035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9154035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9154035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9154035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9154035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9154035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9154035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9154035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9154695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9154695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9154695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9154695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9154695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9154695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9154695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9154695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9155355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9155355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9155355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9155355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9155355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9155355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9155355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9155355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9155355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9155355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9155355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9155355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9155355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9155355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9155355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9155355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9156015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9156015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9156015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9156015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9156015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9156015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9156015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9156015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9156675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9156675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9156675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9156675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9156675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9156675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9156675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9156675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9157335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9157335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9157335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9157335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9157335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9157335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9157335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9157335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9157995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9157995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9157995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9157995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9157995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9157995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9157995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9157995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9158655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9158655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9158655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9158655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9158655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9158655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9158655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9158655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9159315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9159315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9159315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9159315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9159315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9159315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9159315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9159315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9159975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9159975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9159975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9159975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9159975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9159975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9159975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9159975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9160635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9160635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9160635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9160635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9160635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9160635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9160635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9160635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9161295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9161295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9161295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9161295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9161295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9161295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9161295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9161295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9161955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9161955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9161955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9161955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9161955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9161955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9161955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9161955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9162615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9162615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9162615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9162615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9162615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9162615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9162615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9162615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9163275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9163275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9163275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9163275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9163275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9163275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9163275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9163275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9163935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9163935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9163935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9163935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9163935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9163935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9163935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9163935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9164595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9164595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9164595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9164595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9164595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9164595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9164595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9164595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9165255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9165255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9165255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9165255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9165255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9165255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9165255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9165255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9165915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9165915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9165915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9165915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9165915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9165915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9165915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9165915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9166575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9166575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9166575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9166575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9166575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9166575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9166575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9166575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9167235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9167235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9167235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9167235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9167235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9167235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9167235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9167235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9167895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9167895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9167895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9167895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9167895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9167895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9167895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9167895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9168555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9168555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9168555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9168555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9168555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9168555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9168555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9168555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9169215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9169215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9169215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9169215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9169215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9169215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9169215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9169215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9169875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9169875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9169875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9169875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9169875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9169875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9169875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9169875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9170535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9170535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9170535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9170535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9170535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9170535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9170535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9170535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9171195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9171195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9171195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9171195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9171195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9171195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9171195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9171195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9171855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9171855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9171855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9171855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9171855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9171855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9171855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9171855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9172515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9172515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9172515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9172515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9172515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9172515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9172515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9172515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9173175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9173175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9173175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9173175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9173175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9173175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9173175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9173175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 9173835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 9173835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 9173835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 9173835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 9173835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 9173835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 9173835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 9173835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge All
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge All
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge All
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge All
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge All
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge All
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge All
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge All
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 9841755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 10528155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 10528155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 10528155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 10528155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 10528155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 10528155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 10528155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 10528155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 11214555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 11214555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 11214555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 11214555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 11214555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 11214555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 11214555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 11214555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 11900955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 11900955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 11900955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 11900955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 11900955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 11900955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 11900955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 11900955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 12587355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 12587355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 12587355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 12587355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 12587355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 12587355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 12587355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 12587355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 13273755.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 13273755.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 13273755.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 13273755.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 13273755.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 13273755.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 13273755.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 13273755.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 13960155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 13960155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 13960155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 13960155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 13960155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 13960155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 13960155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 13960155.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 14646555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 14646555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 14646555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 14646555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 14646555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 14646555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 14646555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 14646555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 15332955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 15332955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 15332955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 15332955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 15332955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 15332955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 15332955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 15332955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 16019355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 16019355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 16019355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 16019355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 16019355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 16019355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 16019355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 16019355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 16705755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 16705755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 16705755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 16705755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 16705755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 16705755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 16705755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 16705755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 16711035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 16711035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 16711035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 16711035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 16711035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 16711035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 16711035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 16711035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 16716315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 16716315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 16716315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 16716315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 16716315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 16716315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 16716315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 16716315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16719615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16719615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16719615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16719615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16719615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16719615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16719615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16719615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16720275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16720275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16720275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16720275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16720275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16720275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16720275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16720275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16720935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16720935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16720935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16720935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16720935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16720935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16720935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16720935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16721595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 16721595.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16721595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 16721595.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16721595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 16721595.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16721595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 16721595.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16721595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 16721595.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16721595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 16721595.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16721595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 16721595.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16721595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 16721595.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16722255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16722255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16722255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16722255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16722255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16722255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16722255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16722255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16722915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16722915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16722915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16722915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16722915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16722915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16722915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16722915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16723575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16723575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16723575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16723575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16723575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16723575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16723575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16723575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16724235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16724235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16724235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16724235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16724235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16724235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16724235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16724235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16724895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16724895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16724895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16724895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16724895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16724895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16724895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16724895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16725555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16725555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16725555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16725555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16725555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16725555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16725555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16725555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16726215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16726215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16726215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16726215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16726215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16726215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16726215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16726215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16726875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16726875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16726875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16726875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16726875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16726875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16726875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16726875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16727535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16727535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16727535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16727535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16727535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16727535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16727535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16727535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16728195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16728195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16728195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16728195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16728195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16728195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16728195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16728195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16728855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16728855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16728855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16728855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16728855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16728855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16728855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16728855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16729515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16729515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16729515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16729515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16729515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16729515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16729515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16729515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16730175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16730175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16730175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16730175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16730175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16730175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16730175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16730175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16730835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16730835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16730835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16730835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16730835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16730835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16730835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16730835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16731495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16731495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16731495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16731495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16731495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16731495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16731495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16731495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16732155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16732155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16732155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16732155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16732155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16732155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16732155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16732155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16732815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16732815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16732815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16732815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16732815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16732815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16732815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16732815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16733475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16733475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16733475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16733475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16733475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16733475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16733475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16733475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16734135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16734135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16734135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16734135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16734135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16734135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16734135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16734135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16734795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16734795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16734795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16734795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16734795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16734795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16734795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16734795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16735455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16735455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16735455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16735455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16735455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16735455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16735455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16735455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16736115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16736115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16736115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16736115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16736115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16736115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16736115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16736115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16736775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16736775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16736775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16736775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16736775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16736775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16736775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16736775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16737435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16737435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16737435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16737435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16737435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16737435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16737435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16737435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16738095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16738095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16738095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16738095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16738095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16738095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16738095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16738095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16738755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16738755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16738755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16738755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16738755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16738755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16738755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16738755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16739415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16739415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16739415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16739415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16739415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16739415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16739415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16739415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 16740075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 16740075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 16740075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 16740075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 16740075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 16740075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 16740075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 16740075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 17407995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 17407995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 17407995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 17407995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 17407995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 17407995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 17407995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 17407995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 17413275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 17413275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 17413275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 17413275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 17413275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 17413275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 17413275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 17413275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 17418555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 17418555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 17418555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 17418555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 17418555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 17418555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 17418555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 17418555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17421855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17421855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17421855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17421855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17421855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17421855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17421855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17421855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17422515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17422515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17422515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17422515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17422515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17422515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17422515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17422515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17423175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17423175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17423175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17423175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17423175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17423175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17423175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17423175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17423835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 17423835.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17423835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 17423835.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17423835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 17423835.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17423835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 17423835.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17423835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 17423835.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17423835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 17423835.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17423835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 17423835.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17423835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 17423835.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17424495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17424495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17424495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17424495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17424495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17424495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17424495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17424495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17425155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17425155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17425155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17425155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17425155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17425155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17425155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17425155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17425815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17425815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17425815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17425815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17425815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17425815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17425815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17425815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17426475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17426475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17426475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17426475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17426475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17426475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17426475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17426475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17427135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17427135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17427135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17427135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17427135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17427135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17427135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17427135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17427795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17427795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17427795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17427795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17427795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17427795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17427795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17427795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17428455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17428455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17428455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17428455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17428455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17428455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17428455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17428455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17429115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17429115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17429115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17429115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17429115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17429115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17429115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17429115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17429775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17429775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17429775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17429775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17429775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17429775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17429775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17429775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17430435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17430435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17430435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17430435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17430435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17430435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17430435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17430435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17431095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17431095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17431095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17431095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17431095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17431095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17431095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17431095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17431755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17431755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17431755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17431755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17431755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17431755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17431755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17431755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17432415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17432415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17432415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17432415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17432415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17432415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17432415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17432415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17433075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17433075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17433075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17433075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17433075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17433075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17433075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17433075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17433735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17433735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17433735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17433735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17433735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17433735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17433735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17433735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17434395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17434395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17434395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17434395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17434395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17434395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17434395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17434395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17435055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17435055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17435055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17435055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17435055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17435055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17435055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17435055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17435715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17435715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17435715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17435715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17435715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17435715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17435715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17435715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17436375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17436375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17436375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17436375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17436375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17436375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17436375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17436375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17437035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17437035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17437035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17437035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17437035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17437035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17437035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17437035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17437695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17437695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17437695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17437695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17437695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17437695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17437695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17437695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17438355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17438355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17438355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17438355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17438355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17438355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17438355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17438355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17439015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17439015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17439015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17439015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17439015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17439015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17439015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17439015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17439675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17439675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17439675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17439675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17439675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17439675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17439675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17439675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17440335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17440335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17440335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17440335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17440335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17440335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17440335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17440335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17440995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17440995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17440995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17440995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17440995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17440995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17440995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17440995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17441655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17441655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17441655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17441655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17441655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17441655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17441655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17441655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 17442315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 17442315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 17442315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 17442315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 17442315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 17442315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 17442315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 17442315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 18110235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 18110235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 18110235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 18110235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 18110235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 18110235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 18110235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 18110235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 18115515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 18115515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 18115515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 18115515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 18115515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 18115515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 18115515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 18115515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 18120795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 18120795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 18120795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 18120795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 18120795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 18120795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 18120795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 18120795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18124095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18124095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18124095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18124095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18124095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18124095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18124095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18124095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18124755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18124755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18124755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18124755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18124755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18124755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18124755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18124755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18125415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18125415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18125415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18125415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18125415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18125415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18125415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18125415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18126075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 18126075.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18126075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 18126075.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18126075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 18126075.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18126075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 18126075.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18126075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 18126075.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18126075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 18126075.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18126075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 18126075.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18126075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 18126075.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18126735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18126735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18126735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18126735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18126735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18126735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18126735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18126735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18127395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18127395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18127395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18127395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18127395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18127395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18127395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18127395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18128055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18128055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18128055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18128055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18128055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18128055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18128055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18128055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18128715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18128715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18128715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18128715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18128715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18128715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18128715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18128715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18129375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18129375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18129375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18129375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18129375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18129375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18129375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18129375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18130035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18130035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18130035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18130035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18130035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18130035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18130035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18130035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18130695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18130695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18130695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18130695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18130695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18130695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18130695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18130695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18131355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18131355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18131355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18131355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18131355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18131355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18131355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18131355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18132015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18132015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18132015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18132015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18132015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18132015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18132015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18132015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18132675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18132675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18132675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18132675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18132675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18132675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18132675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18132675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18133335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18133335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18133335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18133335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18133335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18133335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18133335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18133335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18133995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18133995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18133995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18133995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18133995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18133995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18133995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18133995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18134655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18134655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18134655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18134655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18134655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18134655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18134655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18134655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18135315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18135315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18135315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18135315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18135315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18135315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18135315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18135315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18135975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18135975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18135975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18135975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18135975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18135975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18135975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18135975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18136635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18136635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18136635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18136635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18136635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18136635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18136635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18136635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18137295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18137295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18137295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18137295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18137295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18137295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18137295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18137295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18137955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18137955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18137955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18137955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18137955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18137955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18137955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18137955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18138615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18138615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18138615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18138615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18138615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18138615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18138615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18138615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18139275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18139275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18139275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18139275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18139275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18139275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18139275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18139275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18139935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18139935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18139935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18139935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18139935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18139935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18139935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18139935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18140595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18140595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18140595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18140595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18140595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18140595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18140595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18140595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18141255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18141255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18141255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18141255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18141255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18141255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18141255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18141255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18141915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18141915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18141915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18141915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18141915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18141915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18141915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18141915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18142575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18142575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18142575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18142575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18142575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18142575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18142575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18142575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18143235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18143235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18143235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18143235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18143235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18143235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18143235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18143235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18143895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18143895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18143895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18143895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18143895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18143895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18143895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18143895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18144555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18144555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18144555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18144555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18144555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18144555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18144555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18144555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 18812475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 18812475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 18812475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 18812475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 18812475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 18812475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 18812475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 18812475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 18817755.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 18817755.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 18817755.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 18817755.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 18817755.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 18817755.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 18817755.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 18817755.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 18823035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 18823035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 18823035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 18823035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 18823035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 18823035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 18823035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 18823035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18826335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18826335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18826335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18826335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18826335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18826335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18826335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18826335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18826995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18826995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18826995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18826995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18826995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18826995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18826995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18826995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18827655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18827655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18827655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18827655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18827655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18827655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18827655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18827655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18828315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 18828315.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18828315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 18828315.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18828315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 18828315.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18828315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 18828315.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18828315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 18828315.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18828315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 18828315.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18828315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 18828315.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18828315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 18828315.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18828975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18828975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18828975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18828975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18828975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18828975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18828975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18828975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18829635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18829635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18829635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18829635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18829635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18829635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18829635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18829635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18830295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18830295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18830295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18830295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18830295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18830295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18830295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18830295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18830955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18830955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18830955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18830955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18830955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18830955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18830955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18830955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18831615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18831615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18831615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18831615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18831615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18831615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18831615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18831615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18832275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18832275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18832275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18832275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18832275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18832275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18832275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18832275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18832935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18832935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18832935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18832935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18832935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18832935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18832935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18832935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18833595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18833595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18833595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18833595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18833595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18833595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18833595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18833595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18834255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18834255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18834255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18834255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18834255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18834255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18834255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18834255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18834915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18834915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18834915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18834915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18834915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18834915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18834915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18834915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18835575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18835575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18835575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18835575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18835575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18835575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18835575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18835575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18836235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18836235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18836235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18836235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18836235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18836235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18836235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18836235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18836895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18836895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18836895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18836895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18836895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18836895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18836895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18836895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18837555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18837555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18837555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18837555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18837555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18837555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18837555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18837555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18838215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18838215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18838215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18838215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18838215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18838215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18838215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18838215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18838875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18838875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18838875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18838875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18838875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18838875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18838875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18838875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18839535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18839535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18839535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18839535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18839535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18839535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18839535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18839535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18840195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18840195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18840195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18840195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18840195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18840195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18840195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18840195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18840855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18840855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18840855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18840855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18840855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18840855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18840855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18840855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18841515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18841515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18841515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18841515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18841515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18841515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18841515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18841515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18842175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18842175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18842175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18842175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18842175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18842175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18842175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18842175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18842835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18842835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18842835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18842835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18842835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18842835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18842835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18842835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18843495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18843495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18843495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18843495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18843495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18843495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18843495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18843495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18844155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18844155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18844155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18844155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18844155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18844155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18844155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18844155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18844815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18844815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18844815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18844815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18844815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18844815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18844815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18844815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18845475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18845475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18845475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18845475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18845475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18845475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18845475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18845475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18846135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18846135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18846135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18846135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18846135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18846135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18846135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18846135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 18846795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 18846795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 18846795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 18846795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 18846795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 18846795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 18846795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 18846795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 19514715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 19514715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 19514715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 19514715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 19514715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 19514715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 19514715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 19514715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 19519995.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 19519995.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 19519995.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 19519995.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 19519995.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 19519995.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 19519995.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 19519995.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 19525275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 19525275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 19525275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 19525275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 19525275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 19525275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 19525275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 19525275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19528575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19528575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19528575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19528575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19528575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19528575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19528575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19528575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19529235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19529235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19529235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19529235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19529235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19529235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19529235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19529235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19529895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19529895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19529895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19529895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19529895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19529895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19529895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19529895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19530555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 19530555.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19530555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 19530555.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19530555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 19530555.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19530555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 19530555.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19530555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 19530555.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19530555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 19530555.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19530555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 19530555.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19530555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 19530555.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19531215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19531215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19531215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19531215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19531215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19531215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19531215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19531215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19531875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19531875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19531875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19531875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19531875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19531875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19531875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19531875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19532535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19532535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19532535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19532535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19532535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19532535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19532535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19532535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19533195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19533195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19533195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19533195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19533195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19533195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19533195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19533195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19533855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19533855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19533855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19533855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19533855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19533855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19533855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19533855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19534515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19534515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19534515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19534515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19534515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19534515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19534515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19534515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19535175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19535175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19535175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19535175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19535175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19535175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19535175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19535175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19535835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19535835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19535835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19535835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19535835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19535835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19535835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19535835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19536495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19536495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19536495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19536495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19536495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19536495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19536495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19536495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19537155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19537155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19537155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19537155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19537155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19537155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19537155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19537155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19537815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19537815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19537815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19537815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19537815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19537815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19537815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19537815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19538475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19538475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19538475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19538475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19538475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19538475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19538475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19538475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19539135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19539135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19539135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19539135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19539135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19539135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19539135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19539135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19539795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19539795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19539795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19539795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19539795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19539795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19539795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19539795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19540455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19540455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19540455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19540455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19540455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19540455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19540455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19540455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19541115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19541115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19541115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19541115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19541115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19541115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19541115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19541115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19541775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19541775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19541775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19541775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19541775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19541775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19541775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19541775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19542435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19542435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19542435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19542435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19542435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19542435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19542435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19542435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19543095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19543095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19543095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19543095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19543095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19543095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19543095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19543095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19543755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19543755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19543755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19543755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19543755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19543755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19543755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19543755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19544415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19544415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19544415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19544415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19544415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19544415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19544415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19544415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19545075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19545075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19545075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19545075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19545075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19545075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19545075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19545075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19545735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19545735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19545735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19545735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19545735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19545735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19545735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19545735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19546395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19546395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19546395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19546395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19546395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19546395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19546395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19546395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19547055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19547055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19547055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19547055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19547055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19547055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19547055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19547055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19547715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19547715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19547715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19547715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19547715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19547715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19547715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19547715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19548375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19548375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19548375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19548375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19548375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19548375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19548375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19548375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 19549035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 19549035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 19549035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 19549035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 19549035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 19549035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 19549035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 19549035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 20216955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 20216955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 20216955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 20216955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 20216955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 20216955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 20216955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 20216955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 20222235.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 20222235.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 20222235.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 20222235.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 20222235.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 20222235.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 20222235.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 20222235.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 20227515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 20227515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 20227515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 20227515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 20227515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 20227515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 20227515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 20227515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20230815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20230815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20230815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20230815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20230815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20230815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20230815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20230815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20231475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20231475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20231475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20231475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20231475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20231475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20231475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20231475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20232135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20232135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20232135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20232135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20232135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20232135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20232135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20232135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20232795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 20232795.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20232795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 20232795.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20232795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 20232795.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20232795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 20232795.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20232795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 20232795.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20232795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 20232795.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20232795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 20232795.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20232795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 20232795.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20233455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20233455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20233455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20233455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20233455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20233455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20233455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20233455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20234115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20234115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20234115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20234115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20234115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20234115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20234115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20234115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20234775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20234775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20234775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20234775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20234775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20234775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20234775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20234775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20235435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20235435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20235435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20235435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20235435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20235435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20235435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20235435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20236095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20236095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20236095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20236095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20236095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20236095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20236095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20236095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20236755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20236755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20236755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20236755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20236755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20236755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20236755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20236755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20237415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20237415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20237415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20237415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20237415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20237415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20237415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20237415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20238075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20238075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20238075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20238075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20238075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20238075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20238075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20238075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20238735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20238735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20238735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20238735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20238735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20238735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20238735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20238735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20239395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20239395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20239395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20239395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20239395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20239395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20239395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20239395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20240055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20240055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20240055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20240055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20240055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20240055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20240055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20240055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20240715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20240715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20240715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20240715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20240715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20240715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20240715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20240715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20241375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20241375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20241375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20241375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20241375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20241375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20241375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20241375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20242035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20242035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20242035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20242035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20242035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20242035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20242035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20242035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20242695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20242695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20242695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20242695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20242695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20242695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20242695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20242695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20243355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20243355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20243355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20243355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20243355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20243355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20243355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20243355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20244015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20244015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20244015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20244015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20244015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20244015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20244015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20244015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20244675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20244675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20244675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20244675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20244675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20244675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20244675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20244675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20245335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20245335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20245335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20245335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20245335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20245335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20245335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20245335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20245995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20245995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20245995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20245995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20245995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20245995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20245995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20245995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20246655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20246655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20246655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20246655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20246655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20246655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20246655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20246655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20247315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20247315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20247315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20247315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20247315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20247315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20247315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20247315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20247975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20247975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20247975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20247975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20247975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20247975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20247975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20247975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20248635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20248635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20248635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20248635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20248635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20248635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20248635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20248635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20249295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20249295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20249295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20249295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20249295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20249295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20249295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20249295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20249955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20249955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20249955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20249955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20249955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20249955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20249955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20249955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20250615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20250615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20250615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20250615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20250615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20250615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20250615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20250615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20251275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20251275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20251275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20251275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20251275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20251275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20251275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20251275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 20919195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 20919195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 20919195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 20919195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 20919195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 20919195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 20919195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 20919195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 20924475.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 20924475.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 20924475.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 20924475.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 20924475.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 20924475.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 20924475.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 20924475.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 20929755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 20929755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 20929755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 20929755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 20929755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 20929755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 20929755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 20929755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20933055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20933055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20933055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20933055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20933055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20933055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20933055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20933055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20933715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20933715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20933715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20933715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20933715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20933715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20933715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20933715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20934375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20934375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20934375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20934375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20934375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20934375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20934375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20934375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20935035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 20935035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20935035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 20935035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20935035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 20935035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20935035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 20935035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20935035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 20935035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20935035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 20935035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20935035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 20935035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20935035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 20935035.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20935695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20935695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20935695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20935695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20935695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20935695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20935695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20935695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20936355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20936355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20936355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20936355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20936355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20936355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20936355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20936355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20937015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20937015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20937015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20937015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20937015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20937015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20937015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20937015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20937675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20937675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20937675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20937675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20937675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20937675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20937675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20937675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20938335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20938335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20938335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20938335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20938335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20938335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20938335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20938335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20938995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20938995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20938995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20938995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20938995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20938995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20938995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20938995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20939655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20939655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20939655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20939655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20939655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20939655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20939655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20939655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20940315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20940315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20940315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20940315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20940315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20940315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20940315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20940315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20940975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20940975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20940975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20940975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20940975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20940975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20940975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20940975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20941635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20941635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20941635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20941635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20941635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20941635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20941635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20941635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20942295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20942295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20942295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20942295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20942295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20942295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20942295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20942295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20942955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20942955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20942955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20942955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20942955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20942955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20942955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20942955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20943615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20943615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20943615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20943615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20943615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20943615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20943615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20943615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20944275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20944275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20944275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20944275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20944275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20944275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20944275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20944275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20944935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20944935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20944935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20944935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20944935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20944935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20944935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20944935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20945595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20945595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20945595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20945595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20945595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20945595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20945595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20945595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20946255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20946255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20946255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20946255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20946255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20946255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20946255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20946255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20946915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20946915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20946915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20946915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20946915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20946915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20946915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20946915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20947575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20947575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20947575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20947575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20947575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20947575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20947575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20947575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20948235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20948235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20948235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20948235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20948235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20948235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20948235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20948235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20948895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20948895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20948895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20948895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20948895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20948895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20948895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20948895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20949555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20949555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20949555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20949555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20949555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20949555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20949555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20949555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20950215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20950215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20950215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20950215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20950215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20950215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20950215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20950215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20950875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20950875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20950875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20950875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20950875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20950875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20950875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20950875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20951535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20951535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20951535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20951535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20951535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20951535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20951535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20951535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20952195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20952195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20952195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20952195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20952195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20952195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20952195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20952195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20952855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20952855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20952855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20952855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20952855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20952855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20952855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20952855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 20953515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 20953515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 20953515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 20953515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 20953515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 20953515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 20953515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 20953515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 21621435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 21621435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 21621435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 21621435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 21621435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 21621435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 21621435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 21621435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 21626715.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 21626715.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 21626715.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 21626715.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 21626715.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 21626715.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 21626715.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 21626715.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 21631995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 21631995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 21631995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 21631995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 21631995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 21631995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 21631995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 21631995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21635295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21635295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21635295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21635295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21635295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21635295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21635295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21635295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21635955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21635955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21635955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21635955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21635955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21635955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21635955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21635955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21636615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21636615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21636615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21636615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21636615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21636615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21636615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21636615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21637275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 21637275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21637275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 21637275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21637275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 21637275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21637275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 21637275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21637275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 21637275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21637275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 21637275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21637275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 21637275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21637275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 21637275.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21637935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21637935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21637935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21637935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21637935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21637935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21637935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21637935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21638595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21638595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21638595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21638595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21638595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21638595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21638595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21638595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21639255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21639255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21639255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21639255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21639255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21639255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21639255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21639255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21639915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21639915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21639915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21639915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21639915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21639915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21639915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21639915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21640575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21640575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21640575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21640575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21640575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21640575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21640575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21640575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21641235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21641235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21641235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21641235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21641235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21641235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21641235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21641235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21641895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21641895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21641895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21641895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21641895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21641895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21641895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21641895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21642555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21642555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21642555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21642555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21642555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21642555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21642555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21642555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21643215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21643215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21643215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21643215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21643215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21643215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21643215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21643215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21643875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21643875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21643875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21643875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21643875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21643875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21643875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21643875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21644535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21644535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21644535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21644535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21644535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21644535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21644535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21644535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21645195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21645195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21645195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21645195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21645195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21645195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21645195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21645195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21645855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21645855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21645855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21645855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21645855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21645855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21645855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21645855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21646515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21646515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21646515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21646515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21646515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21646515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21646515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21646515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21647175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21647175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21647175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21647175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21647175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21647175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21647175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21647175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21647835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21647835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21647835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21647835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21647835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21647835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21647835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21647835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21648495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21648495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21648495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21648495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21648495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21648495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21648495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21648495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21649155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21649155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21649155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21649155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21649155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21649155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21649155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21649155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21649815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21649815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21649815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21649815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21649815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21649815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21649815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21649815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21650475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21650475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21650475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21650475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21650475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21650475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21650475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21650475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21651135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21651135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21651135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21651135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21651135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21651135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21651135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21651135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21651795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21651795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21651795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21651795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21651795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21651795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21651795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21651795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21652455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21652455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21652455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21652455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21652455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21652455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21652455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21652455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21653115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21653115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21653115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21653115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21653115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21653115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21653115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21653115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21653775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21653775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21653775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21653775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21653775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21653775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21653775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21653775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21654435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21654435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21654435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21654435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21654435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21654435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21654435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21654435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21655095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21655095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21655095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21655095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21655095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21655095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21655095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21655095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 21655755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 21655755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 21655755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 21655755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 21655755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 21655755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 21655755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 21655755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 22323675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 22323675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 22323675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 22323675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 22323675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 22323675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 22323675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 22323675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 22328955.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 22328955.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 22328955.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 22328955.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 22328955.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 22328955.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 22328955.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 22328955.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 22334235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 22334235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 22334235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 22334235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 22334235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 22334235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 22334235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 22334235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22337535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22337535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22337535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22337535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22337535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22337535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22337535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22337535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22338195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22338195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22338195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22338195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22338195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22338195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22338195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22338195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22338855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22338855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22338855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22338855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22338855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22338855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22338855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22338855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22339515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 22339515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22339515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 22339515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22339515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 22339515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22339515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 22339515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22339515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 22339515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22339515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 22339515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22339515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 22339515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22339515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 22339515.0 ps INFO: Read      bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22340175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22340175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22340175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22340175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22340175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22340175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22340175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22340175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22340835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22340835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22340835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22340835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22340835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22340835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22340835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22340835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22341495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22341495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22341495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22341495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22341495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22341495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22341495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22341495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22342155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22342155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22342155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22342155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22342155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22342155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22342155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22342155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22342815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22342815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22342815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22342815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22342815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22342815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22342815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22342815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22343475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22343475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22343475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22343475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22343475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22343475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22343475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22343475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22344135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22344135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22344135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22344135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22344135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22344135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22344135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22344135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22344795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22344795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22344795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22344795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22344795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22344795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22344795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22344795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22345455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22345455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22345455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22345455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22345455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22345455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22345455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22345455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22346115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22346115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22346115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22346115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22346115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22346115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22346115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22346115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22346775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22346775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22346775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22346775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22346775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22346775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22346775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22346775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22347435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22347435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22347435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22347435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22347435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22347435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22347435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22347435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22348095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22348095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22348095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22348095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22348095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22348095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22348095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22348095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22348755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22348755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22348755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22348755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22348755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22348755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22348755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22348755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22349415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22349415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22349415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22349415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22349415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22349415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22349415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22349415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22350075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22350075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22350075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22350075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22350075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22350075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22350075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22350075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22350735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22350735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22350735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22350735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22350735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22350735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22350735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22350735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22351395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22351395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22351395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22351395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22351395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22351395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22351395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22351395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22352055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22352055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22352055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22352055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22352055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22352055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22352055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22352055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22352715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22352715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22352715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22352715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22352715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22352715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22352715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22352715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22353375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22353375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22353375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22353375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22353375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22353375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22353375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22353375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22354035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22354035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22354035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22354035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22354035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22354035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22354035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22354035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22354695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22354695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22354695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22354695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22354695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22354695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22354695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22354695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22355355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22355355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22355355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22355355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22355355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22355355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22355355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22355355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22356015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22356015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22356015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22356015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22356015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22356015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22356015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22356015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22356675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22356675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22356675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22356675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22356675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22356675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22356675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22356675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22357335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22357335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22357335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22357335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22357335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22357335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22357335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22357335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xx
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 22357995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 22357995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 22357995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 22357995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 22357995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 22357995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 22357995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 22357995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xx
PHY_INIT: Phaser_In DQSFOUND completed at 22405450.0 ps
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge All
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge All
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge All
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge All
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge All
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge All
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge All
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge All
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 23025915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 23712315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 23712315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 23712315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 23712315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 23712315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 23712315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 23712315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 23712315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Write Levelization = Enabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Write Levelization = Enabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Write Levelization = Enabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Write Levelization = Enabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Write Levelization = Enabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Write Levelization = Enabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Write Levelization = Enabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Write Levelization = Enabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 24398715.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 24475275.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 24475275.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 24475275.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 24475275.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 24475275.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 24475275.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 24475275.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 24475275.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24613036.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24613036.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24613036.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24613036.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24613036.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24613036.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24613036.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24613036.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24614356.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24614356.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24614356.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24614356.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24614356.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24614356.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24614356.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24614356.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24615676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24615676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24615676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24615676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24615676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24615676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24615676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24615676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24616996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24616996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24616996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24616996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24616996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24616996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24616996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24616996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24618316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24618316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24618316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24618316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24618316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24618316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24618316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24618316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24681676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24681676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24681676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24681676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24681676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24681676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24681676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24681676.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24682996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24682996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24682996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24682996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24682996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24682996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24682996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24682996.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24684316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24684316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24684316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24684316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24684316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24684316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24684316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24684316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24685636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24685636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24685636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24685636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24685636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24685636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24685636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24685636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24686956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24686956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24686956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24686956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24686956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24686956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24686956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24686956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24750316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24750316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24750316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24750316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24750316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24750316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24750316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24750316.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24751636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24751636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24751636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24751636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24751636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24751636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24751636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24751636.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24752956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24752956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24752956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24752956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24752956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24752956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24752956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24752956.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24754276.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24754276.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24754276.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24754276.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24754276.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24754276.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24754276.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24754276.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24755596.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24755596.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24755596.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24755596.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24755596.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24755596.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24755596.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24755596.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24818977.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24818977.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24818977.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24818977.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24818977.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24818977.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24818977.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24818977.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24820297.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24820297.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24820297.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24820297.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24820297.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24820297.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24820297.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24820297.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24821627.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24821627.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24821627.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24821627.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24821627.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24821627.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24821627.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24821627.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24822947.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24822947.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24822947.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24822947.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24822947.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24822947.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24822947.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24822947.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24824267.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24824267.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24824267.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24824267.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24824267.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24824267.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24824267.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24824267.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24887689.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24887689.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24887689.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24887689.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24887689.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24887689.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24887689.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24887689.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 24887775.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 24887775.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 24887775.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 24887775.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 24887775.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 24887775.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 24887775.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 24887775.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24889009.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24889009.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24889009.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24889009.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24889009.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24889009.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24889009.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24889009.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 24889095.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 24889095.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 24889095.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 24889095.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 24889095.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 24889095.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 24889095.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 24889095.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24890329.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24890329.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24890329.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24890329.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24890329.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24890329.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24890329.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24890329.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 24890415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 24890415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 24890415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 24890415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 24890415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 24890415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 24890415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 24890415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24891649.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24891649.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24891649.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24891649.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24891649.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24891649.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24891649.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24891649.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 24891735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 24891735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 24891735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 24891735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 24891735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 24891735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 24891735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 24891735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24892969.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24892969.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24892969.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24892969.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24892969.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24892969.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24892969.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24892969.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 24893055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 24893055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 24893055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 24893055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 24893055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 24893055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 24893055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 24893055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24956391.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24956391.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24956391.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24956391.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24956391.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24956391.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24956391.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24956391.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 24956415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 24956415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 24956415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 24956415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 24956415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 24956415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 24956415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 24956415.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24957711.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24957711.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24957711.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24957711.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24957711.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24957711.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24957711.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24957711.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 24957735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 24957735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 24957735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 24957735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 24957735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 24957735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 24957735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 24957735.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24959031.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24959031.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24959031.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24959031.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24959031.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24959031.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24959031.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24959031.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 24959055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 24959055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 24959055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 24959055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 24959055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 24959055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 24959055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 24959055.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24960361.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24960361.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24960361.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24960361.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24960361.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24960361.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24960361.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24960361.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 24960375.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 24960375.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 24960375.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 24960375.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 24960375.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 24960375.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 24960375.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 24960375.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 24961681.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 24961681.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 24961681.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 24961681.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 24961681.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 24961681.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 24961681.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 24961681.0 ps Write Leveling @ DQS ck = 1
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 24961695.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 24961695.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 24961695.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 24961695.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 24961695.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 24961695.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 24961695.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 24961695.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25025103.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25026423.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25027743.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25029063.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25030383.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25093805.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25095125.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25096455.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25097775.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25099095.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25162517.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25162517.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25162517.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25162517.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25162517.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25162517.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25162517.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25162517.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25163837.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25163837.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25163837.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25163837.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25163837.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25163837.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25163837.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25163837.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25165157.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25165157.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25165157.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25165157.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25165157.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25165157.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25165157.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25165157.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25166477.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25166477.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25166477.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25166477.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25166477.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25166477.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25166477.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25166477.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25167797.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25167797.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25167797.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25167797.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25167797.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25167797.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25167797.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25167797.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25231219.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25231219.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25231219.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25231219.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25231219.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25231219.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25231219.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25231219.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25232539.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25232539.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25232539.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25232539.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25232539.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25232539.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25232539.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25232539.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25233859.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25233859.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25233859.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25233859.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25233859.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25233859.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25233859.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25233859.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25235189.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25235189.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25235189.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25235189.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25235189.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25235189.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25235189.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25235189.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25236509.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25236509.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25236509.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25236509.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25236509.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25236509.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25236509.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25236509.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25300241.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25300241.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25300241.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25300241.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25300241.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25300241.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25300241.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25300241.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 25300275.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 25300275.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 25300275.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 25300275.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 25300275.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 25300275.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 25300275.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 25300275.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25301561.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25301561.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25301561.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25301561.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25301561.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25301561.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25301561.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25301561.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 25301595.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 25301595.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 25301595.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 25301595.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 25301595.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 25301595.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 25301595.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 25301595.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25302881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25302881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25302881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25302881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25302881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25302881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25302881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25302881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 25302915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 25302915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 25302915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 25302915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 25302915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 25302915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 25302915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 25302915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25304201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25304201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25304201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25304201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25304201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25304201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25304201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25304201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 25304235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 25304235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 25304235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 25304235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 25304235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 25304235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 25304235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 25304235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25305521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25305521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25305521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25305521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25305521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25305521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25305521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25305521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 25305555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 25305555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 25305555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 25305555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 25305555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 25305555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 25305555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 25305555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
PHY_INIT: Write Leveling completed at 25346410.0 ps
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25368881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25368881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25368881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25368881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25368881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25368881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25368881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25368881.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 25368915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 25368915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 25368915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 25368915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 25368915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 25368915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 25368915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 25368915.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25370201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25370201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25370201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25370201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25370201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25370201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25370201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25370201.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 25370235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 25370235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 25370235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 25370235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 25370235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 25370235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 25370235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 25370235.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25371521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25371521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25371521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25371521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25371521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25371521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25371521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25371521.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 25371555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 25371555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 25371555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 25371555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 25371555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 25371555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 25371555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 25371555.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25372841.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25372841.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25372841.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25372841.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25372841.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25372841.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25372841.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25372841.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 25372875.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 25372875.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 25372875.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 25372875.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 25372875.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 25372875.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 25372875.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 25372875.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 25374161.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.dqs_pos_timing_check: at time 25374161.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.dqs_pos_timing_check: at time 25374161.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.dqs_pos_timing_check: at time 25374161.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.dqs_pos_timing_check: at time 25374161.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.dqs_pos_timing_check: at time 25374161.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.dqs_pos_timing_check: at time 25374161.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.dqs_pos_timing_check: at time 25374161.0 ps Write Leveling @ DQS ck = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 25374195.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 25374195.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 25374195.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 25374195.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 25374195.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 25374195.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 25374195.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 25374195.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 25388715.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 25388715.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 25388715.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 25388715.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 25388715.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 25388715.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 25388715.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 25388715.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 DLL Enable = Enabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Additive Latency = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Write Levelization = Disabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 25412475.0 ps INFO: Load Mode 1 Qoff = Enabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 CAS Write Latency =           8
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 26098875.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 27461115.0 ps INFO: Precharge All
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 27461115.0 ps INFO: Precharge All
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 27461115.0 ps INFO: Precharge All
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 27461115.0 ps INFO: Precharge All
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 27461115.0 ps INFO: Precharge All
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 27461115.0 ps INFO: Precharge All
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 27461115.0 ps INFO: Precharge All
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 27461115.0 ps INFO: Precharge All
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 28147515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 28147515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 28147515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 28147515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 28147515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 28147515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 28147515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 28147515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 28833915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 28833915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 28833915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 28833915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 28833915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 28833915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 28833915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 28833915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 29520315.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 29520315.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 29520315.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 29520315.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 29520315.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 29520315.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 29520315.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 29520315.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 29525595.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 29525595.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 29525595.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 29525595.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 29525595.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 29525595.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 29525595.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 29525595.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 29528235.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 29528235.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 29528235.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 29528235.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 29528235.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 29528235.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 29528235.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 29528235.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 29530875.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 29530875.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 29530875.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 29530875.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 29530875.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 29530875.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 29530875.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 29530875.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29531535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29531535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29531535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29531535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29531535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29531535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29531535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29531535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29532195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29532195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29532195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29532195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29532195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29532195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29532195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29532195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29532855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29532855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29532855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29532855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29532855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29532855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29532855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29532855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29533515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29533515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29533515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29533515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29533515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29533515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29533515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29533515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29534175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29534175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29534175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29534175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29534175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29534175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29534175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29534175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29534835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29534835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29534835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29534835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29534835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29534835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29534835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29534835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29535495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29535495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29535495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29535495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29535495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29535495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29535495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29535495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29536155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 29536155.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29536155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 29536155.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29536155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 29536155.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29536155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 29536155.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29536155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 29536155.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29536155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 29536155.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29536155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 29536155.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29536155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 29536155.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29536815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29536815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29536815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29536815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29536815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29536815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29536815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29536815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29537475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29537475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29537475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29537475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29537475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29537475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29537475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29537475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29538135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29538135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29538135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29538135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29538135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29538135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29538135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29538135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29538795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29538795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29538795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29538795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29538795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29538795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29538795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29538795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29539455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29539455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29539455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29539455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29539455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29539455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29539455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29539455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29540115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29540115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29540115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29540115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29540115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29540115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29540115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29540115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29540775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29540775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29540775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29540775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29540775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29540775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29540775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29540775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29541435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29541435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29541435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29541435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29541435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29541435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29541435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29541435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29542095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29542095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29542095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29542095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29542095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29542095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29542095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29542095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29542755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29542755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29542755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29542755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29542755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29542755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29542755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29542755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29543415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29543415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29543415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29543415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29543415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29543415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29543415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29543415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29544075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29544075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29544075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29544075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29544075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29544075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29544075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29544075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29544735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29544735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29544735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29544735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29544735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29544735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29544735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29544735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29545395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29545395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29545395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29545395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29545395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29545395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29545395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29545395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29546055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29546055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29546055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29546055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29546055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29546055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29546055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29546055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29546715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29546715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29546715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29546715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29546715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29546715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29546715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29546715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29547375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29547375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29547375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29547375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29547375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29547375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29547375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29547375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29548035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29548035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29548035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29548035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29548035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29548035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29548035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29548035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29548695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29548695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29548695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29548695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29548695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29548695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29548695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29548695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29549355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29549355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29549355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29549355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29549355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29549355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29549355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29549355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29550015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29550015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29550015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29550015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29550015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29550015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29550015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29550015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29550675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29550675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29550675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29550675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29550675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29550675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29550675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29550675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29551335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29551335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29551335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29551335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29551335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29551335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29551335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29551335.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 29551995.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 29551995.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 29551995.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 29551995.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 29551995.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 29551995.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 29551995.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 29551995.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 30222555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 30222555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 30222555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 30222555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 30222555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 30222555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 30222555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 30222555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 30230475.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 30230475.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 30230475.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 30230475.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 30230475.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 30230475.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 30230475.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 30230475.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 30236415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 30236415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 30236415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 30236415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 30236415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 30236415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 30236415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 30236415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 30237075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 30237075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 30237075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 30237075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 30237075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 30237075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 30237075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 30237075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 30237735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 30237735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 30237735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 30237735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 30237735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 30237735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 30237735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 30237735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 30238395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 30238395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 30238395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 30238395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 30238395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 30238395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 30238395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 30238395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 30239055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 30239055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 30239055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 30239055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 30239055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 30239055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 30239055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 30239055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 30239715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 30239715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 30239715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 30239715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 30239715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 30239715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 30239715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 30239715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 30240375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 30240375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 30240375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 30240375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 30240375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 30240375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 30240375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 30240375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 30241035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 30241035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 30241035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 30241035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 30241035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 30241035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 30241035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 30241035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge All
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge All
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge All
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge All
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge All
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge All
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge All
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge All
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 30908955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 31595355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 31595355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 31595355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 31595355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 31595355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 31595355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 31595355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 31595355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 32281755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 32281755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 32281755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 32281755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 32281755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 32281755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 32281755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 32281755.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 33018250.0 ps
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 33643995.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 34330395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 34330395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 34330395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 34330395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 34330395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 34330395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 34330395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 34330395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 35016795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 35016795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 35016795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 35016795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 35016795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 35016795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 35016795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 35016795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 35703195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 35703195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 35703195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 35703195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 35703195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 35703195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 35703195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 35703195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 36389595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 36389595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 36389595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 36389595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 36389595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 36389595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 36389595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 36389595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 37075995.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 37075995.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 37075995.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 37075995.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 37075995.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 37075995.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 37075995.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 37075995.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 37762395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 37762395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 37762395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 37762395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 37762395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 37762395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 37762395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 37762395.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 38448795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 38448795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 38448795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 38448795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 38448795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 38448795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 38448795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 38448795.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 39135195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 39135195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 39135195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 39135195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 39135195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 39135195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 39135195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 39135195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 39821595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 39821595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 39821595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 39821595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 39821595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 39821595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 39821595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 39821595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 40507995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 40507995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 40507995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 40507995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 40507995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 40507995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 40507995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 40507995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 40513275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 40513275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 40513275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 40513275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 40513275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 40513275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 40513275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 40513275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 40515915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 40515915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 40515915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 40515915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 40515915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 40515915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 40515915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 40515915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 40518555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 40518555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 40518555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 40518555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 40518555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 40518555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 40518555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 40518555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40519215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40519215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40519215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40519215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40519215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40519215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40519215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40519215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40519875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 33
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40519875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 33
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40519875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 33
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40519875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 33
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40519875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 33
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40519875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 33
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40519875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 33
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40519875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 33
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40520535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 77
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40520535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 77
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40520535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 77
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40520535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 77
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40520535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 77
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40520535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 77
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40520535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 77
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40520535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 77
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40521195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40521195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40521195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40521195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40521195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40521195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40521195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40521195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40521855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cc
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40521855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cc
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40521855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cc
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40521855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cc
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40521855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cc
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40521855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cc
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40521855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cc
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40521855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cc
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40522515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40522515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40522515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40522515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40522515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40522515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40522515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40522515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40523175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 22
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40523175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 22
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40523175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 22
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40523175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 22
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40523175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 22
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40523175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 22
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40523175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 22
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40523175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 22
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40523835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 40523835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40523835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 40523835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40523835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 40523835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40523835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 40523835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40523835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 40523835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40523835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 40523835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40523835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 40523835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40523835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 40523835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40524495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40524495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40524495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40524495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40524495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40524495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40524495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40524495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40525155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40525155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40525155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40525155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40525155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40525155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40525155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40525155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40525815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 77
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40525815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 77
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40525815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 77
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40525815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 77
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40525815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 77
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40525815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 77
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40525815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 77
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40525815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 77
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40526475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40526475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40526475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40526475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40526475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40526475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40526475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40526475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40527135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cc
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40527135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cc
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40527135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cc
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40527135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cc
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40527135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cc
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40527135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cc
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40527135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cc
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40527135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cc
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40527795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40527795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40527795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40527795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40527795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40527795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40527795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40527795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40528455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 22
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40528455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 22
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40528455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 22
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40528455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 22
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40528455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 22
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40528455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 22
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40528455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 22
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40528455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 22
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40529115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40529115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40529115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40529115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40529115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40529115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40529115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40529115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40529775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40529775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40529775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40529775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40529775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40529775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40529775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40529775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40530435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40530435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40530435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40530435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40530435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40530435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40530435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40530435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40531095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 77
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40531095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 77
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40531095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 77
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40531095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 77
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40531095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 77
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40531095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 77
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40531095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 77
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40531095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 77
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40531755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40531755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40531755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40531755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40531755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40531755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40531755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40531755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40532415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cc
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40532415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cc
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40532415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cc
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40532415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cc
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40532415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cc
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40532415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cc
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40532415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cc
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40532415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cc
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40533075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40533075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40533075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40533075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40533075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40533075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40533075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40533075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40533735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 22
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40533735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 22
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40533735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 22
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40533735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 22
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40533735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 22
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40533735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 22
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40533735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 22
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40533735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 22
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40534395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40534395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40534395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40534395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40534395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40534395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40534395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40534395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40535055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40535055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40535055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40535055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40535055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40535055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40535055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40535055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40535715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40535715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40535715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40535715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40535715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40535715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40535715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40535715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40536375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 77
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40536375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 77
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40536375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 77
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40536375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 77
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40536375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 77
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40536375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 77
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40536375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 77
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40536375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 77
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40537035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40537035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40537035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40537035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40537035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40537035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40537035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40537035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40537695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cc
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40537695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cc
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40537695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cc
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40537695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cc
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40537695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cc
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40537695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cc
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40537695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cc
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40537695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cc
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40538355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40538355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40538355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40538355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40538355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40538355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40538355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40538355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40539015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 22
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40539015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 22
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40539015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 22
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40539015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 22
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40539015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 22
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40539015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 22
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40539015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 22
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40539015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 22
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 40539675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 40539675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 40539675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 40539675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 40539675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 40539675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 40539675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 40539675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 41218155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 41218155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 41218155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 41218155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 41218155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 41218155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 41218155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 41218155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge All
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge All
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge All
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge All
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge All
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge All
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge All
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge All
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 42007515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 42693915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 42693915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 42693915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 42693915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 42693915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 42693915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 42693915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 42693915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 43380315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 43380315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 43380315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 43380315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 43380315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 43380315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 43380315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 43380315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 44066715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 44066715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 44066715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 44066715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 44066715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 44066715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 44066715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 44066715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 44753115.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 44753115.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 44753115.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 44753115.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 44753115.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 44753115.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 44753115.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 44753115.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 45439515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 45439515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 45439515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 45439515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 45439515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 45439515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 45439515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 45439515.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 46125915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 46125915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 46125915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 46125915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 46125915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 46125915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 46125915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 46125915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 46812315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 46812315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 46812315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 46812315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 46812315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 46812315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 46812315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 46812315.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 47498715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 47498715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 47498715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 47498715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 47498715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 47498715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 47498715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 47498715.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 48185115.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 48185115.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 48185115.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 48185115.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 48185115.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 48185115.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 48185115.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 48185115.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Read Leveling Stage 1 completed at 48916330.0 ps
PHY_INIT : PRBS/PER_BIT calibration completed at 48916330.0 ps
PHY_INIT : COMPLEX OCLKDELAY calibration completed at 48916330.0 ps
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge All
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge All
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge All
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge All
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge All
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge All
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge All
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge All
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 50223195.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 DLL Reset = Normal
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 DLL Reset = Normal
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 DLL Reset = Normal
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 DLL Reset = Normal
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 DLL Reset = Normal
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 DLL Reset = Normal
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 DLL Reset = Normal
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Length =  8
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Burst Order = Sequential
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 CAS Latency =          11
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 DLL Reset = Normal
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Write Recovery =          12
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 50909595.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 51595995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 51595995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 51595995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 51595995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 51595995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 51595995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 51595995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 51595995.0 ps INFO: Precharge All
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 52282395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 52282395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 52282395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 52282395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 52282395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 52282395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 52282395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 52282395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 52968795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 53655195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 53655195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 53655195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 53655195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 53655195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 53655195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 53655195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 53655195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 54341595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 54341595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 54341595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 54341595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 54341595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 54341595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 54341595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 54341595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 55027995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 55027995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 55027995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 55027995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 55027995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 55027995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 55027995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 55027995.0 ps INFO: Write     bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 55033275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 55033275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 55033275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 55033275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 55033275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 55033275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 55033275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 55033275.0 ps INFO: Write     bank 0 col 008, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 55035915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 55035915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 55035915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 55035915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 55035915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 55035915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 55035915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 55035915.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 55038555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 55038555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 55038555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 55038555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 55038555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 55038555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 55038555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 55038555.0 ps INFO: Write     bank 0 col 010, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55039215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55039215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55039215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55039215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55039215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55039215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55039215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55039215.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55039875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55039875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55039875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55039875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55039875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55039875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55039875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55039875.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55040535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55040535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55040535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55040535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55040535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55040535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55040535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55040535.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55041195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55041195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55041195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55041195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55041195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55041195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55041195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55041195.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55041855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55041855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55041855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55041855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55041855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55041855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55041855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55041855.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55042515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55042515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55042515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55042515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55042515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55042515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55042515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55042515.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55043175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55043175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55043175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55043175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55043175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55043175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55043175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55043175.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55043835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 55043835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55043835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 55043835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55043835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 55043835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55043835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 55043835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55043835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 55043835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55043835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 55043835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55043835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 55043835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55043835.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 55043835.0 ps INFO: Write     bank 0 col 018, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55044495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55044495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55044495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55044495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55044495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55044495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55044495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55044495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bb
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55045155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55045155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55045155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55045155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55045155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55045155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55045155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55045155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 11
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55045815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55045815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55045815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55045815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55045815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55045815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55045815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55045815.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55046475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55046475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55046475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55046475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55046475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55046475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55046475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55046475.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55047135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55047135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55047135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55047135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55047135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55047135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55047135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55047135.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55047795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55047795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55047795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55047795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55047795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55047795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55047795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55047795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55048455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55048455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55048455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55048455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55048455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55048455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55048455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55048455.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dd
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55049115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55049115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55049115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55049115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55049115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55049115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55049115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55049115.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 88
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55049775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55049775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55049775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55049775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55049775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55049775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55049775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55049775.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bb
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55050435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55050435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55050435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55050435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55050435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55050435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55050435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55050435.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 11
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55051095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55051095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55051095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55051095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55051095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55051095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55051095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55051095.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55051755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55051755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55051755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55051755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55051755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55051755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55051755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55051755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55052415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55052415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55052415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55052415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55052415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55052415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55052415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55052415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55053075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55053075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55053075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55053075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55053075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55053075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55053075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55053075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55053735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55053735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55053735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55053735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55053735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55053735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55053735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55053735.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dd
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55054395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55054395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55054395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55054395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55054395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55054395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55054395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55054395.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 88
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55055055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55055055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55055055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55055055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55055055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55055055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55055055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55055055.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bb
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55055715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55055715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55055715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55055715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55055715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55055715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55055715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55055715.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 11
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55056375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55056375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55056375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55056375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55056375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55056375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55056375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55056375.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55057035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55057035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55057035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55057035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55057035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55057035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55057035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55057035.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55057695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55057695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55057695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55057695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55057695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55057695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55057695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55057695.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 44
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55058355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55058355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55058355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55058355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55058355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55058355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55058355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55058355.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = ee
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55059015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55059015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55059015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55059015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55059015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55059015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55059015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55059015.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dd
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55059675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55059675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55059675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55059675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55059675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55059675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55059675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55059675.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 88
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 55730235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 55730235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 55730235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 55730235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 55730235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 55730235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 55730235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 55730235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.main: at time 55738155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[1].u_comp_ddr3.main: at time 55738155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[2].u_comp_ddr3.main: at time 55738155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[3].u_comp_ddr3.main: at time 55738155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[4].u_comp_ddr3.main: at time 55738155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[5].u_comp_ddr3.main: at time 55738155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[6].u_comp_ddr3.main: at time 55738155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[7].u_comp_ddr3.main: at time 55738155.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55744095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55744095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55744095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55744095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55744095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55744095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55744095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55744095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55744755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55744755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55744755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55744755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55744755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55744755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55744755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55744755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55745415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55745415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55745415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55745415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55745415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55745415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55745415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55745415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55746075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55746075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55746075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55746075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55746075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55746075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55746075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55746075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55746735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55746735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55746735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55746735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55746735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55746735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55746735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55746735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55747395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55747395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55747395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55747395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55747395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55747395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55747395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55747395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55748055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55748055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55748055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55748055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55748055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55748055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55748055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55748055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55748715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55748715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55748715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55748715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55748715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55748715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55748715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55748715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 55973115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 55973115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 55973115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 55973115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 55973115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 55973115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 55973115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 55973115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55986975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55986975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55986975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55986975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55986975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55986975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55986975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55986975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55987635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55987635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55987635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55987635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55987635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55987635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55987635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55987635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55988295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55988295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55988295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55988295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55988295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55988295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55988295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55988295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55988955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55988955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55988955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55988955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55988955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55988955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55988955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55988955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55989615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55989615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55989615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55989615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55989615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55989615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55989615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55989615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55990275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55990275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55990275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55990275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55990275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55990275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55990275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55990275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55990935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55990935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55990935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55990935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55990935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55990935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55990935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55990935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 55991595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 55991595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 55991595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 55991595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 55991595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 55991595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 55991595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 55991595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 56215995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 56215995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 56215995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 56215995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 56215995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 56215995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 56215995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 56215995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56229855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56229855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56229855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56229855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56229855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56229855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56229855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56229855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56230515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56230515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56230515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56230515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56230515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56230515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56230515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56230515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56231175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56231175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56231175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56231175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56231175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56231175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56231175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56231175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56231835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56231835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56231835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56231835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56231835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56231835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56231835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56231835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56232495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56232495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56232495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56232495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56232495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56232495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56232495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56232495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56233155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56233155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56233155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56233155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56233155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56233155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56233155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56233155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56233815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56233815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56233815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56233815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56233815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56233815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56233815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56233815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56234475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56234475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56234475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56234475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56234475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56234475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56234475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56234475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 56458875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 56458875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 56458875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 56458875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 56458875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 56458875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 56458875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 56458875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56472735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56472735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56472735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56472735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56472735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56472735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56472735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56472735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56473395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56473395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56473395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56473395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56473395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56473395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56473395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56473395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56474055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56474055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56474055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56474055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56474055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56474055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56474055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56474055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56474715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56474715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56474715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56474715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56474715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56474715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56474715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56474715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56475375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56475375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56475375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56475375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56475375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56475375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56475375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56475375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56476035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56476035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56476035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56476035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56476035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56476035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56476035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56476035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56476695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56476695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56476695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56476695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56476695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56476695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56476695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56476695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56477355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56477355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56477355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56477355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56477355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56477355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56477355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56477355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 56701755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 56701755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 56701755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 56701755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 56701755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 56701755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 56701755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 56701755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56715615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56715615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56715615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56715615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56715615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56715615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56715615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56715615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56716275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56716275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56716275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56716275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56716275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56716275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56716275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56716275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56716935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56716935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56716935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56716935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56716935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56716935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56716935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56716935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56717595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56717595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56717595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56717595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56717595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56717595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56717595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56717595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56718255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56718255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56718255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56718255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56718255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56718255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56718255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56718255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56718915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56718915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56718915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56718915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56718915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56718915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56718915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56718915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56719575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56719575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56719575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56719575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56719575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56719575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56719575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56719575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56720235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56720235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56720235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56720235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56720235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56720235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56720235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56720235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 56944635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 56944635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 56944635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 56944635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 56944635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 56944635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 56944635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 56944635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56958495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56958495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56958495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56958495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56958495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56958495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56958495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56958495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56959155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56959155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56959155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56959155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56959155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56959155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56959155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56959155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56959815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56959815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56959815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56959815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56959815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56959815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56959815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56959815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56960475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56960475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56960475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56960475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56960475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56960475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56960475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56960475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56961135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56961135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56961135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56961135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56961135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56961135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56961135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56961135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56961795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56961795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56961795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56961795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56961795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56961795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56961795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56961795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56962455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56962455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56962455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56962455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56962455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56962455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56962455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56962455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 56963115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 56963115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 56963115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 56963115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 56963115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 56963115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 56963115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 56963115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 57187515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 57187515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 57187515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 57187515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 57187515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 57187515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 57187515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 57187515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57201375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57201375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57201375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57201375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57201375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57201375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57201375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57201375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57202035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57202035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57202035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57202035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57202035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57202035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57202035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57202035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57202695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57202695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57202695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57202695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57202695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57202695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57202695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57202695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57203355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57203355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57203355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57203355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57203355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57203355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57203355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57203355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57204015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57204015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57204015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57204015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57204015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57204015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57204015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57204015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57204675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57204675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57204675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57204675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57204675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57204675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57204675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57204675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57205335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57205335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57205335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57205335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57205335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57205335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57205335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57205335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57205995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57205995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57205995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57205995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57205995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57205995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57205995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57205995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 57430395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 57430395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 57430395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 57430395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 57430395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 57430395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 57430395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 57430395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57444255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57444255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57444255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57444255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57444255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57444255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57444255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57444255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57444915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57444915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57444915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57444915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57444915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57444915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57444915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57444915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57445575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57445575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57445575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57445575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57445575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57445575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57445575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57445575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57446235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57446235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57446235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57446235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57446235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57446235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57446235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57446235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57446895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57446895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57446895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57446895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57446895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57446895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57446895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57446895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57447555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57447555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57447555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57447555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57447555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57447555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57447555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57447555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57448215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57448215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57448215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57448215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57448215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57448215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57448215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57448215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 57448875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 57448875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 57448875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 57448875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 57448875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 57448875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 57448875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 57448875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge All
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 58116795.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 58803195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 58803195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 58803195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 58803195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 58803195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 58803195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 58803195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 58803195.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 59489595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 59489595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 59489595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 59489595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 59489595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 59489595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 59489595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 59489595.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 60310570.0 ps
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge All
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge All
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge All
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge All
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge All
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge All
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge All
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge All
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 60851835.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 61592355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 61592355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 61592355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 61592355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 61592355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 61592355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 61592355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 61592355.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 61856355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 61856355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 61856355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 61856355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 61856355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 61856355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 61856355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 61856355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 61891995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 61891995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 61891995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 61891995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 61891995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 61891995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 61891995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 61891995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 61897275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 61897275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 61897275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 61897275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 61897275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 61897275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 61897275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 61897275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61905855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61905855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61905855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61905855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61905855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61905855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61905855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61905855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61906515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61906515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61906515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61906515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61906515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61906515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61906515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61906515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61907175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61907175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61907175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61907175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61907175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61907175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61907175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61907175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61907835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61907835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61907835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61907835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61907835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61907835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61907835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61907835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61908495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61908495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61908495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61908495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61908495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61908495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61908495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61908495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61909155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61909155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61909155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61909155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61909155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61909155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61909155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61909155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61909815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61909815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61909815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61909815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61909815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61909815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61909815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61909815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61910475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61910475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61910475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61910475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61910475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61910475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61910475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61910475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61911135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61911135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61911135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61911135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61911135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61911135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61911135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61911135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61911795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61911795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61911795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61911795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61911795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61911795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61911795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61911795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61912455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61912455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61912455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61912455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61912455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61912455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61912455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61912455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61913115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61913115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61913115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61913115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61913115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61913115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61913115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61913115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61913775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61913775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61913775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61913775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61913775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61913775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61913775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61913775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61914435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61914435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61914435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61914435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61914435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61914435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61914435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61914435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61915095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61915095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61915095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61915095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61915095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61915095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61915095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61915095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 61915755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 61915755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 61915755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 61915755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 61915755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 61915755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 61915755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 61915755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 61921035.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 61921035.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 61921035.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 61921035.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 61921035.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 61921035.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 61921035.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 61921035.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 61940835.0 ps INFO: ZQ        long = 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 61940835.0 ps INFO: ZQ        long = 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 61940835.0 ps INFO: ZQ        long = 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 61940835.0 ps INFO: ZQ        long = 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 61940835.0 ps INFO: ZQ        long = 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 61940835.0 ps INFO: ZQ        long = 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 61940835.0 ps INFO: ZQ        long = 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 61940835.0 ps INFO: ZQ        long = 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 62769795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 62769795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 62769795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 62769795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 62769795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 62769795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 62769795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 62769795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 62784315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 62784315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 62784315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 62784315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 62784315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 62784315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 62784315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 62784315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 62789595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 62789595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 62789595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 62789595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 62789595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 62789595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 62789595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 62789595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62798175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62798175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62798175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62798175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62798175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62798175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62798175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62798175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62798835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62798835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62798835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62798835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62798835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62798835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62798835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62798835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62799495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62799495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62799495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62799495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62799495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62799495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62799495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62799495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62800155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62800155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62800155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62800155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62800155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62800155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62800155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62800155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62800815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62800815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62800815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62800815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62800815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62800815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62800815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62800815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62801475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62801475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62801475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62801475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62801475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62801475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62801475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62801475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62802135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62802135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62802135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62802135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62802135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62802135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62802135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62802135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62802795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62802795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62802795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62802795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62802795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62802795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62802795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62802795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62803455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62803455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62803455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62803455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62803455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62803455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62803455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62803455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62804115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62804115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62804115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62804115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62804115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62804115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62804115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62804115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62804775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62804775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62804775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62804775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62804775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62804775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62804775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62804775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62805435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62805435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62805435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62805435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62805435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62805435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62805435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62805435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62806095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62806095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62806095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62806095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62806095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62806095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62806095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62806095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62806755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62806755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62806755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62806755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62806755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62806755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62806755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62806755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62807415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62807415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62807415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62807415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62807415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62807415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62807415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62807415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 62808075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 62808075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 62808075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 62808075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 62808075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 62808075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 62808075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 62808075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 62813355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 62813355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 62813355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 62813355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 62813355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 62813355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 62813355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 62813355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 63746595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 63746595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 63746595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 63746595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 63746595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 63746595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 63746595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 63746595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 63761115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 63761115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 63761115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 63761115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 63761115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 63761115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 63761115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 63761115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 63766395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 63766395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 63766395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 63766395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 63766395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 63766395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 63766395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 63766395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63774975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63774975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63774975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63774975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63774975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63774975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63774975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63774975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63775635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63775635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63775635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63775635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63775635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63775635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63775635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63775635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63776295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63776295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63776295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63776295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63776295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63776295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63776295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63776295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63776955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63776955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63776955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63776955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63776955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63776955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63776955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63776955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63777615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63777615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63777615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63777615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63777615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63777615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63777615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63777615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63778275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63778275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63778275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63778275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63778275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63778275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63778275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63778275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63778935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63778935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63778935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63778935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63778935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63778935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63778935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63778935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63779595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63779595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63779595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63779595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63779595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63779595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63779595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63779595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63780255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63780255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63780255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63780255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63780255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63780255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63780255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63780255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63780915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63780915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63780915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63780915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63780915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63780915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63780915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63780915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63781575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63781575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63781575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63781575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63781575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63781575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63781575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63781575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63782235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63782235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63782235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63782235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63782235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63782235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63782235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63782235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63782895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63782895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63782895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63782895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63782895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63782895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63782895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63782895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63783555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63783555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63783555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63783555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63783555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63783555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63783555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63783555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63784215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63784215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63784215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63784215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63784215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63784215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63784215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63784215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 63784875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 63784875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 63784875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 63784875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 63784875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 63784875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 63784875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 63784875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 63790155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 63790155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 63790155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 63790155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 63790155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 63790155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 63790155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 63790155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 64723395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 64723395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 64723395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 64723395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 64723395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 64723395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 64723395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 64723395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 64737915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 64737915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 64737915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 64737915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 64737915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 64737915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 64737915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 64737915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 64743195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 64743195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 64743195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 64743195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 64743195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 64743195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 64743195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 64743195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64751775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64751775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64751775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64751775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64751775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64751775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64751775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64751775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64752435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64752435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64752435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64752435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64752435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64752435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64752435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64752435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64753095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64753095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64753095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64753095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64753095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64753095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64753095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64753095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64753755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64753755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64753755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64753755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64753755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64753755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64753755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64753755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64754415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64754415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64754415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64754415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64754415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64754415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64754415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64754415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64755075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64755075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64755075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64755075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64755075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64755075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64755075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64755075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64755735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64755735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64755735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64755735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64755735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64755735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64755735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64755735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64756395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64756395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64756395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64756395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64756395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64756395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64756395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64756395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64757055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64757055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64757055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64757055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64757055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64757055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64757055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64757055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64757715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64757715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64757715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64757715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64757715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64757715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64757715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64757715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64758375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64758375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64758375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64758375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64758375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64758375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64758375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64758375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64759035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64759035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64759035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64759035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64759035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64759035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64759035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64759035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64759695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64759695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64759695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64759695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64759695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64759695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64759695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64759695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64760355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64760355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64760355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64760355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64760355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64760355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64760355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64760355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64761015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64761015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64761015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64761015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64761015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64761015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64761015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64761015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 64761675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 64761675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 64761675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 64761675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 64761675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 64761675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 64761675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 64761675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 64766955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 64766955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 64766955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 64766955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 64766955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 64766955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 64766955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 64766955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 65700195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 65700195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 65700195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 65700195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 65700195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 65700195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 65700195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 65700195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 65714715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 65714715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 65714715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 65714715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 65714715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 65714715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 65714715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 65714715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 65719995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 65719995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 65719995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 65719995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 65719995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 65719995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 65719995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 65719995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65728575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65728575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65728575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65728575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65728575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65728575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65728575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65728575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65729235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65729235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65729235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65729235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65729235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65729235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65729235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65729235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65729895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65729895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65729895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65729895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65729895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65729895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65729895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65729895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65730555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65730555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65730555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65730555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65730555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65730555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65730555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65730555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65731215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65731215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65731215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65731215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65731215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65731215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65731215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65731215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65731875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65731875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65731875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65731875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65731875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65731875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65731875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65731875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65732535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65732535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65732535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65732535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65732535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65732535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65732535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65732535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65733195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65733195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65733195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65733195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65733195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65733195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65733195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65733195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65733855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65733855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65733855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65733855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65733855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65733855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65733855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65733855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65734515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65734515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65734515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65734515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65734515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65734515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65734515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65734515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65735175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65735175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65735175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65735175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65735175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65735175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65735175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65735175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65735835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65735835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65735835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65735835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65735835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65735835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65735835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65735835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65736495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65736495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65736495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65736495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65736495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65736495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65736495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65736495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65737155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65737155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65737155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65737155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65737155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65737155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65737155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65737155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65737815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65737815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65737815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65737815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65737815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65737815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65737815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65737815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 65738475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 65738475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 65738475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 65738475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 65738475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 65738475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 65738475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 65738475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 65743755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 65743755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 65743755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 65743755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 65743755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 65743755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 65743755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 65743755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 66676995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 66676995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 66676995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 66676995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 66676995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 66676995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 66676995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 66676995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 66691515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 66691515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 66691515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 66691515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 66691515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 66691515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 66691515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 66691515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 66696795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 66696795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 66696795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 66696795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 66696795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 66696795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 66696795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 66696795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66705375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66705375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66705375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66705375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66705375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66705375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66705375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66705375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66706035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66706035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66706035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66706035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66706035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66706035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66706035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66706035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66706695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66706695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66706695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66706695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66706695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66706695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66706695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66706695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66707355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66707355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66707355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66707355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66707355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66707355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66707355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66707355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66708015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66708015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66708015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66708015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66708015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66708015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66708015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66708015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66708675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66708675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66708675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66708675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66708675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66708675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66708675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66708675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66709335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66709335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66709335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66709335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66709335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66709335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66709335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66709335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66709995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66709995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66709995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66709995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66709995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66709995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66709995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66709995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66710655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66710655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66710655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66710655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66710655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66710655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66710655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66710655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66711315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66711315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66711315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66711315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66711315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66711315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66711315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66711315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66711975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66711975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66711975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66711975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66711975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66711975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66711975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66711975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66712635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66712635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66712635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66712635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66712635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66712635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66712635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66712635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66713295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66713295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66713295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66713295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66713295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66713295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66713295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66713295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66713955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66713955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66713955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66713955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66713955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66713955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66713955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66713955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66714615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66714615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66714615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66714615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66714615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66714615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66714615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66714615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 66715275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 66715275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 66715275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 66715275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 66715275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 66715275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 66715275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 66715275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 66720555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 66720555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 66720555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 66720555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 66720555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 66720555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 66720555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 66720555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 67653795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 67653795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 67653795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 67653795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 67653795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 67653795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 67653795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 67653795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 67668315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 67668315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 67668315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 67668315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 67668315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 67668315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 67668315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 67668315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 67673595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 67673595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 67673595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 67673595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 67673595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 67673595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 67673595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 67673595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67682175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67682175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67682175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67682175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67682175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67682175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67682175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67682175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67682835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67682835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67682835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67682835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67682835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67682835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67682835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67682835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67683495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67683495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67683495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67683495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67683495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67683495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67683495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67683495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67684155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67684155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67684155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67684155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67684155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67684155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67684155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67684155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67684815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67684815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67684815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67684815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67684815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67684815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67684815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67684815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67685475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67685475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67685475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67685475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67685475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67685475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67685475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67685475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67686135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67686135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67686135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67686135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67686135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67686135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67686135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67686135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67686795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67686795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67686795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67686795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67686795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67686795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67686795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67686795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67687455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67687455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67687455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67687455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67687455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67687455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67687455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67687455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67688115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67688115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67688115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67688115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67688115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67688115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67688115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67688115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67688775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67688775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67688775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67688775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67688775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67688775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67688775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67688775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67689435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67689435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67689435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67689435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67689435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67689435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67689435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67689435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67690095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67690095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67690095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67690095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67690095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67690095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67690095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67690095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67690755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67690755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67690755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67690755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67690755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67690755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67690755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67690755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67691415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67691415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67691415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67691415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67691415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67691415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67691415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67691415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 67692075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 67692075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 67692075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 67692075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 67692075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 67692075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 67692075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 67692075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 67697355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 67697355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 67697355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 67697355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 67697355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 67697355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 67697355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 67697355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 68630595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 68630595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 68630595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 68630595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 68630595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 68630595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 68630595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 68630595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 68645115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 68645115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 68645115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 68645115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 68645115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 68645115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 68645115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 68645115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 68650395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 68650395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 68650395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 68650395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 68650395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 68650395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 68650395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 68650395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68658975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68658975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68658975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68658975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68658975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68658975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68658975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68658975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68659635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68659635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68659635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68659635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68659635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68659635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68659635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68659635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68660295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68660295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68660295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68660295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68660295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68660295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68660295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68660295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68660955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68660955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68660955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68660955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68660955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68660955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68660955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68660955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68661615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68661615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68661615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68661615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68661615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68661615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68661615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68661615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68662275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68662275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68662275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68662275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68662275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68662275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68662275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68662275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68662935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68662935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68662935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68662935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68662935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68662935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68662935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68662935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68663595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68663595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68663595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68663595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68663595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68663595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68663595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68663595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68664255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68664255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68664255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68664255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68664255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68664255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68664255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68664255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68664915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68664915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68664915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68664915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68664915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68664915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68664915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68664915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68665575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68665575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68665575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68665575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68665575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68665575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68665575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68665575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68666235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68666235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68666235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68666235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68666235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68666235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68666235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68666235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68666895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68666895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68666895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68666895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68666895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68666895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68666895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68666895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68667555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68667555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68667555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68667555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68667555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68667555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68667555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68667555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68668215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68668215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68668215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68668215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68668215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68668215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68668215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68668215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 68668875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 68668875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 68668875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 68668875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 68668875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 68668875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 68668875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 68668875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 68674155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 68674155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 68674155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 68674155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 68674155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 68674155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 68674155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 68674155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 68825955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 68825955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 68825955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 68825955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 68825955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 68825955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 68825955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 68825955.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 69607395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 69607395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 69607395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 69607395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 69607395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 69607395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 69607395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 69607395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 69621915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 69621915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 69621915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 69621915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 69621915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 69621915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 69621915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 69621915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 69627195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 69627195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 69627195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 69627195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 69627195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 69627195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 69627195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 69627195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69635775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69635775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69635775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69635775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69635775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69635775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69635775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69635775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69636435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69636435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69636435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69636435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69636435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69636435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69636435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69636435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69637095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69637095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69637095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69637095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69637095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69637095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69637095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69637095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69637755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69637755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69637755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69637755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69637755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69637755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69637755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69637755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69638415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69638415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69638415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69638415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69638415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69638415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69638415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69638415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69639075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69639075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69639075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69639075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69639075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69639075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69639075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69639075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69639735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69639735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69639735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69639735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69639735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69639735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69639735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69639735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69640395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69640395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69640395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69640395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69640395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69640395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69640395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69640395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69641055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69641055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69641055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69641055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69641055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69641055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69641055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69641055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69641715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69641715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69641715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69641715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69641715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69641715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69641715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69641715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69642375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69642375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69642375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69642375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69642375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69642375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69642375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69642375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69643035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69643035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69643035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69643035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69643035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69643035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69643035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69643035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69643695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69643695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69643695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69643695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69643695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69643695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69643695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69643695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69644355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69644355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69644355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69644355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69644355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69644355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69644355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69644355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69645015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69645015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69645015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69645015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69645015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69645015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69645015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69645015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 69645675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 69645675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 69645675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 69645675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 69645675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 69645675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 69645675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 69645675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 69650955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 69650955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 69650955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 69650955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 69650955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 69650955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 69650955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 69650955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 70584195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 70584195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 70584195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 70584195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 70584195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 70584195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 70584195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 70584195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 70598715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 70598715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 70598715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 70598715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 70598715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 70598715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 70598715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 70598715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 70603995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 70603995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 70603995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 70603995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 70603995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 70603995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 70603995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 70603995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70612575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70612575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70612575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70612575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70612575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70612575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70612575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70612575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70613235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70613235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70613235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70613235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70613235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70613235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70613235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70613235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70613895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70613895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70613895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70613895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70613895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70613895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70613895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70613895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70614555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70614555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70614555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70614555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70614555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70614555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70614555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70614555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70615215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70615215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70615215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70615215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70615215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70615215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70615215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70615215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70615875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70615875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70615875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70615875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70615875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70615875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70615875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70615875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70616535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70616535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70616535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70616535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70616535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70616535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70616535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70616535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70617195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70617195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70617195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70617195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70617195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70617195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70617195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70617195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70617855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70617855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70617855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70617855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70617855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70617855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70617855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70617855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70618515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70618515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70618515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70618515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70618515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70618515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70618515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70618515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70619175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70619175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70619175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70619175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70619175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70619175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70619175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70619175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70619835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70619835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70619835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70619835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70619835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70619835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70619835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70619835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70620495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70620495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70620495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70620495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70620495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70620495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70620495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70620495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70621155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70621155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70621155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70621155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70621155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70621155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70621155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70621155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70621815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70621815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70621815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70621815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70621815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70621815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70621815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70621815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 70622475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 70622475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 70622475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 70622475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 70622475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 70622475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 70622475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 70622475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 70627755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 70627755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 70627755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 70627755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 70627755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 70627755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 70627755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 70627755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 71560995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 71560995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 71560995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 71560995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 71560995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 71560995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 71560995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 71560995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 71575515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 71575515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 71575515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 71575515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 71575515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 71575515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 71575515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 71575515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 71580795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 71580795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 71580795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 71580795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 71580795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 71580795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 71580795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 71580795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71589375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71589375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71589375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71589375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71589375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71589375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71589375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71589375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71590035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71590035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71590035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71590035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71590035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71590035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71590035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71590035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71590695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71590695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71590695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71590695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71590695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71590695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71590695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71590695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71591355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71591355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71591355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71591355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71591355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71591355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71591355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71591355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71592015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71592015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71592015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71592015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71592015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71592015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71592015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71592015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71592675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71592675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71592675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71592675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71592675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71592675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71592675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71592675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71593335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71593335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71593335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71593335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71593335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71593335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71593335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71593335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71593995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71593995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71593995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71593995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71593995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71593995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71593995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71593995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71594655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71594655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71594655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71594655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71594655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71594655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71594655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71594655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71595315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71595315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71595315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71595315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71595315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71595315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71595315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71595315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71595975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71595975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71595975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71595975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71595975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71595975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71595975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71595975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71596635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71596635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71596635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71596635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71596635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71596635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71596635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71596635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71597295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71597295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71597295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71597295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71597295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71597295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71597295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71597295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71597955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71597955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71597955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71597955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71597955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71597955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71597955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71597955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71598615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71598615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71598615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71598615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71598615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71598615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71598615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71598615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 71599275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 71599275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 71599275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 71599275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 71599275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 71599275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 71599275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 71599275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 71604555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 71604555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 71604555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 71604555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 71604555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 71604555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 71604555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 71604555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 72537795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 72537795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 72537795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 72537795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 72537795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 72537795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 72537795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 72537795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 72552315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 72552315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 72552315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 72552315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 72552315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 72552315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 72552315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 72552315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 72557595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 72557595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 72557595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 72557595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 72557595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 72557595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 72557595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 72557595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72566175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72566175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72566175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72566175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72566175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72566175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72566175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72566175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72566835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72566835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72566835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72566835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72566835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72566835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72566835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72566835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72567495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72567495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72567495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72567495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72567495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72567495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72567495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72567495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72568155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72568155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72568155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72568155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72568155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72568155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72568155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72568155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72568815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72568815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72568815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72568815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72568815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72568815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72568815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72568815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72569475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72569475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72569475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72569475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72569475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72569475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72569475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72569475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72570135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72570135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72570135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72570135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72570135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72570135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72570135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72570135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72570795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72570795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72570795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72570795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72570795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72570795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72570795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72570795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72571455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72571455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72571455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72571455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72571455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72571455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72571455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72571455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72572115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72572115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72572115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72572115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72572115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72572115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72572115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72572115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72572775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72572775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72572775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72572775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72572775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72572775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72572775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72572775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72573435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72573435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72573435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72573435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72573435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72573435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72573435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72573435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72574095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72574095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72574095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72574095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72574095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72574095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72574095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72574095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72574755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72574755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72574755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72574755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72574755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72574755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72574755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72574755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72575415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72575415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72575415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72575415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72575415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72575415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72575415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72575415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 72576075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 72576075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 72576075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 72576075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 72576075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 72576075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 72576075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 72576075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 72581355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 72581355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 72581355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 72581355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 72581355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 72581355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 72581355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 72581355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 73514595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 73514595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 73514595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 73514595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 73514595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 73514595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 73514595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 73514595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 73529115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 73529115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 73529115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 73529115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 73529115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 73529115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 73529115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 73529115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 73534395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 73534395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 73534395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 73534395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 73534395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 73534395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 73534395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 73534395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73542975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73542975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73542975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73542975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73542975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73542975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73542975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73542975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73543635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73543635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73543635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73543635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73543635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73543635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73543635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73543635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73544295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73544295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73544295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73544295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73544295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73544295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73544295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73544295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73544955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73544955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73544955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73544955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73544955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73544955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73544955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73544955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73545615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73545615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73545615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73545615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73545615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73545615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73545615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73545615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73546275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73546275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73546275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73546275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73546275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73546275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73546275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73546275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73546935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73546935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73546935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73546935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73546935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73546935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73546935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73546935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73547595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73547595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73547595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73547595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73547595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73547595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73547595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73547595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73548255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73548255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73548255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73548255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73548255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73548255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73548255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73548255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73548915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73548915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73548915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73548915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73548915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73548915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73548915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73548915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73549575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73549575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73549575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73549575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73549575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73549575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73549575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73549575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73550235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73550235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73550235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73550235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73550235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73550235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73550235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73550235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73550895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73550895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73550895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73550895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73550895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73550895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73550895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73550895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73551555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73551555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73551555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73551555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73551555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73551555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73551555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73551555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73552215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73552215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73552215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73552215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73552215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73552215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73552215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73552215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 73552875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 73552875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 73552875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 73552875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 73552875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 73552875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 73552875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 73552875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 73558155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 73558155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 73558155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 73558155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 73558155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 73558155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 73558155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 73558155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 74491395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 74491395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 74491395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 74491395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 74491395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 74491395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 74491395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 74491395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 74505915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 74505915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 74505915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 74505915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 74505915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 74505915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 74505915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 74505915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 74511195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 74511195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 74511195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 74511195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 74511195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 74511195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 74511195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 74511195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74519775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74519775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74519775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74519775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74519775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74519775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74519775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74519775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74520435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74520435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74520435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74520435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74520435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74520435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74520435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74520435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74521095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74521095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74521095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74521095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74521095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74521095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74521095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74521095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74521755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74521755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74521755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74521755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74521755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74521755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74521755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74521755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74522415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74522415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74522415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74522415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74522415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74522415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74522415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74522415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74523075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74523075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74523075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74523075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74523075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74523075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74523075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74523075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74523735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74523735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74523735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74523735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74523735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74523735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74523735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74523735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74524395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74524395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74524395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74524395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74524395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74524395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74524395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74524395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74525055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74525055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74525055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74525055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74525055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74525055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74525055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74525055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74525715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74525715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74525715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74525715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74525715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74525715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74525715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74525715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74526375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74526375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74526375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74526375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74526375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74526375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74526375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74526375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74527035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74527035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74527035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74527035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74527035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74527035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74527035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74527035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74527695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74527695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74527695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74527695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74527695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74527695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74527695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74527695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74528355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74528355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74528355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74528355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74528355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74528355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74528355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74528355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74529015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74529015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74529015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74529015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74529015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74529015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74529015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74529015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 74529675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 74529675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 74529675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 74529675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 74529675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 74529675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 74529675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 74529675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 74534955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 74534955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 74534955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 74534955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 74534955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 74534955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 74534955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 74534955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 75468195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 75468195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 75468195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 75468195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 75468195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 75468195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 75468195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 75468195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 75482715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 75482715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 75482715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 75482715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 75482715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 75482715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 75482715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 75482715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 75487995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 75487995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 75487995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 75487995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 75487995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 75487995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 75487995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 75487995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75496575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75496575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75496575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75496575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75496575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75496575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75496575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75496575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75497235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75497235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75497235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75497235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75497235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75497235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75497235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75497235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75497895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75497895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75497895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75497895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75497895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75497895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75497895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75497895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75498555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75498555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75498555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75498555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75498555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75498555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75498555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75498555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75499215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75499215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75499215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75499215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75499215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75499215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75499215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75499215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75499875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75499875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75499875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75499875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75499875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75499875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75499875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75499875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75500535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75500535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75500535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75500535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75500535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75500535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75500535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75500535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75501195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75501195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75501195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75501195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75501195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75501195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75501195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75501195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75501855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75501855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75501855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75501855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75501855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75501855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75501855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75501855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75502515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75502515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75502515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75502515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75502515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75502515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75502515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75502515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75503175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75503175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75503175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75503175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75503175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75503175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75503175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75503175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75503835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75503835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75503835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75503835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75503835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75503835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75503835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75503835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75504495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75504495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75504495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75504495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75504495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75504495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75504495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75504495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75505155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75505155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75505155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75505155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75505155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75505155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75505155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75505155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75505815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75505815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75505815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75505815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75505815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75505815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75505815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75505815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 75506475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 75506475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 75506475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 75506475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 75506475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 75506475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 75506475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 75506475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 75511755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 75511755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 75511755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 75511755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 75511755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 75511755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 75511755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 75511755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 76054275.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 76054275.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 76054275.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 76054275.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 76054275.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 76054275.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 76054275.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 76054275.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 76444995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 76444995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 76444995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 76444995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 76444995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 76444995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 76444995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 76444995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 76459515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 76459515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 76459515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 76459515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 76459515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 76459515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 76459515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 76459515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 76464795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 76464795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 76464795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 76464795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 76464795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 76464795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 76464795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 76464795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76473375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76473375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76473375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76473375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76473375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76473375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76473375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76473375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76474035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76474035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76474035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76474035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76474035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76474035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76474035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76474035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76474695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76474695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76474695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76474695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76474695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76474695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76474695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76474695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76475355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76475355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76475355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76475355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76475355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76475355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76475355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76475355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76476015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76476015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76476015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76476015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76476015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76476015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76476015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76476015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76476675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76476675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76476675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76476675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76476675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76476675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76476675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76476675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76477335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76477335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76477335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76477335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76477335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76477335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76477335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76477335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76477995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76477995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76477995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76477995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76477995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76477995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76477995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76477995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76478655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76478655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76478655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76478655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76478655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76478655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76478655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76478655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76479315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76479315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76479315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76479315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76479315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76479315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76479315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76479315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76479975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76479975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76479975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76479975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76479975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76479975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76479975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76479975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76480635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76480635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76480635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76480635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76480635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76480635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76480635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76480635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76481295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76481295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76481295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76481295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76481295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76481295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76481295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76481295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76481955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76481955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76481955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76481955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76481955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76481955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76481955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76481955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76482615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76482615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76482615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76482615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76482615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76482615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76482615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76482615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 76483275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 76483275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 76483275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 76483275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 76483275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 76483275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 76483275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 76483275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 76488555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 76488555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 76488555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 76488555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 76488555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 76488555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 76488555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 76488555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 77421795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 77421795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 77421795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 77421795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 77421795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 77421795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 77421795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 77421795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 77436315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 77436315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 77436315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 77436315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 77436315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 77436315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 77436315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 77436315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 77441595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 77441595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 77441595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 77441595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 77441595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 77441595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 77441595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 77441595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77450175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77450175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77450175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77450175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77450175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77450175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77450175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77450175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77450835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77450835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77450835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77450835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77450835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77450835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77450835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77450835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77451495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77451495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77451495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77451495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77451495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77451495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77451495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77451495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77452155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77452155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77452155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77452155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77452155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77452155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77452155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77452155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77452815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77452815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77452815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77452815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77452815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77452815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77452815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77452815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77453475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77453475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77453475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77453475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77453475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77453475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77453475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77453475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77454135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77454135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77454135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77454135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77454135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77454135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77454135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77454135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77454795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77454795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77454795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77454795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77454795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77454795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77454795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77454795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77455455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77455455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77455455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77455455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77455455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77455455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77455455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77455455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77456115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77456115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77456115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77456115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77456115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77456115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77456115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77456115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77456775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77456775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77456775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77456775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77456775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77456775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77456775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77456775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77457435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77457435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77457435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77457435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77457435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77457435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77457435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77457435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77458095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77458095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77458095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77458095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77458095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77458095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77458095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77458095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77458755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77458755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77458755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77458755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77458755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77458755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77458755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77458755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77459415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77459415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77459415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77459415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77459415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77459415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77459415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77459415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 77460075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 77460075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 77460075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 77460075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 77460075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 77460075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 77460075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 77460075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 77465355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 77465355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 77465355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 77465355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 77465355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 77465355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 77465355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 77465355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 78398595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 78398595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 78398595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 78398595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 78398595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 78398595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 78398595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 78398595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 78413115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 78413115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 78413115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 78413115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 78413115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 78413115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 78413115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 78413115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 78418395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 78418395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 78418395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 78418395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 78418395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 78418395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 78418395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 78418395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78426975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78426975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78426975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78426975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78426975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78426975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78426975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78426975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78427635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78427635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78427635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78427635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78427635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78427635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78427635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78427635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78428295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78428295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78428295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78428295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78428295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78428295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78428295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78428295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78428955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78428955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78428955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78428955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78428955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78428955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78428955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78428955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78429615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78429615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78429615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78429615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78429615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78429615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78429615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78429615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78430275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78430275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78430275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78430275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78430275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78430275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78430275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78430275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78430935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78430935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78430935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78430935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78430935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78430935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78430935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78430935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78431595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78431595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78431595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78431595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78431595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78431595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78431595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78431595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78432255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78432255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78432255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78432255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78432255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78432255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78432255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78432255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78432915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78432915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78432915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78432915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78432915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78432915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78432915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78432915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78433575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78433575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78433575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78433575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78433575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78433575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78433575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78433575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78434235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78434235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78434235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78434235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78434235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78434235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78434235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78434235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78434895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78434895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78434895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78434895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78434895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78434895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78434895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78434895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78435555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78435555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78435555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78435555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78435555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78435555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78435555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78435555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78436215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78436215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78436215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78436215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78436215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78436215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78436215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78436215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 78436875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 78436875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 78436875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 78436875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 78436875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 78436875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 78436875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 78436875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 78442155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 78442155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 78442155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 78442155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 78442155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 78442155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 78442155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 78442155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 79375395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 79375395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 79375395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 79375395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 79375395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 79375395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 79375395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 79375395.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 79389915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 79389915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 79389915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 79389915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 79389915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 79389915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 79389915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 79389915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 79395195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 79395195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 79395195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 79395195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 79395195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 79395195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 79395195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 79395195.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79403775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79403775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79403775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79403775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79403775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79403775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79403775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79403775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79404435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79404435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79404435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79404435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79404435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79404435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79404435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79404435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79405095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79405095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79405095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79405095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79405095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79405095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79405095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79405095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79405755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79405755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79405755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79405755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79405755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79405755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79405755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79405755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79406415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79406415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79406415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79406415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79406415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79406415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79406415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79406415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79407075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79407075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79407075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79407075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79407075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79407075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79407075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79407075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79407735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79407735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79407735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79407735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79407735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79407735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79407735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79407735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79408395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79408395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79408395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79408395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79408395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79408395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79408395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79408395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79409055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79409055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79409055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79409055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79409055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79409055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79409055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79409055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79409715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79409715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79409715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79409715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79409715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79409715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79409715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79409715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79410375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79410375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79410375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79410375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79410375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79410375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79410375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79410375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79411035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79411035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79411035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79411035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79411035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79411035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79411035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79411035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79411695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79411695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79411695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79411695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79411695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79411695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79411695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79411695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79412355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79412355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79412355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79412355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79412355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79412355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79412355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79412355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79413015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79413015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79413015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79413015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79413015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79413015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79413015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79413015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 79413675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 79413675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 79413675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 79413675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 79413675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 79413675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 79413675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 79413675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 79418955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 79418955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 79418955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 79418955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 79418955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 79418955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 79418955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 79418955.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 80352195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 80352195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 80352195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 80352195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 80352195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 80352195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 80352195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 80352195.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 80366715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 80366715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 80366715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 80366715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 80366715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 80366715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 80366715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 80366715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 80371995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 80371995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 80371995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 80371995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 80371995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 80371995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 80371995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 80371995.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80380575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80380575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80380575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80380575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80380575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80380575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80380575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80380575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80381235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80381235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80381235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80381235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80381235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80381235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80381235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80381235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80381895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80381895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80381895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80381895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80381895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80381895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80381895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80381895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80382555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80382555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80382555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80382555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80382555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80382555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80382555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80382555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80383215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80383215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80383215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80383215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80383215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80383215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80383215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80383215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80383875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80383875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80383875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80383875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80383875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80383875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80383875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80383875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80384535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80384535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80384535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80384535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80384535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80384535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80384535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80384535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80385195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80385195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80385195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80385195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80385195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80385195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80385195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80385195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80385855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80385855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80385855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80385855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80385855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80385855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80385855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80385855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80386515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80386515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80386515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80386515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80386515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80386515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80386515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80386515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80387175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80387175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80387175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80387175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80387175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80387175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80387175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80387175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80387835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80387835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80387835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80387835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80387835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80387835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80387835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80387835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80388495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80388495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80388495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80388495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80388495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80388495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80388495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80388495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80389155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80389155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80389155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80389155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80389155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80389155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80389155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80389155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80389815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80389815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80389815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80389815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80389815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80389815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80389815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80389815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 80390475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 80390475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 80390475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 80390475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 80390475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 80390475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 80390475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 80390475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 80395755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 80395755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 80395755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 80395755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 80395755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 80395755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 80395755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 80395755.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 81328995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 81328995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 81328995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 81328995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 81328995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 81328995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 81328995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 81328995.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 81343515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 81343515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 81343515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 81343515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 81343515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 81343515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 81343515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 81343515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 81348795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 81348795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 81348795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 81348795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 81348795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 81348795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 81348795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 81348795.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81357375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81357375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81357375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81357375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81357375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81357375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81357375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81357375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81358035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81358035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81358035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81358035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81358035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81358035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81358035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81358035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81358695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81358695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81358695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81358695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81358695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81358695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81358695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81358695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81359355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81359355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81359355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81359355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81359355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81359355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81359355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81359355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81360015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81360015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81360015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81360015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81360015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81360015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81360015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81360015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81360675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81360675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81360675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81360675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81360675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81360675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81360675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81360675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81361335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81361335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81361335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81361335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81361335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81361335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81361335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81361335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81361995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81361995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81361995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81361995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81361995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81361995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81361995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81361995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81362655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81362655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81362655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81362655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81362655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81362655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81362655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81362655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81363315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81363315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81363315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81363315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81363315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81363315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81363315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81363315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81363975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81363975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81363975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81363975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81363975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81363975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81363975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81363975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81364635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81364635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81364635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81364635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81364635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81364635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81364635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81364635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81365295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81365295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81365295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81365295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81365295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81365295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81365295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81365295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81365955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81365955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81365955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81365955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81365955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81365955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81365955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81365955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81366615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81366615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81366615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81366615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81366615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81366615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81366615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81366615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 81367275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 81367275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 81367275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 81367275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 81367275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 81367275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 81367275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 81367275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 81372555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 81372555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 81372555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 81372555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 81372555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 81372555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 81372555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 81372555.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 82305795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 82305795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 82305795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 82305795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 82305795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 82305795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 82305795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 82305795.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 82320315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 82320315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 82320315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 82320315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 82320315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 82320315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 82320315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 82320315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 82325595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 82325595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 82325595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 82325595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 82325595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 82325595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 82325595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 82325595.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82334175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82334175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82334175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82334175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82334175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82334175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82334175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82334175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82334835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82334835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82334835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82334835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82334835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82334835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82334835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82334835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82335495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82335495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82335495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82335495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82335495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82335495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82335495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82335495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82336155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82336155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82336155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82336155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82336155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82336155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82336155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82336155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82336815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82336815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82336815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82336815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82336815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82336815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82336815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82336815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82337475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82337475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82337475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82337475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82337475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82337475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82337475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82337475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82338135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82338135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82338135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82338135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82338135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82338135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82338135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82338135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82338795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82338795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82338795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82338795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82338795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82338795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82338795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82338795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82339455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82339455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82339455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82339455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82339455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82339455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82339455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82339455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82340115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82340115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82340115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82340115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82340115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82340115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82340115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82340115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82340775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82340775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82340775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82340775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82340775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82340775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82340775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82340775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82341435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82341435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82341435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82341435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82341435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82341435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82341435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82341435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82342095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82342095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82342095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82342095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82342095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82342095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82342095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82342095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82342755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82342755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82342755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82342755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82342755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82342755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82342755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82342755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82343415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82343415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82343415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82343415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82343415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82343415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82343415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82343415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 82344075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 82344075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 82344075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 82344075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 82344075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 82344075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 82344075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 82344075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 82349355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 82349355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 82349355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 82349355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 82349355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 82349355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 82349355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 82349355.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 83282595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 83282595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 83282595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 83282595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 83282595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 83282595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 83282595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 83282595.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 83546595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 83546595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 83546595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 83546595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 83546595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 83546595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 83546595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 83546595.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 83561115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 83561115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 83561115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 83561115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 83561115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 83561115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 83561115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 83561115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 83566395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 83566395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 83566395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 83566395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 83566395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 83566395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 83566395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 83566395.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83574975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83574975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83574975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83574975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83574975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83574975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83574975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83574975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83575635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83575635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83575635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83575635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83575635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83575635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83575635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83575635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83576295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83576295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83576295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83576295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83576295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83576295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83576295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83576295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83576955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83576955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83576955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83576955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83576955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83576955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83576955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83576955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83577615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83577615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83577615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83577615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83577615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83577615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83577615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83577615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83578275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83578275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83578275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83578275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83578275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83578275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83578275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83578275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83578935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83578935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83578935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83578935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83578935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83578935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83578935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83578935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83579595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83579595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83579595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83579595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83579595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83579595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83579595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83579595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83580255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83580255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83580255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83580255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83580255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83580255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83580255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83580255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83580915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83580915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83580915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83580915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83580915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83580915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83580915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83580915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83581575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83581575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83581575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83581575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83581575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83581575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83581575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83581575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83582235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83582235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83582235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83582235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83582235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83582235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83582235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83582235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83582895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83582895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83582895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83582895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83582895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83582895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83582895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83582895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83583555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83583555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83583555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83583555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83583555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83583555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83583555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83583555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83584215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83584215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83584215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83584215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83584215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83584215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83584215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83584215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 83584875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 83584875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 83584875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 83584875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 83584875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 83584875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 83584875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 83584875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 83590155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 83590155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 83590155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 83590155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 83590155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 83590155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 83590155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 83590155.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 84454755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 84454755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 84454755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 84454755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 84454755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 84454755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 84454755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 84454755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 84469275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 84469275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 84469275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 84469275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 84469275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 84469275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 84469275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 84469275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 84474555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 84474555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 84474555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 84474555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 84474555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 84474555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 84474555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 84474555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84483135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84483135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84483135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84483135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84483135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84483135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84483135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84483135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84483795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84483795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84483795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84483795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84483795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84483795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84483795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84483795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84484455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84484455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84484455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84484455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84484455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84484455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84484455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84484455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84485115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84485115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84485115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84485115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84485115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84485115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84485115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84485115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84485775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84485775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84485775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84485775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84485775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84485775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84485775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84485775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84486435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84486435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84486435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84486435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84486435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84486435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84486435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84486435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84487095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84487095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84487095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84487095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84487095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84487095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84487095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84487095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84487755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84487755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84487755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84487755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84487755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84487755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84487755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84487755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84488415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84488415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84488415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84488415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84488415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84488415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84488415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84488415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84489075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84489075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84489075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84489075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84489075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84489075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84489075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84489075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84489735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84489735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84489735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84489735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84489735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84489735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84489735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84489735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84490395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84490395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84490395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84490395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84490395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84490395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84490395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84490395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84491055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84491055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84491055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84491055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84491055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84491055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84491055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84491055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84491715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84491715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84491715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84491715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84491715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84491715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84491715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84491715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84492375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84492375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84492375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84492375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84492375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84492375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84492375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84492375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 84493035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 84493035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 84493035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 84493035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 84493035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 84493035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 84493035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 84493035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 84498315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 84498315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 84498315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 84498315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 84498315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 84498315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 84498315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 84498315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 85431555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 85431555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 85431555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 85431555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 85431555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 85431555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 85431555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 85431555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 85446075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 85446075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 85446075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 85446075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 85446075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 85446075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 85446075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 85446075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 85451355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 85451355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 85451355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 85451355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 85451355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 85451355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 85451355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 85451355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85459935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85459935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85459935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85459935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85459935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85459935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85459935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85459935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85460595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85460595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85460595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85460595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85460595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85460595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85460595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85460595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85461255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85461255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85461255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85461255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85461255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85461255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85461255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85461255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85461915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85461915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85461915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85461915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85461915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85461915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85461915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85461915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85462575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85462575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85462575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85462575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85462575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85462575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85462575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85462575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85463235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85463235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85463235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85463235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85463235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85463235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85463235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85463235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85463895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85463895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85463895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85463895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85463895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85463895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85463895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85463895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85464555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85464555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85464555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85464555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85464555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85464555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85464555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85464555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85465215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85465215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85465215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85465215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85465215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85465215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85465215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85465215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85465875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85465875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85465875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85465875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85465875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85465875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85465875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85465875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85466535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85466535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85466535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85466535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85466535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85466535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85466535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85466535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85467195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85467195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85467195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85467195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85467195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85467195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85467195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85467195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85467855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85467855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85467855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85467855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85467855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85467855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85467855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85467855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85468515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85468515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85468515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85468515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85468515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85468515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85468515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85468515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85469175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85469175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85469175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85469175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85469175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85469175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85469175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85469175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 85469835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 85469835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 85469835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 85469835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 85469835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 85469835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 85469835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 85469835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 85475115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 85475115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 85475115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 85475115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 85475115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 85475115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 85475115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 85475115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 86408355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 86408355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 86408355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 86408355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 86408355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 86408355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 86408355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 86408355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 86422875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 86422875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 86422875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 86422875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 86422875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 86422875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 86422875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 86422875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 86428155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 86428155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 86428155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 86428155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 86428155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 86428155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 86428155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 86428155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86436735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86436735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86436735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86436735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86436735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86436735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86436735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86436735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86437395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86437395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86437395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86437395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86437395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86437395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86437395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86437395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86438055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86438055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86438055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86438055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86438055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86438055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86438055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86438055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86438715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86438715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86438715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86438715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86438715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86438715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86438715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86438715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86439375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86439375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86439375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86439375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86439375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86439375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86439375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86439375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86440035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86440035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86440035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86440035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86440035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86440035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86440035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86440035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86440695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86440695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86440695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86440695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86440695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86440695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86440695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86440695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86441355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86441355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86441355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86441355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86441355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86441355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86441355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86441355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86442015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86442015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86442015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86442015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86442015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86442015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86442015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86442015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86442675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86442675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86442675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86442675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86442675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86442675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86442675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86442675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86443335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86443335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86443335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86443335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86443335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86443335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86443335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86443335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86443995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86443995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86443995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86443995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86443995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86443995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86443995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86443995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86444655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86444655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86444655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86444655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86444655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86444655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86444655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86444655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86445315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86445315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86445315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86445315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86445315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86445315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86445315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86445315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86445975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86445975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86445975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86445975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86445975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86445975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86445975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86445975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 86446635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 86446635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 86446635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 86446635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 86446635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 86446635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 86446635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 86446635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 86451915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 86451915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 86451915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 86451915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 86451915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 86451915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 86451915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 86451915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 87385155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 87385155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 87385155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 87385155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 87385155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 87385155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 87385155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 87385155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 87399675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 87399675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 87399675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 87399675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 87399675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 87399675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 87399675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 87399675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 87404955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 87404955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 87404955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 87404955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 87404955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 87404955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 87404955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 87404955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87413535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87413535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87413535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87413535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87413535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87413535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87413535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87413535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87414195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87414195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87414195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87414195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87414195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87414195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87414195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87414195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87414855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87414855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87414855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87414855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87414855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87414855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87414855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87414855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87415515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87415515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87415515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87415515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87415515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87415515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87415515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87415515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87416175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87416175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87416175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87416175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87416175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87416175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87416175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87416175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87416835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87416835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87416835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87416835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87416835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87416835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87416835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87416835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87417495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87417495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87417495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87417495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87417495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87417495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87417495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87417495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87418155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87418155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87418155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87418155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87418155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87418155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87418155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87418155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87418815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87418815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87418815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87418815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87418815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87418815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87418815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87418815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87419475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87419475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87419475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87419475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87419475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87419475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87419475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87419475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87420135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87420135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87420135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87420135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87420135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87420135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87420135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87420135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87420795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87420795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87420795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87420795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87420795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87420795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87420795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87420795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87421455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87421455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87421455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87421455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87421455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87421455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87421455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87421455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87422115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87422115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87422115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87422115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87422115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87422115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87422115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87422115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87422775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87422775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87422775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87422775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87422775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87422775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87422775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87422775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 87423435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 87423435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 87423435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 87423435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 87423435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 87423435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 87423435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 87423435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 87428715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 87428715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 87428715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 87428715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 87428715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 87428715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 87428715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 87428715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 88361955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 88361955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 88361955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 88361955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 88361955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 88361955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 88361955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 88361955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 88376475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 88376475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 88376475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 88376475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 88376475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 88376475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 88376475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 88376475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 88381755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 88381755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 88381755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 88381755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 88381755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 88381755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 88381755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 88381755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88390335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88390335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88390335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88390335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88390335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88390335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88390335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88390335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88390995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88390995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88390995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88390995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88390995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88390995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88390995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88390995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88391655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88391655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88391655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88391655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88391655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88391655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88391655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88391655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88392315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88392315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88392315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88392315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88392315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88392315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88392315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88392315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88392975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88392975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88392975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88392975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88392975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88392975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88392975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88392975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88393635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88393635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88393635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88393635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88393635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88393635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88393635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88393635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88394295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88394295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88394295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88394295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88394295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88394295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88394295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88394295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88394955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88394955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88394955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88394955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88394955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88394955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88394955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88394955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88395615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88395615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88395615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88395615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88395615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88395615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88395615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88395615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88396275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88396275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88396275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88396275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88396275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88396275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88396275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88396275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88396935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88396935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88396935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88396935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88396935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88396935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88396935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88396935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88397595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88397595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88397595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88397595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88397595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88397595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88397595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88397595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88398255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88398255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88398255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88398255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88398255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88398255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88398255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88398255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88398915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88398915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88398915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88398915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88398915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88398915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88398915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88398915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88399575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88399575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88399575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88399575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88399575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88399575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88399575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88399575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 88400235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 88400235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 88400235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 88400235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 88400235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 88400235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 88400235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 88400235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 88405515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 88405515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 88405515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 88405515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 88405515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 88405515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 88405515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 88405515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 89338755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 89338755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 89338755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 89338755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 89338755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 89338755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 89338755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 89338755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 89353275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 89353275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 89353275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 89353275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 89353275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 89353275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 89353275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 89353275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 89358555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 89358555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 89358555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 89358555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 89358555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 89358555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 89358555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 89358555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89367135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89367135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89367135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89367135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89367135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89367135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89367135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89367135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89367795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89367795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89367795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89367795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89367795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89367795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89367795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89367795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89368455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89368455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89368455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89368455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89368455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89368455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89368455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89368455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89369115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89369115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89369115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89369115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89369115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89369115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89369115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89369115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89369775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89369775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89369775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89369775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89369775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89369775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89369775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89369775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89370435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89370435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89370435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89370435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89370435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89370435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89370435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89370435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89371095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89371095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89371095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89371095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89371095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89371095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89371095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89371095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89371755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89371755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89371755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89371755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89371755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89371755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89371755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89371755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89372415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89372415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89372415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89372415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89372415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89372415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89372415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89372415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89373075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89373075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89373075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89373075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89373075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89373075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89373075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89373075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89373735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89373735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89373735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89373735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89373735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89373735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89373735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89373735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89374395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89374395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89374395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89374395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89374395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89374395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89374395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89374395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89375055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89375055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89375055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89375055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89375055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89375055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89375055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89375055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89375715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89375715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89375715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89375715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89375715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89375715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89375715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89375715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89376375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89376375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89376375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89376375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89376375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89376375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89376375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89376375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 89377035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 89377035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 89377035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 89377035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 89377035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 89377035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 89377035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 89377035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 89382315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 89382315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 89382315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 89382315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 89382315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 89382315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 89382315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 89382315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 90315555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 90315555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 90315555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 90315555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 90315555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 90315555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 90315555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 90315555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 90330075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 90330075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 90330075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 90330075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 90330075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 90330075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 90330075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 90330075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 90335355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 90335355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 90335355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 90335355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 90335355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 90335355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 90335355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 90335355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90343935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90343935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90343935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90343935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90343935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90343935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90343935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90343935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90344595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90344595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90344595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90344595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90344595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90344595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90344595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90344595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90345255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90345255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90345255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90345255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90345255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90345255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90345255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90345255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90345915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90345915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90345915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90345915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90345915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90345915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90345915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90345915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90346575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90346575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90346575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90346575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90346575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90346575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90346575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90346575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90347235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90347235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90347235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90347235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90347235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90347235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90347235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90347235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90347895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90347895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90347895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90347895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90347895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90347895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90347895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90347895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90348555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90348555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90348555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90348555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90348555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90348555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90348555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90348555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90349215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90349215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90349215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90349215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90349215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90349215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90349215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90349215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90349875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90349875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90349875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90349875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90349875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90349875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90349875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90349875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90350535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90350535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90350535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90350535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90350535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90350535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90350535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90350535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90351195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90351195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90351195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90351195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90351195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90351195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90351195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90351195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90351855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90351855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90351855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90351855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90351855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90351855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90351855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90351855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90352515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90352515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90352515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90352515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90352515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90352515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90352515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90352515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90353175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90353175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90353175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90353175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90353175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90353175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90353175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90353175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 90353835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 90353835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 90353835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 90353835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 90353835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 90353835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 90353835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 90353835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 90359115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 90359115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 90359115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 90359115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 90359115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 90359115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 90359115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 90359115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 90510915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 90510915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 90510915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 90510915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 90510915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 90510915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 90510915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 90510915.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 91292355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 91292355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 91292355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 91292355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 91292355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 91292355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 91292355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 91292355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 91306875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 91306875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 91306875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 91306875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 91306875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 91306875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 91306875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 91306875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 91312155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 91312155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 91312155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 91312155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 91312155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 91312155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 91312155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 91312155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91320735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91320735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91320735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91320735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91320735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91320735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91320735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91320735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91321395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91321395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91321395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91321395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91321395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91321395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91321395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91321395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91322055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91322055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91322055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91322055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91322055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91322055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91322055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91322055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91322715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91322715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91322715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91322715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91322715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91322715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91322715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91322715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91323375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91323375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91323375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91323375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91323375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91323375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91323375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91323375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91324035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91324035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91324035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91324035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91324035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91324035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91324035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91324035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91324695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91324695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91324695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91324695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91324695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91324695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91324695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91324695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91325355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91325355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91325355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91325355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91325355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91325355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91325355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91325355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91326015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91326015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91326015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91326015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91326015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91326015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91326015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91326015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91326675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91326675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91326675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91326675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91326675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91326675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91326675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91326675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91327335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91327335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91327335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91327335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91327335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91327335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91327335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91327335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91327995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91327995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91327995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91327995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91327995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91327995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91327995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91327995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91328655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91328655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91328655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91328655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91328655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91328655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91328655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91328655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91329315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91329315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91329315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91329315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91329315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91329315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91329315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91329315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91329975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91329975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91329975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91329975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91329975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91329975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91329975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91329975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 91330635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 91330635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 91330635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 91330635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 91330635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 91330635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 91330635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 91330635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 91335915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 91335915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 91335915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 91335915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 91335915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 91335915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 91335915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 91335915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 92269155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 92269155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 92269155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 92269155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 92269155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 92269155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 92269155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 92269155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 92283675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 92283675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 92283675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 92283675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 92283675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 92283675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 92283675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 92283675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 92288955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 92288955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 92288955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 92288955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 92288955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 92288955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 92288955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 92288955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92297535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92297535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92297535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92297535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92297535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92297535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92297535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92297535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92298195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92298195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92298195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92298195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92298195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92298195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92298195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92298195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92298855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92298855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92298855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92298855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92298855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92298855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92298855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92298855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92299515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92299515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92299515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92299515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92299515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92299515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92299515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92299515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92300175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92300175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92300175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92300175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92300175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92300175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92300175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92300175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92300835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92300835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92300835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92300835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92300835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92300835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92300835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92300835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92301495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92301495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92301495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92301495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92301495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92301495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92301495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92301495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92302155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92302155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92302155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92302155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92302155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92302155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92302155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92302155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92302815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92302815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92302815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92302815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92302815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92302815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92302815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92302815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92303475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92303475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92303475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92303475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92303475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92303475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92303475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92303475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92304135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92304135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92304135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92304135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92304135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92304135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92304135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92304135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92304795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92304795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92304795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92304795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92304795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92304795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92304795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92304795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92305455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92305455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92305455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92305455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92305455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92305455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92305455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92305455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92306115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92306115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92306115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92306115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92306115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92306115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92306115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92306115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92306775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92306775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92306775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92306775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92306775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92306775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92306775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92306775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 92307435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 92307435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 92307435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 92307435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 92307435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 92307435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 92307435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 92307435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 92312715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 92312715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 92312715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 92312715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 92312715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 92312715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 92312715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 92312715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 93245955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 93245955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 93245955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 93245955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 93245955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 93245955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 93245955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 93245955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 93260475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 93260475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 93260475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 93260475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 93260475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 93260475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 93260475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 93260475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 93265755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 93265755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 93265755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 93265755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 93265755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 93265755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 93265755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 93265755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93274335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93274335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93274335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93274335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93274335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93274335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93274335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93274335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93274995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93274995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93274995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93274995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93274995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93274995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93274995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93274995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93275655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93275655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93275655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93275655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93275655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93275655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93275655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93275655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93276315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93276315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93276315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93276315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93276315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93276315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93276315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93276315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93276975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93276975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93276975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93276975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93276975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93276975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93276975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93276975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93277635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93277635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93277635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93277635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93277635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93277635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93277635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93277635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93278295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93278295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93278295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93278295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93278295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93278295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93278295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93278295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93278955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93278955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93278955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93278955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93278955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93278955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93278955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93278955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93279615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93279615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93279615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93279615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93279615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93279615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93279615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93279615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93280275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93280275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93280275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93280275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93280275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93280275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93280275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93280275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93280935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93280935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93280935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93280935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93280935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93280935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93280935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93280935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93281595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93281595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93281595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93281595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93281595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93281595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93281595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93281595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93282255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93282255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93282255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93282255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93282255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93282255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93282255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93282255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93282915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93282915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93282915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93282915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93282915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93282915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93282915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93282915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93283575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93283575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93283575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93283575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93283575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93283575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93283575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93283575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 93284235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 93284235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 93284235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 93284235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 93284235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 93284235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 93284235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 93284235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 93289515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 93289515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 93289515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 93289515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 93289515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 93289515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 93289515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 93289515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 94222755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 94222755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 94222755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 94222755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 94222755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 94222755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 94222755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 94222755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 94237275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 94237275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 94237275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 94237275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 94237275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 94237275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 94237275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 94237275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 94242555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 94242555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 94242555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 94242555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 94242555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 94242555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 94242555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 94242555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94251135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94251135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94251135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94251135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94251135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94251135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94251135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94251135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94251795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94251795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94251795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94251795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94251795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94251795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94251795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94251795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94252455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94252455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94252455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94252455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94252455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94252455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94252455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94252455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94253115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94253115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94253115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94253115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94253115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94253115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94253115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94253115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94253775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94253775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94253775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94253775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94253775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94253775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94253775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94253775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94254435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94254435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94254435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94254435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94254435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94254435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94254435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94254435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94255095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94255095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94255095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94255095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94255095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94255095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94255095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94255095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94255755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94255755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94255755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94255755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94255755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94255755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94255755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94255755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94256415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94256415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94256415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94256415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94256415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94256415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94256415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94256415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94257075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94257075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94257075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94257075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94257075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94257075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94257075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94257075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94257735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94257735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94257735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94257735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94257735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94257735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94257735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94257735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94258395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94258395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94258395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94258395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94258395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94258395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94258395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94258395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94259055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94259055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94259055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94259055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94259055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94259055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94259055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94259055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94259715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94259715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94259715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94259715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94259715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94259715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94259715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94259715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94260375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94260375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94260375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94260375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94260375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94260375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94260375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94260375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 94261035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 94261035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 94261035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 94261035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 94261035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 94261035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 94261035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 94261035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 94266315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 94266315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 94266315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 94266315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 94266315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 94266315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 94266315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 94266315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 95199555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 95199555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 95199555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 95199555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 95199555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 95199555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 95199555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 95199555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 95214075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 95214075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 95214075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 95214075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 95214075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 95214075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 95214075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 95214075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 95219355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 95219355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 95219355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 95219355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 95219355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 95219355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 95219355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 95219355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95227935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95227935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95227935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95227935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95227935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95227935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95227935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95227935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95228595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95228595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95228595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95228595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95228595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95228595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95228595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95228595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95229255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95229255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95229255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95229255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95229255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95229255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95229255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95229255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95229915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95229915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95229915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95229915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95229915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95229915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95229915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95229915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95230575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95230575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95230575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95230575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95230575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95230575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95230575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95230575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95231235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95231235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95231235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95231235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95231235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95231235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95231235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95231235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95231895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95231895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95231895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95231895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95231895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95231895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95231895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95231895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95232555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95232555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95232555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95232555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95232555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95232555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95232555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95232555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95233215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95233215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95233215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95233215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95233215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95233215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95233215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95233215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95233875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95233875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95233875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95233875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95233875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95233875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95233875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95233875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95234535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95234535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95234535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95234535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95234535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95234535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95234535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95234535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95235195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95235195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95235195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95235195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95235195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95235195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95235195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95235195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95235855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95235855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95235855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95235855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95235855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95235855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95235855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95235855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95236515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95236515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95236515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95236515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95236515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95236515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95236515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95236515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95237175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95237175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95237175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95237175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95237175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95237175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95237175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95237175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 95237835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 95237835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 95237835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 95237835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 95237835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 95237835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 95237835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 95237835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 95243115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 95243115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 95243115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 95243115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 95243115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 95243115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 95243115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 95243115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 96176355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 96176355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 96176355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 96176355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 96176355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 96176355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 96176355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 96176355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 96190875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 96190875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 96190875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 96190875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 96190875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 96190875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 96190875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 96190875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 96196155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 96196155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 96196155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 96196155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 96196155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 96196155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 96196155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 96196155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96204735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96204735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96204735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96204735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96204735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96204735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96204735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96204735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96205395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96205395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96205395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96205395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96205395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96205395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96205395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96205395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96206055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96206055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96206055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96206055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96206055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96206055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96206055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96206055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96206715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96206715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96206715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96206715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96206715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96206715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96206715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96206715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96207375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96207375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96207375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96207375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96207375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96207375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96207375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96207375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96208035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96208035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96208035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96208035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96208035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96208035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96208035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96208035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96208695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96208695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96208695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96208695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96208695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96208695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96208695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96208695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96209355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96209355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96209355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96209355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96209355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96209355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96209355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96209355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96210015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96210015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96210015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96210015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96210015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96210015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96210015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96210015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96210675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96210675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96210675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96210675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96210675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96210675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96210675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96210675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96211335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96211335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96211335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96211335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96211335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96211335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96211335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96211335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96211995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96211995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96211995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96211995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96211995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96211995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96211995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96211995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96212655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96212655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96212655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96212655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96212655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96212655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96212655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96212655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96213315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96213315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96213315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96213315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96213315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96213315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96213315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96213315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96213975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96213975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96213975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96213975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96213975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96213975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96213975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96213975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 96214635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 96214635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 96214635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 96214635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 96214635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 96214635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 96214635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 96214635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 96219915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 96219915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 96219915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 96219915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 96219915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 96219915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 96219915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 96219915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 97153155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 97153155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 97153155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 97153155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 97153155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 97153155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 97153155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 97153155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 97167675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 97167675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 97167675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 97167675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 97167675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 97167675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 97167675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 97167675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 97172955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 97172955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 97172955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 97172955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 97172955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 97172955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 97172955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 97172955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97181535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97181535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97181535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97181535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97181535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97181535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97181535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97181535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97182195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97182195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97182195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97182195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97182195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97182195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97182195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97182195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97182855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97182855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97182855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97182855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97182855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97182855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97182855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97182855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97183515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97183515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97183515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97183515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97183515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97183515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97183515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97183515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97184175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97184175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97184175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97184175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97184175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97184175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97184175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97184175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97184835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97184835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97184835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97184835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97184835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97184835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97184835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97184835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97185495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97185495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97185495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97185495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97185495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97185495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97185495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97185495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97186155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97186155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97186155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97186155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97186155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97186155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97186155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97186155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97186815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97186815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97186815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97186815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97186815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97186815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97186815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97186815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97187475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97187475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97187475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97187475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97187475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97187475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97187475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97187475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97188135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97188135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97188135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97188135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97188135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97188135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97188135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97188135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97188795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97188795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97188795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97188795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97188795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97188795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97188795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97188795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97189455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97189455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97189455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97189455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97189455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97189455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97189455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97189455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97190115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97190115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97190115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97190115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97190115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97190115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97190115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97190115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97190775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97190775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97190775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97190775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97190775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97190775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97190775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97190775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 97191435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 97191435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 97191435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 97191435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 97191435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 97191435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 97191435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 97191435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 97196715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 97196715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 97196715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 97196715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 97196715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 97196715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 97196715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 97196715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 97739235.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 97739235.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 97739235.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 97739235.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 97739235.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 97739235.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 97739235.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 97739235.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 98129955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 98129955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 98129955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 98129955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 98129955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 98129955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 98129955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 98129955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 98144475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 98144475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 98144475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 98144475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 98144475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 98144475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 98144475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 98144475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 98149755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 98149755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 98149755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 98149755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 98149755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 98149755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 98149755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 98149755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98158335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98158335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98158335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98158335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98158335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98158335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98158335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98158335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98158995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98158995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98158995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98158995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98158995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98158995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98158995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98158995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98159655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98159655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98159655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98159655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98159655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98159655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98159655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98159655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98160315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98160315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98160315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98160315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98160315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98160315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98160315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98160315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98160975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98160975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98160975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98160975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98160975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98160975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98160975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98160975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98161635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98161635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98161635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98161635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98161635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98161635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98161635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98161635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98162295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98162295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98162295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98162295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98162295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98162295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98162295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98162295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98162955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98162955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98162955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98162955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98162955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98162955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98162955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98162955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98163615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98163615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98163615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98163615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98163615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98163615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98163615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98163615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98164275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98164275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98164275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98164275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98164275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98164275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98164275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98164275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98164935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98164935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98164935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98164935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98164935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98164935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98164935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98164935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98165595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98165595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98165595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98165595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98165595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98165595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98165595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98165595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98166255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98166255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98166255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98166255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98166255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98166255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98166255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98166255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98166915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98166915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98166915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98166915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98166915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98166915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98166915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98166915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98167575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98167575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98167575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98167575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98167575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98167575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98167575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98167575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 98168235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 98168235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 98168235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 98168235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 98168235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 98168235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 98168235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 98168235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 98173515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 98173515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 98173515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 98173515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 98173515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 98173515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 98173515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 98173515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 99106755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 99106755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 99106755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 99106755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 99106755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 99106755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 99106755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 99106755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 99121275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 99121275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 99121275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 99121275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 99121275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 99121275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 99121275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 99121275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 99126555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 99126555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 99126555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 99126555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 99126555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 99126555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 99126555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 99126555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99135135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99135135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99135135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99135135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99135135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99135135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99135135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99135135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99135795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99135795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99135795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99135795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99135795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99135795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99135795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99135795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99136455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99136455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99136455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99136455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99136455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99136455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99136455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99136455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99137115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99137115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99137115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99137115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99137115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99137115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99137115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99137115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99137775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99137775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99137775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99137775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99137775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99137775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99137775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99137775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99138435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99138435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99138435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99138435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99138435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99138435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99138435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99138435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99139095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99139095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99139095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99139095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99139095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99139095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99139095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99139095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99139755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99139755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99139755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99139755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99139755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99139755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99139755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99139755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99140415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99140415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99140415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99140415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99140415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99140415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99140415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99140415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99141075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99141075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99141075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99141075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99141075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99141075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99141075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99141075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99141735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99141735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99141735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99141735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99141735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99141735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99141735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99141735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99142395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99142395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99142395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99142395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99142395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99142395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99142395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99142395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99143055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99143055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99143055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99143055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99143055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99143055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99143055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99143055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99143715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99143715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99143715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99143715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99143715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99143715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99143715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99143715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99144375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99144375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99144375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99144375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99144375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99144375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99144375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99144375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 99145035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 99145035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 99145035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 99145035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 99145035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 99145035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 99145035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 99145035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 99150315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 99150315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 99150315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 99150315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 99150315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 99150315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 99150315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 99150315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 100083555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 100083555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 100083555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 100083555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 100083555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 100083555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 100083555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 100083555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 100098075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 100098075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 100098075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 100098075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 100098075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 100098075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 100098075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 100098075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 100103355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 100103355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 100103355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 100103355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 100103355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 100103355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 100103355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 100103355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100111935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100111935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100111935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100111935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100111935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100111935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100111935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100111935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100112595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100112595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100112595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100112595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100112595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100112595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100112595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100112595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100113255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100113255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100113255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100113255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100113255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100113255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100113255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100113255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100113915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100113915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100113915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100113915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100113915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100113915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100113915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100113915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100114575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100114575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100114575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100114575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100114575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100114575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100114575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100114575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100115235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100115235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100115235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100115235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100115235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100115235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100115235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100115235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100115895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100115895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100115895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100115895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100115895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100115895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100115895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100115895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100116555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100116555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100116555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100116555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100116555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100116555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100116555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100116555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100117215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100117215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100117215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100117215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100117215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100117215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100117215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100117215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100117875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100117875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100117875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100117875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100117875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100117875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100117875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100117875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100118535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100118535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100118535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100118535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100118535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100118535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100118535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100118535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100119195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100119195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100119195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100119195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100119195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100119195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100119195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100119195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100119855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100119855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100119855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100119855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100119855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100119855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100119855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100119855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100120515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100120515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100120515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100120515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100120515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100120515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100120515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100120515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100121175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100121175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100121175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100121175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100121175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100121175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100121175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100121175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 100121835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 100121835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 100121835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 100121835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 100121835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 100121835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 100121835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 100121835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 100127115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 100127115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 100127115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 100127115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 100127115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 100127115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 100127115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 100127115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 101060355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 101060355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 101060355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 101060355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 101060355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 101060355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 101060355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 101060355.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 101074875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 101074875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 101074875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 101074875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 101074875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 101074875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 101074875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 101074875.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 101080155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 101080155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 101080155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 101080155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 101080155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 101080155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 101080155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 101080155.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101088735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101088735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101088735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101088735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101088735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101088735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101088735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101088735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101089395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101089395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101089395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101089395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101089395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101089395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101089395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101089395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101090055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101090055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101090055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101090055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101090055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101090055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101090055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101090055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101090715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101090715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101090715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101090715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101090715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101090715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101090715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101090715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101091375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101091375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101091375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101091375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101091375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101091375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101091375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101091375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101092035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101092035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101092035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101092035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101092035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101092035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101092035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101092035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101092695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101092695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101092695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101092695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101092695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101092695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101092695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101092695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101093355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101093355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101093355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101093355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101093355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101093355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101093355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101093355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101094015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101094015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101094015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101094015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101094015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101094015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101094015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101094015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101094675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101094675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101094675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101094675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101094675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101094675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101094675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101094675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101095335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101095335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101095335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101095335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101095335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101095335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101095335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101095335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101095995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101095995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101095995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101095995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101095995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101095995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101095995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101095995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101096655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101096655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101096655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101096655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101096655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101096655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101096655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101096655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101097315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101097315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101097315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101097315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101097315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101097315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101097315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101097315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101097975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101097975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101097975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101097975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101097975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101097975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101097975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101097975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 101098635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 101098635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 101098635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 101098635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 101098635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 101098635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 101098635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 101098635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 101103915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 101103915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 101103915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 101103915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 101103915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 101103915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 101103915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 101103915.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 102037155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 102037155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 102037155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 102037155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 102037155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 102037155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 102037155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 102037155.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 102051675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 102051675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 102051675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 102051675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 102051675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 102051675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 102051675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 102051675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 102056955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 102056955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 102056955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 102056955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 102056955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 102056955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 102056955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 102056955.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102065535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102065535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102065535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102065535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102065535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102065535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102065535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102065535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102066195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102066195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102066195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102066195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102066195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102066195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102066195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102066195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102066855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102066855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102066855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102066855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102066855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102066855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102066855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102066855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102067515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102067515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102067515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102067515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102067515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102067515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102067515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102067515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102068175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102068175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102068175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102068175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102068175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102068175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102068175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102068175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102068835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102068835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102068835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102068835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102068835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102068835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102068835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102068835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102069495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102069495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102069495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102069495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102069495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102069495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102069495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102069495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102070155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102070155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102070155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102070155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102070155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102070155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102070155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102070155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102070815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102070815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102070815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102070815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102070815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102070815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102070815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102070815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102071475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102071475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102071475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102071475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102071475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102071475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102071475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102071475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102072135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102072135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102072135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102072135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102072135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102072135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102072135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102072135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102072795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102072795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102072795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102072795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102072795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102072795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102072795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102072795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102073455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102073455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102073455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102073455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102073455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102073455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102073455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102073455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102074115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102074115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102074115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102074115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102074115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102074115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102074115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102074115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102074775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102074775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102074775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102074775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102074775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102074775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102074775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102074775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 102075435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 102075435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 102075435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 102075435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 102075435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 102075435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 102075435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 102075435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 102080715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 102080715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 102080715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 102080715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 102080715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 102080715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 102080715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 102080715.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 103013955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 103013955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 103013955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 103013955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 103013955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 103013955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 103013955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 103013955.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 103028475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 103028475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 103028475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 103028475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 103028475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 103028475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 103028475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 103028475.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 103033755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 103033755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 103033755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 103033755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 103033755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 103033755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 103033755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 103033755.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103042335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103042335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103042335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103042335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103042335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103042335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103042335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103042335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103042995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103042995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103042995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103042995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103042995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103042995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103042995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103042995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103043655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103043655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103043655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103043655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103043655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103043655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103043655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103043655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103044315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103044315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103044315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103044315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103044315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103044315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103044315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103044315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103044975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103044975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103044975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103044975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103044975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103044975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103044975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103044975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103045635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103045635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103045635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103045635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103045635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103045635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103045635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103045635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103046295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103046295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103046295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103046295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103046295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103046295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103046295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103046295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103046955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103046955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103046955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103046955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103046955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103046955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103046955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103046955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103047615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103047615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103047615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103047615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103047615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103047615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103047615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103047615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103048275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103048275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103048275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103048275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103048275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103048275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103048275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103048275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103048935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103048935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103048935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103048935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103048935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103048935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103048935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103048935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103049595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103049595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103049595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103049595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103049595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103049595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103049595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103049595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103050255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103050255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103050255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103050255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103050255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103050255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103050255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103050255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103050915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103050915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103050915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103050915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103050915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103050915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103050915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103050915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103051575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103051575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103051575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103051575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103051575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103051575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103051575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103051575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 103052235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 103052235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 103052235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 103052235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 103052235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 103052235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 103052235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 103052235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 103057515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 103057515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 103057515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 103057515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 103057515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 103057515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 103057515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 103057515.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 103990755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 103990755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 103990755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 103990755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 103990755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 103990755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 103990755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 103990755.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 104005275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 104005275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 104005275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 104005275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 104005275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 104005275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 104005275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 104005275.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 104010555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 104010555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 104010555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 104010555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 104010555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 104010555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 104010555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 104010555.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104019135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104019135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104019135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104019135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104019135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104019135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104019135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104019135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104019795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104019795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104019795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104019795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104019795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104019795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104019795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104019795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104020455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104020455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104020455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104020455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104020455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104020455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104020455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104020455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104021115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104021115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104021115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104021115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104021115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104021115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104021115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104021115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104021775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104021775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104021775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104021775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104021775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104021775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104021775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104021775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104022435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104022435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104022435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104022435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104022435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104022435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104022435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104022435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104023095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104023095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104023095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104023095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104023095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104023095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104023095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104023095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104023755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104023755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104023755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104023755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104023755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104023755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104023755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104023755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104024415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104024415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104024415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104024415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104024415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104024415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104024415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104024415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104025075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104025075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104025075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104025075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104025075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104025075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104025075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104025075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104025735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104025735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104025735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104025735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104025735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104025735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104025735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104025735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104026395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104026395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104026395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104026395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104026395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104026395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104026395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104026395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104027055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104027055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104027055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104027055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104027055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104027055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104027055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104027055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104027715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104027715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104027715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104027715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104027715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104027715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104027715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104027715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104028375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104028375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104028375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104028375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104028375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104028375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104028375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104028375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 104029035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 104029035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 104029035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 104029035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 104029035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 104029035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 104029035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 104029035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 104034315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 104034315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 104034315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 104034315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 104034315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 104034315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 104034315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 104034315.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 104967555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 104967555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 104967555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 104967555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 104967555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 104967555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 104967555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 104967555.0 ps INFO: Refresh  
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 105231555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 105231555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 105231555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 105231555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 105231555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 105231555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 105231555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 105231555.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 105246075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 105246075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 105246075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 105246075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 105246075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 105246075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 105246075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 105246075.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 105251355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 105251355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 105251355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 105251355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 105251355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 105251355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 105251355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 105251355.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105259935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105259935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105259935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105259935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105259935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105259935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105259935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105259935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105260595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105260595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105260595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105260595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105260595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105260595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105260595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105260595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105261255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105261255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105261255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105261255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105261255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105261255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105261255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105261255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105261915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105261915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105261915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105261915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105261915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105261915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105261915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105261915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105262575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105262575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105262575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105262575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105262575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105262575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105262575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105262575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105263235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105263235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105263235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105263235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105263235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105263235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105263235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105263235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105263895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105263895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105263895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105263895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105263895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105263895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105263895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105263895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105264555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105264555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105264555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105264555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105264555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105264555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105264555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105264555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105265215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105265215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105265215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105265215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105265215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105265215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105265215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105265215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105265875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105265875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105265875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105265875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105265875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105265875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105265875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105265875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105266535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105266535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105266535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105266535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105266535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105266535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105266535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105266535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105267195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105267195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105267195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105267195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105267195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105267195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105267195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105267195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105267855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105267855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105267855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105267855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105267855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105267855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105267855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105267855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105268515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105268515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105268515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105268515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105268515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105268515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105268515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105268515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105269175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105269175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105269175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105269175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105269175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105269175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105269175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105269175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 105269835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 105269835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 105269835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 105269835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 105269835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 105269835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 105269835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 105269835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 105275115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 105275115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 105275115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 105275115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 105275115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 105275115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 105275115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 105275115.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 106139715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 106139715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 106139715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 106139715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 106139715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 106139715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 106139715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 106139715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 106154235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 106154235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 106154235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 106154235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 106154235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 106154235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 106154235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 106154235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 106159515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 106159515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 106159515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 106159515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 106159515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 106159515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 106159515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 106159515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106168095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106168095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106168095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106168095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106168095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106168095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106168095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106168095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106168755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106168755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106168755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106168755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106168755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106168755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106168755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106168755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106169415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106169415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106169415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106169415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106169415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106169415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106169415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106169415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106170075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106170075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106170075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106170075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106170075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106170075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106170075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106170075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106170735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106170735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106170735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106170735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106170735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106170735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106170735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106170735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106171395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106171395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106171395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106171395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106171395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106171395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106171395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106171395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106172055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106172055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106172055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106172055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106172055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106172055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106172055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106172055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106172715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106172715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106172715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106172715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106172715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106172715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106172715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106172715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106173375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106173375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106173375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106173375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106173375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106173375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106173375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106173375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106174035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106174035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106174035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106174035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106174035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106174035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106174035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106174035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106174695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106174695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106174695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106174695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106174695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106174695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106174695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106174695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106175355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106175355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106175355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106175355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106175355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106175355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106175355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106175355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106176015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106176015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106176015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106176015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106176015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106176015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106176015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106176015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106176675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106176675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106176675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106176675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106176675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106176675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106176675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106176675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106177335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106177335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106177335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106177335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106177335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106177335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106177335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106177335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 106177995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 106177995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 106177995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 106177995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 106177995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 106177995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 106177995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 106177995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 106183275.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 106183275.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 106183275.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 106183275.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 106183275.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 106183275.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 106183275.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 106183275.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 107116515.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 107116515.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 107116515.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 107116515.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 107116515.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 107116515.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 107116515.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 107116515.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 107131035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 107131035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 107131035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 107131035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 107131035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 107131035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 107131035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 107131035.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 107136315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 107136315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 107136315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 107136315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 107136315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 107136315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 107136315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 107136315.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107144895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107144895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107144895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107144895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107144895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107144895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107144895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107144895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107145555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107145555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107145555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107145555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107145555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107145555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107145555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107145555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107146215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107146215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107146215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107146215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107146215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107146215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107146215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107146215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107146875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107146875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107146875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107146875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107146875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107146875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107146875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107146875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107147535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107147535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107147535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107147535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107147535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107147535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107147535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107147535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107148195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107148195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107148195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107148195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107148195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107148195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107148195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107148195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107148855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107148855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107148855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107148855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107148855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107148855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107148855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107148855.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107149515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107149515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107149515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107149515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107149515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107149515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107149515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107149515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107150175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107150175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107150175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107150175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107150175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107150175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107150175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107150175.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107150835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107150835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107150835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107150835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107150835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107150835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107150835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107150835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107151495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107151495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107151495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107151495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107151495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107151495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107151495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107151495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107152155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107152155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107152155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107152155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107152155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107152155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107152155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107152155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107152815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107152815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107152815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107152815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107152815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107152815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107152815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107152815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107153475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107153475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107153475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107153475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107153475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107153475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107153475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107153475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107154135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107154135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107154135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107154135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107154135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107154135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107154135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107154135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 107154795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 107154795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 107154795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 107154795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 107154795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 107154795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 107154795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 107154795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 107160075.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 107160075.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 107160075.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 107160075.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 107160075.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 107160075.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 107160075.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 107160075.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 108093315.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 108093315.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 108093315.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 108093315.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 108093315.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 108093315.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 108093315.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 108093315.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 108107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 108107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 108107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 108107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 108107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 108107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 108107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 108107835.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 108113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 108113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 108113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 108113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 108113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 108113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 108113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 108113115.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108121695.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108122355.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108123015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108123675.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108124335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108124995.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108125655.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108126315.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108126975.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108127635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108128295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108128955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108129615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108130275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108130935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 108131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 108131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 108131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 108131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 108131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 108131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 108131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 108131595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 108136875.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 108136875.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 108136875.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 108136875.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 108136875.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 108136875.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 108136875.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 108136875.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 109070115.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 109070115.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 109070115.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 109070115.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 109070115.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 109070115.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 109070115.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 109070115.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 109084635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 109084635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 109084635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 109084635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 109084635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 109084635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 109084635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 109084635.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 109089915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 109089915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 109089915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 109089915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 109089915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 109089915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 109089915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 109089915.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109098495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109098495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109098495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109098495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109098495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109098495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109098495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109098495.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109099155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109099155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109099155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109099155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109099155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109099155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109099155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109099155.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109099815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109099815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109099815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109099815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109099815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109099815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109099815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109099815.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109100475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109100475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109100475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109100475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109100475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109100475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109100475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109100475.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109101135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109101135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109101135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109101135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109101135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109101135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109101135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109101135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109101795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109101795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109101795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109101795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109101795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109101795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109101795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109101795.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109102455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109102455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109102455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109102455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109102455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109102455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109102455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109102455.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109103115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109103115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109103115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109103115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109103115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109103115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109103115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109103115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109103775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109103775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109103775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109103775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109103775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109103775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109103775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109103775.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109104435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109104435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109104435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109104435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109104435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109104435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109104435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109104435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109105095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109105095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109105095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109105095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109105095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109105095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109105095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109105095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109105755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109105755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109105755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109105755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109105755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109105755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109105755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109105755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109106415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109106415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109106415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109106415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109106415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109106415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109106415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109106415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109107075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109107075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109107075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109107075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109107075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109107075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109107075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109107075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109107735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109107735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109107735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109107735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109107735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109107735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109107735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109107735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 109108395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 109108395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 109108395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 109108395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 109108395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 109108395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 109108395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 109108395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 109113675.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 109113675.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 109113675.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 109113675.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 109113675.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 109113675.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 109113675.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 109113675.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 110046915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 110046915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 110046915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 110046915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 110046915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 110046915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 110046915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 110046915.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 110061435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 110061435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 110061435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 110061435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 110061435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 110061435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 110061435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 110061435.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 110066715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 110066715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 110066715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 110066715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 110066715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 110066715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 110066715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 110066715.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110075295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110075295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110075295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110075295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110075295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110075295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110075295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110075295.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110075955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110075955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110075955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110075955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110075955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110075955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110075955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110075955.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110076615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110076615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110076615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110076615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110076615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110076615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110076615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110076615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110077275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110077275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110077275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110077275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110077275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110077275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110077275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110077275.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110077935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110077935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110077935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110077935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110077935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110077935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110077935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110077935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110078595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110078595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110078595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110078595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110078595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110078595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110078595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110078595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110079255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110079255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110079255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110079255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110079255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110079255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110079255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110079255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110079915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110079915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110079915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110079915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110079915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110079915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110079915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110079915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110080575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110080575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110080575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110080575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110080575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110080575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110080575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110080575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110081235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110081235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110081235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110081235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110081235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110081235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110081235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110081235.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110081895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110081895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110081895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110081895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110081895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110081895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110081895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110081895.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110082555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110082555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110082555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110082555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110082555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110082555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110082555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110082555.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110083215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110083215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110083215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110083215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110083215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110083215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110083215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110083215.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110083875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110083875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110083875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110083875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110083875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110083875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110083875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110083875.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110084535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110084535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110084535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110084535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110084535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110084535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110084535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110084535.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 110085195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 110085195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 110085195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 110085195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 110085195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 110085195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 110085195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 110085195.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 110090475.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 110090475.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 110090475.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 110090475.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 110090475.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 110090475.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 110090475.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 110090475.0 ps INFO: Precharge bank   0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 111023715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 111023715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 111023715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 111023715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 111023715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 111023715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 111023715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 111023715.0 ps INFO: Activate  bank 0 row 0000
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 111038235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 111038235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 111038235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 111038235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 111038235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 111038235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 111038235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 111038235.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.cmd_task: at time 111043515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[1].u_comp_ddr3.cmd_task: at time 111043515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[2].u_comp_ddr3.cmd_task: at time 111043515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[3].u_comp_ddr3.cmd_task: at time 111043515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[4].u_comp_ddr3.cmd_task: at time 111043515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[5].u_comp_ddr3.cmd_task: at time 111043515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[6].u_comp_ddr3.cmd_task: at time 111043515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[7].u_comp_ddr3.cmd_task: at time 111043515.0 ps INFO: Read      bank 0 col 000, auto precharge 0
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 111052095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 111052095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 111052095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 111052095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 111052095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 111052095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 111052095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 111052095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 111052755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 111052755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 111052755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 111052755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 111052755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 111052755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 111052755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 111052755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 111053415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 111053415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 111053415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 111053415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 111053415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 111053415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 111053415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 111053415.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 111054075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 111054075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 111054075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 111054075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 111054075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 111054075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 111054075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 111054075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 111054735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 111054735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 111054735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 111054735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 111054735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 111054735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 111054735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 111054735.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 55
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 111055395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 111055395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 111055395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 111055395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 111055395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 111055395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 111055395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 111055395.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aa
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 111056055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 111056055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 111056055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 111056055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 111056055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 111056055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 111056055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 111056055.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 99
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 111056715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 111056715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 111056715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 111056715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 111056715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 111056715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 111056715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 111056715.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 66
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 111057375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 111057375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 111057375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 111057375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[4].u_comp_ddr3.data_task: at time 111057375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[5].u_comp_ddr3.data_task: at time 111057375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[6].u_comp_ddr3.data_task: at time 111057375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[7].u_comp_ddr3.data_task: at time 111057375.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ff
ddr3_tb.gen_mem[0].u_comp_ddr3.data_task: at time 111058035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[1].u_comp_ddr3.data_task: at time 111058035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[2].u_comp_ddr3.data_task: at time 111058035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
ddr3_tb.gen_mem[3].u_comp_ddr3.data_task: at time 111058035.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 00
