#! /opt/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x7f77b1804ac0 .scope module, "TESTBENCH" "TESTBENCH" 2 103;
 .timescale 0 0;
v0x7f77b181bba0_0 .var "clear", 0 0;
v0x7f77b181bc30_0 .var "clock", 0 0;
v0x7f77b181bcc0_0 .net "out", 0 0, L_0x7f77b181ec70;  1 drivers
S_0x7f77b1804c30 .scope module, "DP" "INTG" 2 107, 2 89 0, S_0x7f77b1804ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /OUTPUT 1 "out";
L_0x7f77b181d0d0 .functor AND 1, L_0x7f77b181ce90, L_0x7f77b181cf30, C4<1>, C4<1>;
L_0x7f77b181d220 .functor AND 1, L_0x7f77b181d0d0, L_0x7f77b181d180, C4<1>, C4<1>;
v0x7f77b181b3c0_0 .net *"_ivl_1", 0 0, L_0x7f77b181ce90;  1 drivers
v0x7f77b181b480_0 .net *"_ivl_3", 0 0, L_0x7f77b181cf30;  1 drivers
v0x7f77b181b520_0 .net *"_ivl_4", 0 0, L_0x7f77b181d0d0;  1 drivers
v0x7f77b181b5d0_0 .net *"_ivl_7", 0 0, L_0x7f77b181d180;  1 drivers
v0x7f77b181b680_0 .net "clear", 0 0, v0x7f77b181bba0_0;  1 drivers
v0x7f77b181b750_0 .net "clock", 0 0, v0x7f77b181bc30_0;  1 drivers
v0x7f77b181b860_0 .net "counterOut1", 2 0, L_0x7f77b181c3d0;  1 drivers
v0x7f77b181b8f0_0 .net "counterOut2", 3 0, L_0x7f77b181cd60;  1 drivers
v0x7f77b181b9c0_0 .net "dataOut", 7 0, L_0x7f77b181bf70;  1 drivers
v0x7f77b181bad0_0 .net "out", 0 0, L_0x7f77b181ec70;  alias, 1 drivers
L_0x7f77b181ce90 .part L_0x7f77b181c3d0, 2, 1;
L_0x7f77b181cf30 .part L_0x7f77b181c3d0, 1, 1;
L_0x7f77b181d180 .part L_0x7f77b181c3d0, 0, 1;
S_0x7f77b1804e40 .scope module, "COUNTER1" "COUNTER_3BIT" 2 98, 2 61 0, S_0x7f77b1804c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "counterOut";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clear";
L_0x7f77b181c2c0 .functor AND 1, L_0x7f77b181c0c0, L_0x7f77b181c200, C4<1>, C4<1>;
v0x7f77b1816050_0 .net *"_ivl_11", 0 0, L_0x7f77b181c200;  1 drivers
v0x7f77b1816110_0 .net *"_ivl_9", 0 0, L_0x7f77b181c0c0;  1 drivers
v0x7f77b18161b0_0 .net "clear", 0 0, v0x7f77b181bba0_0;  alias, 1 drivers
v0x7f77b1816260_0 .net "clock", 0 0, v0x7f77b181bc30_0;  alias, 1 drivers
v0x7f77b18162f0_0 .net "counterOut", 2 0, L_0x7f77b181c3d0;  alias, 1 drivers
L_0x7f77b181c020 .part L_0x7f77b181c3d0, 0, 1;
L_0x7f77b181c0c0 .part L_0x7f77b181c3d0, 1, 1;
L_0x7f77b181c200 .part L_0x7f77b181c3d0, 0, 1;
L_0x7f77b181c3d0 .concat8 [ 1 1 1 0], v0x7f77b18052e0_0, v0x7f77b1815810_0, v0x7f77b1815d40_0;
S_0x7f77b1805050 .scope module, "TFF0" "TFF" 2 65, 2 33 0, S_0x7f77b1804e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /OUTPUT 1 "Q";
v0x7f77b18052e0_0 .var "Q", 0 0;
L_0x7f77b1963050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f77b1815390_0 .net "T", 0 0, L_0x7f77b1963050;  1 drivers
v0x7f77b1815430_0 .net "clear", 0 0, v0x7f77b181bba0_0;  alias, 1 drivers
v0x7f77b18154e0_0 .net "clock", 0 0, v0x7f77b181bc30_0;  alias, 1 drivers
E_0x7f77b1805290 .event posedge, v0x7f77b1815430_0, v0x7f77b18154e0_0;
S_0x7f77b18155e0 .scope module, "TFF1" "TFF" 2 66, 2 33 0, S_0x7f77b1804e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /OUTPUT 1 "Q";
v0x7f77b1815810_0 .var "Q", 0 0;
v0x7f77b18158b0_0 .net "T", 0 0, L_0x7f77b181c020;  1 drivers
v0x7f77b1815950_0 .net "clear", 0 0, v0x7f77b181bba0_0;  alias, 1 drivers
v0x7f77b1815a20_0 .net "clock", 0 0, v0x7f77b181bc30_0;  alias, 1 drivers
S_0x7f77b1815b00 .scope module, "TFF2" "TFF" 2 67, 2 33 0, S_0x7f77b1804e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /OUTPUT 1 "Q";
v0x7f77b1815d40_0 .var "Q", 0 0;
v0x7f77b1815de0_0 .net "T", 0 0, L_0x7f77b181c2c0;  1 drivers
v0x7f77b1815e80_0 .net "clear", 0 0, v0x7f77b181bba0_0;  alias, 1 drivers
v0x7f77b1815f70_0 .net "clock", 0 0, v0x7f77b181bc30_0;  alias, 1 drivers
S_0x7f77b18163f0 .scope module, "COUNTER2" "COUNTER_4BIT" 2 99, 2 50 0, S_0x7f77b1804c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "counterOut";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clear";
L_0x7f77b181c790 .functor AND 1, L_0x7f77b181c630, L_0x7f77b181c6f0, C4<1>, C4<1>;
L_0x7f77b181c5b0 .functor AND 1, L_0x7f77b181c8c0, L_0x7f77b181c960, C4<1>, C4<1>;
L_0x7f77b181cc50 .functor AND 1, L_0x7f77b181c5b0, L_0x7f77b181cbb0, C4<1>, C4<1>;
v0x7f77b1817b10_0 .net *"_ivl_11", 0 0, L_0x7f77b181c6f0;  1 drivers
v0x7f77b1817bd0_0 .net *"_ivl_17", 0 0, L_0x7f77b181c8c0;  1 drivers
v0x7f77b1817c70_0 .net *"_ivl_19", 0 0, L_0x7f77b181c960;  1 drivers
v0x7f77b1817d20_0 .net *"_ivl_20", 0 0, L_0x7f77b181c5b0;  1 drivers
v0x7f77b1817dd0_0 .net *"_ivl_23", 0 0, L_0x7f77b181cbb0;  1 drivers
v0x7f77b1817ec0_0 .net *"_ivl_9", 0 0, L_0x7f77b181c630;  1 drivers
v0x7f77b1817f70_0 .net "clear", 0 0, v0x7f77b181bba0_0;  alias, 1 drivers
v0x7f77b1818100_0 .net "clock", 0 0, L_0x7f77b181d220;  1 drivers
v0x7f77b1818190_0 .net "counterOut", 3 0, L_0x7f77b181cd60;  alias, 1 drivers
L_0x7f77b181c4f0 .part L_0x7f77b181cd60, 0, 1;
L_0x7f77b181c630 .part L_0x7f77b181cd60, 1, 1;
L_0x7f77b181c6f0 .part L_0x7f77b181cd60, 0, 1;
L_0x7f77b181c8c0 .part L_0x7f77b181cd60, 2, 1;
L_0x7f77b181c960 .part L_0x7f77b181cd60, 1, 1;
L_0x7f77b181cbb0 .part L_0x7f77b181cd60, 0, 1;
L_0x7f77b181cd60 .concat8 [ 1 1 1 1], v0x7f77b18168a0_0, v0x7f77b1816e30_0, v0x7f77b1817320_0, v0x7f77b1817830_0;
S_0x7f77b1816610 .scope module, "TFF0" "TFF" 2 54, 2 33 0, S_0x7f77b18163f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /OUTPUT 1 "Q";
v0x7f77b18168a0_0 .var "Q", 0 0;
L_0x7f77b1963098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f77b1816950_0 .net "T", 0 0, L_0x7f77b1963098;  1 drivers
v0x7f77b18169f0_0 .net "clear", 0 0, v0x7f77b181bba0_0;  alias, 1 drivers
v0x7f77b1816b20_0 .net "clock", 0 0, L_0x7f77b181d220;  alias, 1 drivers
E_0x7f77b1816850 .event posedge, v0x7f77b1815430_0, v0x7f77b1816b20_0;
S_0x7f77b1816c10 .scope module, "TFF1" "TFF" 2 55, 2 33 0, S_0x7f77b18163f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /OUTPUT 1 "Q";
v0x7f77b1816e30_0 .var "Q", 0 0;
v0x7f77b1816ec0_0 .net "T", 0 0, L_0x7f77b181c4f0;  1 drivers
v0x7f77b1816f50_0 .net "clear", 0 0, v0x7f77b181bba0_0;  alias, 1 drivers
v0x7f77b1817000_0 .net "clock", 0 0, L_0x7f77b181d220;  alias, 1 drivers
S_0x7f77b18170e0 .scope module, "TFF2" "TFF" 2 56, 2 33 0, S_0x7f77b18163f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /OUTPUT 1 "Q";
v0x7f77b1817320_0 .var "Q", 0 0;
v0x7f77b18173c0_0 .net "T", 0 0, L_0x7f77b181c790;  1 drivers
v0x7f77b1817460_0 .net "clear", 0 0, v0x7f77b181bba0_0;  alias, 1 drivers
v0x7f77b1817510_0 .net "clock", 0 0, L_0x7f77b181d220;  alias, 1 drivers
S_0x7f77b1817610 .scope module, "TFF3" "TFF" 2 57, 2 33 0, S_0x7f77b18163f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /OUTPUT 1 "Q";
v0x7f77b1817830_0 .var "Q", 0 0;
v0x7f77b18178e0_0 .net "T", 0 0, L_0x7f77b181cc50;  1 drivers
v0x7f77b1817980_0 .net "clear", 0 0, v0x7f77b181bba0_0;  alias, 1 drivers
v0x7f77b1817a30_0 .net "clock", 0 0, L_0x7f77b181d220;  alias, 1 drivers
S_0x7f77b18182b0 .scope module, "MEM" "MEMORY" 2 97, 2 71 0, S_0x7f77b1804c30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /OUTPUT 8 "dataOut";
L_0x7f77b181bf70 .functor BUFZ 8, L_0x7f77b181bd50, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f77b1818470_0 .net *"_ivl_0", 7 0, L_0x7f77b181bd50;  1 drivers
v0x7f77b1818520_0 .net *"_ivl_2", 5 0, L_0x7f77b181be30;  1 drivers
L_0x7f77b1963008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f77b18185d0_0 .net *"_ivl_5", 1 0, L_0x7f77b1963008;  1 drivers
v0x7f77b1818690_0 .net "address", 3 0, L_0x7f77b181cd60;  alias, 1 drivers
v0x7f77b1818750_0 .net "dataOut", 7 0, L_0x7f77b181bf70;  alias, 1 drivers
v0x7f77b1818830_0 .var/i "k", 31 0;
v0x7f77b18188e0 .array "memory", 0 15, 7 0;
L_0x7f77b181bd50 .array/port v0x7f77b18188e0, L_0x7f77b181be30;
L_0x7f77b181be30 .concat [ 4 2 0 0], L_0x7f77b181cd60, L_0x7f77b1963008;
S_0x7f77b18189b0 .scope module, "MUX" "MUX_BIG" 2 100, 2 10 0, S_0x7f77b1804c30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 3 "sel";
    .port_info 2 /OUTPUT 1 "out";
v0x7f77b181aff0_0 .net "in", 7 0, L_0x7f77b181bf70;  alias, 1 drivers
v0x7f77b181b0a0_0 .net "out", 0 0, L_0x7f77b181ec70;  alias, 1 drivers
v0x7f77b181b150_0 .net "out1", 3 0, L_0x7f77b181e210;  1 drivers
v0x7f77b181b200_0 .net "out2", 1 0, L_0x7f77b181ebd0;  1 drivers
v0x7f77b181b2a0_0 .net "sel", 2 0, L_0x7f77b181c3d0;  alias, 1 drivers
L_0x7f77b181d3f0 .part L_0x7f77b181bf70, 0, 1;
L_0x7f77b181d550 .part L_0x7f77b181bf70, 1, 1;
L_0x7f77b181d5f0 .part L_0x7f77b181c3d0, 0, 1;
L_0x7f77b181d790 .part L_0x7f77b181bf70, 2, 1;
L_0x7f77b181d870 .part L_0x7f77b181bf70, 3, 1;
L_0x7f77b181d980 .part L_0x7f77b181c3d0, 0, 1;
L_0x7f77b181db00 .part L_0x7f77b181bf70, 4, 1;
L_0x7f77b181dd20 .part L_0x7f77b181bf70, 5, 1;
L_0x7f77b181ddc0 .part L_0x7f77b181c3d0, 0, 1;
L_0x7f77b181df50 .part L_0x7f77b181bf70, 6, 1;
L_0x7f77b181dff0 .part L_0x7f77b181bf70, 7, 1;
L_0x7f77b181e130 .part L_0x7f77b181c3d0, 0, 1;
L_0x7f77b181e210 .concat8 [ 1 1 1 1], L_0x7f77b181d310, L_0x7f77b181d6d0, L_0x7f77b181da60, L_0x7f77b181deb0;
L_0x7f77b181e480 .part L_0x7f77b181e210, 0, 1;
L_0x7f77b181e560 .part L_0x7f77b181e210, 1, 1;
L_0x7f77b181e6c0 .part L_0x7f77b181c3d0, 1, 1;
L_0x7f77b181e840 .part L_0x7f77b181e210, 2, 1;
L_0x7f77b181e9f0 .part L_0x7f77b181e210, 3, 1;
L_0x7f77b181ea90 .part L_0x7f77b181c3d0, 1, 1;
L_0x7f77b181ebd0 .concat8 [ 1 1 0 0], L_0x7f77b181e3e0, L_0x7f77b181e7a0;
L_0x7f77b181ed90 .part L_0x7f77b181ebd0, 0, 1;
L_0x7f77b181eb30 .part L_0x7f77b181ebd0, 1, 1;
L_0x7f77b181eee0 .part L_0x7f77b181c3d0, 2, 1;
S_0x7f77b1818bc0 .scope module, "M10" "MUX_SMALL" 2 17, 2 2 0, S_0x7f77b18189b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x7f77b1818e00_0 .net "in1", 0 0, L_0x7f77b181d3f0;  1 drivers
v0x7f77b1818eb0_0 .net "in2", 0 0, L_0x7f77b181d550;  1 drivers
v0x7f77b1818f50_0 .net "out", 0 0, L_0x7f77b181d310;  1 drivers
v0x7f77b1819000_0 .net "sel", 0 0, L_0x7f77b181d5f0;  1 drivers
L_0x7f77b181d310 .functor MUXZ 1, L_0x7f77b181d3f0, L_0x7f77b181d550, L_0x7f77b181d5f0, C4<>;
S_0x7f77b1819100 .scope module, "M11" "MUX_SMALL" 2 18, 2 2 0, S_0x7f77b18189b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x7f77b1819330_0 .net "in1", 0 0, L_0x7f77b181d790;  1 drivers
v0x7f77b18193d0_0 .net "in2", 0 0, L_0x7f77b181d870;  1 drivers
v0x7f77b1819470_0 .net "out", 0 0, L_0x7f77b181d6d0;  1 drivers
v0x7f77b1819520_0 .net "sel", 0 0, L_0x7f77b181d980;  1 drivers
L_0x7f77b181d6d0 .functor MUXZ 1, L_0x7f77b181d790, L_0x7f77b181d870, L_0x7f77b181d980, C4<>;
S_0x7f77b1819620 .scope module, "M12" "MUX_SMALL" 2 19, 2 2 0, S_0x7f77b18189b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x7f77b1819860_0 .net "in1", 0 0, L_0x7f77b181db00;  1 drivers
v0x7f77b1819900_0 .net "in2", 0 0, L_0x7f77b181dd20;  1 drivers
v0x7f77b18199a0_0 .net "out", 0 0, L_0x7f77b181da60;  1 drivers
v0x7f77b1819a50_0 .net "sel", 0 0, L_0x7f77b181ddc0;  1 drivers
L_0x7f77b181da60 .functor MUXZ 1, L_0x7f77b181db00, L_0x7f77b181dd20, L_0x7f77b181ddc0, C4<>;
S_0x7f77b1819b50 .scope module, "M13" "MUX_SMALL" 2 20, 2 2 0, S_0x7f77b18189b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x7f77b1819d70_0 .net "in1", 0 0, L_0x7f77b181df50;  1 drivers
v0x7f77b1819e20_0 .net "in2", 0 0, L_0x7f77b181dff0;  1 drivers
v0x7f77b1819ec0_0 .net "out", 0 0, L_0x7f77b181deb0;  1 drivers
v0x7f77b1819f70_0 .net "sel", 0 0, L_0x7f77b181e130;  1 drivers
L_0x7f77b181deb0 .functor MUXZ 1, L_0x7f77b181df50, L_0x7f77b181dff0, L_0x7f77b181e130, C4<>;
S_0x7f77b181a070 .scope module, "M20" "MUX_SMALL" 2 24, 2 2 0, S_0x7f77b18189b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x7f77b181a2d0_0 .net "in1", 0 0, L_0x7f77b181e480;  1 drivers
v0x7f77b181a360_0 .net "in2", 0 0, L_0x7f77b181e560;  1 drivers
v0x7f77b181a400_0 .net "out", 0 0, L_0x7f77b181e3e0;  1 drivers
v0x7f77b181a4b0_0 .net "sel", 0 0, L_0x7f77b181e6c0;  1 drivers
L_0x7f77b181e3e0 .functor MUXZ 1, L_0x7f77b181e480, L_0x7f77b181e560, L_0x7f77b181e6c0, C4<>;
S_0x7f77b181a5b0 .scope module, "M21" "MUX_SMALL" 2 25, 2 2 0, S_0x7f77b18189b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x7f77b181a7d0_0 .net "in1", 0 0, L_0x7f77b181e840;  1 drivers
v0x7f77b181a880_0 .net "in2", 0 0, L_0x7f77b181e9f0;  1 drivers
v0x7f77b181a920_0 .net "out", 0 0, L_0x7f77b181e7a0;  1 drivers
v0x7f77b181a9d0_0 .net "sel", 0 0, L_0x7f77b181ea90;  1 drivers
L_0x7f77b181e7a0 .functor MUXZ 1, L_0x7f77b181e840, L_0x7f77b181e9f0, L_0x7f77b181ea90, C4<>;
S_0x7f77b181aad0 .scope module, "M30" "MUX_SMALL" 2 28, 2 2 0, S_0x7f77b18189b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x7f77b181acf0_0 .net "in1", 0 0, L_0x7f77b181ed90;  1 drivers
v0x7f77b181ada0_0 .net "in2", 0 0, L_0x7f77b181eb30;  1 drivers
v0x7f77b181ae40_0 .net "out", 0 0, L_0x7f77b181ec70;  alias, 1 drivers
v0x7f77b181aef0_0 .net "sel", 0 0, L_0x7f77b181eee0;  1 drivers
L_0x7f77b181ec70 .functor MUXZ 1, L_0x7f77b181ed90, L_0x7f77b181eb30, L_0x7f77b181eee0, C4<>;
    .scope S_0x7f77b18182b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f77b1818830_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7f77b1818830_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7f77b1818830_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 204, 0, 8;
    %ix/getv/s 4, v0x7f77b1818830_0;
    %store/vec4a v0x7f77b18188e0, 4, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 170, 0, 8;
    %ix/getv/s 4, v0x7f77b1818830_0;
    %store/vec4a v0x7f77b18188e0, 4, 0;
T_0.3 ;
    %load/vec4 v0x7f77b1818830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f77b1818830_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7f77b1805050;
T_1 ;
    %wait E_0x7f77b1805290;
    %load/vec4 v0x7f77b1815430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f77b18052e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f77b1815390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7f77b18052e0_0;
    %assign/vec4 v0x7f77b18052e0_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x7f77b18052e0_0;
    %inv;
    %assign/vec4 v0x7f77b18052e0_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f77b18155e0;
T_2 ;
    %wait E_0x7f77b1805290;
    %load/vec4 v0x7f77b1815950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f77b1815810_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f77b18158b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7f77b1815810_0;
    %assign/vec4 v0x7f77b1815810_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x7f77b1815810_0;
    %inv;
    %assign/vec4 v0x7f77b1815810_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f77b1815b00;
T_3 ;
    %wait E_0x7f77b1805290;
    %load/vec4 v0x7f77b1815e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f77b1815d40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f77b1815de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x7f77b1815d40_0;
    %assign/vec4 v0x7f77b1815d40_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x7f77b1815d40_0;
    %inv;
    %assign/vec4 v0x7f77b1815d40_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f77b1816610;
T_4 ;
    %wait E_0x7f77b1816850;
    %load/vec4 v0x7f77b18169f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f77b18168a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f77b1816950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x7f77b18168a0_0;
    %assign/vec4 v0x7f77b18168a0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x7f77b18168a0_0;
    %inv;
    %assign/vec4 v0x7f77b18168a0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f77b1816c10;
T_5 ;
    %wait E_0x7f77b1816850;
    %load/vec4 v0x7f77b1816f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f77b1816e30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f77b1816ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x7f77b1816e30_0;
    %assign/vec4 v0x7f77b1816e30_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x7f77b1816e30_0;
    %inv;
    %assign/vec4 v0x7f77b1816e30_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f77b18170e0;
T_6 ;
    %wait E_0x7f77b1816850;
    %load/vec4 v0x7f77b1817460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f77b1817320_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f77b18173c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7f77b1817320_0;
    %assign/vec4 v0x7f77b1817320_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x7f77b1817320_0;
    %inv;
    %assign/vec4 v0x7f77b1817320_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f77b1817610;
T_7 ;
    %wait E_0x7f77b1816850;
    %load/vec4 v0x7f77b1817980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f77b1817830_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f77b18178e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x7f77b1817830_0;
    %assign/vec4 v0x7f77b1817830_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x7f77b1817830_0;
    %inv;
    %assign/vec4 v0x7f77b1817830_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f77b1804ac0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f77b181bc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f77b181bba0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7f77b1804ac0;
T_9 ;
    %delay 500000, 0;
    %load/vec4 v0x7f77b181bc30_0;
    %inv;
    %store/vec4 v0x7f77b181bc30_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f77b1804ac0;
T_10 ;
    %vpi_call 2 116 "$monitor", $time, "CLEAR = %b OUT = %b COUNTER1 = %b COUNTER2 = %b\012", v0x7f77b181bba0_0, v0x7f77b181bcc0_0, v0x7f77b181b860_0, v0x7f77b181b8f0_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f77b181bba0_0, 0, 1;
    %delay 1000000000, 0;
    %vpi_call 2 118 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "2017.v";
