#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001183ecfbd70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001183ed0e0c0 .scope module, "downtoptesttest" "downtoptesttest" 3 4;
 .timescale 0 0;
v000001183ed67d20_0 .var "ack", 0 0;
v000001183ed687c0_0 .var "amount", 31 0;
v000001183ed682c0_0 .net "cancelled_orders", 31 0, v000001183ee3e430_0;  1 drivers
v000001183ed680e0_0 .var "client_id", 4 0;
v000001183ed67e60_0 .var "clk", 0 0;
v000001183ed67aa0_0 .net "total_cancel", 31 0, L_000001183ed678c0;  1 drivers
S_000001183ed0e250 .scope module, "DOWNSTREAMTOP" "downstream_top" 3 12, 4 9 0, S_000001183ed0e0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ack";
    .port_info 2 /INPUT 5 "client_id";
    .port_info 3 /INPUT 32 "amount";
    .port_info 4 /OUTPUT 32 "cancelled_orders";
    .port_info 5 /OUTPUT 32 "total_cancel";
v000001183ed68680_0 .net "ack", 0 0, v000001183ed67d20_0;  1 drivers
v000001183ed67fa0_0 .net "amount", 31 0, v000001183ed687c0_0;  1 drivers
v000001183ed68720_0 .net "cancelled_orders", 31 0, v000001183ee3e430_0;  alias, 1 drivers
v000001183ed67c80_0 .net "client_id", 4 0, v000001183ed680e0_0;  1 drivers
v000001183ed67be0_0 .net "clk", 0 0, v000001183ed67e60_0;  1 drivers
v000001183ed68180_0 .net "memwr", 0 0, v000001183ed67dc0_0;  1 drivers
v000001183ed684a0_0 .net "total_cancel", 31 0, L_000001183ed678c0;  alias, 1 drivers
v000001183ed685e0_0 .net "update_memory", 0 0, L_000001183ed67b40;  1 drivers
L_000001183ed678c0 .arith/sum 32, v000001183ed687c0_0, v000001183ee3e430_0;
S_000001183ed0e3e0 .scope module, "DOWNSTREAMPROCESSOR" "downstream_processor" 4 33, 5 6 0, S_000001183ed0e250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ack";
    .port_info 2 /INPUT 1 "memwr";
    .port_info 3 /OUTPUT 1 "out";
P_000001183ecfaa60 .param/l "IDLE" 0 5 16, C4<01>;
P_000001183ecfaa98 .param/l "STATE_UPDATE_MEM" 0 5 17, C4<10>;
L_000001183ed68888 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001183ecfbf00_0 .net/2u *"_ivl_0", 1 0, L_000001183ed68888;  1 drivers
v000001183ee3bde0_0 .net "ack", 0 0, v000001183ed67d20_0;  alias, 1 drivers
v000001183ed0ac10_0 .net "clk", 0 0, v000001183ed67e60_0;  alias, 1 drivers
v000001183ecfe6c0_0 .net "memwr", 0 0, v000001183ed67dc0_0;  alias, 1 drivers
v000001183ecfe760_0 .net "out", 0 0, L_000001183ed67b40;  alias, 1 drivers
v000001183ecfdca0_0 .var "state", 1 0;
E_000001183ecf4e40 .event posedge, v000001183ed0ac10_0;
L_000001183ed67b40 .cmp/eq 2, v000001183ecfdca0_0, L_000001183ed68888;
S_000001183ee3e0c0 .scope module, "RAMDOWNSTREAM" "ramdownstream" 4 22, 6 7 0, S_000001183ed0e250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_write";
    .port_info 1 /INPUT 5 "downstream_address_write";
    .port_info 2 /INPUT 32 "data_write";
    .port_info 3 /INPUT 1 "downstream_write_enable";
    .port_info 4 /INPUT 1 "clk_read";
    .port_info 5 /INPUT 5 "address_read";
    .port_info 6 /OUTPUT 32 "data_read";
    .port_info 7 /OUTPUT 1 "memwr";
P_000001183ecfdd40 .param/l "A_MAX" 0 6 13, +C4<00000000000000000000000000100000>;
P_000001183ecfdd78 .param/l "A_WIDTH" 0 6 12, +C4<00000000000000000000000000000101>;
P_000001183ecfddb0 .param/l "D_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
v000001183ee3e250_0 .net "address_read", 4 0, v000001183ed680e0_0;  alias, 1 drivers
v000001183ee3e2f0_0 .net "clk_read", 0 0, v000001183ed67e60_0;  alias, 1 drivers
v000001183ee3e390_0 .net "clk_write", 0 0, v000001183ed67e60_0;  alias, 1 drivers
v000001183ee3e430_0 .var "data_read", 31 0;
v000001183ee3e4d0_0 .net "data_write", 31 0, L_000001183ed678c0;  alias, 1 drivers
v000001183ecd2590_0 .net "downstream_address_write", 4 0, v000001183ed680e0_0;  alias, 1 drivers
v000001183ed67f00_0 .net "downstream_write_enable", 0 0, L_000001183ed67b40;  alias, 1 drivers
v000001183ed68220 .array "memory", 0 31, 31 0;
v000001183ed67dc0_0 .var "memwr", 0 0;
S_000001183ecd2630 .scope task, "toggle_clk" "toggle_clk" 3 56, 3 56 0, S_000001183ed0e0c0;
 .timescale 0 0;
TD_downtoptesttest.toggle_clk ;
    %delay 10, 0;
    %load/vec4 v000001183ed67e60_0;
    %inv;
    %store/vec4 v000001183ed67e60_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001183ed67e60_0;
    %inv;
    %store/vec4 v000001183ed67e60_0, 0, 1;
    %end;
    .scope S_000001183ee3e0c0;
T_1 ;
    %wait E_000001183ecf4e40;
    %load/vec4 v000001183ed67f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001183ee3e4d0_0;
    %load/vec4 v000001183ecd2590_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001183ed68220, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001183ed67dc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001183ed67dc0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001183ee3e0c0;
T_2 ;
    %wait E_000001183ecf4e40;
    %load/vec4 v000001183ee3e250_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001183ed68220, 4;
    %assign/vec4 v000001183ee3e430_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001183ed0e3e0;
T_3 ;
    %wait E_000001183ecf4e40;
    %load/vec4 v000001183ecfdca0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001183ecfdca0_0, 0;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v000001183ee3bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001183ecfdca0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001183ecfdca0_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v000001183ecfe6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001183ecfdca0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001183ecfdca0_0, 0;
T_3.7 ;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001183ed0e0c0;
T_4 ;
    %vpi_call/w 3 21 "$dumpfile", "../testbench/outputs/Module/downstreamtop.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001183ed0e0c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001183ed67d20_0, 0, 1;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001183ed680e0_0, 0, 5;
    %vpi_call/w 3 26 "$display", "Read initial data." {0 0 0};
    %fork TD_downtoptesttest.toggle_clk, S_000001183ecd2630;
    %join;
    %vpi_call/w 3 28 "$display", "cancelled orders for client : [%0h]: %0h", v000001183ed680e0_0, v000001183ed67aa0_0 {0 0 0};
    %vpi_call/w 3 31 "$display", "Write new data." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001183ed67d20_0, 0, 1;
    %pushi/vec4 197, 0, 32;
    %store/vec4 v000001183ed687c0_0, 0, 32;
    %fork TD_downtoptesttest.toggle_clk, S_000001183ecd2630;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001183ed67d20_0, 0, 1;
    %vpi_call/w 3 37 "$display", "Read new data." {0 0 0};
    %fork TD_downtoptesttest.toggle_clk, S_000001183ecd2630;
    %join;
    %vpi_call/w 3 39 "$display", "cancelled orders for client : [%0h]: %0h", v000001183ed680e0_0, v000001183ed67aa0_0 {0 0 0};
    %vpi_call/w 3 42 "$display", "Write new data." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001183ed67d20_0, 0, 1;
    %pushi/vec4 197, 0, 32;
    %store/vec4 v000001183ed687c0_0, 0, 32;
    %fork TD_downtoptesttest.toggle_clk, S_000001183ecd2630;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001183ed67d20_0, 0, 1;
    %vpi_call/w 3 48 "$display", "Read new data." {0 0 0};
    %fork TD_downtoptesttest.toggle_clk, S_000001183ecd2630;
    %join;
    %vpi_call/w 3 50 "$display", "cancelled orders for client : [%0h]: %0h", v000001183ed680e0_0, v000001183ed67aa0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "downtoptestbench.sv";
    "./downstream_top.sv";
    "./downstream.sv";
    "./../shared/ramdownstream.sv";
