SCHM0103

HEADER
{
 FREEID 1167
 VARIABLES
 {
  #ARCHITECTURE="LC3b_BD"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="LC3b_BD"
  #LANGUAGE="VHDL"
  AUTHOR="Lab01"
  COMPANY="Lab"
  CREATIONDATE="2/14/2009"
  PAGECOUNT="2"
  TITLE="LC3b_BD"
 }
 SYMBOL "#default" "Control" "Control"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #FUB="1"
    #LANGUAGE="VHDL"
    #MODIFIED="1238735392"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,280,320)
    FREEID 62
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,280,320)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,148,128,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,188,107,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (228,14,252,103)
     ALIGN 1
     MARGINS (1,1)
     PARENT 20
     ORIENTATION 5
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (168,14,192,104)
     ALIGN 1
     MARGINS (1,1)
     PARENT 26
     ORIENTATION 5
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,268,54,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (116,168,266,192)
     ALIGN 6
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (74,228,266,252)
     ALIGN 6
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,88,108,112)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,128,130,152)
     ALIGN 4
     MARGINS (1,1)
     PARENT 56
    }
    PIN  2, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MWRITEL_L"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (10,-10), (10,10), (0,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MREAD_L"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (10,-10), (10,10), (0,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (240,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RESET_L"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,1), (10,1), (0,11) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (180,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="START_H"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,1), (10,1), (0,11) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (280,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #INITIAL_VALUE=""
      #LABEL="Bus Out"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED="1"
      #NAME="Control_out(20:0)"
      #NUMBER="0"
      #VHDL_TYPE=""
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-10,-10), (-10,10), (0,0) )
      FILL (0,(0,0,0),0)
     }
    }
    PIN  44, 0, 0
    {
     COORD (280,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Control_feedback(9:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-1,-10), (-1,10), (-11,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MRESP_H"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MWRITEH_L"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (10,-10), (10,10), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Memory" "Memory"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #FUB="1"
    #LANGUAGE="VHDL"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,280,320)
    FREEID 62
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,280,320)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,128,128,152)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,88,107,112)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,248,103,272)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (208,14,232,54)
     ALIGN 1
     MARGINS (1,1)
     PARENT 26
     ORIENTATION 5
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (172,108,266,132)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (170,168,266,192)
     ALIGN 6
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (193,228,266,252)
     ALIGN 6
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,168,108,192)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,148,130,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 56
    }
    PIN  2, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MWRITEL_L"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MREAD_L"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RESET_L"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (220,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,1), (10,1), (0,11) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (280,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DATAOUT"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-1,-10), (-1,10), (-11,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (280,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ADDRESS"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-1,-10), (-1,10), (-11,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (280,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DATAIN"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,-10), (-10,10), (0,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MRESP_H"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (10,-10), (10,10), (0,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MWRITEH_L"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Datapath" "Datapath"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #FUB="1"
    #LANGUAGE="VHDL"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,280,340)
    FREEID 44
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,0,280,340)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (228,14,252,103)
     ALIGN 1
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 5
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (48,14,72,54)
     ALIGN 1
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 5
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,128,108,152)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,188,110,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (14,248,87,272)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (188,14,212,164)
     ALIGN 1
     MARGINS (1,1)
     PARENT 32
     ORIENTATION 5
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,14,152,206)
     ALIGN 1
     MARGINS (1,1)
     PARENT 38
     ORIENTATION 5
    }
    PIN  2, 0, 0
    {
     COORD (240,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RESET_L"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,1), (10,1), (0,11) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (60,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #VHDL_TYPE="std_logic"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,1), (10,1), (0,11) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DATAOUT"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  1, 0, 0
     {
      POINTS ( (10,-10), (10,10), (0,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ADDRESS"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  1, 0, 0
     {
      POINTS ( (10,-10), (10,10), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DATAIN"
      #NUMBER="0"
      #VHDL_TYPE="LC3b_word"
     }
     LINE  1, 0, 0
     {
      POINTS ( (1,-10), (1,10), (11,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (200,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Control_out(20:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,1), (10,1), (0,11) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (140,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #FAMILY="Fub"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="Control_feedback(9:0)"
      #NUMBER="0"
     }
     LINE  1, 0, 0
     {
      POINTS ( (-10,10), (10,10), (0,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  INSTANCE  1, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Control"
    #IMPL="Control"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="Control"
   }
   COORD (940,360)
   VERTEXES ( (2,28), (8,45), (20,93), (26,105), (32,133), (38,191), (44,203), (50,245), (56,898) )
  }
  TEXT  2, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (940,680,1036,715)
   MARGINS (1,1)
   PARENT 1
  }
  TEXT  6, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (940,324,979,359)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1
  }
  INSTANCE  10, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Memory"
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="Memory"
   }
   COORD (660,800)
   VERTEXES ( (2,29), (8,46), (20,122), (26,137), (32,153), (38,157), (44,160), (50,244), (56,899) )
  }
  TEXT  11, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (660,1120,765,1155)
   MARGINS (1,1)
   PARENT 10
  }
  TEXT  15, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (660,764,699,799)
   ALIGN 8
   MARGINS (1,1)
   PARENT 10
  }
  INSTANCE  19, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Datapath"
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="Datapath"
   }
   COORD (1240,780)
   VERTEXES ( (2,87), (8,144), (14,152), (20,156), (26,161), (32,192), (38,202) )
  }
  TEXT  20, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1240,1120,1359,1155)
   MARGINS (1,1)
   PARENT 19
  }
  TEXT  24, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1240,744,1279,779)
   ALIGN 8
   MARGINS (1,1)
   PARENT 19
  }
  VTX  28, 0, 0
  {
   COORD (940,520)
  }
  VTX  29, 0, 0
  {
   COORD (660,940)
  }
  VTX  31, 0, 0
  {
   COORD (580,520)
  }
  WIRE  32, 0, 0
  {
   NET 911
   VTX 28, 31
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  33, 0, 0
  {
   COORD (580,940)
  }
  WIRE  34, 0, 0
  {
   NET 911
   VTX 31, 33
  }
  WIRE  35, 0, 0
  {
   NET 911
   VTX 33, 29
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  41, 0, 0
  {
   TEXT "$#NAME"
   RECT (692,490,828,519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 32
  }
  VTX  45, 0, 0
  {
   COORD (940,560)
  }
  VTX  46, 0, 0
  {
   COORD (660,900)
  }
  VTX  48, 0, 0
  {
   COORD (620,560)
  }
  WIRE  49, 0, 0
  {
   NET 53
   VTX 45, 48
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  50, 0, 0
  {
   COORD (620,900)
  }
  WIRE  51, 0, 0
  {
   NET 53
   VTX 48, 50
  }
  WIRE  52, 0, 0
  {
   NET 53
   VTX 50, 46
  }
  NET WIRE  53, 0, 0
  {
   VARIABLES
   {
    #NAME="MREAD_L"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  54, 0, 0
  {
   TEXT "$#NAME"
   RECT (724,530,836,559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 49
  }
  INSTANCE  71, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="RESET_L"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (400,260)
   VERTEXES ( (2,86) )
  }
  TEXT  72, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (218,243,349,278)
   ALIGN 6
   MARGINS (1,1)
   PARENT 71
  }
  INSTANCE  76, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="START_H"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (400,300)
   VERTEXES ( (2,104) )
  }
  TEXT  77, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (213,283,349,318)
   ALIGN 6
   MARGINS (1,1)
   PARENT 76
  }
  INSTANCE  81, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="CLK"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (400,640)
   VERTEXES ( (2,132) )
  }
  TEXT  82, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (291,623,349,658)
   ALIGN 6
   MARGINS (1,1)
   PARENT 81
  }
  VTX  86, 0, 0
  {
   COORD (400,260)
  }
  VTX  87, 0, 0
  {
   COORD (1480,780)
  }
  VTX  89, 0, 0
  {
   COORD (1480,260)
  }
  WIRE  91, 0, 0
  {
   NET 116
   VTX 89, 87
  }
  VTX  92, 0, 0
  {
   COORD (1180,260)
  }
  VTX  93, 0, 0
  {
   COORD (1180,360)
  }
  WIRE  95, 0, 0
  {
   NET 116
   VTX 92, 89
  }
  WIRE  97, 0, 0
  {
   NET 116
   VTX 92, 93
  }
  VTX  104, 0, 0
  {
   COORD (400,300)
  }
  VTX  105, 0, 0
  {
   COORD (1120,360)
  }
  VTX  107, 0, 0
  {
   COORD (1120,300)
  }
  WIRE  108, 0, 0
  {
   NET 110
   VTX 104, 107
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  109, 0, 0
  {
   NET 110
   VTX 107, 105
  }
  NET WIRE  110, 0, 0
  {
   VARIABLES
   {
    #NAME="START_H"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  111, 0, 0
  {
   TEXT "$#NAME"
   RECT (707,272,813,299)
   ALIGN 9
   PARENT 108
  }
  NET WIRE  116, 0, 0
  {
   VARIABLES
   {
    #NAME="RESET_L"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  117, 0, 0
  {
   TEXT "$#NAME"
   RECT (738,232,843,259)
   ALIGN 9
   PARENT 131
  }
  VTX  122, 0, 0
  {
   COORD (660,1060)
  }
  WIRE  123, 0, 0
  {
   NET 116
   VTX 86, 126
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  126, 0, 0
  {
   COORD (480,260)
  }
  VTX  128, 0, 0
  {
   COORD (480,1060)
  }
  WIRE  129, 0, 0
  {
   NET 116
   VTX 126, 128
  }
  WIRE  130, 0, 0
  {
   NET 116
   VTX 128, 122
  }
  WIRE  131, 0, 0
  {
   NET 116
   VTX 92, 126
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  132, 0, 0
  {
   COORD (400,640)
  }
  VTX  133, 0, 0
  {
   COORD (940,640)
  }
  VTX  136, 0, 0
  {
   COORD (880,640)
  }
  VTX  137, 0, 0
  {
   COORD (880,800)
  }
  WIRE  138, 0, 0
  {
   NET 393
   VTX 132, 136
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  139, 0, 0
  {
   NET 393
   VTX 136, 133
  }
  VTX  143, 0, 0
  {
   COORD (880,740)
  }
  VTX  144, 0, 0
  {
   COORD (1300,780)
  }
  WIRE  145, 0, 0
  {
   NET 393
   VTX 136, 143
  }
  WIRE  146, 0, 0
  {
   NET 393
   VTX 143, 137
  }
  VTX  148, 0, 0
  {
   COORD (1300,740)
  }
  WIRE  149, 0, 0
  {
   NET 393
   VTX 143, 148
  }
  WIRE  150, 0, 0
  {
   NET 393
   VTX 148, 144
  }
  VTX  152, 0, 0
  {
   COORD (1240,920)
  }
  VTX  153, 0, 0
  {
   COORD (940,920)
  }
  BUS  155, 0, 0
  {
   NET 164
   VTX 152, 153
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  156, 0, 0
  {
   COORD (1240,980)
  }
  VTX  157, 0, 0
  {
   COORD (940,980)
  }
  BUS  159, 0, 0
  {
   NET 173
   VTX 156, 157
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  160, 0, 0
  {
   COORD (940,1040)
  }
  VTX  161, 0, 0
  {
   COORD (1240,1040)
  }
  BUS  163, 0, 0
  {
   NET 182
   VTX 160, 161
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  164, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DATAOUT"
    #VHDL_TYPE="LC3b_word"
   }
  }
  TEXT  165, 0, 0
  {
   TEXT "@VHDLTYPE()"
   RECT (1029,921,1151,948)
   ALIGN 1
   PARENT 155
  }
  TEXT  169, 0, 0
  {
   TEXT "$#NAME"
   RECT (1034,890,1147,919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 155
  }
  NET BUS  173, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="ADDRESS"
    #VHDL_TYPE="LC3b_word"
   }
  }
  TEXT  174, 0, 0
  {
   TEXT "$#NAME"
   RECT (1032,950,1148,979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 159
  }
  TEXT  178, 0, 0
  {
   TEXT "@VHDLTYPE()"
   RECT (1029,981,1151,1008)
   ALIGN 1
   PARENT 159
  }
  NET BUS  182, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DATAIN"
    #VHDL_TYPE="LC3b_word"
   }
  }
  TEXT  183, 0, 0
  {
   TEXT "@VHDLTYPE()"
   RECT (1029,1041,1151,1068)
   ALIGN 1
   PARENT 163
  }
  TEXT  187, 0, 0
  {
   TEXT "$#NAME"
   RECT (1047,1010,1133,1039)
   ALIGN 9
   MARGINS (1,1)
   PARENT 163
  }
  VTX  191, 0, 0
  {
   COORD (1220,540)
  }
  VTX  192, 0, 0
  {
   COORD (1440,780)
  }
  VTX  194, 0, 0
  {
   COORD (1440,540)
  }
  BUS  195, 0, 0
  {
   NET 1152
   VTX 191, 194
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  196, 0, 0
  {
   NET 1152
   VTX 194, 192
  }
  TEXT  198, 0, 0
  {
   TEXT "$#NAME"
   RECT (1236,510,1425,539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 195
  }
  VTX  202, 0, 0
  {
   COORD (1380,780)
  }
  VTX  203, 0, 0
  {
   COORD (1220,600)
  }
  VTX  205, 0, 0
  {
   COORD (1380,600)
  }
  BUS  206, 0, 0
  {
   NET 208
   VTX 202, 205
  }
  BUS  207, 0, 0
  {
   NET 208
   VTX 205, 203
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  208, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Control_feedback(9:0)"
   }
  }
  TEXT  209, 0, 0
  {
   TEXT "$#NAME"
   RECT (1180,570,1420,599)
   ALIGN 9
   MARGINS (1,1)
   PARENT 207
  }
  VHDLDESIGNUNITHDR  213, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;\n"+
"Library LC3b;\n"+
"USE LC3b.LC3b_types.all;"
   RECT (240,1200,860,1480)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  VTX  244, 0, 0
  {
   COORD (660,980)
  }
  VTX  245, 0, 0
  {
   COORD (940,460)
  }
  VTX  247, 0, 0
  {
   COORD (540,980)
  }
  WIRE  248, 0, 0
  {
   NET 252
   VTX 244, 247
  }
  VTX  249, 0, 0
  {
   COORD (540,460)
  }
  WIRE  250, 0, 0
  {
   NET 252
   VTX 247, 249
  }
  WIRE  251, 0, 0
  {
   NET 252
   VTX 249, 245
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  252, 0, 0
  {
   VARIABLES
   {
    #NAME="MRESP_H"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  253, 0, 0
  {
   TEXT "$#NAME"
   RECT (682,430,798,459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 251
  }
  NET WIRE  393, 0, 0
  {
   VARIABLES
   {
    #NAME="CLK"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  394, 0, 0
  {
   TEXT "$#NAME"
   RECT (616,610,664,639)
   ALIGN 9
   MARGINS (1,1)
   PARENT 138
  }
  VTX  898, 0, 0
  {
   COORD (940,500)
  }
  VTX  899, 0, 0
  {
   COORD (660,960)
  }
  VTX  901, 0, 0
  {
   COORD (560,500)
  }
  WIRE  902, 0, 0
  {
   NET 906
   VTX 898, 901
  }
  VTX  903, 0, 0
  {
   COORD (560,960)
  }
  WIRE  904, 0, 0
  {
   NET 906
   VTX 901, 903
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  905, 0, 0
  {
   NET 906
   VTX 903, 899
  }
  NET WIRE  906, 0, 0
  {
   VARIABLES
   {
    #NAME="MWRITEH_L"
    #VHDL_TYPE="std_logic"
   }
  }
  TEXT  907, 0, 0
  {
   TEXT "$#NAME"
   RECT (562,716,702,745)
   ALIGN 4
   MARGINS (1,1)
   PARENT 904
  }
  NET WIRE  911, 0, 0
  {
   VARIABLES
   {
    #NAME="MWRITEL_L"
    #VHDL_TYPE="std_logic"
   }
  }
  NET BUS  1152, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="Control_out(20:0)"
   }
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1195088214"
   PAGENAME=""
   PAGENUMBER="1"
  }
 }
 
 BODY
 {
  TEXT  1153, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (1140,1326,1257,1379)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1154, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1320,1330,1990,1390)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  1155, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (1141,1384,1212,1437)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1156, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1310,1380,1980,1440)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  LINE  1157, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1120,1320), (2000,1320) )
   FILL (1,(0,0,0),0)
  }
  LINE  1158, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1120,1380), (2000,1380) )
   FILL (1,(0,0,0),0)
  }
  LINE  1159, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1300,1320), (1300,1500) )
  }
  LINE  1160, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (2000,1500), (2000,1180), (1120,1180), (1120,1500), (2000,1500) )
   FILL (1,(0,0,0),0)
  }
  TEXT  1161, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (1140,1200,1435,1301)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  1162, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1440,1180), (1440,1320) )
  }
  LINE  1163, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (1120,1440), (2000,1440) )
   FILL (1,(0,0,0),0)
  }
  TEXT  1164, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (1140,1444,1219,1497)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  1165, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (1310,1440,1980,1500)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  BMPPICT  1166, 0, 0
  {
   PAGEALIGN 10
   RECT (1460,1200,1980,1302)
   TEXT
   "KAAAAOMAAAAqAAAAAQAIAAAAAABqJQAAww4AAMMOAAAZAAAAGQAAAAAAAAD///8AZRMDAHMkBACLRR0AfjQFAIdCCQCMSQsAkE8SAJdYHQCbXSQA7NS+AJNUFwCUVhoAnmIpAKJoMQCpcj4AsX5NALqLXQDGnXQA38ixANW5mwDw38sA8+jYAPbx5gABAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBExMVFRMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEQEBMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARYQChUBAQEBAQEBAQEBAQEBAQEBAQEBAQETBBUBAQEBAQEBAUUBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETAwEBAREMAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQESFBINAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQESAhQBAQEBAQEBAQEBAQEBAQEBAQEBAQEPBBMLAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQELEBgBFQ4FAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARcCFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEXAxMBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEOFAEBAQEBAf8BFBISEwEBAQEVEQEBFRELAQEWDwoSFgEBAQEBARMSEhMVEwsBAQEBARMJEBUBARURFBMWAQEREBgBAQkFAgMTAQEUERgBFxAVAQEBAQEBAQEVFwEBAQEBAQEVCg8TGAEBERUBAQEBEw8LAQEICQEBARMPFAEBFw8JEhcBARUJFgsOFQEBEBEXAQsKEwEBAREVExYBAQESEwEBFRAWAQEBAQEBAQEUDhAREwEBAQESExUUAQEBExIBAREUAQEREwEBCQcUFRMBAQELDhUYDxIBARMSAQEVEAsBAQEQBRgBAQEBAf8BAQkCEwEBAQESAgsBEAISAQEJAxQLExcBAQEBARcFAhUYFQYQAQEBFAIPFhUVARISARMGAQEFBxQBAQUQFAEBAQEVAhMBFAIOFwEBAQEBAQERDAEBAQEBARgFBhYUFQEBBgYBAQEBCgUTAQESAxcBARACEwEBCQMVFBUBAQYFExEDEgEBAw8LARUCERgBEQMBCwMLAQEKAwEBEAITAQEBAQEBARMCDxcYFRMYARUCFwEFEwEBEgIXAQMIARcCDBYBEwMBAQYSAQERAhITAw8XARACGAERAhIBAQERBRMBAQEBAf8BARUCEgEBAQEYAxIBFAMVAQEHDAEBAQEBAQEBAQETAhUBARYDDgEBFQIVAQEBAQEBAQoFAQEQBwEBARQVFhQBAQEBBg4BAQYQAQEBAQEBAQETAhEBAQEBARYDEgEBAQEBEwMWAQEBEwMLAQEUAxMBARUDFQEBBRABAQEBAQYQARMDFQEBCg0BARgFEgEBDwUBAQ8FAQEVAhUBFQMVAQEBAQEBGAUHAQEBAQEXARMCCwETAhYBFwMSARIDAQEIDgEBCwMVARQCCwEQBQEXAxIBAQsCEwEUAxUBAQEODgsUAQEBAXIBARgGDAEBAQEBDgUYAQYQAQERBRQTFAEBAQEBAQEUAxABAQETAhIBGAURFRIBAQEBEAISAQEUAhQBARUIFhEDCwEBEQMUAREFAQEBAQEBAQETBQkVAQEBAQEICRQSFwEBFgMSAQEBGAMSAQEBBQ8BAQEFEQEBCQoBAQEBARAFAQEFEAEBFQILAQEPBgEBEwIUAQsCEwEBBggBAQURAQEBAQEBFAMQAQEBAQEBARQCEwEBBQ8BAQoFARcDEQEVAhYBAQURAQEGDwEVAhYBEAYBAQEHBgEBBQ8BAQEKCQEVFwEBAd8BAQEPAwsBAQEBEwMTARMDGAEXAhUYBRMBAQEBAQEBBwcBAQEXBQYYAREFARIGGAEVAg8BAQEBBREBAQYHAQEDDgEBFAMPARgCEwEBAQEBAQEVAhULEwEBAQEVAwEUBQsBAQwNAQEBAQ4HAQEBEQUBAQERBQEBFQMYAQsWARYCFQESBQEBGAMSAQEVAhQBGAMQAQEGDgEBEAUTARIFAQEBAQEBFQUOAQEBAQEBAQEMBgEBDgYBARMDEwEKBxYBAxIBARAFAQEQBQEBBRABFAIUAQESBRMBFQMXAQEICgEBEwEBAf8BAQETAhMBAQEBCwMTFxECEwEBFQUBFQIXAQEBAQEBEAMUAQEBCQMUAQEIEgEFDwERAwEBEwEBDgMBARICFgEHBQsBFwMRCxMFDwEBAQEBAQEVAxIBExUBAQEBEQkBDwUBAQ8IEwMVARMCFAEBEwMVAQETAhUBARAKARIDAQERBQEVAhUBAQcIAQEXAhEBARUDFgEFDgEBEwMTCxECFQEBAQEBFwUGGAEBAQEBAQEXAxMBEAUBARQCExQICBQTBggBARUCExcNBQEBFAMYAQIRAQETAhMWEQITAQsDEQEVBRgBAf8BAQELAw8BAQEBAQYRAREGFAEBARUVEwQYAQEBAQEBFQISAQEBDwMVAQEBExUJEgEXDxQTEQEBEgYUAQESEBQREhUBFg4PARMGEgEBAQEBAQEVAxIBARMUAQEBARMVEQ8BARIOFQgVARMEEwEYDwUHFAEVBBIBAQESFRURAQEBEhIUDhIBCw0DEQELCg4BAQEVExUOCwEBEwQVGA8GCwEBAQEBARACEwEBAQEBAQEBFhIVDxUBARUEEhgPDAELBBABARMEERMGEgEBARURFBEPAQEVBBMBEAYUARUEFQERBwEBASQBGAEBDAUYAQEBAREFAQEBAQEBAQEBFwEBAQEBAQEBFwUKAQEBCAUXAQEBARgBAQEBARYBAQEBAQEBAQEBARYBAQEBAQEBAQEBAQEBAQEBAQEUAxEBAQESFwEBAQEBGAEBAQEBAQEBAQEBAQEBAQkHAQEBAQEBAQEBGBgBAQEBARcBAQEBAQEKEAEBAQEBAQEBARYBAQEBAQEBAQEBAQEBAQEBARYDBgEBAQEBGAEBAQEWAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEYGAEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBEgsBEwIVARMVAQsCFAEBAQEBAQEBAQEBAQEBAQEBAQ4DFwETAhIBAQEBAQEBAQEBAQEBAQEBARMTAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEWAxABAQEBEgEBAQEBAQEBAQEBAQEBAQEVEgEBARYDCwELFBIYAQEBAQEBAQEBAQEBAQEBAQEBFQEBGBELAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEUAw4BAQEBEAEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BFQUSEgMOEwUSARUCEAEBAQEBAQEBAQEBAQEBAQEBFwoDERMEEwEBAQEBAQEBAQEBAQEBAQEBAQMFAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETAwcLAQEBEA0YAQEBAQEBAQEBAQEBAQEIAhYBAQETDxUICAIUAQEBAQEBAQEBAQEBAQEBAQEBAQEBFQISAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBFgoPFRQRBRYBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BARYUCxgWFAsBARgLFAEBAQEBAQEBAQEBAQEBAQEBFxYXCwsBAQEBAQEBAQEBAQEBAQEBAQEBAQsLAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEWFxYWAQEBFhQBAQEBAQEBAQEBAQEBAQEXFAEBAQEBFxUXGBQBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARQBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQELFRULFwEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8SExMTExMTExMTExMTExMTExMTExMTExMTExMTEw8MCgoPEhMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTEAwKDw8PDw4PEgEBAQEBAQEBAQEBAQEBARMNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQEBCQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NEwEBAQENDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0BAQEBEw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0BAf8BFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQPBw0NDQ0IBxUBAQEBAQEBAQEBAQEBEQYNDQkICAkNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0IBgEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GBhUBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NCAYVAQETBQYMDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBg8BAZ0BEBAQEBAQERAREBERERERERERERERERERERERERIREhEPEBISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhESERIREhESEhIRCQgJDQ0JBhABAQEBAQEBAQEBAQEVBgwNDQgJDwgNDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBhEBBw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0JBgkBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NCQYQAQEHBw0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQYTAcgBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBExMSEREVAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVEgkIDQ0NDAYTAQEBAQEBAQEBAQEQBgkNDQYUAQYNDQ0NDQwMDAwMDAwMDAwMDAwMDAwMDAwPDQ0NDQ0MCAgICAgICAgICAwNDQ0NDQYTAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NDQwGFxMGCQ0NDQ0NDQwMDAwMDAwMDAwMDAwMDAcMAX4BARIFBwgHBwcHBwcHCAcHCAcIBwgHCAcIBwgHCAcICQoKDgkHCAcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHBwcHEhMTExMTExMTExMTExMTExMTExMTExMTExMTEgoIDQ0NCQcKAQEBAQEBAQEBARMGDA0JBgoBAQYNDQ0JCAcHBwcHBwcHBwcHBwcHBwcHBwYHCQ0NDQ0NCQkJCQkJCQkJCQcHCQ0NDQYTAQEGDQ0NCQcGBgYGBgYGBgYGBgYGBgYGBgYFBwoMDQ0NDQ0HBgcHBwcHBwcHBwcHBwcHBwcFEf8BAQERDxAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAJDhAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAPERUBFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRIJCA0NDQ0FEwEBAQEBAQEBAQoHDQ0MBhUBAQYNDQ0HAQEBAQEBAQEBAQEBAQEBAQEBAQEBBw0NDQcPAQEBAQEBAQEBARUKCA0NDQYSAQEGDQ0NCAEBAQEBAQEBAQEBAQEBAQEBAQEBAQcNDQ0NDQcPAQEBAQEBAQEBAQEBAQEBAQEBAUkBAQEBCggJCQkNDA0JDQwNDQ0JCQ0NDQ0MDAwMDAwMDAwNDQwHCAoJCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQkJCQoKBgUNDw8ODw4PDg8ODw4PDg8ODw4PDg8ODw4PDw4IBwkNDQ0ICAEBAQEBAQEBEwUNDQkGEAEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQETBg0NDQYRAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0NBhIBAQEBAQEBAQEBAQEBAQEBAQEBAXIBAQEBExMTExMTExMSExMSExISEhISEhISEhISEhISEhIREhISERETExMTExMTExMTExMTExMTExMTExMTExMTExMTExEQFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQETDwgNDQ0JBhABAQEBAQEVCAgNDQgHAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEVCAwNDQYQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0MBwEBAQEBAQEBAQEBAQEBAQEBAQEBAVYBAQEBARIREhISEhISEhISEhISEhISEhISEhISEhISEhISERAQEA8SExISEhISEhISEhISEBAPEBAPEBAPEBAPEBAQDxAJDA4ODg4ODg4ODg8ODg4ODg4ODg4ODg4ODg8QCgYHBwcHBwYICAgIDQ4JCAkNDQYSAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBDAgNDQcQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0HCgEBAQEBAQEBAQEBAQEBAQEBAQEBAZ0BAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRAPDwgQAQEBAQEBAQEBAQEBExITExITExITExITExITExMTExMSExMTExMSExITEhMSExITExITEhMSExITExMTExMTExMTExMSDwcHDQ0NBwoBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NDAoPDg8ODw4PDg8ODw4JEQEBAQEBAQcMDQ0GEAEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQETEBEREREREREREREREREREREREREREREREREREREQDw8MEREREBAREBAQEBARERERERERERERERERERERERERERISERERERESERISEhEREREREBERERAREREREREREREREREREREREQwMDQ0MBhMBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NCQgHBwcHBwcHBwcHBwcFDgEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBAQEBAQEVExUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUSDw8OCRMVFRUVFRUVFRUVFRMPEBAQEBAQEBAQEBAQEBAQDg0NDw4OCgkJCgkIDhEREREREREQEREREREQEBAREREREREREREPBwwNDQkGEAEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYRAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEAEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAX4BAQEBAQEBFRESEhISEhISEhISEhISEhISEhISEhISEhISEhIRERAQDxESEhISEhISEhISEhIREREREREREREREREREREREBAQEhISEhIRDw8PEBIRERESEhISEhISEhITEhMRERITEhISEhMVCQgNDQgHFQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQYQAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0HEAEBAQEBAQcMDQ0GEQEBAQEBAQEBAQEBAQEBAQEBAQEBAbkBAQEBAQEBFQcKDg4ODg4ODg8ODgoKCgoKCgkKCgkJCQkJCQkJCgkMCAYICgoKCgoKCgoKCg4ODg4ODg4ODg4ODg4ODg4ODggOAQEBAQEVEA8PCBAVFRUVFRUVFBUBAQEBAQETDwYGBgYGBgcKDA0NDQYSAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCQgNDQcQAQEGDQ0NCQgHBwcHBwcHBwcHBwcFDwEBAQEBAQcMDQ0GEAEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQEBAQESExMTExMTExMTExUTFRMVExUVExUVFRUVFRUVFRUTExESExMTExMTExMTExMTExMTExMTExMTExMTExMTExAOExMTExMTExMTEhEVExUTExMTExMTExMTExMTEwoIDQ0NDQwIDQ0NBwkBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBDAgNDQYQAQEGDQ0NDAoPDw8PDw8PDw8PDw8JEQEBAQEBAQcMDQ0HDwEBAQEBAQEBAQEBAQEBAQEBAQEBAWIBAQEBAQEBAQEOBgwMDAwMDAwMDAwMDA0NDQkJCQkJCQkJCQoKCgoODg4HCA8PDw8ODg4ODgoKCgoJCQoJCQoK"+
"CQkNDQwIDxMTExITEhMSExAJCQgKEhITEhMSExITEhMSExITEhEICA0NDQ0NDQ0NBhMBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBCAgNDQYQAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQcMDQ0HDgEBAQEBAQEBAQEBAQEBAQEBAQEBAYsBAQEBAQEBAQEBEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISExMRERMTExMTExMTExMTExMTExITEhISEhISEhISExUUFRQVFBUUFRMTExISAQEVFBUUFRQVFBUUFRQVFRURCAwNDQ0NDQkGDwEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEBBwwNDQYRAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQwIDQ0MBxUBAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBFRETEhMSExMTExMTExMTExMTExMTExMTExMTExMTDwkOCA4TExMTExMTExMTExMTExMTExMTExMTExMTExISEhISEhISEhMQCA0IBxESEhISEhISEhISEhISEhIQCAgJDQ0NDQgHFQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQcPAQEBAQEBAQEBAQEQBw0NDQYSAQEGDQ0NBgEBAQEBAQEBAQEBAQEBAQEBAQEBAQoHDQ0NBxAVAQEBAQEBAQEBAQEBAQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBEg8QDxEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEVERIRDhMBAQEBAQEBAQEBAQEBAQEVEgkIDQ0NCQYRAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQwJEBAQEBAQEBAQEAkHDQ0NDQYSAQEGDQ0NCAEBAQEBAQEBAQEBAQEBAQEBAQEBAQ8HDQ0NCQcHCQoKCgoKCgoKCgoIEgEBAQEBAf8BAQEBAQEBAQEBARMREhISEhISEhISEhISEhISEhISEhISEhISEhISExEKDggKEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEhISEg4OCggQEhISEhISEhISEhISEhISEQgHCQ0NBwwBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQkMBgYGBgYGBgYGBggNDQ0NDQYTAQEGDQ0NCQcGBgYGBgYGBgYGBgYFCgEBAQEBAREGDQ0NDQ0MCAcHBwcHBwcHBwcFEQEBAQEBAf8BAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBARURERAQFQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBFREREQ8SAQEBAQEBAQEBAQEBAQEBFRMOCA0NBhMBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0NBwoBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEAEBAQEBARMGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0GEQEBAQEBAf8BAQEBAQEBAQEBAQEVDw8QEBAQEBAQEBAQEBAPEA8QDxAPEA8QEA8QDxEREA8OChAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBEQDw8KEBAQEBAQEBAPEA8QDxAPEBENBgkGDgEBAQEBAQEBAQEBAQYNDQ0GAQEBAQEBAQEBAQEBAQEBAQEBAQEBBg0NDQ0NDQ0NDQ0NDQ0NDQ0NDQ0IBRMBAQEGDQ0NDQ0NDQ0NDQ0NDQ0NDQ0HEAEBAQEBAQEMBgkNDQ0NDQ0NDQ0NDQ0NDQ0GEgEBAQEBAf8BAQEBAQEBAQEBAQEBFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUTDw8PCBIVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUSDxAJERUVFRUVFRUVFRUVFRUVFRMTEAgGFQEBAQEBAQEBAQEBAQUHBwcFAQEBAQEBAQEBAQEBAQEBAQEBAQEBBQcHBwcHBwcHBwcHBwcHBwcHBgYGEQEBAQEGDAwMDAwMDAwMDAwMDAwMDAwGEAEBAQEBAQETBwYHCAwMDAwMDAwMDAwMDAwGEQEBAQEBAf8BAQEBAQEBAQEBAQEBARMTExMTExMTExMTExMTExMTExMTExMTEhMTExITEhAQDw4TExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTExMTEhEQDxITExMTExMTExMTExMTExMSEAMRAQEBAQEBAQEBAQEBAQwODg4IAQEBAQEBAQEBAQEBAQEBAQEBAQEBDAoODg4ODg4ODg4ODg4ODgoOEBMVAQEBAQEFBwcHBwcHBwcHBwcHBwcHBwcFDgEBAQEBAQEBFRAJCAcHBwcHBwcHBwcHBwgFEQEBAQEBAf8BAQEBAQEBAQEBAQEBARUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFQkHDAYPFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVFRUVEQgKDA8VFRUVFRUVFRUVFRUVFRUVExIBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAf8AAA=="
  }
 }
 
}

