module OV5640_SDRAM(
	clk,
	reset_n,
	
	cmos_sclk,
	cmos_sdat,
	cmos_vsync,
	cmos_href,
	cmos_pclk,
	cmos_xclk,
	cmos_data,
	cmos_rst_n,
	cmos_pwdn,
	
	//sdram control
	//sdram_clk,		
	//sdram_cke,		
	//sdram_cs_n,		
	//sdram_we_n,		
	//sdram_cas_n,
	//sdram_ras_n,	
	//sdram_dqm,
	//sdram_ba,
	//sdram_addr,
	//sdram_dq,		
	
	//VGA port
	TFT_VCLK,			
	TFT_HS,
	TFT_VS,		
	vga_r,vga_g,vga_b,		
	TFT_DE,
	TFT_BL,
	coms33,
	sg_key_1,
	sg_key_2,
	sg_key_3,
	sg_key_4,
	pwm_1,
	pwm_2,
	coms33_2,
	coms33_4,
	coms33_3
	
);
    output coms33_2;
	output coms33_4;
	output coms33_3;
	input		clk;
	input		reset_n;
	output coms33;

	//cmos interface
	output			cmos_sclk;
	inout			cmos_sdat;
	input			cmos_vsync;
	input			cmos_href;
	input			cmos_pclk;
	output		cmos_xclk;
	input	[7:0]	cmos_data;
	output		cmos_rst_n;	
	output		cmos_pwdn;	
	assign coms33_4=1;
	assign coms33_3=1;
	assign coms33_2=1;
	input sg_key_1;
	input sg_key_2;
	input sg_key_3;
	input sg_key_4;
	output pwm_1;
	output pwm_2;
	
	//sdram control
	wire 		sdram_clk;	
	wire 		sdram_cke;		
	wire 		sdram_cs_n;	
	wire 		sdram_we_n;
	wire 		sdram_cas_n;	
	wire 		sdram_ras_n;	
	wire [3:0]	sdram_dqm;		
	wire [1:0]	sdram_ba;		
	wire [10:0]	sdram_addr;
	wire [31:0]	sdram_dq;		
	wire wr_en;
	//lcd port
	output			TFT_VCLK;		
	output			TFT_HS;		 
	output			TFT_VS;	
	output			TFT_DE;
	output [7:0] vga_b,vga_r,vga_g;
	wire	[15:0]	TFT_RGB;	
	assign vga_b=(wr_en)?{TFT_RGB[4:0],3'b000}:'h0;
	assign vga_g=(wr_en)?{TFT_RGB[10:5],2'b00}:'h0;
	assign vga_r=(wr_en)?{TFT_RGB[15:11],3'b000}:'h0;
	
	output TFT_BL;
	assign TFT_BL = 1;
	
	assign coms33=1;
	
	assign cmos_pwdn = 1'b0;
	assign cmos_rst_n = 1'b1;

	wire clk_sdr_ctrl;
	
	wire clk_tft;
	wire vga_data_req;
	wire [31:0]vga_data_in;
	
	wire clk_cmos;

	//cmos video image capture
	wire			cmos_frame_vsync;	//cmos frame data vsync valid signal
	wire			cmos_frame_href;	//cmos frame data href vaild  signal
	wire	[15:0]cmos_frame_data;	//cmos frame data output: {cmos_data[7:0]<<8, cmos_data[7:0]}	
	wire			cmos_frame_clken;	//cmos frame data output/capture enable clock
	wire	[7:0]	cmos_fps_rate;		//cmos image output rate
	
	wire cmos_init_flag;
	wire clk_50mhz;
	pll pll(
	    .reset(~reset_n),
		.refclk(clk),
		.clk0_out(clk_sdr_ctrl),
		.clk1_out(sdram_clk),
		.clk2_out(clk_50mhz),
		.clk3_out(clk_cmos)
	);
	
	
	pll1 u_pll(
	    .refclk(clk),
		.reset(~reset_n),
		.clk0_out(),
		.clk1_out(clk_tft)
		);
	//pll1 u_pll
	
	IIC iic(
          
	.iCLK(clk),		//25MHz
	.iRST_N(reset_n),		//Global Reset
	
	
	.I2C_SCLK(cmos_sclk),	//I2C CLOCK
	.I2C_SDAT(cmos_sdat),	//I2C DATA
	
	.Config_Done(cmos_init_flag),//Config Done
	.LUT_INDEX(),	//LUT Index
	.I2C_RDATA()	//I2C Read Data

);

    PWM u_pwm(
	.clk(clk_50mhz),		//50Mhz
	.rst_n(reset_n),
	.sg_key_1(sg_key_1),	
	.sg_key_2(sg_key_2),
	.sg_key_3(sg_key_3),
	.sg_key_4(sg_key_4),
	.pwm_1(pwm_1),
	.pwm_2(pwm_2)
    );


	
	CMOS_Capture_RGB565	
	#(
		.CMOS_FRAME_WAITCNT		(4'd10)				//Wait n fps for steady(OmniVision need 10 Frame)
	)
	u_CMOS_Capture_RGB565
	(
		//global clock
		.clk_cmos				(clk_cmos),			//24MHz CMOS Driver clock input
		.rst_n					(reset_n & cmos_init_flag),	//global reset

		//CMOS Sensor Interface
		.cmos_pclk				(cmos_pclk),  		//24MHz CMOS Pixel clock input
		.cmos_xclk				(cmos_xclk),		//24MHz drive clock
		.cmos_din				(cmos_data),		//8 bits cmos data input
		.cmos_vsync				(cmos_vsync),		//L: vaild, H: invalid
		.cmos_href				(cmos_href),		//H: vaild, L: invalid
		
		//CMOS SYNC Data output
		.cmos_frame_vsync		(cmos_frame_vsync),	//cmos frame data vsync valid signal
		.cmos_frame_href		(cmos_frame_href),	//cmos frame data href vaild  signal
		.cmos_frame_data		(cmos_frame_data),	//cmos frame RGB output: {{R[4:0],G[5:3]}, {G2:0}, B[4:0]}	
		.cmos_frame_clken		(cmos_frame_clken),	//cmos frame data output/capture enable clock
		
		//user interface
		.cmos_fps_rate			(cmos_fps_rate)		//cmos image output rate
	);

	Sdram_Control_4Port Sdram_Control_4Port(
		//	HOST Side
		.CTRL_CLK(clk_sdr_ctrl),	//è¾“å…¥å‚è€ƒæ—¶é’Ÿï¼Œé»˜è®¤100Mï¼Œå¦‚æžœä¸ºå…¶ä»–é¢‘çŽ‡ï¼Œè¯·ä¿®æ”¹sdram_pllæ ¸è®¾ç½
		.RESET_N(reset_n),	//å¤ä½è¾“å…¥ï¼Œä½Žç”µå¹³å¤ä½

		//	FIFO Write Side 1
		.WR1_DATA({16'h0,cmos_frame_data}),			//å†™å…¥ç«¯å£1çš„æ•°æ®è¾“å…¥ç«¯ï¼6bit
		.WR1(cmos_frame_clken),					//å†™å…¥ç«¯å£1çš„å†™ä½¿èƒ½ç«¯ï¼Œé«˜ç”µå¹³å†™å…
		.WR1_ADDR(0),			//å†™å…¥ç«¯å£1çš„å†™èµ·å§‹åœ°å€
		.WR1_MAX_ADDR(640*480),		//å†™å…¥ç«¯å£1çš„å†™å…¥æœ€å¤§åœ°å€
		.WR1_LENGTH(16),			//ä¸€æ¬¡æ€§å†™å…¥æ•°æ®é•¿åº
		.WR1_LOAD((~reset_n) &(~cmos_init_flag)),			//å†™å…¥ç«¯å£1æ¸…é›¶è¯·æ±‚ï¼Œé«˜ç”µå¹³æ¸…é›¶å†™å…¥åœ°å€å’Œfifo
		.WR1_CLK(cmos_pclk),				//å†™å…¥ç«¯å£1 fifoå†™å…¥æ—¶é’Ÿ
		.WR1_FULL(),			//å†™å…¥ç«¯å£1 fifoå†™æ»¡ä¿¡å·
		.WR1_USE(),				//å†™å…¥ç«¯å£1 fifoå·²ç»å†™å…¥çš„æ•°æ®é•¿åº

		//	FIFO Write Side 2
		.WR2_DATA(),			//å†™å…¥ç«¯å£2çš„æ•°æ®è¾“å…¥ç«¯ï¼6bit
		.WR2(1'b0),					//å†™å…¥ç«¯å£2çš„å†™ä½¿èƒ½ç«¯ï¼Œé«˜ç”µå¹³å†™å…
		.WR2_ADDR(0),			//å†™å…¥ç«¯å£2çš„å†™èµ·å§‹åœ°å€
		.WR2_MAX_ADDR(320*240),		//å†™å…¥ç«¯å£2çš„å†™å…¥æœ€å¤§åœ°å€
		.WR2_LENGTH(16),			//ä¸€æ¬¡æ€§å†™å…¥æ•°æ®é•¿åº
		.WR2_LOAD(1'b0),			//å†™å…¥ç«¯å£2æ¸…é›¶è¯·æ±‚ï¼Œé«˜ç”µå¹³æ¸…é›¶å†™å…¥åœ°å€å’Œfifo
		.WR2_CLK(1'b0),				//å†™å…¥ç«¯å£2 fifoå†™å…¥æ—¶é’Ÿ
		.WR2_FULL(),			//å†™å…¥ç«¯å£2 fifoå†™æ»¡ä¿¡å·
		.WR2_USE(),				//å†™å…¥ç«¯å£2 fifoå·²ç»å†™å…¥çš„æ•°æ®é•¿åº

		//	FIFO Read Side 1
		.RD1_DATA(vga_data_in),			//è¯»å‡ºç«¯å£1çš„æ•°æ®è¾“å‡ºç«¯ï¼6bit
		.RD1(vga_data_req),					//è¯»å‡ºç«¯å£1çš„è¯»ä½¿èƒ½ç«¯ï¼Œé«˜ç”µå¹³è¯»å‡
		.RD1_ADDR(0),			//è¯»å‡ºç«¯å£1çš„è¯»èµ·å§‹åœ°å€
		.RD1_MAX_ADDR(640*480),		//è¯»å‡ºç«¯å£1çš„è¯»å‡ºæœ€å¤§åœ°å€
		.RD1_LENGTH(16),			//ä¸€æ¬¡æ€§è¯»å‡ºæ•°æ®é•¿åº
		.RD1_LOAD((~reset_n) & (~cmos_init_flag)),			//è¯»å‡ºç«¯å£1 æ¸…é›¶è¯·æ±‚ï¼Œé«˜ç”µå¹³æ¸…é›¶è¯»å‡ºåœ°å€å’Œfifo
		.RD1_CLK(clk_tft),				//è¯»å‡ºç«¯å£1 fifoè¯»å–æ—¶é’Ÿ
		.RD1_EMPTY(),			//è¯»å‡ºç«¯å£1 fifoè¯»ç©ºä¿¡å·
		.RD1_USE(),				//è¯»å‡ºç«¯å£1 fifoå·²ç»è¿˜å¯ä»¥è¯»å–çš„æ•°æ®é•¿åº¦

		//	FIFO Read Side 2
		.RD2_DATA(),			//è¯»å‡ºç«¯å£2çš„æ•°æ®è¾“å‡ºç«¯ï¼6bit
		.RD2(1'b0),					//è¯»å‡ºç«¯å£2çš„è¯»ä½¿èƒ½ç«¯ï¼Œé«˜ç”µå¹³è¯»å‡
		.RD2_ADDR(),			//è¯»å‡ºç«¯å£2çš„è¯»èµ·å§‹åœ°å€
		.RD2_MAX_ADDR(),		//è¯»å‡ºç«¯å£2çš„è¯»å‡ºæœ€å¤§åœ°å€
		.RD2_LENGTH(),			//ä¸€æ¬¡æ€§è¯»å‡ºæ•°æ®é•¿åº
		.RD2_LOAD(),			//è¯»å‡ºç«¯å£2æ¸…é›¶è¯·æ±‚ï¼Œé«˜ç”µå¹³æ¸…é›¶è¯»å‡ºåœ°å€å’Œfifo
		.RD2_CLK(1'b0),				//è¯»å‡ºç«¯å£2 fifoè¯»å–æ—¶é’Ÿ
		.RD2_EMPTY(),			//è¯»å‡ºç«¯å£2 fifoè¯»ç©ºä¿¡å·
		.RD2_USE(),				//è¯»å‡ºç«¯å£2 fifoå·²ç»è¿˜å¯ä»¥è¯»å–çš„æ•°æ®é•¿åº¦

		//	SDRAM Side
		.SA(sdram_addr),		//SDRAM åœ°å€çº¿ï¼Œ
		.BA(sdram_ba),		//SDRAM bankåœ°å€çº
		.CS_N(sdram_cs_n),		//SDRAM ç‰‡é€‰ä¿¡å
		.CKE(sdram_cke),		//SDRAM æ—¶é’Ÿä½¿èƒ½
		.RAS_N(sdram_ras_n),	//SDRAM è¡Œé€‰ä¸­ä¿¡å·
		.CAS_N(sdram_cas_n),	//SDRAM åˆ—é€‰ä¸­ä¿¡å·
		.WE_N(sdram_we_n),		//SDRAM å†™è¯·æ±‚ä¿¡å
		.DQ(sdram_dq),		//SDRAM åŒå‘æ•°æ®æ€»çº¿
		.DQM(sdram_dqm)		//SDRAM æ•°æ®æ€»çº¿é«˜ä½Žå­—èŠ‚å±è”½ä¿¡å·
	);	
	

	
	SDRAM_32 U_SDRAM ( 
	.clk(sdram_clk), 
	.ras_n(sdram_ras_n), 
	.cas_n(sdram_cas_n), 
	.we_n(sdram_we_n), 
	.addr(sdram_addr), 
	.ba(sdram_ba), 
	.dq(sdram_dq), 
	.cs_n(sdram_cs_n), 
	.dm0(sdram_dqm[0]), 
	.dm1(sdram_dqm[1]),
	.dm2(sdram_dqm[2]), 
	.dm3(sdram_dqm[3]), 
	.cke(sdram_cke) 
	);
	
	TFT_CTRL_800_480_16bit TFT_CTRL_800_480_16bit(
		.Clk33M(clk_tft),	//ç³»ç»Ÿè¾“å…¥æ—¶é’Ÿ33MHZ
		.Rst_n(reset_n & cmos_init_flag),	//å¤ä½è¾“å…¥ï¼Œä½Žç”µå¹³å¤ä½
		.data_in(vga_data_in[15:0]),	//å¾…æ˜¾ç¤ºæ•°æ
		.hcount(),		//TFTè¡Œæ‰«æè®¡æ•°å™¨
		.vcount(),		//TFTåœºæ‰«æè®¡æ•°å™¨
		.TFT_RGB(TFT_RGB),	//TFTæ•°æ®è¾“å‡º
		.TFT_HS(TFT_HS),		//TFTè¡ŒåŒæ­¥ä¿¡å
		.TFT_VS(TFT_VS),		//TFTåœºåŒæ­¥ä¿¡å
		.TFT_BLANK(),
		.TFT_VCLK(TFT_VCLK),
		.TFT_DE(TFT_DE),
		.wr_en(wr_en)
	);
	assign vga_data_req = wr_en;
	
endmodule
