[
  {
    "name": "DENALI_CTL_00",
    "bit_ranges": [
      {
        "name": "VERSION",
        "bits": "31:16",
        "default": "0x2041",
        "range": "0x2041",
        "description": "Holds the controller version number.",
        "access": "RD"
      },
      {
        "name": "DRAM_CLASS",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the class of DRAM memory which is connected to the controller.",
        "access": "RW"
      },
      {
        "name": "START",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Initiate command processing in the controller. Set to 1 to initiate.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x00"
  },
  {
    "name": "DENALI_CTL_01",
    "bit_ranges": [
      {
        "name": "READ_DATA_FIFO_DEPTH",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Reports the depth of the controller core read data queue.",
        "access": "RD"
      },
      {
        "name": "MAX_CS_REG",
        "bits": "17:16",
        "default": "0x2",
        "range": "0x0-0x2",
        "description": "Holds the maximum number of chip selects available.",
        "access": "RD"
      },
      {
        "name": "MAX_COL_REG",
        "bits": "11:8",
        "default": "0xc",
        "range": "0x0-0xc",
        "description": "Holds the maximum width of column address in DRAMs.",
        "access": "RD"
      },
      {
        "name": "MAX_ROW_REG",
        "bits": "4:0",
        "default": "0x10",
        "range": "0x0-0x10",
        "description": "Holds the maximum width of memory address bus.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x01"
  },
  {
    "name": "DENALI_CTL_02",
    "bit_ranges": [
      {
        "name": "MEMCD_RMODW_FIFO_DEPTH",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Reports the depth of the controller core read/modify/write FIFO.",
        "access": "RD"
      },
      {
        "name": "WRITE_DATA_FIFO_PTR_WIDTH",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Reports the width of the controller core write data latency queue pointer.",
        "access": "RD"
      },
      {
        "name": "WRITE_DATA_FIFO_DEPTH",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Reports the depth of the controller core write data latency queue.",
        "access": "RD"
      },
      {
        "name": "READ_DATA_FIFO_PTR_WIDTH",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Reports the width of the controller core read data queue pointer.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x02"
  },
  {
    "name": "DENALI_CTL_03",
    "bit_ranges": [
      {
        "name": "DENALI0_WRFIFO_LOG2_DEPTH",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Reports the depth of the DENALI port 0 write data FIFO. Value is the log2 value of the depth.",
        "access": "RD"
      },
      {
        "name": "DENALI0_RMODWFIFO_LOG2_DEPTH",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Reports the depth of the DENALI port 0 read/modify/write FIFO. Value is the log2 value of the depth.",
        "access": "RD"
      },
      {
        "name": "DENALI0_CMDFIFO_LOG2_DEPTH",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Reports the depth of the DENALI port 0 command FIFO. Value is the log2 value of the depth.",
        "access": "RD"
      },
      {
        "name": "MEMCD_RMODW_FIFO_PTR_WIDTH",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Reports the width of the controller core read/modify/write FIFO pointer.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x03"
  },
  {
    "name": "DENALI_CTL_04",
    "bit_ranges": [
      {
        "name": "DFS_CLOSE_BANKS",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Close all pages before doing DFS. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "DENALI0_WRCMD_SIDE_FIFO_LOG2_DEPTH",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Reports the depth of the DENALI port 0 processing FIFO. Value is the log2 value of the depth.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x04"
  },
  {
    "name": "DENALI_CTL_05",
    "bit_ranges": [
      {
        "name": "TINIT_F0",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "DRAM TINIT value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x05"
  },
  {
    "name": "DENALI_CTL_06",
    "bit_ranges": [
      {
        "name": "TINIT3_F0",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "DRAM TINIT3 value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x06"
  },
  {
    "name": "DENALI_CTL_07",
    "bit_ranges": [
      {
        "name": "TINIT4_F0",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "DRAM TINIT4 value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x07"
  },
  {
    "name": "DENALI_CTL_08",
    "bit_ranges": [
      {
        "name": "TINIT5_F0",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "DRAM TINIT5 value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x08"
  },
  {
    "name": "DENALI_CTL_09",
    "bit_ranges": [
      {
        "name": "TINIT_F1",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "DRAM TINIT value for frequency copy 1 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x09"
  },
  {
    "name": "DENALI_CTL_10",
    "bit_ranges": [
      {
        "name": "TINIT3_F1",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "DRAM TINIT3 value for frequency copy 1 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x0a"
  },
  {
    "name": "DENALI_CTL_11",
    "bit_ranges": [
      {
        "name": "TINIT4_F1",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "DRAM TINIT4 value for frequency copy 1 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x0b"
  },
  {
    "name": "DENALI_CTL_12",
    "bit_ranges": [
      {
        "name": "TINIT5_F1",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "DRAM TINIT5 value for frequency copy 1 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x0c"
  },
  {
    "name": "DENALI_CTL_13",
    "bit_ranges": [
      {
        "name": "TINIT_F2",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "DRAM TINIT value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x0d"
  },
  {
    "name": "DENALI_CTL_14",
    "bit_ranges": [
      {
        "name": "TINIT3_F2",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "DRAM TINIT3 value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x0e"
  },
  {
    "name": "DENALI_CTL_15",
    "bit_ranges": [
      {
        "name": "TINIT4_F2",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "DRAM TINIT4 value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x0f"
  },
  {
    "name": "DENALI_CTL_16",
    "bit_ranges": [
      {
        "name": "NO_AUTO_MRR_INIT",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Disable MRR commands during initialization. Set to 1 to disable.",
        "access": "RW"
      },
      {
        "name": "TINIT5_F2",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "DRAM TINIT5 value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x10"
  },
  {
    "name": "DENALI_CTL_17",
    "bit_ranges": [
      {
        "name": "NO_MRW_INIT",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Disable MRW commands after training during initialization. Set to 1 to disable.",
        "access": "RW"
      },
      {
        "name": "NO_MRW_BT_INIT",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Disable MRW commands before training during initialization. Set to 1 to disable.",
        "access": "RW"
      },
      {
        "name": "DFI_INV_DATA_CS",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Forces the inversion of the dfi_rddata_cs_n_X and dfi_wrdata_cs_n_X signals. Set to 1 to force inversion.",
        "access": "RW"
      },
      {
        "name": "MRR_ERROR_STATUS",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Identifies the source of any MRR errors. Value of 1 indicates a violation.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x11"
  },
  {
    "name": "DENALI_CTL_18",
    "bit_ranges": [
      {
        "name": "DFIBUS_BOOT_FREQ",
        "bits": "25:24",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Defines the DFI bus boot frequency.",
        "access": "RW"
      },
      {
        "name": "DFIBUS_FREQ_INIT",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Defines the initial DFI bus frequency.",
        "access": "RW"
      },
      {
        "name": "PHY_INDEP_TRAIN_MODE",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable PHY independent training mode commands during initialization. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "NO_PHY_IND_TRAIN_INIT",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Disable PHY Independent Training during initialization. Set to 1 to disable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x12"
  },
  {
    "name": "DENALI_CTL_19",
    "bit_ranges": [
      {
        "name": "DFIBUS_FREQ_F2",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Defines the DFI bus frequency for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "DFIBUS_FREQ_F1",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Defines the DFI bus frequency for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "DFIBUS_FREQ_F0",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Defines the DFI bus frequency for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x13"
  },
  {
    "name": "DENALI_CTL_20",
    "bit_ranges": [
      {
        "name": "TRST_PWRON",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Duration of memory reset during power-on initialization.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x14"
  },
  {
    "name": "DENALI_CTL_21",
    "bit_ranges": [
      {
        "name": "CKE_INACTIVE",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Number of cycles after reset before CKE will be active.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x15"
  },
  {
    "name": "DENALI_CTL_22",
    "bit_ranges": [
      {
        "name": "TDLL_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TDLL value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TDLL_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TDLL value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x16"
  },
  {
    "name": "DENALI_CTL_23",
    "bit_ranges": [
      {
        "name": "WRLAT_F0",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "DRAM WRLAT value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "CASLAT_LIN_F0",
        "bits": "22:16",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Sets latency from read command send to data receive from/to controller for frequency copy 0. Bit (0) is half-cycle increment and the upper bits define memory CAS latency for the controller.",
        "access": "RW"
      },
      {
        "name": "TDLL_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TDLL value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x17"
  },
  {
    "name": "DENALI_CTL_24",
    "bit_ranges": [
      {
        "name": "ADDITIVE_LAT_F1",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "DRAM additive latency value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "WRLAT_F1",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "DRAM WRLAT value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "CASLAT_LIN_F1",
        "bits": "14:8",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Sets latency from read command send to data receive from/to controller for frequency copy 1. Bit (0) is half-cycle increment and the upper bits define memory CAS latency for the controller.",
        "access": "RW"
      },
      {
        "name": "ADDITIVE_LAT_F0",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "DRAM additive latency value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x18"
  },
  {
    "name": "DENALI_CTL_25",
    "bit_ranges": [
      {
        "name": "TBST_INT_INTERVAL",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x1-0x7",
        "description": "DRAM burst interrupt interval value in cycles.",
        "access": "RW"
      },
      {
        "name": "ADDITIVE_LAT_F2",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "DRAM additive latency value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "WRLAT_F2",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "DRAM WRLAT value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "CASLAT_LIN_F2",
        "bits": "6:0",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Sets latency from read command send to data receive from/to controller for frequency copy 2. Bit (0) is half-cycle increment and the upper bits define memory CAS latency for the controller.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x19"
  },
  {
    "name": "DENALI_CTL_26",
    "bit_ranges": [
      {
        "name": "TRC_F0",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRC value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRRD_F0",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRRD value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCCDMW",
        "bits": "13:8",
        "default": "0x00",
        "range": "0x1-0x3f",
        "description": "DRAM CAS-to-CAS masked write value in cycles.",
        "access": "RW"
      },
      {
        "name": "TCCD",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x1-0x1f",
        "description": "DRAM CAS-to-CAS value in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x1a"
  },
  {
    "name": "DENALI_CTL_27",
    "bit_ranges": [
      {
        "name": "TFAW_F0",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TFAW value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRP_F0",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRP value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TWTR_F0",
        "bits": "13:8",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "DRAM TWTR value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRAS_MIN_F0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRAS_MIN value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x1b"
  },
  {
    "name": "DENALI_CTL_28",
    "bit_ranges": [
      {
        "name": "TRAS_MIN_F1",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRAS_MIN value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRC_F1",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRC value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRRD_F1",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRRD value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "CA_DEFAULT_VAL_F0",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Defines how unused address/ command bits are driven for frequency copy 0. Set to 1 to use last value or clear to 0 to drive low.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x1c"
  },
  {
    "name": "DENALI_CTL_29",
    "bit_ranges": [
      {
        "name": "CA_DEFAULT_VAL_F1",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Defines how unused address/ command bits are driven for frequency copy 1. Set to 1 to use last value or clear to 0 to drive low.",
        "access": "RW"
      },
      {
        "name": "TFAW_F1",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TFAW value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRP_F1",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRP value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TWTR_F1",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "DRAM TWTR value for frequency copy 1 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x1d"
  },
  {
    "name": "DENALI_CTL_30",
    "bit_ranges": [
      {
        "name": "TWTR_F2",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "DRAM TWTR value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRAS_MIN_F2",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRAS_MIN value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRC_F2",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRC value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRRD_F2",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRRD value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x1e"
  },
  {
    "name": "DENALI_CTL_31",
    "bit_ranges": [
      {
        "name": "TRTP_F0",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRTP value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "CA_DEFAULT_VAL_F2",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Defines how unused address/ command bits are driven for frequency copy 2. Set to 1 to use last value or clear to 0 to drive low.",
        "access": "RW"
      },
      {
        "name": "TFAW_F2",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TFAW value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRP_F2",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRP value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x1f"
  },
  {
    "name": "DENALI_CTL_32",
    "bit_ranges": [
      {
        "name": "TMOD_F0",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TMOD value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TMRD_F0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TMRD value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x20"
  },
  {
    "name": "DENALI_CTL_33",
    "bit_ranges": [
      {
        "name": "TCKE_F0",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Minimum CKE pulse width for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "TRAS_MAX_F0",
        "bits": "16:0",
        "default": "0x00000",
        "range": "0x0-0x1ffff",
        "description": "DRAM TRAS_MAX value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x21"
  },
  {
    "name": "DENALI_CTL_34",
    "bit_ranges": [
      {
        "name": "TMOD_F1",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TMOD value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TMRD_F1",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TMRD value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRTP_F1",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRTP value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCKESR_F0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Minimum CKE low pulse width during a self-refresh for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x22"
  },
  {
    "name": "DENALI_CTL_35",
    "bit_ranges": [
      {
        "name": "TCKE_F1",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Minimum CKE pulse width for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "TRAS_MAX_F1",
        "bits": "16:0",
        "default": "0x00000",
        "range": "0x0-0x1ffff",
        "description": "DRAM TRAS_MAX value for frequency copy 1 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x23"
  },
  {
    "name": "DENALI_CTL_36",
    "bit_ranges": [
      {
        "name": "TMOD_F2",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TMOD value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TMRD_F2",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TMRD value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRTP_F2",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRTP value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCKESR_F1",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Minimum CKE low pulse width during a self-refresh for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x24"
  },
  {
    "name": "DENALI_CTL_37",
    "bit_ranges": [
      {
        "name": "TCKE_F2",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Minimum CKE pulse width for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "TRAS_MAX_F2",
        "bits": "16:0",
        "default": "0x00000",
        "range": "0x0-0x1ffff",
        "description": "DRAM TRAS_MAX value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x25"
  },
  {
    "name": "DENALI_CTL_38",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "TPPD",
        "bits": "10:8",
        "default": "0x4",
        "range": "0x0-0x7",
        "description": "DRAM TPPD value in cycles.",
        "access": "RW_D"
      },
      {
        "name": "TCKESR_F2",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Minimum CKE low pulse width during a self-refresh for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x26"
  },
  {
    "name": "DENALI_CTL_39",
    "bit_ranges": [
      {
        "name": "TRCD_F1",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRCD value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TWR_F0",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "DRAM TWR value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRCD_F0",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRCD value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "WRITEINTERP",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Allow controller to interrupt a write burst to the DRAMs with a read command. Set to 1 to allow interruption.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x27"
  },
  {
    "name": "DENALI_CTL_40",
    "bit_ranges": [
      {
        "name": "TMRR",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TMRR value in cycles.",
        "access": "RW"
      },
      {
        "name": "TWR_F2",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "DRAM TWR value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRCD_F2",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRCD value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TWR_F1",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "DRAM TWR value for frequency copy 1 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x28"
  },
  {
    "name": "DENALI_CTL_41",
    "bit_ranges": [
      {
        "name": "TCAMRD",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "DRAM TCAMRD value in cycles.",
        "access": "RW"
      },
      {
        "name": "TCAENT",
        "bits": "17:8",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "DRAM TCAENT value in cycles.",
        "access": "RW"
      },
      {
        "name": "TCACKEL",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "DRAM TCACKEL value in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x29"
  },
  {
    "name": "DENALI_CTL_42",
    "bit_ranges": [
      {
        "name": "TMRZ_F1",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "DRAM TMRZ value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TMRZ_F0",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "DRAM TMRZ value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCACKEH",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "DRAM TCACKEH value in cycles.",
        "access": "RW"
      },
      {
        "name": "TCAEXT",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "DRAM TCAEXT value in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x2a"
  },
  {
    "name": "DENALI_CTL_43",
    "bit_ranges": [
      {
        "name": "TRAS_LOCKOUT",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "IF the DRAM supports it, this allows the controller to execute auto pre- charge commands before the TRAS_MIN parameter expires. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "CONCURRENTAP",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "IF the DRAM supports it, this allows the controller to issue commands to other banks while a bank is in auto pre-charge. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "AP",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable auto pre-charge mode of controller. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "TMRZ_F2",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "DRAM TMRZ value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x2b"
  },
  {
    "name": "DENALI_CTL_44",
    "bit_ranges": [
      {
        "name": "BSTLEN",
        "bits": "28:24",
        "default": "0x02",
        "range": "0x0-0x1f",
        "description": "Encoded burst length sent to DRAMs during initialization. Program to 1 for BL2, program to 2 for BL4, or program to 3 for BL8.",
        "access": "RW_D"
      },
      {
        "name": "TDAL_F2",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TDAL value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TDAL_F1",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TDAL value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TDAL_F0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TDAL value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x2c"
  },
  {
    "name": "DENALI_CTL_45",
    "bit_ranges": [
      {
        "name": "REG_DIMM_ENABLE",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable registered DIMM operation of the controller. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "TRP_AB_F2",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRP all bank value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRP_AB_F1",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRP all bank value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRP_AB_F0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TRP all bank value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x2d"
  },
  {
    "name": "DENALI_CTL_46",
    "bit_ranges": [
      {
        "name": "NO_MEMORY_DM",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates that the external DRAM does not support DM masking. Set to 1 for no DM masking at the DRAM.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "ADDRESS_MIRRORING",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Indicates which chip selects support address mirroring. Bit (0) controls cs0, bit (1) controls cs1, etc. Set each bit to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x2e"
  },
  {
    "name": "DENALI_CTL_47",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "TREF_ENABLE",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Issue auto-refresh commands to the DRAMs at the interval defined in the TREF parameter. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "AREFRESH",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Initiate auto-refresh at the end of the current burst boundary. Set to 1 to trigger.",
        "access": "WR"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x2f"
  },
  {
    "name": "DENALI_CTL_48",
    "bit_ranges": [
      {
        "name": "TREF_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TREF value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRFC_F0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "DRAM TRFC value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x30"
  },
  {
    "name": "DENALI_CTL_49",
    "bit_ranges": [
      {
        "name": "TREF_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TREF value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRFC_F1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "DRAM TRFC value for frequency copy 1 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x31"
  },
  {
    "name": "DENALI_CTL_50",
    "bit_ranges": [
      {
        "name": "TREF_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TREF value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TRFC_F2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "DRAM TRFC value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x32"
  },
  {
    "name": "DENALI_CTL_51",
    "bit_ranges": [
      {
        "name": "TREF_INTERVAL",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the cycles between refreshes to different chip selects.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x33"
  },
  {
    "name": "DENALI_CTL_52",
    "bit_ranges": [
      {
        "name": "TPDEX_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TPDEX value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TPDEX_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TPDEX value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x34"
  },
  {
    "name": "DENALI_CTL_53",
    "bit_ranges": [
      {
        "name": "TXPDLL_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TXPDLL value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TPDEX_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TPDEX value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x35"
  },
  {
    "name": "DENALI_CTL_54",
    "bit_ranges": [
      {
        "name": "TXPDLL_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TXPDLL value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TXPDLL_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TXPDLL value for frequency copy 1 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x36"
  },
  {
    "name": "DENALI_CTL_55",
    "bit_ranges": [
      {
        "name": "TCSCKE_F0",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCSCKE value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TMRRI_F2",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TMRRI value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TMRRI_F1",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TMRRI value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TMRRI_F0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TMRRI value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x37"
  },
  {
    "name": "DENALI_CTL_56",
    "bit_ranges": [
      {
        "name": "TZQCKE_F0",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TZQCKE value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TMRWCKEL_F0",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "DRAM TMRWCKEL value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCKEHCS_F0",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKEHCS value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCKELCS_F0",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKELCS value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x38"
  },
  {
    "name": "DENALI_CTL_57",
    "bit_ranges": [
      {
        "name": "TMRWCKEL_F1",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "DRAM TMRWCKEL value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCKEHCS_F1",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKEHCS value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCKELCS_F1",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKELCS value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCSCKE_F1",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCSCKE value for frequency copy 1 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x39"
  },
  {
    "name": "DENALI_CTL_58",
    "bit_ranges": [
      {
        "name": "TCKEHCS_F2",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKEHCS value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCKELCS_F2",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKELCS value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCSCKE_F2",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCSCKE value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TZQCKE_F1",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TZQCKE value for frequency copy 1 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x3a"
  },
  {
    "name": "DENALI_CTL_59",
    "bit_ranges": [
      {
        "name": "TXSR_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TXSR value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TZQCKE_F2",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TZQCKE value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TMRWCKEL_F2",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "DRAM TMRWCKEL value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x3b"
  },
  {
    "name": "DENALI_CTL_60",
    "bit_ranges": [
      {
        "name": "TXSR_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TXSR value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TXSNR_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TXSNR value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x3c"
  },
  {
    "name": "DENALI_CTL_61",
    "bit_ranges": [
      {
        "name": "TXSR_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TXSR value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TXSNR_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TXSNR value for frequency copy 1 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x3d"
  },
  {
    "name": "DENALI_CTL_62",
    "bit_ranges": [
      {
        "name": "TCKEHCMD_F0",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKEHCMD value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCKELCMD_F0",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKELCMD value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TXSNR_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DRAM TXSNR value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x3e"
  },
  {
    "name": "DENALI_CTL_63",
    "bit_ranges": [
      {
        "name": "TCKELPD_F0",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKELPD value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TESCKE_F0",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "DRAM TESCKE value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TSR_F0",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TSR value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCKCKEL_F0",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKCKEL value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x3f"
  },
  {
    "name": "DENALI_CTL_64",
    "bit_ranges": [
      {
        "name": "TCKEHCMD_F1",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKEHCMD value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCKELCMD_F1",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKELCMD value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCMDCKE_F0",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCMDCKE value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCSCKEH_F0",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCSCKEH value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x40"
  },
  {
    "name": "DENALI_CTL_65",
    "bit_ranges": [
      {
        "name": "TCKELPD_F1",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKELPD value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TESCKE_F1",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "DRAM TESCKE value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TSR_F1",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TSR value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCKCKEL_F1",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKCKEL value for frequency copy 1 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x41"
  },
  {
    "name": "DENALI_CTL_66",
    "bit_ranges": [
      {
        "name": "TCKEHCMD_F2",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKEHCMD value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCKELCMD_F2",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKELCMD value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCMDCKE_F1",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCMDCKE value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCSCKEH_F1",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCSCKEH value for frequency copy 1 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x42"
  },
  {
    "name": "DENALI_CTL_67",
    "bit_ranges": [
      {
        "name": "TCKELPD_F2",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKELPD value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TESCKE_F2",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "DRAM TESCKE value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TSR_F2",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DRAM TSR value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCKCKEL_F2",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCKCKEL value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x43"
  },
  {
    "name": "DENALI_CTL_68",
    "bit_ranges": [
      {
        "name": "SREFRESH_EXIT_NO_REFRESH",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Disables the automatic refresh request associated with self-refresh exit. Set to 1 to disable.",
        "access": "RW"
      },
      {
        "name": "PWRUP_SREFRESH_EXIT",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Allow powerup via self-refresh instead of full memory initialization. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "TCMDCKE_F2",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCMDCKE value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TCSCKEH_F2",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DRAM TCSCKEH value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x44"
  },
  {
    "name": "DENALI_CTL_69",
    "bit_ranges": [
      {
        "name": "DFS_STATUS",
        "bits": "25:24",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Holds the error associated with the DFS interrupt. Bit (0) set indicates an illegal command and bit (1) set indicates that a shutdown occurred during DFS.",
        "access": "RD"
      },
      {
        "name": "RESERVED",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "WR"
      },
      {
        "name": "CKE_DELAY",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Additional cycles to delay CKE for status reporting.",
        "access": "RW"
      },
      {
        "name": "ENABLE_QUICK_SREFRESH",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Allow user to interrupt memory initialization to enter self-refresh mode. Set to 1 to allow interruption.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x45"
  },
  {
    "name": "DENALI_CTL_70",
    "bit_ranges": [
      {
        "name": "DFS_RDLVL_EN",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables read data eye training during a DFS exit. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "DFS_WRLVL_EN",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables write leveling during a DFS exit. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "DFS_CALVL_EN",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables CA training during a DFS exit. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "DFS_ZQ_EN",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables ZQ calibration during a DFS exit. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x46"
  },
  {
    "name": "DENALI_CTL_71",
    "bit_ranges": [
      {
        "name": "DFS_PROMOTE_THRESHOLD_F0",
        "bits": "23:8",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFS promotion number of long counts until the high priority request is asserted for frequency copy 0. Applies to SW and HW DFS commands.",
        "access": "RW"
      },
      {
        "name": "DFS_RDLVL_GATE_EN",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables read gate training during a DFS exit. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x47"
  },
  {
    "name": "DENALI_CTL_72",
    "bit_ranges": [
      {
        "name": "DFS_PROMOTE_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFS promotion number of long counts until the high priority request is asserted for frequency copy 2. Applies to SW and HW DFS commands.",
        "access": "RW"
      },
      {
        "name": "DFS_PROMOTE_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFS promotion number of long counts until the high priority request is asserted for frequency copy 1. Applies to SW and HW DFS commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x48"
  },
  {
    "name": "DENALI_CTL_73",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "ZQ_CALINIT_CS_CL_STATUS",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Holds the status associated with the ZQ calibration interrupt. Bit (0) indicates that the ZQCS timer was exceeded and bit (1) indicates a ZQ command was received when memory was in the self-refresh state and the command was terminated without execution.",
        "access": "RD"
      },
      {
        "name": "ZQ_CALLATCH_STATUS",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Holds the status associated with the ZQ calibration interrupt. Bit (0) indicates that the ZQ cal latch timer was exceeded and bit (1) indicates a ZQ command was received when memory was in the self-refresh state and the command was terminated without execution.",
        "access": "RD"
      },
      {
        "name": "ZQ_CALSTART_STATUS",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Holds the status associated with the ZQ calibration interrupt. Bit (0) indicates that the ZQ cal start timer was exceeded and bit (1) indicates a ZQ command was received when memory was in the self-refresh state and the command was terminated without execution.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x49"
  },
  {
    "name": "DENALI_CTL_74",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "2:0",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x4a"
  },
  {
    "name": "DENALI_CTL_75",
    "bit_ranges": [
      {
        "name": "UPD_CTRLUPD_HIGH_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI control update number of long counts until the high priority request is asserted for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "UPD_CTRLUPD_NORM_THRESHOLD_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI control update number of long counts until the normal priority request is asserted for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x4b"
  },
  {
    "name": "DENALI_CTL_76",
    "bit_ranges": [
      {
        "name": "UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI control update SW promotion number of long counts until the high priority request is asserted for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "UPD_CTRLUPD_TIMEOUT_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI control update number of long counts until the timeout is asserted for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x4c"
  },
  {
    "name": "DENALI_CTL_77",
    "bit_ranges": [
      {
        "name": "UPD_CTRLUPD_NORM_THRESHOLD_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI control update number of long counts until the normal priority request is asserted for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI PHY update DFI promotion number of long counts until the high priority request is asserted for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x4d"
  },
  {
    "name": "DENALI_CTL_78",
    "bit_ranges": [
      {
        "name": "UPD_CTRLUPD_TIMEOUT_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI control update number of long counts until the timeout is asserted for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "UPD_CTRLUPD_HIGH_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI control update number of long counts until the high priority request is asserted for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x4e"
  },
  {
    "name": "DENALI_CTL_79",
    "bit_ranges": [
      {
        "name": "UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI PHY update DFI promotion number of long counts until the high priority request is asserted for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI control update SW promotion number of long counts until the high priority request is asserted for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x4f"
  },
  {
    "name": "DENALI_CTL_80",
    "bit_ranges": [
      {
        "name": "UPD_CTRLUPD_HIGH_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI control update number of long counts until the high priority request is asserted for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "UPD_CTRLUPD_NORM_THRESHOLD_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI control update number of long counts until the normal priority request is asserted for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x50"
  },
  {
    "name": "DENALI_CTL_81",
    "bit_ranges": [
      {
        "name": "UPD_CTRLUPD_SW_PROMOTE_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI control update SW promotion number of long counts until the high priority request is asserted for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "UPD_CTRLUPD_TIMEOUT_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI control update number of long counts until the timeout is asserted for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x51"
  },
  {
    "name": "DENALI_CTL_82",
    "bit_ranges": [
      {
        "name": "TDFI_PHYMSTR_MAX_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the DFI tPHYMSTR_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req following the assertion of dfi_phymstr_ack can be asserted, for frequency copy 0. If programmed to a non-zero, a timing violation will cause an interrupt and bit (0) set in the PHYMSTR_ERROR_STATUS parameter.",
        "access": "RW"
      },
      {
        "name": "UPD_PHYUPD_DFI_PROMOTE_THRESHOLD_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI PHY update DFI promotion number of long counts until the high priority request is asserted for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x52"
  },
  {
    "name": "DENALI_CTL_83",
    "bit_ranges": [
      {
        "name": "PHYMSTR_DFI_PROMOTE_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI PHY master request promotion number of long counts until the high priority request is asserted for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "TDFI_PHYMSTR_RESP_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the DFI tPHYMSTR_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phymstr_req assertion and a dfi_phymstr_ack assertion, for frequency copy 0. If programmed to a non-zero, a timing violation will cause an interrupt and bit (1) set in the PHYMSTR_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x53"
  },
  {
    "name": "DENALI_CTL_84",
    "bit_ranges": [
      {
        "name": "TDFI_PHYMSTR_RESP_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the DFI tPHYMSTR_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phymstr_req assertion and a dfi_phymstr_ack assertion, for frequency copy 1. If programmed to a non-zero, a timing violation will cause an interrupt and bit (1) set in the PHYMSTR_ERROR_STATUS parameter.",
        "access": "RW"
      },
      {
        "name": "TDFI_PHYMSTR_MAX_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the DFI tPHYMSTR_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req following the assertion of dfi_phymstr_ack can be asserted, for frequency copy 1. If programmed to a non-zero, a timing violation will cause an interrupt and bit (0) set in the PHYMSTR_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x54"
  },
  {
    "name": "DENALI_CTL_85",
    "bit_ranges": [
      {
        "name": "TDFI_PHYMSTR_MAX_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the DFI tPHYMSTR_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req following the assertion of dfi_phymstr_ack can be asserted, for frequency copy 2. If programmed to a non-zero, a timing violation will cause an interrupt and bit (0) set in the PHYMSTR_ERROR_STATUS parameter.",
        "access": "RW"
      },
      {
        "name": "PHYMSTR_DFI_PROMOTE_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI PHY master request promotion number of long counts until the high priority request is asserted for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x55"
  },
  {
    "name": "DENALI_CTL_86",
    "bit_ranges": [
      {
        "name": "PHYMSTR_DFI_PROMOTE_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "DFI PHY master request promotion number of long counts until the high priority request is asserted for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "TDFI_PHYMSTR_RESP_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the DFI tPHYMSTR_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phymstr_req assertion and a dfi_phymstr_ack assertion, for frequency copy 2. If programmed to a non-zero, a timing violation will cause an interrupt and bit (1) set in the PHYMSTR_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x56"
  },
  {
    "name": "DENALI_CTL_87",
    "bit_ranges": [
      {
        "name": "MRR_TEMPCHK_NORM_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MRR temp check number of long counts until the normal priority request is asserted for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "PHYMSTR_ERROR_STATUS",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Identifies the source of any DFI PHY Master Interface errors. Value of 1 indicates a timing violation of the associated timing parameter.",
        "access": "RD"
      },
      {
        "name": "PHYMSTR_NO_AREF",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Disables refreshes during the PHY master interface sequence. Set to 1 to disable. Refreshes during reset are only supported for DFI 4.0 and this parameter may be set or cleared for DFI 4.0. For all other DFI versions, this parameter must be set to 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x57"
  },
  {
    "name": "DENALI_CTL_88",
    "bit_ranges": [
      {
        "name": "MRR_TEMPCHK_TIMEOUT_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MRR temp check number of long counts until the timeout is asserted for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "MRR_TEMPCHK_HIGH_THRESHOLD_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MRR temp check number of long counts until the high priority request is asserted for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x58"
  },
  {
    "name": "DENALI_CTL_89",
    "bit_ranges": [
      {
        "name": "MRR_TEMPCHK_HIGH_THRESHOLD_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MRR temp check number of long counts until the high priority request is asserted for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "MRR_TEMPCHK_NORM_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MRR temp check number of long counts until the normal priority request is asserted for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x59"
  },
  {
    "name": "DENALI_CTL_90",
    "bit_ranges": [
      {
        "name": "MRR_TEMPCHK_NORM_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MRR temp check number of long counts until the normal priority request is asserted for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "MRR_TEMPCHK_TIMEOUT_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MRR temp check number of long counts until the timeout is asserted for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x5a"
  },
  {
    "name": "DENALI_CTL_91",
    "bit_ranges": [
      {
        "name": "MRR_TEMPCHK_TIMEOUT_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MRR temp check number of long counts until the timeout is asserted for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "MRR_TEMPCHK_HIGH_THRESHOLD_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MRR temp check number of long counts until the high priority request is asserted for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x5b"
  },
  {
    "name": "DENALI_CTL_92",
    "bit_ranges": [
      {
        "name": "CKSRE_F1",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Clock hold delay on self-refresh entry for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "CKSRX_F0",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Clock stable delay on self-refresh exit for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "CKSRE_F0",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Clock hold delay on self-refresh entry for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "LOWPOWER_REFRESH_ENABLE",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Enable refreshes while in low power mode. Bit (0) controls cs0, bit (1) controls cs1, etc. Set each bit to 1 to disable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x5c"
  },
  {
    "name": "DENALI_CTL_93",
    "bit_ranges": [
      {
        "name": "LP_CMD",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Low power software command request interface. Bit (0) controls exit, bit (1) controls entry, bits (4:2) define the low power state, bit (5) controls memory clock gating, bit (6) controls controller clock gating, and bit (7) controls lock.",
        "access": "WR"
      },
      {
        "name": "CKSRX_F2",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Clock stable delay on self-refresh exit for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "CKSRE_F2",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Clock hold delay on self-refresh entry for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "CKSRX_F1",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Clock stable delay on self-refresh exit for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x5d"
  },
  {
    "name": "DENALI_CTL_94",
    "bit_ranges": [
      {
        "name": "LPI_SRPD_LITE_WAKEUP_F0",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in self- refresh power down lite, for frequncy copy 0.",
        "access": "RW"
      },
      {
        "name": "LPI_SR_MCCLK_GATE_WAKEUP_F0",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in self- refresh with memory and controller clock gating, for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "LPI_SR_WAKEUP_F0",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in self- refresh for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "LPI_PD_WAKEUP_F0",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in power-down for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x5e"
  },
  {
    "name": "DENALI_CTL_95",
    "bit_ranges": [
      {
        "name": "LPI_PD_WAKEUP_F1",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in power-down for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "LPI_TIMER_WAKEUP_F0",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when the LPI timer expires for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "LPI_SRPD_DEEP_MCCLK_GATE_WAKEUP_F0",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in self- refresh power down deep with memory and controller clock gating, for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "LPI_SRPD_DEEP_WAKEUP_F0",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in self- refresh power down deep, for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x5f"
  },
  {
    "name": "DENALI_CTL_96",
    "bit_ranges": [
      {
        "name": "LPI_SRPD_DEEP_WAKEUP_F1",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in self- refresh power down deep, for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "LPI_SRPD_LITE_WAKEUP_F1",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in self- refresh power down lite, for frequncy copy 1.",
        "access": "RW"
      },
      {
        "name": "LPI_SR_MCCLK_GATE_WAKEUP_F1",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in self- refresh with memory and controller clock gating, for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "LPI_SR_WAKEUP_F1",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in self- refresh for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x60"
  },
  {
    "name": "DENALI_CTL_97",
    "bit_ranges": [
      {
        "name": "LPI_SR_WAKEUP_F2",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in self- refresh for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "LPI_PD_WAKEUP_F2",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in power-down for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "LPI_TIMER_WAKEUP_F1",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when the LPI timer expires for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "LPI_SRPD_DEEP_MCCLK_GATE_WAKEUP_F1",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in self- refresh power down deep with memory and controller clock gating, for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x61"
  },
  {
    "name": "DENALI_CTL_98",
    "bit_ranges": [
      {
        "name": "LPI_SRPD_DEEP_MCCLK_GATE_WAKEUP_F2",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in self- refresh power down deep with memory and controller clock gating, for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "LPI_SRPD_DEEP_WAKEUP_F2",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in self- refresh power down deep, for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "LPI_SRPD_LITE_WAKEUP_F2",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in self- refresh power down lite, for frequncy copy 2.",
        "access": "RW"
      },
      {
        "name": "LPI_SR_MCCLK_GATE_WAKEUP_F2",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in self- refresh with memory and controller clock gating, for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x62"
  },
  {
    "name": "DENALI_CTL_99",
    "bit_ranges": [
      {
        "name": "LPI_TIMER_COUNT",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Defines the LPI timer count.",
        "access": "RW"
      },
      {
        "name": "LPI_WAKEUP_EN",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Enables the various low power wakeup parameters. Bit (0) enables power-down wakeup, bit (1) enables self-refresh wakeup, bit (2) enables self-refresh with memory and controller clock gating wakeup, bit (3) is reserved and bit (4) enables the LPI timer. Set each bit to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "LPI_TIMER_WAKEUP_F2",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when the LPI timer expires for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x63"
  },
  {
    "name": "DENALI_CTL_100",
    "bit_ranges": [
      {
        "name": "LP_STATE",
        "bits": "30:24",
        "default": "0x20",
        "range": "0x0-0x7f",
        "description": "Low power state status parameter. Bits (4:0) indicate the current low power state and bit (5) set indicates that status bits are valid.",
        "access": "RD"
      },
      {
        "name": "TDFI_LP_RESP",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Defines the DFI tLP_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_lp_req assertion and a dfi_lp_ack assertion.",
        "access": "RW"
      },
      {
        "name": "LPI_WAKEUP_TIMEOUT",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Defines the LPI timeout time, the maximum cycles between a dfi_lp_req de-assertion and a dfi_lp_ack de-assertion. If this value is exceeded, an interrupt will occur.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x64"
  },
  {
    "name": "DENALI_CTL_101",
    "bit_ranges": [
      {
        "name": "LP_AUTO_MEM_GATE_EN",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Enable memory clock gating when entering a low power state via the auto low power counters. Bit (0) controls power-down, and bit (1) controls self-refresh. Set each bit to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "LP_AUTO_EXIT_EN",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Enable auto exit from each of the low power states when a read or write command enters the command queue. Bit (0) controls power-down, bit (1) controls lite self-refresh, and bit (2) controls deep self-refresh. Set each bit to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "LP_AUTO_ENTRY_EN",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Enable auto entry into each of the low power states when the associated idle timer expires. Bit (0) controls power-down, bit (1) controls self-refresh, bit (2) controls self-refresh with memory and controller clock gating, and bit (3) is reserved. Set each bit to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x65"
  },
  {
    "name": "DENALI_CTL_102",
    "bit_ranges": [
      {
        "name": "LP_AUTO_SRPD_LITE_IDLE",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Defines the idle time until the controller will place memory in self- refresh power-down lite mode.",
        "access": "RW"
      },
      {
        "name": "LP_AUTO_PD_IDLE",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Defines the idle time until the controller will place memory in active power-down.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x66"
  },
  {
    "name": "DENALI_CTL_103",
    "bit_ranges": [
      {
        "name": "HW_PROMOTE_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "HW interface promotion number of long counts until the high priority request is asserted for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "LP_AUTO_SR_MC_GATE_IDLE",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Number of long count sequences until the controller will place memory in self-refresh with controller and memory clock gating.",
        "access": "RW"
      },
      {
        "name": "LP_AUTO_SR_IDLE",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Number of long count sequences until the controller will place memory in self-refresh.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x67"
  },
  {
    "name": "DENALI_CTL_104",
    "bit_ranges": [
      {
        "name": "HW_PROMOTE_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "HW interface promotion number of long counts until the high priority request is asserted for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "HW_PROMOTE_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "HW interface promotion number of long counts until the high priority request is asserted for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x68"
  },
  {
    "name": "DENALI_CTL_105",
    "bit_ranges": [
      {
        "name": "LPC_PROMOTE_THRESHOLD_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "LPC promotion number of long counts until the high priority request is asserted for frequency copy 1. Applies to SW and auto low power commands.",
        "access": "RW"
      },
      {
        "name": "LPC_PROMOTE_THRESHOLD_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "LPC promotion number of long counts until the high priority request is asserted for frequency copy 0. Applies to SW and auto low power commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x69"
  },
  {
    "name": "DENALI_CTL_106",
    "bit_ranges": [
      {
        "name": "LPC_SR_PHYUPD_EN",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable LPC to execute a DFI PHY update on a self-refresh exit sequence. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "LPC_SR_CTRLUPD_EN",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable LPC to execute a DFI control update on a self-refresh exit sequence. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "LPC_PROMOTE_THRESHOLD_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "LPC promotion number of long counts until the high priority request is asserted for frequency copy 2. Applies to SW and auto low power commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x6a"
  },
  {
    "name": "DENALI_CTL_107",
    "bit_ranges": [
      {
        "name": "LPC_SR_ZQ_EN",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable LPC to execute a ZQ calibration on a self-refresh exit sequence. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "LPC_SR_PHYMSTR_EN",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable LPC to execute a DFI PHY Master request on a self-refresh exit sequence. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x6b"
  },
  {
    "name": "DENALI_CTL_108",
    "bit_ranges": [
      {
        "name": "DFS_DLL_OFF",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Defines if the memory DLL must be off for the associated frequency set. Bit (0) corresponds to frequency set 0, bit (1) corresponds to frequency set 1, etc. Set each bit to 1 to require DLL off.",
        "access": "RW"
      },
      {
        "name": "DFS_ENABLE",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable hardware dynamic frequency scaling. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "8:0",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x6c"
  },
  {
    "name": "DENALI_CTL_109",
    "bit_ranges": [
      {
        "name": "TDFI_INIT_START_F1",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the DFI tINIT_START timing parameter (in DFI clocks) for frequency copy 1, the maximum number of cycles between a dfi_init_start assertion and a dfi_init_complete de-assertion from the PHY.",
        "access": "RW_D"
      },
      {
        "name": "TDFI_INIT_COMPLETE_F0",
        "bits": "23:8",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the DFI tINIT_COMPLETE timing parameter (in DFI clocks) for frequency copy 0, the maximum cycles between a dfi_init_start de- assertion and a dfi_init_complete assertion from the PHY.",
        "access": "RW_D"
      },
      {
        "name": "TDFI_INIT_START_F0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the DFI tINIT_START timing parameter (in DFI clocks) for frequency copy 0, the maximum number of cycles between a dfi_init_start assertion and a dfi_init_complete de-assertion from the PHY.",
        "access": "RW_D"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x6d"
  },
  {
    "name": "DENALI_CTL_110",
    "bit_ranges": [
      {
        "name": "TDFI_INIT_START_F2",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the DFI tINIT_START timing parameter (in DFI clocks) for frequency copy 2, the maximum number of cycles between a dfi_init_start assertion and a dfi_init_complete de-assertion from the PHY.",
        "access": "RW_D"
      },
      {
        "name": "TDFI_INIT_COMPLETE_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the DFI tINIT_COMPLETE timing parameter (in DFI clocks) for frequency copy 1, the maximum cycles between a dfi_init_start de- assertion and a dfi_init_complete assertion from the PHY.",
        "access": "RW_D"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x6e"
  },
  {
    "name": "DENALI_CTL_111",
    "bit_ranges": [
      {
        "name": "DFS_PHY_REG_WRITE_EN",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable a register write to the PHY during a frequency change. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "CURRENT_REG_COPY",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Indicates the current copy of timing parameters that is in use by the controller.",
        "access": "RD"
      },
      {
        "name": "TDFI_INIT_COMPLETE_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the DFI tINIT_COMPLETE timing parameter (in DFI clocks) for frequency copy 2, the maximum cycles between a dfi_init_start de- assertion and a dfi_init_complete assertion from the PHY.",
        "access": "RW_D"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x6f"
  },
  {
    "name": "DENALI_CTL_112",
    "bit_ranges": [
      {
        "name": "DFS_PHY_REG_WRITE_ADDR",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Register address which will be written during a frequency change. Must be a PHY register address.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x70"
  },
  {
    "name": "DENALI_CTL_113",
    "bit_ranges": [
      {
        "name": "DFS_PHY_REG_WRITE_DATA_F0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Register data which will be written during a frequency change for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x71"
  },
  {
    "name": "DENALI_CTL_114",
    "bit_ranges": [
      {
        "name": "DFS_PHY_REG_WRITE_DATA_F1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Register data which will be written during a frequency change for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x72"
  },
  {
    "name": "DENALI_CTL_115",
    "bit_ranges": [
      {
        "name": "DFS_PHY_REG_WRITE_DATA_F2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Register data which will be written during a frequency change for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x73"
  },
  {
    "name": "DENALI_CTL_116",
    "bit_ranges": [
      {
        "name": "DFS_PHY_REG_WRITE_MASK",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Register mask which will be written during a frequency change.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x74"
  },
  {
    "name": "DENALI_CTL_117",
    "bit_ranges": [
      {
        "name": "WRITE_MODEREG",
        "bits": "26:0",
        "default": "0x0000000",
        "range": "0x0-0x7ffffff",
        "description": "Write memory mode register data to the DRAMs. Bits (7:0) define the memory mode register number if bit (23) is set, bits (15:8) define the chip select if bit (24) is clear, bits (23:16) define which memory mode register/s to write, bit (24) defines whether all chip selects will be written, and bit (25) triggers the write.",
        "access": "RW+"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x75"
  },
  {
    "name": "DENALI_CTL_118",
    "bit_ranges": [
      {
        "name": "READ_MODEREG",
        "bits": "24:8",
        "default": "0x00000",
        "range": "0x0-0x1ffff",
        "description": "Read the specified memory mode register from specified chip when start bit set. Bits (7:0) define the memory mode register and bits (15:8) define the chip select. Set bit (16) to 1 to trigger.",
        "access": "RW+"
      },
      {
        "name": "MRW_STATUS",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Write memory mode register status. Bit (0) set indicates a WRITE_MODEREG parameter programming error. Bit (1) set indicates a PASR error. Bit (2) is Reserved. Bit (3) set indicates a self refresh or deep power down error. Bit (4) set indicates that a write to MR3 or MR11 was attempted (WRITE_MODEREG bit (25) was asserted with bit (17) set, or bit (23) was asserted with bits (7:0) defining MR3 or MR11) during tZQCAL after a ZQ calibration start command.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x76"
  },
  {
    "name": "DENALI_CTL_119",
    "bit_ranges": [
      {
        "name": "PERIPHERAL_MRR_DATA [31:0]",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Data and chip returned from memory mode register read requested by the READ_MODEREG parameter. Bits (7:0) indicate the read data and bits (15:8) indicate the chip.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x77"
  },
  {
    "name": "DENALI_CTL_120",
    "bit_ranges": [
      {
        "name": "AUTO_TEMPCHK_VAL_0",
        "bits": "23:8",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MR4 data for all devices on chip 0 accessed by automatic MRR commands. Bits (3:0) correlate to the device on the lower byte, bits (7:4) correlate to the devices on the 2nd byte etc. Value indicates the OP7, OP2, OP1 and OP0 bits.",
        "access": "RD"
      },
      {
        "name": "PERIPHERAL_MRR_DATA [39:32]",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Data and chip returned from memory mode register read requested by the READ_MODEREG parameter. Bits (7:0) indicate the read data and bits (15:8) indicate the chip.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x78"
  },
  {
    "name": "DENALI_CTL_121",
    "bit_ranges": [
      {
        "name": "DISABLE_UPDATE_TVRCG",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Bypass changing for TVRCG during a DFS operation. Set to 1 to skip TVRCG.",
        "access": "RW"
      },
      {
        "name": "AUTO_TEMPCHK_VAL_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MR4 data for all devices on chip 1 accessed by automatic MRR commands. Bits (3:0) correlate to the device on the lower byte, bits (7:4) correlate to the devices on the 2nd byte etc. Value indicates the OP7, OP2, OP1 and OP0 bits.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x79"
  },
  {
    "name": "DENALI_CTL_122",
    "bit_ranges": [
      {
        "name": "TVRCG_ENABLE_F0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "JEDEC TVRCG_ENABLE time.",
        "access": "RW"
      },
      {
        "name": "MRW_DFS_UPDATE_FRC",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Defines the frequency register set to use when doing a software MRW with WRITE_MODEREG bit (26).",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x7a"
  },
  {
    "name": "DENALI_CTL_123",
    "bit_ranges": [
      {
        "name": "TFC_F0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "JEDEC TFC, the frequency set point switching time.",
        "access": "RW"
      },
      {
        "name": "TVRCG_DISABLE_F0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "JEDEC TVRCG_DISABLE time.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x7b"
  },
  {
    "name": "DENALI_CTL_124",
    "bit_ranges": [
      {
        "name": "TVREF_LONG_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "JEDEC TVREF, design will always use the long value.",
        "access": "RW"
      },
      {
        "name": "TCKFSPX_F0",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "JEDEC TCKFSPX, the valid clock requirement before 1st valid command after FSP change.",
        "access": "RW"
      },
      {
        "name": "TCKFSPE_F0",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "JEDEC TCKFSPE, the valid clock requirement after entering SDP change.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x7c"
  },
  {
    "name": "DENALI_CTL_125",
    "bit_ranges": [
      {
        "name": "TVRCG_DISABLE_F1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "JEDEC TVRCG_DISABLE time.",
        "access": "RW"
      },
      {
        "name": "TVRCG_ENABLE_F1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "JEDEC TVRCG_ENABLE time.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x7d"
  },
  {
    "name": "DENALI_CTL_126",
    "bit_ranges": [
      {
        "name": "TCKFSPX_F1",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "JEDEC TCKFSPX, the valid clock requirement before 1st valid command after FSP change.",
        "access": "RW"
      },
      {
        "name": "TCKFSPE_F1",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "JEDEC TCKFSPE, the valid clock requirement after entering SDP change.",
        "access": "RW"
      },
      {
        "name": "TFC_F1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "JEDEC TFC, the frequency set point switching time.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x7e"
  },
  {
    "name": "DENALI_CTL_127",
    "bit_ranges": [
      {
        "name": "TVRCG_ENABLE_F2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "JEDEC TVRCG_ENABLE time.",
        "access": "RW"
      },
      {
        "name": "TVREF_LONG_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "JEDEC TVREF, design will always use the long value.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x7f"
  },
  {
    "name": "DENALI_CTL_128",
    "bit_ranges": [
      {
        "name": "TFC_F2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "JEDEC TFC, the frequency set point switching time.",
        "access": "RW"
      },
      {
        "name": "TVRCG_DISABLE_F2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "JEDEC TVRCG_DISABLE time.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x80"
  },
  {
    "name": "DENALI_CTL_129",
    "bit_ranges": [
      {
        "name": "TVREF_LONG_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "JEDEC TVREF, design will always use the long value.",
        "access": "RW"
      },
      {
        "name": "TCKFSPX_F2",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "JEDEC TCKFSPX, the valid clock requirement before 1st valid command after FSP change.",
        "access": "RW"
      },
      {
        "name": "TCKFSPE_F2",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "JEDEC TCKFSPE, the valid clock requirement after entering SDP change.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x81"
  },
  {
    "name": "DENALI_CTL_130",
    "bit_ranges": [
      {
        "name": "MRR_PROMOTE_THRESHOLD_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MRR promotion number of long counts until the high priority request is asserted for frequency copy 1. Applies to SW MRR commands.",
        "access": "RW"
      },
      {
        "name": "MRR_PROMOTE_THRESHOLD_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MRR promotion number of long counts until the high priority request is asserted for frequency copy 0. Applies to SW MRR commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x82"
  },
  {
    "name": "DENALI_CTL_131",
    "bit_ranges": [
      {
        "name": "MRW_PROMOTE_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MRW promotion number of long counts until the high priority request is asserted for frequency copy 0. Applies to SW MRW commands.",
        "access": "RW"
      },
      {
        "name": "MRR_PROMOTE_THRESHOLD_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MRR promotion number of long counts until the high priority request is asserted for frequency copy 2. Applies to SW MRR commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x83"
  },
  {
    "name": "DENALI_CTL_132",
    "bit_ranges": [
      {
        "name": "MRW_PROMOTE_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MRW promotion number of long counts until the high priority request is asserted for frequency copy 2. Applies to SW MRW commands.",
        "access": "RW"
      },
      {
        "name": "MRW_PROMOTE_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "MRW promotion number of long counts until the high priority request is asserted for frequency copy 1. Applies to SW MRW commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x84"
  },
  {
    "name": "DENALI_CTL_133",
    "bit_ranges": [
      {
        "name": "MR1_DATA_F0_0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 1 for chip select 0 for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "MR0_DATA_F0_0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 0 for chip select 0 for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x85"
  },
  {
    "name": "DENALI_CTL_134",
    "bit_ranges": [
      {
        "name": "MR0_DATA_F1_0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 0 for chip select 0 for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "MR2_DATA_F0_0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 2 for chip select 0 for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x86"
  },
  {
    "name": "DENALI_CTL_135",
    "bit_ranges": [
      {
        "name": "MR2_DATA_F1_0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 2 for chip select 0 for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "MR1_DATA_F1_0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 1 for chip select 0 for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x87"
  },
  {
    "name": "DENALI_CTL_136",
    "bit_ranges": [
      {
        "name": "MR1_DATA_F2_0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 1 for chip select 0 for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "MR0_DATA_F2_0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 0 for chip select 0 for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x88"
  },
  {
    "name": "DENALI_CTL_137",
    "bit_ranges": [
      {
        "name": "MRSINGLE_DATA_0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register single write to chip select 0.",
        "access": "RW"
      },
      {
        "name": "MR2_DATA_F2_0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 2 for chip select 0 for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x89"
  },
  {
    "name": "DENALI_CTL_138",
    "bit_ranges": [
      {
        "name": "MR3_DATA_F1_0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 3 for chip select 0 for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "MR3_DATA_F0_0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 3 for chip select 0 for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x8a"
  },
  {
    "name": "DENALI_CTL_139",
    "bit_ranges": [
      {
        "name": "MR11_DATA_F0_0",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Data to program into memory mode register 11 for chip select 0 for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "MR8_DATA_0",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Data read from MR8 for chip select 0.",
        "access": "RD"
      },
      {
        "name": "MR3_DATA_F2_0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 3 for chip select 0 for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x8b"
  },
  {
    "name": "DENALI_CTL_140",
    "bit_ranges": [
      {
        "name": "MR12_DATA_F0_0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 12 for chip select 0.",
        "access": "RW"
      },
      {
        "name": "MR11_DATA_F2_0",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Data to program into memory mode register 11 for chip select 0 for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "MR11_DATA_F1_0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Data to program into memory mode register 11 for chip select 0 for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x8c"
  },
  {
    "name": "DENALI_CTL_141",
    "bit_ranges": [
      {
        "name": "MR12_DATA_F2_0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 12 for chip select 0.",
        "access": "RW"
      },
      {
        "name": "MR12_DATA_F1_0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 12 for chip select 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x8d"
  },
  {
    "name": "DENALI_CTL_142",
    "bit_ranges": [
      {
        "name": "MR14_DATA_F0_0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 14 for chip select 0.",
        "access": "RW"
      },
      {
        "name": "MR13_DATA_0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 13 for chip select 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x8e"
  },
  {
    "name": "DENALI_CTL_143",
    "bit_ranges": [
      {
        "name": "MR14_DATA_F2_0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 14 for chip select 0.",
        "access": "RW"
      },
      {
        "name": "MR14_DATA_F1_0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 14 for chip select 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x8f"
  },
  {
    "name": "DENALI_CTL_144",
    "bit_ranges": [
      {
        "name": "MR16_DATA_0",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Data to program into memory mode register 16 for chip select 0.",
        "access": "RW"
      },
      {
        "name": "MR_FSP_DATA_VALID_F2_0",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates that, at this frequency, memory was trained and the associated data has been loaded into the MRx_DATA parameter(s). Value of 1 means memory was trained.",
        "access": "RW"
      },
      {
        "name": "MR_FSP_DATA_VALID_F1_0",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates that, at this frequency, memory was trained and the associated data has been loaded into the MRx_DATA parameter(s). Value of 1 means memory was trained.",
        "access": "RW"
      },
      {
        "name": "MR_FSP_DATA_VALID_F0_0",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates that, at this frequency, memory was trained and the associated data has been loaded into the MRx_DATA parameter(s). Value of 1 means memory was trained.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x90"
  },
  {
    "name": "DENALI_CTL_145",
    "bit_ranges": [
      {
        "name": "MR22_DATA_F0_0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 22 for chip select 0.",
        "access": "RW"
      },
      {
        "name": "MR20_DATA_0",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Data read from MR20 for chip select 0.",
        "access": "RD"
      },
      {
        "name": "MR17_DATA_0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Data to program into memory mode register 17 for chip select 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x91"
  },
  {
    "name": "DENALI_CTL_146",
    "bit_ranges": [
      {
        "name": "MR22_DATA_F2_0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 22 for chip select 0.",
        "access": "RW"
      },
      {
        "name": "MR22_DATA_F1_0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 22 for chip select 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x92"
  },
  {
    "name": "DENALI_CTL_147",
    "bit_ranges": [
      {
        "name": "MR1_DATA_F0_1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 1 for chip select 1 for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "MR0_DATA_F0_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 0 for chip select 1 for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x93"
  },
  {
    "name": "DENALI_CTL_148",
    "bit_ranges": [
      {
        "name": "MR0_DATA_F1_1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 0 for chip select 1 for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "MR2_DATA_F0_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 2 for chip select 1 for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x94"
  },
  {
    "name": "DENALI_CTL_149",
    "bit_ranges": [
      {
        "name": "MR2_DATA_F1_1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 2 for chip select 1 for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "MR1_DATA_F1_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 1 for chip select 1 for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x95"
  },
  {
    "name": "DENALI_CTL_150",
    "bit_ranges": [
      {
        "name": "MR1_DATA_F2_1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 1 for chip select 1 for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "MR0_DATA_F2_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 0 for chip select 1 for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x96"
  },
  {
    "name": "DENALI_CTL_151",
    "bit_ranges": [
      {
        "name": "MRSINGLE_DATA_1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register single write to chip select 1.",
        "access": "RW"
      },
      {
        "name": "MR2_DATA_F2_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 2 for chip select 1 for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x97"
  },
  {
    "name": "DENALI_CTL_152",
    "bit_ranges": [
      {
        "name": "MR3_DATA_F1_1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 3 for chip select 1 for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "MR3_DATA_F0_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 3 for chip select 1 for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x98"
  },
  {
    "name": "DENALI_CTL_153",
    "bit_ranges": [
      {
        "name": "MR11_DATA_F0_1",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Data to program into memory mode register 11 for chip select 1 for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "MR8_DATA_1",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Data read from MR8 for chip select 1.",
        "access": "RD"
      },
      {
        "name": "MR3_DATA_F2_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 3 for chip select 1 for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x99"
  },
  {
    "name": "DENALI_CTL_154",
    "bit_ranges": [
      {
        "name": "MR12_DATA_F0_1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 12 for chip select 1.",
        "access": "RW"
      },
      {
        "name": "MR11_DATA_F2_1",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Data to program into memory mode register 11 for chip select 1 for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "MR11_DATA_F1_1",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Data to program into memory mode register 11 for chip select 1 for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x9a"
  },
  {
    "name": "DENALI_CTL_155",
    "bit_ranges": [
      {
        "name": "MR12_DATA_F2_1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 12 for chip select 1.",
        "access": "RW"
      },
      {
        "name": "MR12_DATA_F1_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 12 for chip select 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x9b"
  },
  {
    "name": "DENALI_CTL_156",
    "bit_ranges": [
      {
        "name": "MR14_DATA_F0_1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 14 for chip select 1.",
        "access": "RW"
      },
      {
        "name": "MR13_DATA_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 13 for chip select 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x9c"
  },
  {
    "name": "DENALI_CTL_157",
    "bit_ranges": [
      {
        "name": "MR14_DATA_F2_1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 14 for chip select 1.",
        "access": "RW"
      },
      {
        "name": "MR14_DATA_F1_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 14 for chip select 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x9d"
  },
  {
    "name": "DENALI_CTL_158",
    "bit_ranges": [
      {
        "name": "MR16_DATA_1",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Data to program into memory mode register 16 for chip select 1.",
        "access": "RW"
      },
      {
        "name": "MR_FSP_DATA_VALID_F2_1",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates that, at this frequency, memory was trained and the associated data has been loaded into the MRx_DATA parameter(s). Value of 1 means memory was trained.",
        "access": "RW"
      },
      {
        "name": "MR_FSP_DATA_VALID_F1_1",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates that, at this frequency, memory was trained and the associated data has been loaded into the MRx_DATA parameter(s). Value of 1 means memory was trained.",
        "access": "RW"
      },
      {
        "name": "MR_FSP_DATA_VALID_F0_1",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates that, at this frequency, memory was trained and the associated data has been loaded into the MRx_DATA parameter(s). Value of 1 means memory was trained.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x9e"
  },
  {
    "name": "DENALI_CTL_159",
    "bit_ranges": [
      {
        "name": "MR22_DATA_F0_1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 22 for chip select 1.",
        "access": "RW"
      },
      {
        "name": "MR20_DATA_1",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Data read from MR20 for chip select 1.",
        "access": "RD"
      },
      {
        "name": "MR17_DATA_1",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Data to program into memory mode register 17 for chip select 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x9f"
  },
  {
    "name": "DENALI_CTL_160",
    "bit_ranges": [
      {
        "name": "MR22_DATA_F2_1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 22 for chip select 1.",
        "access": "RW"
      },
      {
        "name": "MR22_DATA_F1_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Data to program into memory mode register 22 for chip select 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xa0"
  },
  {
    "name": "DENALI_CTL_161",
    "bit_ranges": [
      {
        "name": "FSP_PHY_UPDATE_MRW",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Identifies the logic responsible for updating MR12 and MR14 in memory. Clear to 0 for the controller, or set to 1 for the PHY or PI.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RD"
      },
      {
        "name": "RESERVED",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RD"
      },
      {
        "name": "RL3_SUPPORT_EN",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Indicates if RL3 is supported by a connected LPDDR3 memory. Data read from MR0 bit 7.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xa1"
  },
  {
    "name": "DENALI_CTL_162",
    "bit_ranges": [
      {
        "name": "FSP_WR_CURRENT",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Reports which FSP set the memory will target with write commands.",
        "access": "RW+"
      },
      {
        "name": "FSP_OP_CURRENT",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Reports which FSP set the memory is currently using.",
        "access": "RW+"
      },
      {
        "name": "FSP_STATUS",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates that a DFS event caused the FSP mode registers to be updated. Value of 1 means that the FSP mode registers were changed.",
        "access": "RW"
      },
      {
        "name": "DFS_ALWAYS_WRITE_FSP",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Forces all FSP mode registers to be written by the controller during a DFS event. Set to 1 to force the write.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xa2"
  },
  {
    "name": "DENALI_CTL_163",
    "bit_ranges": [
      {
        "name": "FSP1_FRC",
        "bits": "25:24",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Identifies which of the controllersfrequencycopyisassociat edwithFSP1.'",
        "access": "RW+"
      },
      {
        "name": "FSP0_FRC",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Identifies which of the controllersfrequencycopyisassociat edwithFSP0.'",
        "access": "RW+"
      },
      {
        "name": "FSP1_FRC_VALID",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Specifies whether the FSP set defined in the FSP1_FRC parameter reflects the frequency used to program the FSP1 registers.",
        "access": "RW+"
      },
      {
        "name": "FSP0_FRC_VALID",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Specifies whether the FSP set defined in the FSP0_FRC parameter reflects the frequency used to program the FSP0 registers.",
        "access": "RW+"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xa3"
  },
  {
    "name": "DENALI_CTL_164",
    "bit_ranges": [
      {
        "name": "AREF_MAX_DEFICIT",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "AREF number of pending refreshes until the maximum number of refreshes has been exceeded.",
        "access": "RW"
      },
      {
        "name": "AREF_HIGH_THRESHOLD",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "AREF number of pending refreshes until the high priority request is asserted.",
        "access": "RW"
      },
      {
        "name": "AREF_NORM_THRESHOLD",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "AREF number of pending refreshes until the normal priority request is asserted.",
        "access": "RW"
      },
      {
        "name": "LONG_COUNT_MASK",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Reduces the length of the long counter from 1024 cycles. The only supported values are 0x00 (1024 cycles), 0x10 (512 clocks), 0x18 (256 clocks), 0x1C (128 clocks), 0x1E (64 clocks) and 0x1F (32 clocks).",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xa4"
  },
  {
    "name": "DENALI_CTL_165",
    "bit_ranges": [
      {
        "name": "ZQ_CALSTART_NORM_THRESHOLD_F0",
        "bits": "23:8",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ START number of long counts until the normal priority request is asserted for frequency copy 0. This value should be scaled based on the number of ranks (chip selects) the controller handles. The more chip selects there are, the more rotations there are to go through, and the smaller this threshold should be.",
        "access": "RW"
      },
      {
        "name": "AREF_MAX_CREDIT",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "AREF number of posted refreshes until the maximum number of refresh credits has been reached.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xa5"
  },
  {
    "name": "DENALI_CTL_166",
    "bit_ranges": [
      {
        "name": "ZQ_CALLATCH_HIGH_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ LATCH number of long counts until the high priority request is asserted for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "ZQ_CALSTART_HIGH_THRESHOLD_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ START number of long counts until the high priority request is asserted for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xa6"
  },
  {
    "name": "DENALI_CTL_167",
    "bit_ranges": [
      {
        "name": "ZQ_CS_HIGH_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ CS number of long counts until the high priority request is asserted for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "ZQ_CS_NORM_THRESHOLD_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ CS number of long counts until the normal priority request is asserted for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xa7"
  },
  {
    "name": "DENALI_CTL_168",
    "bit_ranges": [
      {
        "name": "ZQ_CALLATCH_TIMEOUT_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ LATCH number of long counts until the timeout is asserted for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "ZQ_CALSTART_TIMEOUT_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ START number of long counts until the timeout is asserted for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xa8"
  },
  {
    "name": "DENALI_CTL_169",
    "bit_ranges": [
      {
        "name": "ZQ_PROMOTE_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ SW promotion number of long counts until the high priority request is asserted for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "ZQ_CS_TIMEOUT_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ CS number of long counts until the timeout is asserted for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xa9"
  },
  {
    "name": "DENALI_CTL_170",
    "bit_ranges": [
      {
        "name": "ZQ_CALSTART_HIGH_THRESHOLD_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ START number of long counts until the high priority request is asserted for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "ZQ_CALSTART_NORM_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ START number of long counts until the normal priority request is asserted for frequency copy 1. This value should be scaled based on the number of ranks (chip selects) the controller handles. The more chip selects there are, the more rotations there are to go through, and the smaller this threshold should be.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xaa"
  },
  {
    "name": "DENALI_CTL_171",
    "bit_ranges": [
      {
        "name": "ZQ_CS_NORM_THRESHOLD_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ CS number of long counts until the normal priority request is asserted for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "ZQ_CALLATCH_HIGH_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ LATCH number of long counts until the high priority request is asserted for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xab"
  },
  {
    "name": "DENALI_CTL_172",
    "bit_ranges": [
      {
        "name": "ZQ_CALSTART_TIMEOUT_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ START number of long counts until the timeout is asserted for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "ZQ_CS_HIGH_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ CS number of long counts until the high priority request is asserted for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xac"
  },
  {
    "name": "DENALI_CTL_173",
    "bit_ranges": [
      {
        "name": "ZQ_CS_TIMEOUT_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ CS number of long counts until the timeout is asserted for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "ZQ_CALLATCH_TIMEOUT_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ LATCH number of long counts until the timeout is asserted for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xad"
  },
  {
    "name": "DENALI_CTL_174",
    "bit_ranges": [
      {
        "name": "ZQ_CALSTART_NORM_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ START number of long counts until the normal priority request is asserted for frequency copy 2. This value should be scaled based on the number of ranks (chip selects) the controller handles. The more chip selects there are, the more rotations there are to go through, and the smaller this threshold should be.",
        "access": "RW"
      },
      {
        "name": "ZQ_PROMOTE_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ SW promotion number of long counts until the high priority request is asserted for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xae"
  },
  {
    "name": "DENALI_CTL_175",
    "bit_ranges": [
      {
        "name": "ZQ_CALLATCH_HIGH_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ LATCH number of long counts until the high priority request is asserted for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "ZQ_CALSTART_HIGH_THRESHOLD_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ START number of long counts until the high priority request is asserted for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xaf"
  },
  {
    "name": "DENALI_CTL_176",
    "bit_ranges": [
      {
        "name": "ZQ_CS_HIGH_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ CS number of long counts until the high priority request is asserted for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "ZQ_CS_NORM_THRESHOLD_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ CS number of long counts until the normal priority request is asserted for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xb0"
  },
  {
    "name": "DENALI_CTL_177",
    "bit_ranges": [
      {
        "name": "ZQ_CALLATCH_TIMEOUT_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ LATCH number of long counts until the timeout is asserted for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "ZQ_CALSTART_TIMEOUT_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ START number of long counts until the timeout is asserted for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xb1"
  },
  {
    "name": "DENALI_CTL_178",
    "bit_ranges": [
      {
        "name": "ZQ_PROMOTE_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ SW promotion number of long counts until the high priority request is asserted for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "ZQ_CS_TIMEOUT_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "ZQ CS number of long counts until the timeout is asserted for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xb2"
  },
  {
    "name": "DENALI_CTL_179",
    "bit_ranges": [
      {
        "name": "ZQINIT_F0",
        "bits": "19:8",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Number of cycles needed for a ZQINIT command for frequency copy 0.",
        "access": "RW_D"
      },
      {
        "name": "RESERVED",
        "bits": "2:0",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xb3"
  },
  {
    "name": "DENALI_CTL_180",
    "bit_ranges": [
      {
        "name": "ZQCS_F0",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Number of cycles needed for a ZQCS command for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "ZQCL_F0",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Number of cycles needed for a ZQCL command for frequency copy 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xb4"
  },
  {
    "name": "DENALI_CTL_181",
    "bit_ranges": [
      {
        "name": "TZQLAT_F0",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Holds the DRAM ZQLAT value for frequency copy 0 in cycles.",
        "access": "RW"
      },
      {
        "name": "TZQCAL_F0",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Holds the DRAM ZQCAL value for frequency copy 0 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xb5"
  },
  {
    "name": "DENALI_CTL_182",
    "bit_ranges": [
      {
        "name": "ZQCL_F1",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Number of cycles needed for a ZQCL command for frequency copy 1.",
        "access": "RW"
      },
      {
        "name": "ZQINIT_F1",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Number of cycles needed for a ZQINIT command for frequency copy 1.",
        "access": "RW_D"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xb6"
  },
  {
    "name": "DENALI_CTL_183",
    "bit_ranges": [
      {
        "name": "TZQCAL_F1",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Holds the DRAM ZQCAL value for frequency copy 1 in cycles.",
        "access": "RW"
      },
      {
        "name": "ZQCS_F1",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Number of cycles needed for a ZQCS command for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xb7"
  },
  {
    "name": "DENALI_CTL_184",
    "bit_ranges": [
      {
        "name": "ZQINIT_F2",
        "bits": "19:8",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Number of cycles needed for a ZQINIT command for frequency copy 2.",
        "access": "RW_D"
      },
      {
        "name": "TZQLAT_F1",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Holds the DRAM ZQLAT value for frequency copy 1 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xb8"
  },
  {
    "name": "DENALI_CTL_185",
    "bit_ranges": [
      {
        "name": "ZQCS_F2",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Number of cycles needed for a ZQCS command for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "ZQCL_F2",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Number of cycles needed for a ZQCL command for frequency copy 2.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xb9"
  },
  {
    "name": "DENALI_CTL_186",
    "bit_ranges": [
      {
        "name": "ZQ_SW_REQ_START_LATCH_MAP",
        "bits": "25:24",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Specifies which chip selects will simultaneously receive a ZQ start or latch command once the ZQ_REQ parameter is written with a ZQ Start or ZQ Latch command.",
        "access": "RW"
      },
      {
        "name": "TZQLAT_F2",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Holds the DRAM ZQLAT value for frequency copy 2 in cycles.",
        "access": "RW"
      },
      {
        "name": "TZQCAL_F2",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Holds the DRAM ZQCAL value for frequency copy 2 in cycles.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xba"
  },
  {
    "name": "DENALI_CTL_187",
    "bit_ranges": [
      {
        "name": "ZQRESET_F0",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Number of cycles needed for a ZQRESET command for frequency copy 0.",
        "access": "RW"
      },
      {
        "name": "ZQ_REQ_PENDING",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates that a ZQ command is currently in progress or waiting to run. Value of 1 indicates command in progress or waiting to run. When this is asserted, no writes to ZQ_REQ should occur.",
        "access": "RD"
      },
      {
        "name": "ZQ_REQ",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "User request to initiate a ZQ calibration. Program to 0x1 for ZQ Short (ZQCS), program to 0x2 for ZQ Long (ZQCL), program to 0x3 for ZQ Start, program to 0x4 for ZQ Initialization (ZQINIT), program to 0x5 for ZQ Latch, or program to 0x8 for ZQ Reset. Clearing to 0x0 will not trigger any ZQ command. This parameter should only be written when the ZQ_REQ_PENDING parameter is cleared to 0.",
        "access": "WR"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xbb"
  },
  {
    "name": "DENALI_CTL_188",
    "bit_ranges": [
      {
        "name": "ZQRESET_F2",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Number of cycles needed for a ZQRESET command for frequency copy 2.",
        "access": "RW"
      },
      {
        "name": "ZQRESET_F1",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Number of cycles needed for a ZQRESET command for frequency copy 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xbc"
  },
  {
    "name": "DENALI_CTL_189",
    "bit_ranges": [
      {
        "name": "ZQ_CAL_LATCH_MAP_0",
        "bits": "25:24",
        "default": "0x1",
        "range": "0x0-0x3",
        "description": "Defines which chip select(s) will receive ZQ calibration latch commands simultaneously on iteration 0 of the ZQ LATCH initialization and periodic command sequences. Clear to all zeros for no ZQ LATCH commands.",
        "access": "RW_D"
      },
      {
        "name": "ZQ_CAL_START_MAP_0",
        "bits": "17:16",
        "default": "0x1",
        "range": "0x0-0x3",
        "description": "Defines which chip select(s) will receive ZQ calibration start commands simultaneously on iteration 0 of the ZQ START initialization and periodic command sequences. Clear to all zeros for no ZQ START commands.",
        "access": "RW_D"
      },
      {
        "name": "ZQCS_ROTATE",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "For non-LPDDR4 memories, selects whether a ZQCS command will calibrate just one chip select or all chip selects. When rotation is off, all chip selects will be calibrated, requiring a longer time frame, but ZQ calibration will need to be performed less frequently. Set to 1 for rotating CS. For LPDDR4 memories, this parameter is ignored.",
        "access": "RW"
      },
      {
        "name": "NO_ZQ_INIT",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Disable ZQ operations during initialization. Set to 1 to disable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xbd"
  },
  {
    "name": "DENALI_CTL_190",
    "bit_ranges": [
      {
        "name": "ROW_DIFF",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Difference between number of address pins available and number being used.",
        "access": "RW"
      },
      {
        "name": "BANK_DIFF",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Encoded number of banks on the DRAM(s).",
        "access": "RW"
      },
      {
        "name": "ZQ_CAL_LATCH_MAP_1",
        "bits": "9:8",
        "default": "0x2",
        "range": "0x0-0x3",
        "description": "Defines which chip select(s) will receive ZQ calibration latch commands simultaneously on iteration 1 of the ZQ LATCH initialization and periodic command sequences. Clear to all zeros for no ZQ LATCH commands.",
        "access": "RW_D"
      },
      {
        "name": "ZQ_CAL_START_MAP_1",
        "bits": "1:0",
        "default": "0x2",
        "range": "0x0-0x3",
        "description": "Defines which chip select(s) will receive ZQ calibration start commands simultaneously on iteration 1 of the ZQ START initialization and periodic command sequences. Clear to all zeros for no ZQ START commands.",
        "access": "RW_D"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xbe"
  },
  {
    "name": "DENALI_CTL_191",
    "bit_ranges": [
      {
        "name": "APREBIT",
        "bits": "27:24",
        "default": "0xa",
        "range": "0x0-0xf",
        "description": "Location of the auto pre-charge bit in the DRAM address.",
        "access": "RW_D"
      },
      {
        "name": "BANK_ADDR_INTLV_EN",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables the capability to interleave the bank address within the row address bits. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "BANK_START_BIT",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Defines the LSbit of the bank address within the page of the user address when the BANK_ADDR_INTLV_EN parameter is set.",
        "access": "RW"
      },
      {
        "name": "COL_DIFF",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Difference between number of column pins available and number being used.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xbf"
  },
  {
    "name": "DENALI_CTL_192",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "ADDR_CMP_EN",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable address collision detection as a rule for command queue placement. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "COMMAND_AGE_COUNT",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Initial value of individual command aging counters for command aging.",
        "access": "RW"
      },
      {
        "name": "AGE_COUNT",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Initial value of master aging-rate counter for command aging.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xc0"
  },
  {
    "name": "DENALI_CTL_193",
    "bit_ranges": [
      {
        "name": "RW_SAME_EN",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable read/write grouping as a rule for command queue placement. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "PRIORITY_EN",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable priority as a rule for command queue placement. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "PLACEMENT_EN",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable placement logic for command queue. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "BANK_SPLIT_EN",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable bank splitting as a rule for command queue placement. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xc1"
  },
  {
    "name": "DENALI_CTL_194",
    "bit_ranges": [
      {
        "name": "DISABLE_RW_GROUP_W_BNK_CONFLICT",
        "bits": "25:24",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Disables placement to read/write group when grouping creates a bank collision. Bit (0) controls placement next to bank conflict command and bit (1) controls placement 2 away from bank conflict command. Set each bit to 1 to disable.",
        "access": "RW"
      },
      {
        "name": "W2R_SPLIT_EN",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable splitting of commands to the same chip select from a write to a read command as a rule for command queue placement.",
        "access": "RW"
      },
      {
        "name": "CS_SAME_EN",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable chip select grouping when read/write grouping as a rule for command queue placement. This is only valid when the RW_SAME_EN parameter is set. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "RW_SAME_PAGE_EN",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable page grouping when read/ write grouping as a rule for command queue placement. This is only valid when the RW_SAME_EN parameter is set. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xc2"
  },
  {
    "name": "DENALI_CTL_195",
    "bit_ranges": [
      {
        "name": "INHIBIT_DRAM_CMD",
        "bits": "25:24",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Inhibit command types from being executed from the command queue. Clear to 0 to enable any command, program to 1 to inhibit read/write and bank commands, program to 2 to inhibit MRR and peripheral MRR commands, or program to 3 to inhibit MRR and read/write commands.",
        "access": "RW"
      },
      {
        "name": "DISABLE_RD_INTERLEAVE",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Disable read data interleaving for commands from the same port, regardless of the requestor ID.",
        "access": "RW"
      },
      {
        "name": "SWAP_EN",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable command swapping logic in execution unit. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "NUM_Q_ENTRIES_ACT_DISABLE",
        "bits": "2:0",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Number of queue entries in which ACT requests will be disabled. Setting to X will disable ACT requests from the X entries lowest in the command queue.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xc3"
  },
  {
    "name": "DENALI_CTL_196",
    "bit_ranges": [
      {
        "name": "BIG_ENDIAN_EN",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Set byte ordering as little endian or big endian. Set to 1 for big endian.",
        "access": "RW"
      },
      {
        "name": "REDUC",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable the half datapath feature of the controller. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "BURST_ON_FLY_BIT",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Identifies the burst-on-fly bit in the memory mode registers.",
        "access": "RW"
      },
      {
        "name": "CS_MAP",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Defines which chip selects are active.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xc4"
  },
  {
    "name": "DENALI_CTL_197",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "MEMDATA_RATIO_0",
        "bits": "2:0",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Defines the ratio of the DRAM device size on chip select 0 to the memory data width. Program with the log2 ratio of the memory data width to the device data width.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xc5"
  },
  {
    "name": "DENALI_CTL_198",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "MEMDATA_RATIO_1",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Defines the ratio of the DRAM device size on chip select 1 to the memory data width. Program with the log2 ratio of the memory data width to the device data width.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xc6"
  },
  {
    "name": "DENALI_CTL_199",
    "bit_ranges": [
      {
        "name": "IN_ORDER_ACCEPT",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Forces the controller to accept commands in the order in which they are placed in the command queue.",
        "access": "RW"
      },
      {
        "name": "Q_FULLNESS",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Quantity that determines command queue full.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xc7"
  },
  {
    "name": "DENALI_CTL_200",
    "bit_ranges": [
      {
        "name": "PREAMBLE_SUPPORT",
        "bits": "25:24",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Selection of one or two cycle preamble for read and write burst transfers.",
        "access": "RW"
      },
      {
        "name": "CTRLUPD_REQ_PER_AREF_EN",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable an automatic controller- initiated update (dfi_ctrlupd_req) after every refresh. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "CTRLUPD_REQ",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Assert the DFI controller-initiated update request signal dfi_ctrlupd_req. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "CONTROLLER_BUSY",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicator that the controller is processing a command. Evaluates all ports for outstanding transactions. Value of 1 indicates controller busy.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xc8"
  },
  {
    "name": "DENALI_CTL_201",
    "bit_ranges": [
      {
        "name": "DFI_ERROR",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Indicates that the DFI error flag has been asserted.",
        "access": "RD"
      },
      {
        "name": "RD_DBI_EN",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables controller support of DRAM DBI feature for read data with DDR4 devices. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "WR_DBI_EN",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables controller support of DRAM DBI feature for write data with DDR4 devices. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "RD_PREAMBLE_TRAINING_EN",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable read preamble training during gate training. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xc9"
  },
  {
    "name": "DENALI_CTL_202",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW+"
      },
      {
        "name": "DFI_ERROR_INFO",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "Holds the encoded DFI error type associated with the DFI_ERROR parameter assertion.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xca"
  },
  {
    "name": "DENALI_CTL_203",
    "bit_ranges": [
      {
        "name": "INT_STATUS [31:0]",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Status of interrupt features in the controller.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xcb"
  },
  {
    "name": "DENALI_CTL_204",
    "bit_ranges": [
      {
        "name": "INT_STATUS [33:32]",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Status of interrupt features in the controller.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xcc"
  },
  {
    "name": "DENALI_CTL_205",
    "bit_ranges": [
      {
        "name": "INT_ACK [31:0]",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Clear mask of the INT_STATUS parameter.",
        "access": "WR"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xcd"
  },
  {
    "name": "DENALI_CTL_206",
    "bit_ranges": [
      {
        "name": "INT_ACK [32]",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Clear mask of the INT_STATUS parameter.",
        "access": "WR"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xce"
  },
  {
    "name": "DENALI_CTL_207",
    "bit_ranges": [
      {
        "name": "INT_MASK [31:0]",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Mask for the controller_int signal from the INT_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xcf"
  },
  {
    "name": "DENALI_CTL_208",
    "bit_ranges": [
      {
        "name": "INT_MASK [33:32]",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Mask for the controller_int signal from the INT_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xd0"
  },
  {
    "name": "DENALI_CTL_209",
    "bit_ranges": [
      {
        "name": "OUT_OF_RANGE_ADDR [31:0]",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Address of command that caused an out-of-range interrupt.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xd1"
  },
  {
    "name": "DENALI_CTL_210",
    "bit_ranges": [
      {
        "name": "OUT_OF_RANGE_TYPE",
        "bits": "30:24",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Type of command that caused an out-of-range interrupt.",
        "access": "RD"
      },
      {
        "name": "OUT_OF_RANGE_LENGTH",
        "bits": "17:8",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Length of command that caused an out-of-range interrupt.",
        "access": "RD"
      },
      {
        "name": "OUT_OF_RANGE_ADDR [33:32]",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Address of command that caused an out-of-range interrupt.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xd2"
  },
  {
    "name": "DENALI_CTL_211",
    "bit_ranges": [
      {
        "name": "ODT_RD_MAP_CS1",
        "bits": "25:24",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Determines which chip(s) will have termination when a read occurs on chip select 1. Set bit X to enable termination on csX when cs1 is performing a read.",
        "access": "RW"
      },
      {
        "name": "ODT_WR_MAP_CS0",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Determines which chip(s) will have termination when a write occurs on chip select 0. Set bit X to enable termination on csX when cs0 is performing a write.",
        "access": "RW"
      },
      {
        "name": "ODT_RD_MAP_CS0",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Determines which chip(s) will have termination when a read occurs on chip select 0. Set bit X to enable termination on csX when cs0 is performing a read.",
        "access": "RW"
      },
      {
        "name": "OUT_OF_RANGE_SOURCE_ID",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Source ID of command that caused an out-of-range interrupt.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xd3"
  },
  {
    "name": "DENALI_CTL_212",
    "bit_ranges": [
      {
        "name": "TODTL_2CMD_F2",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the DRAM delay from an ODT de-assertion to the next non- write, non-read command.",
        "access": "RW"
      },
      {
        "name": "TODTL_2CMD_F1",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the DRAM delay from an ODT de-assertion to the next non- write, non-read command.",
        "access": "RW"
      },
      {
        "name": "TODTL_2CMD_F0",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the DRAM delay from an ODT de-assertion to the next non- write, non-read command.",
        "access": "RW"
      },
      {
        "name": "ODT_WR_MAP_CS1",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Determines which chip(s) will have termination when a write occurs on chip select 1. Set bit X to enable termination on csX when cs1 is performing a write.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xd4"
  },
  {
    "name": "DENALI_CTL_213",
    "bit_ranges": [
      {
        "name": "ODT_EN_F1",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable support of DRAM ODT. When enabled, controller will assert and de-assert ODT output to DRAM as needed.",
        "access": "RW"
      },
      {
        "name": "ODT_EN_F0",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable support of DRAM ODT. When enabled, controller will assert and de-assert ODT output to DRAM as needed.",
        "access": "RW"
      },
      {
        "name": "TODTH_RD",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DRAM minimum ODT high time after an ODT assertion for a read command.",
        "access": "RW"
      },
      {
        "name": "TODTH_WR",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DRAM minimum ODT high time after an ODT assertion for a write command.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xd5"
  },
  {
    "name": "DENALI_CTL_214",
    "bit_ranges": [
      {
        "name": "WR_TO_ODTH_F1",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Defines the delay from a write command to ODT assertion.",
        "access": "RW"
      },
      {
        "name": "WR_TO_ODTH_F0",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Defines the delay from a write command to ODT assertion.",
        "access": "RW"
      },
      {
        "name": "EN_ODT_ASSERT_EXCEPT_RD",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable controller to assert ODT at all times except during reads. Assumes single ODT pin connected. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "ODT_EN_F2",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable support of DRAM ODT. When enabled, controller will assert and de-assert ODT output to DRAM as needed.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xd6"
  },
  {
    "name": "DENALI_CTL_215",
    "bit_ranges": [
      {
        "name": "RD_TO_ODTH_F2",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Defines the delay from a read command to ODT assertion.",
        "access": "RW"
      },
      {
        "name": "RD_TO_ODTH_F1",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Defines the delay from a read command to ODT assertion.",
        "access": "RW"
      },
      {
        "name": "RD_TO_ODTH_F0",
        "bits": "13:8",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Defines the delay from a read command to ODT assertion.",
        "access": "RW"
      },
      {
        "name": "WR_TO_ODTH_F2",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Defines the delay from a write command to ODT assertion.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xd7"
  },
  {
    "name": "DENALI_CTL_216",
    "bit_ranges": [
      {
        "name": "R2R_DIFFCS_DLY_F0",
        "bits": "28:24",
        "default": "0x01",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between reads to different chip selects. Allowed programming dependent on memory system.",
        "access": "RW_D"
      },
      {
        "name": "RW2MRW_DLY_F2",
        "bits": "19:16",
        "default": "0x8",
        "range": "0x0-0xf",
        "description": "Additional delay to insert between read or write and mode_reg_write. Allowed programming dependent on memory system.",
        "access": "RW_D"
      },
      {
        "name": "RW2MRW_DLY_F1",
        "bits": "11:8",
        "default": "0x8",
        "range": "0x0-0xf",
        "description": "Additional delay to insert between read or write and mode_reg_write. Allowed programming dependent on memory system.",
        "access": "RW_D"
      },
      {
        "name": "RW2MRW_DLY_F0",
        "bits": "3:0",
        "default": "0x8",
        "range": "0x0-0xf",
        "description": "Additional delay to insert between read or write and mode_reg_write. Allowed programming dependent on memory system.",
        "access": "RW_D"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xd8"
  },
  {
    "name": "DENALI_CTL_217",
    "bit_ranges": [
      {
        "name": "R2R_DIFFCS_DLY_F1",
        "bits": "28:24",
        "default": "0x01",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between reads to different chip selects. Allowed programming dependent on memory system.",
        "access": "RW_D"
      },
      {
        "name": "W2W_DIFFCS_DLY_F0",
        "bits": "20:16",
        "default": "0x01",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between writes to different chip selects. Program to a non-zero value.",
        "access": "RW_D"
      },
      {
        "name": "W2R_DIFFCS_DLY_F0",
        "bits": "12:8",
        "default": "0x01",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between writes and reads to different chip selects. Allowed programming dependent on memory system.",
        "access": "RW_D"
      },
      {
        "name": "R2W_DIFFCS_DLY_F0",
        "bits": "4:0",
        "default": "0x01",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between reads and writes to different chip selects. Program to a non-zero value.",
        "access": "RW_D"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xd9"
  },
  {
    "name": "DENALI_CTL_218",
    "bit_ranges": [
      {
        "name": "R2R_DIFFCS_DLY_F2",
        "bits": "28:24",
        "default": "0x01",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between reads to different chip selects. Allowed programming dependent on memory system.",
        "access": "RW_D"
      },
      {
        "name": "W2W_DIFFCS_DLY_F1",
        "bits": "20:16",
        "default": "0x01",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between writes to different chip selects. Program to a non-zero value.",
        "access": "RW_D"
      },
      {
        "name": "W2R_DIFFCS_DLY_F1",
        "bits": "12:8",
        "default": "0x01",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between writes and reads to different chip selects. Allowed programming dependent on memory system.",
        "access": "RW_D"
      },
      {
        "name": "R2W_DIFFCS_DLY_F1",
        "bits": "4:0",
        "default": "0x01",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between reads and writes to different chip selects. Program to a non-zero value.",
        "access": "RW_D"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xda"
  },
  {
    "name": "DENALI_CTL_219",
    "bit_ranges": [
      {
        "name": "R2R_SAMECS_DLY",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between two reads to the same chip select. Any value including 0x0 supported.",
        "access": "RW"
      },
      {
        "name": "W2W_DIFFCS_DLY_F2",
        "bits": "20:16",
        "default": "0x01",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between writes to different chip selects. Program to a non-zero value.",
        "access": "RW_D"
      },
      {
        "name": "W2R_DIFFCS_DLY_F2",
        "bits": "12:8",
        "default": "0x01",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between writes and reads to different chip selects. Allowed programming dependent on memory system.",
        "access": "RW_D"
      },
      {
        "name": "R2W_DIFFCS_DLY_F2",
        "bits": "4:0",
        "default": "0x01",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between reads and writes to different chip selects. Program to a non-zero value.",
        "access": "RW_D"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xdb"
  },
  {
    "name": "DENALI_CTL_220",
    "bit_ranges": [
      {
        "name": "W2R_SAMECS_DLY",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between writes and reads to the same chip select.",
        "access": "RW"
      },
      {
        "name": "R2W_SAMECS_DLY_F2",
        "bits": "20:16",
        "default": "0x02",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between reads and writes to the same chip select. Program to a non-zero value.",
        "access": "RW_D"
      },
      {
        "name": "R2W_SAMECS_DLY_F1",
        "bits": "12:8",
        "default": "0x02",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between reads and writes to the same chip select. Program to a non-zero value.",
        "access": "RW_D"
      },
      {
        "name": "R2W_SAMECS_DLY_F0",
        "bits": "4:0",
        "default": "0x02",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between reads and writes to the same chip select. Program to a non-zero value.",
        "access": "RW_D"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xdc"
  },
  {
    "name": "DENALI_CTL_221",
    "bit_ranges": [
      {
        "name": "TDQSCK_MAX_F1",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Additional delay needed for tDQSCK.",
        "access": "RW"
      },
      {
        "name": "TDQSCK_MIN_F0",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Additional delay needed for tDQSCK.",
        "access": "RW"
      },
      {
        "name": "TDQSCK_MAX_F0",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Additional delay needed for tDQSCK.",
        "access": "RW"
      },
      {
        "name": "W2W_SAMECS_DLY",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Additional delay to insert between two writes to the same chip select. Any value including 0x0 supported.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xdd"
  },
  {
    "name": "DENALI_CTL_222",
    "bit_ranges": [
      {
        "name": "SW_LEVELING_MODE",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Defines the leveling operation for software leveling. Clear to 0 for none, program to 1 for write leveling, program to 2 for data eye training, or program to 3 for gate training.",
        "access": "RW"
      },
      {
        "name": "TDQSCK_MIN_F2",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Additional delay needed for tDQSCK.",
        "access": "RW"
      },
      {
        "name": "TDQSCK_MAX_F2",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Additional delay needed for tDQSCK.",
        "access": "RW"
      },
      {
        "name": "TDQSCK_MIN_F1",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Additional delay needed for tDQSCK.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xde"
  },
  {
    "name": "DENALI_CTL_223",
    "bit_ranges": [
      {
        "name": "SWLVL_OP_DONE",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Signals that software leveling is currently in progress. Value of 1 indicates operation complete.",
        "access": "RD"
      },
      {
        "name": "SWLVL_EXIT",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "User request to exit software leveling. Set to 1 to exit.",
        "access": "WR"
      },
      {
        "name": "SWLVL_START",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "User request to initiate software leveling of type in the SW_LEVELING_MODE parameter. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "SWLVL_LOAD",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "User request to load delays and execute software leveling. Set to 1 to trigger.",
        "access": "WR"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xdf"
  },
  {
    "name": "DENALI_CTL_224",
    "bit_ranges": [
      {
        "name": "SWLVL_RESP_3",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Leveling response for data slice 3.",
        "access": "RD"
      },
      {
        "name": "SWLVL_RESP_2",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Leveling response for data slice 2.",
        "access": "RD"
      },
      {
        "name": "SWLVL_RESP_1",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Leveling response for data slice 1.",
        "access": "RD"
      },
      {
        "name": "SWLVL_RESP_0",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Leveling response for data slice 0.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xe0"
  },
  {
    "name": "DENALI_CTL_225",
    "bit_ranges": [
      {
        "name": "WLDQSEN",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Delay from issuing MRS to first DQS strobe for write leveling.",
        "access": "RW"
      },
      {
        "name": "WRLVL_CS",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Specifies the target chip select for the write leveling operation initiated through the WRLVL_REQ parameter.",
        "access": "RW"
      },
      {
        "name": "WRLVL_REQ",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "User request to initiate write leveling. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHYUPD_APPEND_EN",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Specifies if a PHY update will be run prior to completing a training sequence. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xe1"
  },
  {
    "name": "DENALI_CTL_226",
    "bit_ranges": [
      {
        "name": "WRLVL_PERIODIC",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables the use of the dfi_lvl_periodic signal during write leveling. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "DFI_PHY_WRLVL_MODE",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Specifies the PHY support for DFI write leveling. Set to 1 for supported.",
        "access": "RW"
      },
      {
        "name": "WRLVL_EN",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable the MC write leveling module. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "WLMRD",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Delay from issuing MRS to first write leveling strobe.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xe2"
  },
  {
    "name": "DENALI_CTL_227",
    "bit_ranges": [
      {
        "name": "WRLVL_ROTATE",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables rotational CS for interval write leveling. Set to 1 for rotating CS.",
        "access": "RW"
      },
      {
        "name": "WRLVL_AREF_EN",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables refreshes and other non- data commands to execute in the middle of write leveling. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "WRLVL_RESP_MASK",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Mask for the dfi_wrlvl_resp signal during write leveling.",
        "access": "RW"
      },
      {
        "name": "WRLVL_ON_SREF_EXIT",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables automatic write leveling on a self-refresh exit. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xe3"
  },
  {
    "name": "DENALI_CTL_228",
    "bit_ranges": [
      {
        "name": "WRLVL_NORM_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Write leveling normal threshold number of long counts until the normal priority request is asserted.",
        "access": "RW"
      },
      {
        "name": "WRLVL_ERROR_STATUS",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Holds the error associated with the write level error interrupt. Bit (0) set indicates a TDFI_WRLVL_MAX parameter violation and bit (1) set indicates a TDFI_WRLVL_RESP parameter violation.",
        "access": "RD"
      },
      {
        "name": "WRLVL_CS_MAP",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Defines the chip select map for write leveling operations. Bit (0) controls cs0, bit (1) controls cs1, etc. Set each bit to 1 to enable chip for write leveling.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xe4"
  },
  {
    "name": "DENALI_CTL_229",
    "bit_ranges": [
      {
        "name": "WRLVL_TIMEOUT_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Write leveling timeout number of long counts until the timeout is asserted.",
        "access": "RW"
      },
      {
        "name": "WRLVL_HIGH_THRESHOLD_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Write leveling high threshold number of long counts until the high priority request is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xe5"
  },
  {
    "name": "DENALI_CTL_230",
    "bit_ranges": [
      {
        "name": "WRLVL_DFI_PROMOTE_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Write leveling promotion number of long counts until the high priority request is asserted. Applies to DFI commands.",
        "access": "RW"
      },
      {
        "name": "WRLVL_SW_PROMOTE_THRESHOLD_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Write leveling promotion number of long counts until the high priority request is asserted. Applies to SW commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xe6"
  },
  {
    "name": "DENALI_CTL_231",
    "bit_ranges": [
      {
        "name": "WRLVL_HIGH_THRESHOLD_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Write leveling high threshold number of long counts until the high priority request is asserted.",
        "access": "RW"
      },
      {
        "name": "WRLVL_NORM_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Write leveling normal threshold number of long counts until the normal priority request is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xe7"
  },
  {
    "name": "DENALI_CTL_232",
    "bit_ranges": [
      {
        "name": "WRLVL_SW_PROMOTE_THRESHOLD_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Write leveling promotion number of long counts until the high priority request is asserted. Applies to SW commands.",
        "access": "RW"
      },
      {
        "name": "WRLVL_TIMEOUT_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Write leveling timeout number of long counts until the timeout is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xe8"
  },
  {
    "name": "DENALI_CTL_233",
    "bit_ranges": [
      {
        "name": "WRLVL_NORM_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Write leveling normal threshold number of long counts until the normal priority request is asserted.",
        "access": "RW"
      },
      {
        "name": "WRLVL_DFI_PROMOTE_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Write leveling promotion number of long counts until the high priority request is asserted. Applies to DFI commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xe9"
  },
  {
    "name": "DENALI_CTL_234",
    "bit_ranges": [
      {
        "name": "WRLVL_TIMEOUT_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Write leveling timeout number of long counts until the timeout is asserted.",
        "access": "RW"
      },
      {
        "name": "WRLVL_HIGH_THRESHOLD_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Write leveling high threshold number of long counts until the high priority request is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xea"
  },
  {
    "name": "DENALI_CTL_235",
    "bit_ranges": [
      {
        "name": "WRLVL_DFI_PROMOTE_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Write leveling promotion number of long counts until the high priority request is asserted. Applies to DFI commands.",
        "access": "RW"
      },
      {
        "name": "WRLVL_SW_PROMOTE_THRESHOLD_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Write leveling promotion number of long counts until the high priority request is asserted. Applies to SW commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xeb"
  },
  {
    "name": "DENALI_CTL_236",
    "bit_ranges": [
      {
        "name": "RDLVL_SEQ_EN",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Specifies the pattern, format and MPR for data eye training.",
        "access": "RW"
      },
      {
        "name": "RDLVL_CS",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Specifies the target chip select for the data eye training operation initiated through the RDLVL_REQ parameter or the gate training operation initiated through the RDLVL_GATE_REQ parameter.",
        "access": "RW"
      },
      {
        "name": "RDLVL_GATE_REQ",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "User request to initiate gate training. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "RDLVL_REQ",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "User request to initiate data eye training. Set to 1 to trigger.",
        "access": "WR"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xec"
  },
  {
    "name": "DENALI_CTL_237",
    "bit_ranges": [
      {
        "name": "RDLVL_PERIODIC",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables the use of the dfi_lvl_periodic signal during data eye training. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "DFI_PHY_RDLVL_GATE_MODE",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Specifies the PHY support for DFI gate training. Set to 1 for supported.",
        "access": "RW"
      },
      {
        "name": "DFI_PHY_RDLVL_MODE",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Specifies the PHY support for DFI data eye training. Set to 1 for supported.",
        "access": "RW"
      },
      {
        "name": "RDLVL_GATE_SEQ_EN",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Specifies the pattern, format and MPR for gate training.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xed"
  },
  {
    "name": "DENALI_CTL_238",
    "bit_ranges": [
      {
        "name": "RDLVL_AREF_EN",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables refreshes and other non- data commands to execute in the middle of data eye training. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "RDLVL_GATE_ON_SREF_EXIT",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables automatic gate training on a self-refresh exit. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "RDLVL_GATE_PERIODIC",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables the use of the dfi_lvl_periodic signal during gate training. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "RDLVL_ON_SREF_EXIT",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables automatic data eye training on a self-refresh exit. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xee"
  },
  {
    "name": "DENALI_CTL_239",
    "bit_ranges": [
      {
        "name": "RDLVL_GATE_ROTATE",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables rotational CS for interval gate training. Set to 1 for rotating CS.",
        "access": "RW"
      },
      {
        "name": "RDLVL_ROTATE",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables rotational CS for interval data eye training. Set to 1 for rotating CS.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "RDLVL_GATE_AREF_EN",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables refreshes and other non- data commands to execute in the middle of gate training. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xef"
  },
  {
    "name": "DENALI_CTL_240",
    "bit_ranges": [
      {
        "name": "RDLVL_NORM_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Read leveling normal threshold number of long counts until the normal priority request is asserted.",
        "access": "RW"
      },
      {
        "name": "RDLVL_GATE_CS_MAP",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Defines the chip select map for gate training operations. Bit (0) controls cs0, bit (1) controls cs1, etc. Set each bit to 1 to enable chip for gate training.",
        "access": "RW"
      },
      {
        "name": "RDLVL_CS_MAP",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Defines the chip select map for data eye training operations. Bit (0) controls cs0, bit (1) controls cs1, etc. Set each bit to 1 to enable chip for data eye training.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xf0"
  },
  {
    "name": "DENALI_CTL_241",
    "bit_ranges": [
      {
        "name": "RDLVL_TIMEOUT_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Read leveling timeout number of long counts until the timeout is asserted.",
        "access": "RW"
      },
      {
        "name": "RDLVL_HIGH_THRESHOLD_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Read leveling high threshold number of long counts until the high priority request is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xf1"
  },
  {
    "name": "DENALI_CTL_242",
    "bit_ranges": [
      {
        "name": "RDLVL_DFI_PROMOTE_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Read leveling promotion number of long counts until the high priority request is asserted. Applies to DFI commands.",
        "access": "RW"
      },
      {
        "name": "RDLVL_SW_PROMOTE_THRESHOLD_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Read leveling promotion number of long counts until the high priority request is asserted. Applies to SW commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xf2"
  },
  {
    "name": "DENALI_CTL_243",
    "bit_ranges": [
      {
        "name": "RDLVL_GATE_HIGH_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Gate training high threshold number of long counts until the high priority request is asserted.",
        "access": "RW"
      },
      {
        "name": "RDLVL_GATE_NORM_THRESHOLD_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Gate training normal threshold number of long counts until the normal priority request is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xf3"
  },
  {
    "name": "DENALI_CTL_244",
    "bit_ranges": [
      {
        "name": "RDLVL_GATE_SW_PROMOTE_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Gate training promotion number of long counts until the high priority request is asserted. Applies to SW commands.",
        "access": "RW"
      },
      {
        "name": "RDLVL_GATE_TIMEOUT_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Gate training timeout number of long counts until the timeout is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xf4"
  },
  {
    "name": "DENALI_CTL_245",
    "bit_ranges": [
      {
        "name": "RDLVL_NORM_THRESHOLD_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Read leveling normal threshold number of long counts until the normal priority request is asserted.",
        "access": "RW"
      },
      {
        "name": "RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Gate training promotion number of long counts until the high priority request is asserted. Applies to DFI commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xf5"
  },
  {
    "name": "DENALI_CTL_246",
    "bit_ranges": [
      {
        "name": "RDLVL_TIMEOUT_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Read leveling timeout number of long counts until the timeout is asserted.",
        "access": "RW"
      },
      {
        "name": "RDLVL_HIGH_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Read leveling high threshold number of long counts until the high priority request is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xf6"
  },
  {
    "name": "DENALI_CTL_247",
    "bit_ranges": [
      {
        "name": "RDLVL_DFI_PROMOTE_THRESHOLD_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Read leveling promotion number of long counts until the high priority request is asserted. Applies to DFI commands.",
        "access": "RW"
      },
      {
        "name": "RDLVL_SW_PROMOTE_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Read leveling promotion number of long counts until the high priority request is asserted. Applies to SW commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xf7"
  },
  {
    "name": "DENALI_CTL_248",
    "bit_ranges": [
      {
        "name": "RDLVL_GATE_HIGH_THRESHOLD_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Gate training high threshold number of long counts until the high priority request is asserted.",
        "access": "RW"
      },
      {
        "name": "RDLVL_GATE_NORM_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Gate training normal threshold number of long counts until the normal priority request is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xf8"
  },
  {
    "name": "DENALI_CTL_249",
    "bit_ranges": [
      {
        "name": "RDLVL_GATE_SW_PROMOTE_THRESHOLD_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Gate training promotion number of long counts until the high priority request is asserted. Applies to SW commands.",
        "access": "RW"
      },
      {
        "name": "RDLVL_GATE_TIMEOUT_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Gate training timeout number of long counts until the timeout is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xf9"
  },
  {
    "name": "DENALI_CTL_250",
    "bit_ranges": [
      {
        "name": "RDLVL_NORM_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Read leveling normal threshold number of long counts until the normal priority request is asserted.",
        "access": "RW"
      },
      {
        "name": "RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Gate training promotion number of long counts until the high priority request is asserted. Applies to DFI commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xfa"
  },
  {
    "name": "DENALI_CTL_251",
    "bit_ranges": [
      {
        "name": "RDLVL_TIMEOUT_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Read leveling timeout number of long counts until the timeout is asserted.",
        "access": "RW"
      },
      {
        "name": "RDLVL_HIGH_THRESHOLD_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Read leveling high threshold number of long counts until the high priority request is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xfb"
  },
  {
    "name": "DENALI_CTL_252",
    "bit_ranges": [
      {
        "name": "RDLVL_DFI_PROMOTE_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Read leveling promotion number of long counts until the high priority request is asserted. Applies to DFI commands.",
        "access": "RW"
      },
      {
        "name": "RDLVL_SW_PROMOTE_THRESHOLD_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Read leveling promotion number of long counts until the high priority request is asserted. Applies to SW commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xfc"
  },
  {
    "name": "DENALI_CTL_253",
    "bit_ranges": [
      {
        "name": "RDLVL_GATE_HIGH_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Gate training high threshold number of long counts until the high priority request is asserted.",
        "access": "RW"
      },
      {
        "name": "RDLVL_GATE_NORM_THRESHOLD_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Gate training normal threshold number of long counts until the normal priority request is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xfd"
  },
  {
    "name": "DENALI_CTL_254",
    "bit_ranges": [
      {
        "name": "RDLVL_GATE_SW_PROMOTE_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Gate training promotion number of long counts until the high priority request is asserted. Applies to SW commands.",
        "access": "RW"
      },
      {
        "name": "RDLVL_GATE_TIMEOUT_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Gate training timeout number of long counts until the timeout is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xfe"
  },
  {
    "name": "DENALI_CTL_255",
    "bit_ranges": [
      {
        "name": "CALVL_CS",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Specifies the target chip select for the CA training operation initiated through the CALVL_REQ parameter.",
        "access": "RW"
      },
      {
        "name": "CALVL_REQ",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "User request to initiate CA training. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "RDLVL_GATE_DFI_PROMOTE_THRESHOLD_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Gate training promotion number of long counts until the high priority request is asserted. Applies to DFI commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0xff"
  },
  {
    "name": "DENALI_CTL_256",
    "bit_ranges": [
      {
        "name": "CALVL_PAT_0",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA Training pattern 0 driven on the CA bus during a calibration command.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x100"
  },
  {
    "name": "DENALI_CTL_257",
    "bit_ranges": [
      {
        "name": "CALVL_BG_PAT_0",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA Training pattern 0 driven on the CA bus before and after a calibration command.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x101"
  },
  {
    "name": "DENALI_CTL_258",
    "bit_ranges": [
      {
        "name": "CALVL_PAT_1",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA Training pattern 1 driven on the CA bus during a calibration command.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x102"
  },
  {
    "name": "DENALI_CTL_259",
    "bit_ranges": [
      {
        "name": "CALVL_BG_PAT_1",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA Training pattern 1 driven on the CA bus before and after a calibration command.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x103"
  },
  {
    "name": "DENALI_CTL_260",
    "bit_ranges": [
      {
        "name": "CALVL_PAT_2",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA Training pattern 2 driven on the CA bus during a calibration command.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x104"
  },
  {
    "name": "DENALI_CTL_261",
    "bit_ranges": [
      {
        "name": "CALVL_BG_PAT_2",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA Training pattern 2 driven on the CA bus before and after a calibration command.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x105"
  },
  {
    "name": "DENALI_CTL_262",
    "bit_ranges": [
      {
        "name": "CALVL_PAT_3",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA Training pattern 3 driven on the CA bus during a calibration command.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x106"
  },
  {
    "name": "DENALI_CTL_263",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "CALVL_BG_PAT_3",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA Training pattern 3 driven on the CA bus before and after a calibration command.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x107"
  },
  {
    "name": "DENALI_CTL_264",
    "bit_ranges": [
      {
        "name": "CALVL_PERIODIC",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables the use of the dfi_lvl_periodic signal during CA training. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "DFI_PHY_CALVL_MODE",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Specifies the PHY support for DFI CA training. Set to 1 for supported.",
        "access": "RW"
      },
      {
        "name": "CALVL_SEQ_EN",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Specifies which CA training patterns will be used. Clear to 0 for pattern 0 only, program to 1 for patterns 0 and 1, program to 2 for patterns 0, 1 and 2, or program to 3 for all patterns.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x108"
  },
  {
    "name": "DENALI_CTL_265",
    "bit_ranges": [
      {
        "name": "CALVL_CS_MAP",
        "bits": "25:24",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Defines the chip select map for CA training operations. Bit (0) controls cs0, bit (1) controls cs1, etc. Set each bit to 1 to enable chip for CA training.",
        "access": "RW"
      },
      {
        "name": "CALVL_ROTATE",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables rotational CS for interval CA training. Set to 1 for rotating CS.",
        "access": "RW"
      },
      {
        "name": "CALVL_AREF_EN",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables refreshes and other non- data commands to execute in the middle of CA training. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "CALVL_ON_SREF_EXIT",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables automatic CA training on a self-refresh exit. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x109"
  },
  {
    "name": "DENALI_CTL_266",
    "bit_ranges": [
      {
        "name": "CALVL_HIGH_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "CA training high threshold number of long counts until the high priority request is asserted.",
        "access": "RW"
      },
      {
        "name": "CALVL_NORM_THRESHOLD_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "CA training normal threshold number of long counts until the normal priority request is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x10a"
  },
  {
    "name": "DENALI_CTL_267",
    "bit_ranges": [
      {
        "name": "CALVL_SW_PROMOTE_THRESHOLD_F0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "CA training promotion number of long counts until the high priority request is asserted. Applies to SW commands.",
        "access": "RW"
      },
      {
        "name": "CALVL_TIMEOUT_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "CA training timeout number of long counts until the timeout is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x10b"
  },
  {
    "name": "DENALI_CTL_268",
    "bit_ranges": [
      {
        "name": "CALVL_NORM_THRESHOLD_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "CA training normal threshold number of long counts until the normal priority request is asserted.",
        "access": "RW"
      },
      {
        "name": "CALVL_DFI_PROMOTE_THRESHOLD_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "CA training promotion number of long counts until the high priority request is asserted. Applies to DFI commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x10c"
  },
  {
    "name": "DENALI_CTL_269",
    "bit_ranges": [
      {
        "name": "CALVL_TIMEOUT_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "CA training timeout number of long counts until the timeout is asserted.",
        "access": "RW"
      },
      {
        "name": "CALVL_HIGH_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "CA training high threshold number of long counts until the high priority request is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x10d"
  },
  {
    "name": "DENALI_CTL_270",
    "bit_ranges": [
      {
        "name": "CALVL_DFI_PROMOTE_THRESHOLD_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "CA training promotion number of long counts until the high priority request is asserted. Applies to DFI commands.",
        "access": "RW"
      },
      {
        "name": "CALVL_SW_PROMOTE_THRESHOLD_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "CA training promotion number of long counts until the high priority request is asserted. Applies to SW commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x10e"
  },
  {
    "name": "DENALI_CTL_271",
    "bit_ranges": [
      {
        "name": "CALVL_HIGH_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "CA training high threshold number of long counts until the high priority request is asserted.",
        "access": "RW"
      },
      {
        "name": "CALVL_NORM_THRESHOLD_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "CA training normal threshold number of long counts until the normal priority request is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x10f"
  },
  {
    "name": "DENALI_CTL_272",
    "bit_ranges": [
      {
        "name": "CALVL_SW_PROMOTE_THRESHOLD_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "CA training promotion number of long counts until the high priority request is asserted. Applies to SW commands.",
        "access": "RW"
      },
      {
        "name": "CALVL_TIMEOUT_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "CA training timeout number of long counts until the timeout is asserted.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x110"
  },
  {
    "name": "DENALI_CTL_273",
    "bit_ranges": [
      {
        "name": "CKE_STATUS",
        "bits": "25:24",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Register access to cke_status signal.",
        "access": "RD"
      },
      {
        "name": "DENALI0_ALLDATAUSED_ENABLE",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables use of the ALLDATAUSED signal for DENALI port 0. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "CALVL_DFI_PROMOTE_THRESHOLD_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "CA training promotion number of long counts until the high priority request is asserted. Applies to DFI commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x111"
  },
  {
    "name": "DENALI_CTL_274",
    "bit_ranges": [
      {
        "name": "DLL_RST_ADJ_DLY",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Minimum cycles after setting master delay in DLL until the DLL reset signal dll_rst_n may be asserted. If this signal is not being used by the PHY, this parameter may be ignored.",
        "access": "RW"
      },
      {
        "name": "DLL_RST_DELAY",
        "bits": "23:8",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Minimum cycles required for DLL reset signal dll_rst_n to be held. If this signal is not being used by the PHY, this parameter may be ignored.",
        "access": "RW"
      },
      {
        "name": "MEM_RST_VALID",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Register access to mem_rst_valid signal.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x112"
  },
  {
    "name": "DENALI_CTL_275",
    "bit_ranges": [
      {
        "name": "TDFI_PHY_RDLAT_F1",
        "bits": "31:24",
        "default": "0x06",
        "range": "0x0-0xff",
        "description": "Defines the DFI tPHY_RDLAT timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_rddata_en assertion and a dfi_rddata_valid assertion.",
        "access": "RW_D"
      },
      {
        "name": "TDFI_PHY_RDLAT_F0",
        "bits": "23:16",
        "default": "0x06",
        "range": "0x0-0xff",
        "description": "Defines the DFI tPHY_RDLAT timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_rddata_en assertion and a dfi_rddata_valid assertion.",
        "access": "RW_D"
      },
      {
        "name": "UPDATE_ERROR_STATUS",
        "bits": "14:8",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Identifies the source of any DFI MC-initiated or PHY-initiated update errors. Value of 1 indicates a timing violation of the associated timing parameter.",
        "access": "RD"
      },
      {
        "name": "TDFI_PHY_WRLAT",
        "bits": "7:0",
        "default": "Calc Value",
        "range": "0x0-0xff",
        "description": "Holds the calculated DFI tPHY_WRLAT timing parameter (in DFI PHY clocks), the maximum cycles between a write command and a dfi_wrdata_en assertion.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x113"
  },
  {
    "name": "DENALI_CTL_276",
    "bit_ranges": [
      {
        "name": "TDFI_CTRLUPD_MIN",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Reports the DFI tCTRLUPD_MIN timing parameter (in DFI clocks), the minimum cycles that dfi_ctrlupd_req must be asserted.",
        "access": "RW"
      },
      {
        "name": "DRAM_CLK_DISABLE",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Set value for the dfi_dram_clk_disable signal. Bit (0) controls cs0, bit (1) controls cs1, etc. Set each bit to 1 to disable.",
        "access": "RW"
      },
      {
        "name": "TDFI_RDDATA_EN",
        "bits": "15:8",
        "default": "Calc Value",
        "range": "0x0-0xff",
        "description": "Holds the calculated DFI tRDDATA_EN timing parameter (in DFI PHY clocks), the maximum cycles between a read command and a dfi_rddata_en assertion.",
        "access": "RD"
      },
      {
        "name": "TDFI_PHY_RDLAT_F2",
        "bits": "7:0",
        "default": "0x06",
        "range": "0x0-0xff",
        "description": "Defines the DFI tPHY_RDLAT timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_rddata_en assertion and a dfi_rddata_valid assertion.",
        "access": "RW_D"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x114"
  },
  {
    "name": "DENALI_CTL_277",
    "bit_ranges": [
      {
        "name": "TDFI_CTRLUPD_MAX_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the DFI tCTRLUPD_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_ctrlupd_req can be asserted. If programmed to a non-zero, a timing violation will cause an interrupt and bit (1) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x115"
  },
  {
    "name": "DENALI_CTL_278",
    "bit_ranges": [
      {
        "name": "TDFI_PHYUPD_TYPE0_F0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tPHYUPD_TYPE0 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 0. If programmed to a non-zero, a timing violation will cause an interrupt and bit (2) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x116"
  },
  {
    "name": "DENALI_CTL_279",
    "bit_ranges": [
      {
        "name": "TDFI_PHYUPD_TYPE1_F0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tPHYUPD_TYPE1 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 1. If programmed to a non-zero, a timing violation will cause an interrupt and bit (3) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x117"
  },
  {
    "name": "DENALI_CTL_280",
    "bit_ranges": [
      {
        "name": "TDFI_PHYUPD_TYPE2_F0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tPHYUPD_TYPE2 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert afterdfi_phyupd_ack for dfi_phyupd_type 2. If programmed to a non-zero, a timing violation will cause an interrupt and bit (4) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x118"
  },
  {
    "name": "DENALI_CTL_281",
    "bit_ranges": [
      {
        "name": "TDFI_PHYUPD_TYPE3_F0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tPHYUPD_TYPE3 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 3. If programmed to a non-zero, a timing violation will cause an interrupt and bit (5) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x119"
  },
  {
    "name": "DENALI_CTL_282",
    "bit_ranges": [
      {
        "name": "TDFI_PHYUPD_RESP_F0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the DFI tPHYUPD_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phyupd_req assertion and a dfi_phyupd_ack assertion. If programmed to a non-zero, a timing violation will cause an interrupt and bit (6) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x11a"
  },
  {
    "name": "DENALI_CTL_283",
    "bit_ranges": [
      {
        "name": "TDFI_CTRLUPD_INTERVAL_F0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tCTRLUPD_INTERVAL timing parameter (in DFI clocks), the maximum cycles between dfi_ctrlupd_req assertions. If programmed to a non-zero, a timing violation will cause an interrupt and bit (0) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x11b"
  },
  {
    "name": "DENALI_CTL_284",
    "bit_ranges": [
      {
        "name": "TDFI_CTRLUPD_MAX_F1",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the DFI tCTRLUPD_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_ctrlupd_req can be asserted. If programmed to a non-zero, a timing violation will cause an interrupt and bit (1) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      },
      {
        "name": "WRLAT_ADJ_F0",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Adjustment value for PHY write timing.",
        "access": "RW"
      },
      {
        "name": "RDLAT_ADJ_F0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Adjustment value for PHY read timing.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x11c"
  },
  {
    "name": "DENALI_CTL_285",
    "bit_ranges": [
      {
        "name": "TDFI_PHYUPD_TYPE0_F1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tPHYUPD_TYPE0 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert afterdfi_phyupd_ack for dfi_phyupd_type 0. If programmed to a non-zero, a timing violation will cause an interrupt and bit (2) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x11d"
  },
  {
    "name": "DENALI_CTL_286",
    "bit_ranges": [
      {
        "name": "TDFI_PHYUPD_TYPE1_F1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tPHYUPD_TYPE1 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 1. If programmed to a non-zero, a timing violation will cause an interrupt and bit (3) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x11e"
  },
  {
    "name": "DENALI_CTL_287",
    "bit_ranges": [
      {
        "name": "TDFI_PHYUPD_TYPE2_F1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tPHYUPD_TYPE2 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 2. If programmed to a non-zero, a timing violation will cause an interrupt and bit (4) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x11f"
  },
  {
    "name": "DENALI_CTL_288",
    "bit_ranges": [
      {
        "name": "TDFI_PHYUPD_TYPE3_F1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tPHYUPD_TYPE3 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 3. If programmed to a non-zero, a timing violation will cause an interrupt and bit (5) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x120"
  },
  {
    "name": "DENALI_CTL_289",
    "bit_ranges": [
      {
        "name": "TDFI_PHYUPD_RESP_F1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the DFI tPHYUPD_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phyupd_req assertion and a dfi_phyupd_ack assertion. If programmed to a non-zero, a timing violation will cause an interrupt and bit (6) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x121"
  },
  {
    "name": "DENALI_CTL_290",
    "bit_ranges": [
      {
        "name": "TDFI_CTRLUPD_INTERVAL_F1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tCTRLUPD_INTERVAL timing parameter (in DFI clocks), the maximum cycles between dfi_ctrlupd_req assertions. If programmed to a non-zero, a timing violation will cause an interrupt and bit (0) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x122"
  },
  {
    "name": "DENALI_CTL_291",
    "bit_ranges": [
      {
        "name": "TDFI_CTRLUPD_MAX_F2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the DFI tCTRLUPD_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_ctrlupd_req can be asserted. If programmed to a non-zero, a timing violation will cause an interrupt and bit (1) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      },
      {
        "name": "WRLAT_ADJ_F1",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Adjustment value for PHY write timing.",
        "access": "RW"
      },
      {
        "name": "RDLAT_ADJ_F1",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Adjustment value for PHY read timing.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x123"
  },
  {
    "name": "DENALI_CTL_292",
    "bit_ranges": [
      {
        "name": "TDFI_PHYUPD_TYPE0_F2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tPHYUPD_TYPE0 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 0. If programmed to a non-zero, a timing violation will cause an interrupt and bit (2) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x124"
  },
  {
    "name": "DENALI_CTL_293",
    "bit_ranges": [
      {
        "name": "TDFI_PHYUPD_TYPE1_F2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tPHYUPD_TYPE1 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 1. If programmed to a non-zero, a timing violation will cause an interrupt and bit (3) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x125"
  },
  {
    "name": "DENALI_CTL_294",
    "bit_ranges": [
      {
        "name": "TDFI_PHYUPD_TYPE2_F2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tPHYUPD_TYPE2 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 2. If programmed to a non-zero, a timing violation will cause an interrupt and bit (4) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x126"
  },
  {
    "name": "DENALI_CTL_295",
    "bit_ranges": [
      {
        "name": "TDFI_PHYUPD_TYPE3_F2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tPHYUPD_TYPE3 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 3. If programmed to a non-zero, a timing violation will cause an interrupt and bit (5) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x127"
  },
  {
    "name": "DENALI_CTL_296",
    "bit_ranges": [
      {
        "name": "TDFI_PHYUPD_RESP_F2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Defines the DFI tPHYUPD_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phyupd_req assertion and a dfi_phyupd_ack assertion. If programmed to a non-zero, a timing violation will cause an interrupt and bit (6) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x128"
  },
  {
    "name": "DENALI_CTL_297",
    "bit_ranges": [
      {
        "name": "TDFI_CTRLUPD_INTERVAL_F2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tCTRLUPD_INTERVAL timing parameter (in DFI clocks), the maximum cycles between dfi_ctrlupd_req assertions. If programmed to a non-zero, a timing violation will cause an interrupt and bit (0) set in the UPDATE_ERROR_STATUS parameter.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x129"
  },
  {
    "name": "DENALI_CTL_298",
    "bit_ranges": [
      {
        "name": "TDFI_CTRL_DELAY_F1",
        "bits": "27:24",
        "default": "0x2",
        "range": "0x0-0xf",
        "description": "Defines the DFI tCTRL_DELAY timing parameter (in DFI clocks), the delay between a DFI command change and a memory command.",
        "access": "RW_D"
      },
      {
        "name": "TDFI_CTRL_DELAY_F0",
        "bits": "19:16",
        "default": "0x2",
        "range": "0x0-0xf",
        "description": "Defines the DFI tCTRL_DELAY timing parameter (in DFI clocks), the delay between a DFI command change and a memory command.",
        "access": "RW_D"
      },
      {
        "name": "WRLAT_ADJ_F2",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Adjustment value for PHY write timing.",
        "access": "RW"
      },
      {
        "name": "RDLAT_ADJ_F2",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Adjustment value for PHY read timing.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x12a"
  },
  {
    "name": "DENALI_CTL_299",
    "bit_ranges": [
      {
        "name": "TDFI_WRLVL_EN",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the DFI tWRLVL_EN timing parameter (in DFI clocks), the minimum cycles from a dfi_wrlvl_en assertion to the first dfi_wrlvl_strobe assertion.",
        "access": "RW"
      },
      {
        "name": "TDFI_DRAM_CLK_ENABLE",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tDRAM_CLK_ENABLE timing parameter (in DFI clocks), the delay between a dfi_dram_clk_disable de-assertion and the memory clock enable.",
        "access": "RW"
      },
      {
        "name": "TDFI_DRAM_CLK_DISABLE",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the DFI tDRAM_CLK_DISABLE timing parameter (in DFI clocks), the delay between a dfi_dram_clock_disable assertion and the memory clock disable.",
        "access": "RW"
      },
      {
        "name": "TDFI_CTRL_DELAY_F2",
        "bits": "3:0",
        "default": "0x2",
        "range": "0x0-0xf",
        "description": "Defines the DFI tCTRL_DELAY timing parameter (in DFI clocks), the delay between a DFI command change and a memory command.",
        "access": "RW_D"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x12b"
  },
  {
    "name": "DENALI_CTL_300",
    "bit_ranges": [
      {
        "name": "TDFI_WRLVL_WW",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Defines the DFI tWRLVL_WW timing parameter (in DFI clocks), the minimum cycles between dfi_wrlvl_strobe assertions.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x12c"
  },
  {
    "name": "DENALI_CTL_301",
    "bit_ranges": [
      {
        "name": "TDFI_WRLVL_RESP",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tWRLVL_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_wrlvl_req assertion and a dfi_wrlvl_en assertion.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x12d"
  },
  {
    "name": "DENALI_CTL_302",
    "bit_ranges": [
      {
        "name": "TDFI_WRLVL_MAX",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tWRLVL_MAX timing parameter (in DFI clocks), the maximum cycles between a dfi_wrlvl_en assertion and a valid dfi_wrlvl_resp.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x12e"
  },
  {
    "name": "DENALI_CTL_303",
    "bit_ranges": [
      {
        "name": "TDFI_RDLVL_RR",
        "bits": "17:8",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Defines the DFI tRDLVL_RR timing parameter (in DFI clocks), the minimum cycles between read commands.",
        "access": "RW"
      },
      {
        "name": "TDFI_RDLVL_EN",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the DFI tRDLVL_EN timing parameter (in DFI clocks), the minimum cycles from a dfi_rdlvl_en or dfi_rdlvl_gate_en assertion to the first read or MRR.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x12f"
  },
  {
    "name": "DENALI_CTL_304",
    "bit_ranges": [
      {
        "name": "TDFI_RDLVL_RESP",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tRDLVL_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_rdlvl_req or dfi_rdlvl_gate_req assertion and a dfi_rdlvl_en or dfi_rdlvl_gate_en assertion.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x130"
  },
  {
    "name": "DENALI_CTL_305",
    "bit_ranges": [
      {
        "name": "RDLVL_GATE_EN",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable the MC gate training module. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "RDLVL_EN",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable the MC data eye training module. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "RDLVL_RESP_MASK",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Mask for the dfi_rdlvl_resp signal during data eye training.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x131"
  },
  {
    "name": "DENALI_CTL_306",
    "bit_ranges": [
      {
        "name": "TDFI_RDLVL_MAX",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tRDLVL_MAX timing parameter (in DFI clocks), the maximum cycles between a dfi_rdlvl_en or dfi_rdlvl_gate_en assertion and a valid dfi_rdlvl_resp.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x132"
  },
  {
    "name": "DENALI_CTL_307",
    "bit_ranges": [
      {
        "name": "TDFI_CALVL_EN",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the DFI tCALVL_EN timing parameter (in DFI clocks), the minimum cycles between a dfi_calvl_en assertion and a dfi_cke de-assertion.",
        "access": "RW"
      },
      {
        "name": "RDLVL_GATE_ERROR_STATUS",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Holds the error associated with the read gate training error or gate training error interrupt. Uppermost bit set indicates a TDFI_RDLVL_RESP parameter violation. Next uppermost bit set indicates a TDFI_RDLVL_MAX parameter violation. Lower bits are reserved.",
        "access": "RD"
      },
      {
        "name": "RDLVL_ERROR_STATUS",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Holds the error associated with the data eye training error or gate training error interrupt. Uppermost bit set indicates a TDFI_RDLVL_RESP parameter violation. Next uppermost bit set indicates a TDFI_RDLVL_MAX parameter violation. Lower bits are reserved.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x133"
  },
  {
    "name": "DENALI_CTL_308",
    "bit_ranges": [
      {
        "name": "TDFI_CALVL_CAPTURE_F0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Defines the DFI tCALVL_CAPTURE timing parameter (in DFI clocks), the minimum cycles between a calibration command and a dfi_calvl_capture pulse.",
        "access": "RW"
      },
      {
        "name": "TDFI_CALVL_CC_F0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Defines the DFI tCALVL_CC timing parameter (in DFI clocks), the minimum cycles between calibration commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x134"
  },
  {
    "name": "DENALI_CTL_309",
    "bit_ranges": [
      {
        "name": "TDFI_CALVL_CAPTURE_F1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Defines the DFI tCALVL_CAPTURE timing parameter (in DFI clocks), the minimum cycles between a calibration command and a dfi_calvl_capture pulse.",
        "access": "RW"
      },
      {
        "name": "TDFI_CALVL_CC_F1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Defines the DFI tCALVL_CC timing parameter (in DFI clocks), the minimum cycles between calibration commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x135"
  },
  {
    "name": "DENALI_CTL_310",
    "bit_ranges": [
      {
        "name": "TDFI_CALVL_CAPTURE_F2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Defines the DFI tCALVL_CAPTURE timing parameter (in DFI clocks), the minimum cycles between a calibration command and a dfi_calvl_capture pulse.",
        "access": "RW"
      },
      {
        "name": "TDFI_CALVL_CC_F2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Defines the DFI tCALVL_CC timing parameter (in DFI clocks), the minimum cycles between calibration commands.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x136"
  },
  {
    "name": "DENALI_CTL_311",
    "bit_ranges": [
      {
        "name": "TDFI_CALVL_RESP",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tCALVL_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_calvl_req assertion and a dfi_calvl_en assertion.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x137"
  },
  {
    "name": "DENALI_CTL_312",
    "bit_ranges": [
      {
        "name": "TDFI_CALVL_MAX",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Defines the DFI tCALVL_MAX timing parameter (in DFI clocks), the maximum cycles between a dfi_calvl_en assertion and a valid dfi_calvl_resp.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x138"
  },
  {
    "name": "DENALI_CTL_313",
    "bit_ranges": [
      {
        "name": "TDFI_PHY_WRDATA",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Defines the DFI tPHY_WRDATA timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal.",
        "access": "RW"
      },
      {
        "name": "CALVL_ERROR_STATUS",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Holds the error associated with the CA training error interrupt. Bit (0) set indicates a TDFI_CALVL_RESP parameter violation and bit (1) set indicates a TDFI_CALVL_MAX parameter violation.",
        "access": "RD"
      },
      {
        "name": "CALVL_EN",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable the MC CA training module. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "CALVL_RESP_MASK",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Mask for the dfi_calvl_resp signal during CA training.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x139"
  },
  {
    "name": "DENALI_CTL_314",
    "bit_ranges": [
      {
        "name": "TDFI_WRCSLAT_F1",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the DFI tPHY_WRCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a write command and a dfi_wrdata_cs_n assertion.",
        "access": "RW"
      },
      {
        "name": "TDFI_RDCSLAT_F1",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the DFI tPHY_RDCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a read command and a dfi_rddata_cs_n assertion.",
        "access": "RW"
      },
      {
        "name": "TDFI_WRCSLAT_F0",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the DFI tPHY_WRCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a write command and a dfi_wrdata_cs_n assertion.",
        "access": "RW"
      },
      {
        "name": "TDFI_RDCSLAT_F0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the DFI tPHY_RDCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a read command and a dfi_rddata_cs_n assertion.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x13a"
  },
  {
    "name": "DENALI_CTL_315",
    "bit_ranges": [
      {
        "name": "TDFI_WRDATA_DELAY",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the tWRDATA_DELAY timing parameter (in DFI PHY clocks), the maximum cycles between when the dfi_wrdata_en signal is asserted and when the corresponding write data transfer is completed on the DRAM bus.",
        "access": "RW"
      },
      {
        "name": "TDFI_WRCSLAT_F2",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the DFI tPHY_WRCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a write command and a dfi_wrdata_cs_n assertion.",
        "access": "RW"
      },
      {
        "name": "TDFI_RDCSLAT_F2",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the DFI tPHY_RDCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a read command and a dfi_rddata_cs_n assertion.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x13b"
  },
  {
    "name": "DENALI_CTL_316",
    "bit_ranges": [
      {
        "name": "USER_DEF_REG_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined output register 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x13c"
  },
  {
    "name": "DENALI_CTL_317",
    "bit_ranges": [
      {
        "name": "USER_DEF_REG_RO_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined input register 0.",
        "access": "RD"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x13d"
  },
  {
    "name": "DENALI_CTL_318",
    "bit_ranges": [
      {
        "name": "USER_DEF_REG_COPIED_F0_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined copied output register 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x13e"
  },
  {
    "name": "DENALI_CTL_319",
    "bit_ranges": [
      {
        "name": "USER_DEF_REG_COPIED_F0_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined copied output register 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x13f"
  },
  {
    "name": "DENALI_CTL_320",
    "bit_ranges": [
      {
        "name": "USER_DEF_REG_COPIED_F1_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined copied output register 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x140"
  },
  {
    "name": "DENALI_CTL_321",
    "bit_ranges": [
      {
        "name": "USER_DEF_REG_COPIED_F1_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined copied output register 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x141"
  },
  {
    "name": "DENALI_CTL_322",
    "bit_ranges": [
      {
        "name": "USER_DEF_REG_COPIED_F2_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined copied output register 0.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x142"
  },
  {
    "name": "DENALI_CTL_323",
    "bit_ranges": [
      {
        "name": "USER_DEF_REG_COPIED_F2_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined copied output register 1.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x143"
  },
  {
    "name": "DENALI_CTL_324",
    "bit_ranges": [
      {
        "name": "MULTI_CHANNEL_ZQ_CAL_MASTER",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "In a two controller scenario, defines if this controller will issue ZQ calibration start commands when neither controller is in a low power mode. Set to 1 to define this controller as the master that issues ZQ calibration start commands or clear to 0 to define this controller as the slave. This parameter should only be programmed once during initialization.",
        "access": "RW_D"
      },
      {
        "name": "BL_ON_FLY_ENABLE",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables the burst length on the fly feature. Set to 1 to enable.",
        "access": "RW_D"
      },
      {
        "name": "DISABLE_MEMORY_MASKED_WRITE",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Restricts the controller from masked write commands. Set to 1 to not issue these commands.",
        "access": "RW_D"
      },
      {
        "name": "EN_1T_TIMING",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enable 1T timing in a system supporting both 1T and 2T timing. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "CTL_BASE_ADDR",
    "offset": "0x144"
  },
  {
    "name": "DENALI_PHY_00",
    "bit_ranges": [
      {
        "name": "PHY_DQ_DM_SWIZZLE0_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DQ/DM bit swizzling 0 for slice 0. Bits (3:0) inform the PHY which bit in {DM,DQ]} map to DQ0, Bits (7:4) inform the PHY which bit in {DM,DQ} map to DQ1, etc.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x0"
  },
  {
    "name": "DENALI_PHY_01",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WR_BYPASS_SLAVE_DELAY_0",
        "bits": "18:8",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write data clock bypass mode slave delay setting for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_DQ_DM_SWIZZLE1_0",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQ/DM bit swizzling 1 for slice 0. Bits (3:0) inform the PHY which bit in {DM,DQ]} map to DM.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1"
  },
  {
    "name": "DENALI_PHY_02",
    "bit_ranges": [
      {
        "name": "PHY_CLK_BYPASS_OVERRIDE_0",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Bypass mode override setting for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_BYPASS_TWO_CYC_PREAMBLE_0",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "PHY two_cycle_preamble for bypass mode for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQS bypass mode slave delay setting for slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x2"
  },
  {
    "name": "DENALI_PHY_03",
    "bit_ranges": [
      {
        "name": "PHY_SW_WRDQ3_SHIFT_0",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ3 for slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ2_SHIFT_0",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ2 for slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ1_SHIFT_0",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ1 for slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ0_SHIFT_0",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ0 for slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x3"
  },
  {
    "name": "DENALI_PHY_04",
    "bit_ranges": [
      {
        "name": "PHY_SW_WRDQ7_SHIFT_0",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ7 for slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ6_SHIFT_0",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ6 for slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ5_SHIFT_0",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ5 for slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ4_SHIFT_0",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ4 for slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x4"
  },
  {
    "name": "DENALI_PHY_05",
    "bit_ranges": [
      {
        "name": "PHY_DQ_TSEL_ENABLE_0",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Operation type tsel enables for DQ/ DM signals for slice 0. Bit (0) enables tsel_en during read cycles. Bit (1) enables tsel_en during write cycles. Bit (2) enables tsel_en during idle cycles. Set each bit to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQS_SHIFT_0",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQS for slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bit (3) is the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDM_SHIFT_0",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DM for slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x5"
  },
  {
    "name": "DENALI_PHY_06",
    "bit_ranges": [
      {
        "name": "PHY_DQS_TSEL_ENABLE_0",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Operation type tsel enables for DQS signals for slice 0. Bit (0) enables tsel_en during read cycles. Bit (1) enables tsel_en during write cycles. Bit (2) enables tsel_en during idle cycles. Set each bit to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "PHY_DQ_TSEL_SELECT_0",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "Operation type tsel select values for DQ/DM signals for slice 0. Bits (3:0) are tsel_sel values during read cycles. Bits (7:4) are tsel_sel values during write cycles. Bits (11:8) are tsel_sel values during idle cycles.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x6"
  },
  {
    "name": "DENALI_PHY_07",
    "bit_ranges": [
      {
        "name": "PHY_TWO_CYC_PREAMBLE_0",
        "bits": "25:24",
        "default": "0x0",
        "range": "0x0-0x32",
        "description": "cycle preamble support for slice 0. Bit (0) controls the 2 cycle read preamble. Bit (1) controls the 2 cycle write preamble. Set each bit to 1 to enable.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_TSEL_SELECT_0",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "Operation type tsel select values for DQS signals for slice 0. Bits (3:0) are tsel_sel values during read cycles. Bits (7:4) are tsel_sel values during write cycles. Bits (11:8) are tsel_sel values during idle cycles.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x7"
  },
  {
    "name": "DENALI_PHY_08",
    "bit_ranges": [
      {
        "name": "PHY_PER_CS_TRAINING_INDEX_0",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "For per-rank training, indicates which ranksparamtersareread/ writtenforslice0.'",
        "access": "RW"
      },
      {
        "name": "PHY_PER_CS_TRAINING_MULTICAST_EN_0",
        "bits": "16",
        "default": "0x1",
        "range": "0x0-0x1",
        "description": "When set, a register write will update parameters for all ranks at the same time in slice 0. Set to 1 to enable.",
        "access": "RW_D"
      },
      {
        "name": "PHY_PER_RANK_CS_MAP_0",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Per-rank CS map for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_DBI_MODE_0",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "DBI mode for slice 0. Bit (0) enables return of DBI read data. Bit (1) enables read leveling of the DBI signal only.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x8"
  },
  {
    "name": "DENALI_PHY_09",
    "bit_ranges": [
      {
        "name": "PHY_LP4_BOOT_RPTR_UPDATE_0",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the offset in cycles from the dfi_rddata_en signal to release data from the entry FIFO for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDATA_EN_DLY_0",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is early for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x9"
  },
  {
    "name": "DENALI_PHY_10",
    "bit_ranges": [
      {
        "name": "PHY_SLICE_PWR_RDC_DISABLE_0",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "data slice power reduction disable for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_LPBK_CONTROL_0",
        "bits": "14:8",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Loopback control bits for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xa"
  },
  {
    "name": "DENALI_PHY_11",
    "bit_ranges": [
      {
        "name": "SC_PHY_SNAP_OBS_REGS_0",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Initiates a snapshot of the internal observation registers for slice 0. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_GATE_ERROR_DELAY_SELECT_0",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Number of cycles to wait for the DQS gate to close before flagging an error for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQS data clock bypass mode slave delay setting for slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xb"
  },
  {
    "name": "DENALI_PHY_12",
    "bit_ranges": [
      {
        "name": "PHY_GATE_SMPL1_SLAVE_DELAY_0",
        "bits": "24:16",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Number of cycles to delay the read DQS gate signal to generate gate1 signal for on the fly read DQS training for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_LPDDR_TYPE_0",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Indicates the type of DRAM for slice 0. Clear to 0 for DDR3 or DDR4, program to 1 for LPDDR3, or program to 2 for LPDDR4.",
        "access": "RW"
      },
      {
        "name": "PHY_LPDDR_0",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates a cycle of delay for the slice 0 to match the address slice.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xc"
  },
  {
    "name": "DENALI_PHY_13",
    "bit_ranges": [
      {
        "name": "ON_FLY_GATE_ADJUST_EN_0",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Control the on the fly gate adjustment for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_GATE_SMPL2_SLAVE_DELAY_0",
        "bits": "8:0",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Number of cycles to delay the read DQS gate signal to generate gate2 signal for on the fly read DQS training for slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xd"
  },
  {
    "name": "DENALI_PHY_14",
    "bit_ranges": [
      {
        "name": "PHY_GATE_TRACKING_OBS_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Report the on the fly gate measurement result for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xe"
  },
  {
    "name": "DENALI_PHY_15",
    "bit_ranges": [
      {
        "name": "PHY_LP4_PST_AMBLE_0",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Controls the read postamble extension for LPDDR4 for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_DFI40_POLARITY_0",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates the dfi_wrdata_cs_n and dfi_rddata_cs_n is low active or high active.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xf"
  },
  {
    "name": "DENALI_PHY_16",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT8_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 8 data for slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x10"
  },
  {
    "name": "DENALI_PHY_17",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT9_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 9 data for slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x11"
  },
  {
    "name": "DENALI_PHY_18",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT10_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 10 data for slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x12"
  },
  {
    "name": "DENALI_PHY_19",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT11_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 11 data for slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x13"
  },
  {
    "name": "DENALI_PHY_20",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ_ENC_OBS_SELECT_0",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Select value to map the internal read DQ slave delay encoded settings to the accessible read DQ encoded slave delay observation register for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_MASTER_DLY_LOCK_OBS_SELECT_0",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Select value to map the internal master delay observation registers to the accessible master delay observation register for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_FIFO_PTR_RST_DISABLE_0",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Disables automatic reset of the read entry FIFO pointers for slice 0. Set to 1 to disable automatic resets.",
        "access": "RW"
      },
      {
        "name": "PHY_SLAVE_LOOP_CNT_UPDATE_0",
        "bits": "2:0",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Sets the frequency by which the slave delay encoded value holding registers are updated for slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x14"
  },
  {
    "name": "DENALI_PHY_21",
    "bit_ranges": [
      {
        "name": "PHY_FIFO_PTR_OBS_SELECT_0",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal read entry FIFO read/write pointers to the accessible read entry FIFO pointer observation register for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_WR_SHIFT_OBS_SELECT_0",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal write DQ/DQS automatic cycle/ half_cycle shift settings to the accessible write DQ/DQS shift observation register for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_WR_ENC_OBS_SELECT_0",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal write DQ slave delay encoded settings to the accessible write DQ encoded slave delay observation register for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_RDDQS_DQ_ENC_OBS_SELECT_0",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal read DQS DQ rise/fall slave delay encoded settings to the accessible read DQS DQ rise/fall encoded slave delay observation registers for slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x15"
  },
  {
    "name": "DENALI_PHY_22",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_UPDT_WAIT_CNT_0",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to wait after changing DQS slave delay setting during write leveling for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_WRLVL_CAPTURE_CNT_0",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Number of samples to take at each DQS slave delay setting during write leveling for slice 0.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_LVL_DEBUG_CONT_0",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Allows the leveling state machine to advance (when in debug mode) for slice 0. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_LVL_DEBUG_MODE_0",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables leveling debug mode for slice 0. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x16"
  },
  {
    "name": "DENALI_PHY_23",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_UPDT_WAIT_CNT_0",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to wait after changing DQS slave delay setting during read leveling for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_CAPTURE_CNT_0",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Number of samples to take at each DQS slave delay setting during read leveling for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_GTLVL_UPDT_WAIT_CNT_0",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles + 4 to wait after changing DQS slave delay setting during gate training for slice 0. The valid range is 0x0 to 0xB.",
        "access": "RW"
      },
      {
        "name": "PHY_GTLVL_CAPTURE_CNT_0",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Number of samples to take at each DQS slave delay setting during gate training for slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x17"
  },
  {
    "name": "DENALI_PHY_24",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_BURST_CNT_0",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Defines the write/read burst length in bytes during the write data leveling sequence for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_DATA_MASK_0",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Per-bit mask for read leveling for slice 0. If all bits are not used, only 1 bit should be cleared to 0.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during read leveling for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_OP_MODE_0",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Read leveling algorithm select for slice 0. Clear to 0 to move linearly from left to right. Set to 1 to start inside the window, move left and then move right.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x18"
  },
  {
    "name": "DENALI_PHY_25",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_UPDT_WAIT_CNT_0",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to wait after changing the DQ slave delay setting during write data leveling for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0",
        "bits": "18:8",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Defines the write/read burst length in bytes during the write data leveling sequence for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_WDQLVL_PATT_0",
        "bits": "2:0",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Defines the training patterns to be used during the write data leveling sequence for slice 0. Bit (0) corresponds to the LFSR data training pattern. Bit (1) corresponds to the CLK data training pattern. Bit (2) corresponds to user-defined data pattern training. If multiple bits are set, the training for each of the chosen patterns will be executed and the settings that give the smallest data valid window eye will be chosen.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x19"
  },
  {
    "name": "DENALI_PHY_26",
    "bit_ranges": [
      {
        "name": "SC_PHY_WDQLVL_CLR_PREV_RESULTS_0",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Clears the previous result value to allow a clean slate comparison for future write DQ leveling results for slice 0. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_WDQLVL_QTR_DLY_STEP_0",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the step granularity for the logic to use once an edge is found. When this occurs, the logic jumps back to the previous invalid value and uses this step size to determine a more accurate delay value.",
        "access": "RW"
      },
      {
        "name": "PHY_WDQLVL_DQDM_OBS_SELECT_0",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during write data leveling for slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1a"
  },
  {
    "name": "DENALI_PHY_27",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_DATADM_MASK_0",
        "bits": "8:0",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Per-bit mask for write data leveling for slice 0. Set to 1 to mask any bit from the leveling process.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1b"
  },
  {
    "name": "DENALI_PHY_28",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT0_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 0. This register holds the bytes 3 to 0 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1c"
  },
  {
    "name": "DENALI_PHY_29",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT1_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 0. This register holds the bytes 7 to 4 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1d"
  },
  {
    "name": "DENALI_PHY_30",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT2_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 0. This register holds the bytes 11 to 8 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1e"
  },
  {
    "name": "DENALI_PHY_31",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT3_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 0. This register holds the bytes 15 to 12 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1f"
  },
  {
    "name": "DENALI_PHY_32",
    "bit_ranges": [
      {
        "name": "SC_PHY_MANUAL_CLEAR_0",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Manual reset/clear of internal logic for slice 0. Bit (0) initiates manual setup of the read DQS gate. Bit (1) is reset of read entry FIFO pointers. Bit (2) is reset of master delay min/ max lock values. Bit (3) is manual reset of master delay unlock counter. Bit (4) is reset of leveling error bit in the leveling status registers. Bit (5) is clearing of the gate tracking observation register. Set each bit to 1 to initiate/reset.",
        "access": "WR"
      },
      {
        "name": "PHY_CALVL_VREF_DRIVING_SLICE_0",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates if slice 0 is used to drive the VREF value to the device during CA training.",
        "access": "RW"
      },
      {
        "name": "PHY_USER_PATT4_0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "User-defined pattern to be used during write data leveling for slice 0. This register holds the DM bit for the 15 to 0 DQ written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x20"
  },
  {
    "name": "DENALI_PHY_33",
    "bit_ranges": [
      {
        "name": "PHY_FIFO_PTR_OBS_0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for read entry FIFO pointers for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x21"
  },
  {
    "name": "DENALI_PHY_34",
    "bit_ranges": [
      {
        "name": "PHY_LPBK_RESULT_OBS_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register containing loopback status/results for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x22"
  },
  {
    "name": "DENALI_PHY_35",
    "bit_ranges": [
      {
        "name": "PHY_MASTER_DLY_LOCK_OBS_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for master delay results for slice 0.",
        "access": "RD"
      },
      {
        "name": "PHY_LPBK_ERROR_COUNT_OBS_0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Observation register containing total number of loopback error data for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x23"
  },
  {
    "name": "DENALI_PHY_36",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for read DQS DQ falling edge adder slave delay encoded value for slice 0.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for read DQS DQ rising edge adder slave delay encoded value for slice 0.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0",
        "bits": "14:8",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Observation register for read DQS base slave delay encoded value for slice 0.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQ_SLV_DLY_ENC_OBS_0",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Observation register for read DQ slave delay encoded values for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x24"
  },
  {
    "name": "DENALI_PHY_37",
    "bit_ranges": [
      {
        "name": "PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for write DQ base slave delay encoded value for slice 0.",
        "access": "RD"
      },
      {
        "name": "PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0",
        "bits": "22:16",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Observation register for write DQS base slave delay encoded value for slice 0.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for read DQS gate slave delay encoded value for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x25"
  },
  {
    "name": "DENALI_PHY_38",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_HARD0_DELAY_OBS_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for write leveling last hard 0 DQS slave delay for slice 0.",
        "access": "RD"
      },
      {
        "name": "PHY_WR_SHIFT_OBS_0",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Observation register for automatic half cycle and cycle shift values for slice 0.",
        "access": "RD"
      },
      {
        "name": "PHY_WR_ADDER_SLV_DLY_ENC_OBS_0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for write adder slave delay encoded value for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x26"
  },
  {
    "name": "DENALI_PHY_39",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_HARD1_DELAY_OBS_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for write leveling first hard 1 DQS slave delay for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x27"
  },
  {
    "name": "DENALI_PHY_40",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_STATUS_OBS_0",
        "bits": "16:0",
        "default": "0x00000",
        "range": "0x0-0x1ffff",
        "description": "Observation register for write leveling status for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x28"
  },
  {
    "name": "DENALI_PHY_41",
    "bit_ranges": [
      {
        "name": "PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0",
        "bits": "24:16",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Observation register for gate sample1 slave delay encoded values for slice 0.",
        "access": "RD"
      },
      {
        "name": "PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0",
        "bits": "8:0",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Observation register for gate sample1 slave delay encoded values for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x29"
  },
  {
    "name": "DENALI_PHY_42",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_HARD0_DELAY_OBS_0",
        "bits": "29:16",
        "default": "0x0000",
        "range": "0x0-0x3fff",
        "description": "Observation register for gate training first hard 0 DQS slave delay for slice 0.",
        "access": "RD"
      },
      {
        "name": "PHY_WRLVL_ERROR_OBS_0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Observation register for write leveling error status for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x2a"
  },
  {
    "name": "DENALI_PHY_43",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_STATUS_OBS_0",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Observation register for gate training status for slice 0.",
        "access": "RD"
      },
      {
        "name": "PHY_GTLVL_HARD1_DELAY_OBS_0",
        "bits": "13:0",
        "default": "0x0000",
        "range": "0x0-0x3fff",
        "description": "Observation register for gate training last hard 1 DQS slave delay for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x2b"
  },
  {
    "name": "DENALI_PHY_44",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for read leveling data window trailing edge slave delay setting for slice 0.",
        "access": "RD"
      },
      {
        "name": "PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for read leveling data window leading edge slave delay setting for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x2c"
  },
  {
    "name": "DENALI_PHY_45",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Observation register for read leveling number of windows found for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x2d"
  },
  {
    "name": "DENALI_PHY_46",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_STATUS_OBS_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for read leveling status for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x2e"
  },
  {
    "name": "DENALI_PHY_47",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_DQDM_TE_DLY_OBS_0",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Observation register for write data leveling data window trailing edge slave delay setting for slice 0.",
        "access": "RD"
      },
      {
        "name": "PHY_WDQLVL_DQDM_LE_DLY_OBS_0",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Observation register for write data leveling data window leading edge slave delay setting for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x2f"
  },
  {
    "name": "DENALI_PHY_48",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_STATUS_OBS_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for write data leveling status for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x30"
  },
  {
    "name": "DENALI_PHY_49",
    "bit_ranges": [
      {
        "name": "PHY_DDL_MODE_0",
        "bits": "17:0",
        "default": "0x00000",
        "range": "0x0-0x3ffff",
        "description": "DDL mode for slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x31"
  },
  {
    "name": "DENALI_PHY_50",
    "bit_ranges": [
      {
        "name": "PHY_DDL_TEST_OBS_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DDL test observation for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x32"
  },
  {
    "name": "DENALI_PHY_51",
    "bit_ranges": [
      {
        "name": "PHY_DDL_TEST_MSTR_DLY_OBS_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DDL test observation delays for slice 0 master DDL.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x33"
  },
  {
    "name": "DENALI_PHY_52",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_SAMPLE_WAIT_0",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "RX Calibration state machine wait count for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_RX_CAL_OVERRIDE_0",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Manual setting of RX Calibration enable for slice 0.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_RX_CAL_START_0",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Manual RX Calibration start for slice 0.",
        "access": "WR"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x34"
  },
  {
    "name": "DENALI_PHY_53",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ1_0",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ1 for slice 0. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ0_0",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ0 for slice 0. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x35"
  },
  {
    "name": "DENALI_PHY_54",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ3_0",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ3 for slice 0. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ2_0",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ2 for slice 0. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x36"
  },
  {
    "name": "DENALI_PHY_55",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ5_0",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ5 for slice 0. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ4_0",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ4 for slice 0. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x37"
  },
  {
    "name": "DENALI_PHY_56",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ7_0",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ7 for slice 0. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ6_0",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ6 for slice 0. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x38"
  },
  {
    "name": "DENALI_PHY_57",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQS_0",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQS for slice 0. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DM_0",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DM for slice 0. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x39"
  },
  {
    "name": "DENALI_PHY_58",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_OBS_0",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "RX Calibration results for slice 0. Bits (7:0) contain calibration results from DQ0-7. Bit (8) contains calibration result from DM. Bit (9) contains calibration result from DQS. Bit (10) contains calibration result from FDBK.",
        "access": "RD"
      },
      {
        "name": "PHY_RX_CAL_FDBK_0",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for FDBK for slice 0. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x3a"
  },
  {
    "name": "DENALI_PHY_59",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ1_SLAVE_DELAY_0",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ1 for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ0_SLAVE_DELAY_0",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ0 for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x3b"
  },
  {
    "name": "DENALI_PHY_60",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ3_SLAVE_DELAY_0",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ3 for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ2_SLAVE_DELAY_0",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ2 for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x3c"
  },
  {
    "name": "DENALI_PHY_61",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ5_SLAVE_DELAY_0",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ5 for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ4_SLAVE_DELAY_0",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ4 for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x3d"
  },
  {
    "name": "DENALI_PHY_62",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ7_SLAVE_DELAY_0",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ7 for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ6_SLAVE_DELAY_0",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ6 for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x3e"
  },
  {
    "name": "DENALI_PHY_63",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQS_SLAVE_DELAY_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Write clock slave delay setting for DQS for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDM_SLAVE_DELAY_0",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DM for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x3f"
  },
  {
    "name": "DENALI_PHY_64",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ1_SLAVE_DELAY_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ1 slave delay setting for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ0_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ0 slave delay setting for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x40"
  },
  {
    "name": "DENALI_PHY_65",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ3_SLAVE_DELAY_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ3 slave delay setting for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ2_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ2 slave delay setting for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x41"
  },
  {
    "name": "DENALI_PHY_66",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ5_SLAVE_DELAY_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ5 slave delay setting for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ4_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ4 slave delay setting for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x42"
  },
  {
    "name": "DENALI_PHY_67",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ7_SLAVE_DELAY_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ7 slave delay setting for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ6_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ6 slave delay setting for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x43"
  },
  {
    "name": "DENALI_PHY_68",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ0 for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDM_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DM/DBI slave delay setting for slice 0. May be used for data swap.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x44"
  },
  {
    "name": "DENALI_PHY_69",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ1 for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ0 for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x45"
  },
  {
    "name": "DENALI_PHY_70",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ2 for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ1 for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x46"
  },
  {
    "name": "DENALI_PHY_71",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ3 for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ2 for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x47"
  },
  {
    "name": "DENALI_PHY_72",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ4 for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ3 for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x48"
  },
  {
    "name": "DENALI_PHY_73",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ5 for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ4 for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x49"
  },
  {
    "name": "DENALI_PHY_74",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ6 for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ5 for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x4a"
  },
  {
    "name": "DENALI_PHY_75",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ7 for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ6 for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x4b"
  },
  {
    "name": "DENALI_PHY_76",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DM_RISE_SLAVE_DELAY_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DM for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ7 for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x4c"
  },
  {
    "name": "DENALI_PHY_77",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_GATE_SLAVE_DELAY_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQS slave delay setting for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DM_FALL_SLAVE_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DM for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x4d"
  },
  {
    "name": "DENALI_PHY_78",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_DELAY_EARLY_THRESHOLD_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Write level delay threshold above which will be considered in previous cycle for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_WRITE_PATH_LAT_ADD_0",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Number of cycles to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_LATENCY_ADJUST_0",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x4e"
  },
  {
    "name": "DENALI_PHY_79",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_EARLY_FORCE_ZERO_0",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Force the final write level delay value (that meets the early threshold) to 0 for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Write level delay threshold below which will add a cycle of write path latency for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x4f"
  },
  {
    "name": "DENALI_PHY_80",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_LAT_ADJ_START_0",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Initial read DQS gate cycle delay from dfi_rddata_en during gate training for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_GTLVL_RDDQS_SLV_DLY_START_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Initial read DQS gate slave delay setting during gate training for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x50"
  },
  {
    "name": "DENALI_PHY_81",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read leveling starting value for the DQS/DQ slave delay settings for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_WDQLVL_DQDM_SLV_DLY_START_0",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Initial DQ/DM slave delay setting during write data leveling for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x51"
  },
  {
    "name": "DENALI_PHY_82",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x52"
  },
  {
    "name": "DENALI_PHY_83",
    "bit_ranges": [
      {
        "name": "PHY_DQS_OE_TIMING_0",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS output enable signals for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQ_TSEL_WR_TIMING_0",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM write based termination enable and select signals for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQ_TSEL_RD_TIMING_0",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM read based termination enable and select signals for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQ_OE_TIMING_0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM output enable signals for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x53"
  },
  {
    "name": "DENALI_PHY_84",
    "bit_ranges": [
      {
        "name": "PHY_DQ_IE_TIMING_0",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM input enable signals for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_PER_CS_TRAINING_EN_0",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables the per-rank training and read/write timing capabilities. Must have same value in all slices.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_TSEL_WR_TIMING_0",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS write based termination enable and select signals for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_TSEL_RD_TIMING_0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS read based termination enable and select signals for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x54"
  },
  {
    "name": "DENALI_PHY_85",
    "bit_ranges": [
      {
        "name": "PHY_RDDATA_EN_DLY_0",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles that the dfi_rddata_en signal is early for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_IE_MODE_0",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Input enable mode bits for slice 0. Bit (0) enables the mode where the input enables are always on; set to 1 to enable. Bit (1) disables the input enable on the DM signal; set to 1 to disable.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDATA_EN_IE_DLY_0",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_IE_TIMING_0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS input enable signals for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x55"
  },
  {
    "name": "DENALI_PHY_86",
    "bit_ranges": [
      {
        "name": "PHY_MASTER_DELAY_START_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Start value for master delay line locking algorithm for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_SW_MASTER_MODE_0",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Master delay line override settings for slice 0. Bit (0) enables software half clock mode. Bit (1) is the software half clock mode value. Bit (2) enables software bypass mode. Bit (3) is the software bypass mode value.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDATA_EN_TSEL_DLY_0",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x56"
  },
  {
    "name": "DENALI_PHY_87",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_DLY_STEP_0",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQS slave delay step size during write leveling for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_RPTR_UPDATE_0",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Offset in cycles from the dfi_rddata_en signal to release data from the entry FIFO for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_MASTER_DELAY_WAIT_0",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Wait cycles for master delay line locking algorithm for slice 0. Bits (3:0) are the cycle wait count after a calibration clock setting change. Bits (7:4) are the cycle wait count after a master delay setting change.",
        "access": "RW+"
      },
      {
        "name": "PHY_MASTER_DELAY_STEP_0",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Incremental step size for master delay line locking algorithm for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x57"
  },
  {
    "name": "DENALI_PHY_88",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_RESP_WAIT_CNT_0",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Number of cycles + 4 to wait between dfi_rddata_en and the sampling of the DQS during gate training for slice 0. The valid range is 0x0 to 0xB.",
        "access": "RW+"
      },
      {
        "name": "PHY_GTLVL_DLY_STEP_0",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQS slave delay step size during gate training for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_WRLVL_RESP_WAIT_CNT_0",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Number of cycles to wait between dfi_wrlvl_strobe and the sampling of the DQs during write leveling for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x58"
  },
  {
    "name": "DENALI_PHY_89",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_FINAL_STEP_0",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Final backup step delay used in gate training algorithm for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_GTLVL_BACK_STEP_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Interim backup step delay used in gate training algorithm for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x59"
  },
  {
    "name": "DENALI_PHY_90",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_DLY_STEP_0",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQS slave delay step size during read leveling for slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_WDQLVL_DLY_STEP_0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DQ slave delay step size during write data leveling for slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x5a"
  },
  {
    "name": "DENALI_PHY_128",
    "bit_ranges": [
      {
        "name": "PHY_DQ_DM_SWIZZLE0_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DQ/DM bit swizzling 0 for slice 1. Bits (3:0) inform the PHY which bit in {DM,DQ]} map to DQ0, Bits (7:4) inform the PHY which bit in {DM,DQ} map to DQ1, etc.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x80"
  },
  {
    "name": "DENALI_PHY_129",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WR_BYPASS_SLAVE_DELAY_1",
        "bits": "18:8",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write data clock bypass mode slave delay setting for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_DQ_DM_SWIZZLE1_1",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQ/DM bit swizzling 1 for slice 1. Bits (3:0) inform the PHY which bit in {DM,DQ]} map to DM.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x81"
  },
  {
    "name": "DENALI_PHY_130",
    "bit_ranges": [
      {
        "name": "PHY_CLK_BYPASS_OVERRIDE_1",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Bypass mode override setting for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_BYPASS_TWO_CYC_PREAMBLE_1",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "PHY two_cycle_preamble for bypass mode for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQS bypass mode slave delay setting for slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x82"
  },
  {
    "name": "DENALI_PHY_131",
    "bit_ranges": [
      {
        "name": "PHY_SW_WRDQ3_SHIFT_1",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ3 for slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ2_SHIFT_1",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ2 for slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ1_SHIFT_1",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ1 for slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ0_SHIFT_1",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ0 for slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x83"
  },
  {
    "name": "DENALI_PHY_132",
    "bit_ranges": [
      {
        "name": "PHY_SW_WRDQ7_SHIFT_1",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ7 for slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ6_SHIFT_1",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ6 for slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ5_SHIFT_1",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ5 for slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ4_SHIFT_1",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ4 for slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x84"
  },
  {
    "name": "DENALI_PHY_133",
    "bit_ranges": [
      {
        "name": "PHY_DQ_TSEL_ENABLE_1",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Operation type tsel enables for DQ/ DM signals for slice 1. Bit (0) enables tsel_en during read cycles. Bit (1) enables tsel_en during write cycles. Bit (2) enables tsel_en during idle cycles. Set each bit to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQS_SHIFT_1",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQS for slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bit (3) is the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDM_SHIFT_1",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DM for slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x85"
  },
  {
    "name": "DENALI_PHY_134",
    "bit_ranges": [
      {
        "name": "PHY_DQS_TSEL_ENABLE_1",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Operation type tsel enables for DQS signals for slice 1. Bit (0) enables tsel_en during read cycles. Bit (1) enables tsel_en during write cycles. Bit (2) enables tsel_en during idle cycles. Set each bit to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "PHY_DQ_TSEL_SELECT_1",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "Operation type tsel select values for DQ/DM signals for slice 1. Bits (3:0) are tsel_sel values during read cycles. Bits (7:4) are tsel_sel values during write cycles. Bits (11:8) are tsel_sel values during idle cycles.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x86"
  },
  {
    "name": "DENALI_PHY_135",
    "bit_ranges": [
      {
        "name": "PHY_TWO_CYC_PREAMBLE_1",
        "bits": "25:24",
        "default": "0x0",
        "range": "0x0-0x32",
        "description": "cycle preamble support for slice 1. Bit (0) controls the 2 cycle read preamble. Bit (1) controls the 2 cycle write preamble. Set each bit to 1 to enable.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_TSEL_SELECT_1",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "Operation type tsel select values for DQS signals for slice 1. Bits (3:0) are tsel_sel values during read cycles. Bits (7:4) are tsel_sel values during write cycles. Bits (11:8) are tsel_sel values during idle cycles.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x87"
  },
  {
    "name": "DENALI_PHY_136",
    "bit_ranges": [
      {
        "name": "PHY_PER_CS_TRAINING_INDEX_1",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "For per-rank training, indicates which ranksparamtersareread/ writtenforslice1.'",
        "access": "RW"
      },
      {
        "name": "PHY_PER_CS_TRAINING_MULTICAST_EN_1",
        "bits": "16",
        "default": "0x1",
        "range": "0x0-0x1",
        "description": "When set, a register write will update parameters for all ranks at the same time in slice 1. Set to 1 to enable.",
        "access": "RW_D"
      },
      {
        "name": "PHY_PER_RANK_CS_MAP_1",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Per-rank CS map for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_DBI_MODE_1",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "DBI mode for slice 1. Bit (0) enables return of DBI read data. Bit (1) enables read leveling of the DBI signal only.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x88"
  },
  {
    "name": "DENALI_PHY_137",
    "bit_ranges": [
      {
        "name": "PHY_LP4_BOOT_RPTR_UPDATE_1",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the offset in cycles from the dfi_rddata_en signal to release data from the entry FIFO for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDATA_EN_DLY_1",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is early for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x89"
  },
  {
    "name": "DENALI_PHY_138",
    "bit_ranges": [
      {
        "name": "PHY_SLICE_PWR_RDC_DISABLE_1",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "data slice power reduction disable for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_LPBK_CONTROL_1",
        "bits": "14:8",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Loopback control bits for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x8a"
  },
  {
    "name": "DENALI_PHY_139",
    "bit_ranges": [
      {
        "name": "SC_PHY_SNAP_OBS_REGS_1",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Initiates a snapshot of the internal observation registers for slice 1. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_GATE_ERROR_DELAY_SELECT_1",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Number of cycles to wait for the DQS gate to close before flagging an error for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQS data clock bypass mode slave delay setting for slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x8b"
  },
  {
    "name": "DENALI_PHY_140",
    "bit_ranges": [
      {
        "name": "PHY_GATE_SMPL1_SLAVE_DELAY_1",
        "bits": "24:16",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Number of cycles to delay the read DQS gate signal to generate gate1 signal for on the fly read DQS training for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_LPDDR_TYPE_1",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Indicates the type of DRAM for slice 1. Clear to 0 for DDR3 or DDR4, program to 1 for LPDDR3, or program to 2 for LPDDR4.",
        "access": "RW"
      },
      {
        "name": "PHY_LPDDR_1",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates a cycle of delay for the slice 1 to match the address slice.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x8c"
  },
  {
    "name": "DENALI_PHY_141",
    "bit_ranges": [
      {
        "name": "ON_FLY_GATE_ADJUST_EN_1",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Control the on the fly gate adjustment for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_GATE_SMPL2_SLAVE_DELAY_1",
        "bits": "8:0",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Number of cycles to delay the read DQS gate signal to generate gate2 signal for on the fly read DQS training for slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x8d"
  },
  {
    "name": "DENALI_PHY_142",
    "bit_ranges": [
      {
        "name": "PHY_GATE_TRACKING_OBS_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Report the on the fly gate measurement result for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x8e"
  },
  {
    "name": "DENALI_PHY_143",
    "bit_ranges": [
      {
        "name": "PHY_LP4_PST_AMBLE_1",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Controls the read postamble extension for LPDDR4 for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_DFI40_POLARITY_1",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates the dfi_wrdata_cs_n and dfi_rddata_cs_n is low active or high active.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x8f"
  },
  {
    "name": "DENALI_PHY_144",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT8_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 8 data for slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x90"
  },
  {
    "name": "DENALI_PHY_145",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT9_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 9 data for slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x91"
  },
  {
    "name": "DENALI_PHY_146",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT10_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 10 data for slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x92"
  },
  {
    "name": "DENALI_PHY_147",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT11_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 11 data for slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x93"
  },
  {
    "name": "DENALI_PHY_148",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ_ENC_OBS_SELECT_1",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Select value to map the internal read DQ slave delay encoded settings to the accessible read DQ encoded slave delay observation register for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_MASTER_DLY_LOCK_OBS_SELECT_1",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Select value to map the internal master delay observation registers to the accessible master delay observation register for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_FIFO_PTR_RST_DISABLE_1",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Disables automatic reset of the read entry FIFO pointers for slice 1. Set to 1 to disable automatic resets.",
        "access": "RW"
      },
      {
        "name": "PHY_SLAVE_LOOP_CNT_UPDATE_1",
        "bits": "2:0",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Sets the frequency by which the slave delay encoded value holding registers are updated for slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x94"
  },
  {
    "name": "DENALI_PHY_149",
    "bit_ranges": [
      {
        "name": "PHY_FIFO_PTR_OBS_SELECT_1",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal read entry FIFO read/write pointers to the accessible read entry FIFO pointer observation register for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_WR_SHIFT_OBS_SELECT_1",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal write DQ/DQS automatic cycle/ half_cycle shift settings to the accessible write DQ/DQS shift observation register for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_WR_ENC_OBS_SELECT_1",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal write DQ slave delay encoded settings to the accessible write DQ encoded slave delay observation register for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_RDDQS_DQ_ENC_OBS_SELECT_1",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal read DQS DQ rise/fall slave delay encoded settings to the accessible read DQS DQ rise/fall encoded slave delay observation registers for slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x95"
  },
  {
    "name": "DENALI_PHY_150",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_UPDT_WAIT_CNT_1",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to wait after changing DQS slave delay setting during write leveling for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_WRLVL_CAPTURE_CNT_1",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Number of samples to take at each DQS slave delay setting during write leveling for slice 1.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_LVL_DEBUG_CONT_1",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Allows the leveling state machine to advance (when in debug mode) for slice 1. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_LVL_DEBUG_MODE_1",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables leveling debug mode for slice 1. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x96"
  },
  {
    "name": "DENALI_PHY_151",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_UPDT_WAIT_CNT_1",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to wait after changing DQS slave delay setting during read leveling for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_CAPTURE_CNT_1",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Number of samples to take at each DQS slave delay setting during read leveling for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_GTLVL_UPDT_WAIT_CNT_1",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles + 4 to wait after changing DQS slave delay setting during gate training for slice 1. The valid range is 0x0 to 0xB.",
        "access": "RW"
      },
      {
        "name": "PHY_GTLVL_CAPTURE_CNT_1",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Number of samples to take at each DQS slave delay setting during gate training for slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x97"
  },
  {
    "name": "DENALI_PHY_152",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_BURST_CNT_1",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Defines the write/read burst length in bytes during the write data leveling sequence for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_DATA_MASK_1",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Per-bit mask for read leveling for slice 1. If all bits are not used, only 1 bit should be cleared to 0.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during read leveling for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_OP_MODE_1",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Read leveling algorithm select for slice 1. Clear to 0 to move linearly from left to right. Set to 1 to start inside the window, move left and then move right.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x98"
  },
  {
    "name": "DENALI_PHY_153",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_UPDT_WAIT_CNT_1",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to wait after changing the DQ slave delay setting during write data leveling for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1",
        "bits": "18:8",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Defines the write/read burst length in bytes during the write data leveling sequence for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_WDQLVL_PATT_1",
        "bits": "2:0",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Defines the training patterns to be used during the write data leveling sequence for slice 1. Bit (0) corresponds to the LFSR data training pattern. Bit (1) corresponds to the CLK data training pattern. Bit (2) corresponds to user-defined data pattern training. If multiple bits are set, the training for each of the chosen patterns will be executed and the settings that give the smallest data valid window eye will be chosen.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x99"
  },
  {
    "name": "DENALI_PHY_154",
    "bit_ranges": [
      {
        "name": "SC_PHY_WDQLVL_CLR_PREV_RESULTS_1",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Clears the previous result value to allow a clean slate comparison for future write DQ leveling results for slice 1. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_WDQLVL_QTR_DLY_STEP_1",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the step granularity for the logic to use once an edge is found. When this occurs, the logic jumps back to the previous invalid value and uses this step size to determine a more accurate delay value.",
        "access": "RW"
      },
      {
        "name": "PHY_WDQLVL_DQDM_OBS_SELECT_1",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during write data leveling for slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x9a"
  },
  {
    "name": "DENALI_PHY_155",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_DATADM_MASK_1",
        "bits": "8:0",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Per-bit mask for write data leveling for slice 1. Set to 1 to mask any bit from the leveling process.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x9b"
  },
  {
    "name": "DENALI_PHY_156",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT0_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 1. This register holds the bytes 3 to 0 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x9c"
  },
  {
    "name": "DENALI_PHY_157",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT1_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 1. This register holds the bytes 7 to 4 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x9d"
  },
  {
    "name": "DENALI_PHY_158",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT2_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 1. This register holds the bytes 11 to 8 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x9e"
  },
  {
    "name": "DENALI_PHY_159",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT3_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 1. This register holds the bytes 15 to 12 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x9f"
  },
  {
    "name": "DENALI_PHY_160",
    "bit_ranges": [
      {
        "name": "SC_PHY_MANUAL_CLEAR_1",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Manual reset/clear of internal logic for slice 1. Bit (0) initiates manual setup of the read DQS gate. Bit (1) is reset of read entry FIFO pointers. Bit (2) is reset of master delay min/ max lock values. Bit (3) is manual reset of master delay unlock counter. Bit (4) is reset of leveling error bit in the leveling status registers. Bit (5) is clearing of the gate tracking observation register. Set each bit to 1 to initiate/reset.",
        "access": "WR"
      },
      {
        "name": "PHY_CALVL_VREF_DRIVING_SLICE_1",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates if slice 1 is used to drive the VREF value to the device during CA training.",
        "access": "RW"
      },
      {
        "name": "PHY_USER_PATT4_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "User-defined pattern to be used during write data leveling for slice 1. This register holds the DM bit for the 15 to 0 DQ written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xa0"
  },
  {
    "name": "DENALI_PHY_161",
    "bit_ranges": [
      {
        "name": "PHY_FIFO_PTR_OBS_1",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for read entry FIFO pointers for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xa1"
  },
  {
    "name": "DENALI_PHY_162",
    "bit_ranges": [
      {
        "name": "PHY_LPBK_RESULT_OBS_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register containing loopback status/results for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xa2"
  },
  {
    "name": "DENALI_PHY_163",
    "bit_ranges": [
      {
        "name": "PHY_MASTER_DLY_LOCK_OBS_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for master delay results for slice 1.",
        "access": "RD"
      },
      {
        "name": "PHY_LPBK_ERROR_COUNT_OBS_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Observation register containing total number of loopback error data for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xa3"
  },
  {
    "name": "DENALI_PHY_164",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for read DQS DQ falling edge adder slave delay encoded value for slice 1.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for read DQS DQ rising edge adder slave delay encoded value for slice 1.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1",
        "bits": "14:8",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Observation register for read DQS base slave delay encoded value for slice 1.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQ_SLV_DLY_ENC_OBS_1",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Observation register for read DQ slave delay encoded values for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xa4"
  },
  {
    "name": "DENALI_PHY_165",
    "bit_ranges": [
      {
        "name": "PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for write DQ base slave delay encoded value for slice 1.",
        "access": "RD"
      },
      {
        "name": "PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1",
        "bits": "22:16",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Observation register for write DQS base slave delay encoded value for slice 1.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for read DQS gate slave delay encoded value for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xa5"
  },
  {
    "name": "DENALI_PHY_166",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_HARD0_DELAY_OBS_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for write leveling last hard 0 DQS slave delay for slice 1.",
        "access": "RD"
      },
      {
        "name": "PHY_WR_SHIFT_OBS_1",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Observation register for automatic half cycle and cycle shift values for slice 1.",
        "access": "RD"
      },
      {
        "name": "PHY_WR_ADDER_SLV_DLY_ENC_OBS_1",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for write adder slave delay encoded value for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xa6"
  },
  {
    "name": "DENALI_PHY_167",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_HARD1_DELAY_OBS_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for write leveling first hard 1 DQS slave delay for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xa7"
  },
  {
    "name": "DENALI_PHY_168",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_STATUS_OBS_1",
        "bits": "16:0",
        "default": "0x00000",
        "range": "0x0-0x1ffff",
        "description": "Observation register for write leveling status for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xa8"
  },
  {
    "name": "DENALI_PHY_169",
    "bit_ranges": [
      {
        "name": "PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1",
        "bits": "24:16",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Observation register for gate sample1 slave delay encoded values for slice 1.",
        "access": "RD"
      },
      {
        "name": "PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1",
        "bits": "8:0",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Observation register for gate sample1 slave delay encoded values for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xa9"
  },
  {
    "name": "DENALI_PHY_170",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_HARD0_DELAY_OBS_1",
        "bits": "29:16",
        "default": "0x0000",
        "range": "0x0-0x3fff",
        "description": "Observation register for gate training first hard 0 DQS slave delay for slice 1.",
        "access": "RD"
      },
      {
        "name": "PHY_WRLVL_ERROR_OBS_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Observation register for write leveling error status for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xaa"
  },
  {
    "name": "DENALI_PHY_171",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_STATUS_OBS_1",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Observation register for gate training status for slice 1.",
        "access": "RD"
      },
      {
        "name": "PHY_GTLVL_HARD1_DELAY_OBS_1",
        "bits": "13:0",
        "default": "0x0000",
        "range": "0x0-0x3fff",
        "description": "Observation register for gate training last hard 1 DQS slave delay for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xab"
  },
  {
    "name": "DENALI_PHY_172",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for read leveling data window trailing edge slave delay setting for slice 1.",
        "access": "RD"
      },
      {
        "name": "PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for read leveling data window leading edge slave delay setting for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xac"
  },
  {
    "name": "DENALI_PHY_173",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Observation register for read leveling number of windows found for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xad"
  },
  {
    "name": "DENALI_PHY_174",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_STATUS_OBS_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for read leveling status for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xae"
  },
  {
    "name": "DENALI_PHY_175",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_DQDM_TE_DLY_OBS_1",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Observation register for write data leveling data window trailing edge slave delay setting for slice 1.",
        "access": "RD"
      },
      {
        "name": "PHY_WDQLVL_DQDM_LE_DLY_OBS_1",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Observation register for write data leveling data window leading edge slave delay setting for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xaf"
  },
  {
    "name": "DENALI_PHY_176",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_STATUS_OBS_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for write data leveling status for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xb0"
  },
  {
    "name": "DENALI_PHY_177",
    "bit_ranges": [
      {
        "name": "PHY_DDL_MODE_1",
        "bits": "17:0",
        "default": "0x00000",
        "range": "0x0-0x3ffff",
        "description": "DDL mode for slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xb1"
  },
  {
    "name": "DENALI_PHY_178",
    "bit_ranges": [
      {
        "name": "PHY_DDL_TEST_OBS_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DDL test observation for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xb2"
  },
  {
    "name": "DENALI_PHY_179",
    "bit_ranges": [
      {
        "name": "PHY_DDL_TEST_MSTR_DLY_OBS_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DDL test observation delays for slice 1 master DDL.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xb3"
  },
  {
    "name": "DENALI_PHY_180",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_SAMPLE_WAIT_1",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "RX Calibration state machine wait count for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_RX_CAL_OVERRIDE_1",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Manual setting of RX Calibration enable for slice 1.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_RX_CAL_START_1",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Manual RX Calibration start for slice 1.",
        "access": "WR"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xb4"
  },
  {
    "name": "DENALI_PHY_181",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ1_1",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ1 for slice 1. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ0_1",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ0 for slice 1. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xb5"
  },
  {
    "name": "DENALI_PHY_182",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ3_1",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ3 for slice 1. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ2_1",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ2 for slice 1. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xb6"
  },
  {
    "name": "DENALI_PHY_183",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ5_1",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ5 for slice 1. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ4_1",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ4 for slice 1. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xb7"
  },
  {
    "name": "DENALI_PHY_184",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ7_1",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ7 for slice 1. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ6_1",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ6 for slice 1. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xb8"
  },
  {
    "name": "DENALI_PHY_185",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQS_1",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQS for slice 1. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DM_1",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DM for slice 1. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xb9"
  },
  {
    "name": "DENALI_PHY_186",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_OBS_1",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "RX Calibration results for slice 1. Bits (7:0) contain calibration results from DQ0-7. Bit (8) contains calibration result from DM. Bit (9) contains calibration result from DQS. Bit (10) contains calibration result from FDBK.",
        "access": "RD"
      },
      {
        "name": "PHY_RX_CAL_FDBK_1",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for FDBK for slice 1. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xba"
  },
  {
    "name": "DENALI_PHY_187",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ1_SLAVE_DELAY_1",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ1 for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ0_SLAVE_DELAY_1",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ0 for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xbb"
  },
  {
    "name": "DENALI_PHY_188",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ3_SLAVE_DELAY_1",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ3 for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ2_SLAVE_DELAY_1",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ2 for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xbc"
  },
  {
    "name": "DENALI_PHY_189",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ5_SLAVE_DELAY_1",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ5 for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ4_SLAVE_DELAY_1",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ4 for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xbd"
  },
  {
    "name": "DENALI_PHY_190",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ7_SLAVE_DELAY_1",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ7 for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ6_SLAVE_DELAY_1",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ6 for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xbe"
  },
  {
    "name": "DENALI_PHY_191",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQS_SLAVE_DELAY_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Write clock slave delay setting for DQS for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDM_SLAVE_DELAY_1",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DM for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xbf"
  },
  {
    "name": "DENALI_PHY_192",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ1_SLAVE_DELAY_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ1 slave delay setting for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ0_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ0 slave delay setting for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xc0"
  },
  {
    "name": "DENALI_PHY_193",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ3_SLAVE_DELAY_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ3 slave delay setting for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ2_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ2 slave delay setting for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xc1"
  },
  {
    "name": "DENALI_PHY_194",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ5_SLAVE_DELAY_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ5 slave delay setting for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ4_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ4 slave delay setting for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xc2"
  },
  {
    "name": "DENALI_PHY_195",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ7_SLAVE_DELAY_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ7 slave delay setting for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ6_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ6 slave delay setting for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xc3"
  },
  {
    "name": "DENALI_PHY_196",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ0 for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDM_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DM/DBI slave delay setting for slice 1. May be used for data swap.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xc4"
  },
  {
    "name": "DENALI_PHY_197",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ1 for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ0 for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xc5"
  },
  {
    "name": "DENALI_PHY_198",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ2 for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ1 for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xc6"
  },
  {
    "name": "DENALI_PHY_199",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ3 for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ2 for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xc7"
  },
  {
    "name": "DENALI_PHY_200",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ4 for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ3 for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xc8"
  },
  {
    "name": "DENALI_PHY_201",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ5 for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ4 for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xc9"
  },
  {
    "name": "DENALI_PHY_202",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ6 for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ5 for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xca"
  },
  {
    "name": "DENALI_PHY_203",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ7 for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ6 for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xcb"
  },
  {
    "name": "DENALI_PHY_204",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DM_RISE_SLAVE_DELAY_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DM for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ7 for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xcc"
  },
  {
    "name": "DENALI_PHY_205",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_GATE_SLAVE_DELAY_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQS slave delay setting for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DM_FALL_SLAVE_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DM for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xcd"
  },
  {
    "name": "DENALI_PHY_206",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_DELAY_EARLY_THRESHOLD_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Write level delay threshold above which will be considered in previous cycle for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_WRITE_PATH_LAT_ADD_1",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Number of cycles to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_LATENCY_ADJUST_1",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xce"
  },
  {
    "name": "DENALI_PHY_207",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_EARLY_FORCE_ZERO_1",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Force the final write level delay value (that meets the early threshold) to 0 for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Write level delay threshold below which will add a cycle of write path latency for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xcf"
  },
  {
    "name": "DENALI_PHY_208",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_LAT_ADJ_START_1",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Initial read DQS gate cycle delay from dfi_rddata_en during gate training for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_GTLVL_RDDQS_SLV_DLY_START_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Initial read DQS gate slave delay setting during gate training for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xd0"
  },
  {
    "name": "DENALI_PHY_209",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read leveling starting value for the DQS/DQ slave delay settings for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_WDQLVL_DQDM_SLV_DLY_START_1",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Initial DQ/DM slave delay setting during write data leveling for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xd1"
  },
  {
    "name": "DENALI_PHY_210",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xd2"
  },
  {
    "name": "DENALI_PHY_211",
    "bit_ranges": [
      {
        "name": "PHY_DQS_OE_TIMING_1",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS output enable signals for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQ_TSEL_WR_TIMING_1",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM write based termination enable and select signals for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQ_TSEL_RD_TIMING_1",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM read based termination enable and select signals for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQ_OE_TIMING_1",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM output enable signals for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xd3"
  },
  {
    "name": "DENALI_PHY_212",
    "bit_ranges": [
      {
        "name": "PHY_DQ_IE_TIMING_1",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM input enable signals for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_PER_CS_TRAINING_EN_1",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables the per-rank training and read/write timing capabilities. Must have same value in all slices.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_TSEL_WR_TIMING_1",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS write based termination enable and select signals for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_TSEL_RD_TIMING_1",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS read based termination enable and select signals for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xd4"
  },
  {
    "name": "DENALI_PHY_213",
    "bit_ranges": [
      {
        "name": "PHY_RDDATA_EN_DLY_1",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles that the dfi_rddata_en signal is early for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_IE_MODE_1",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Input enable mode bits for slice 1. Bit (0) enables the mode where the input enables are always on; set to 1 to enable. Bit (1) disables the input enable on the DM signal; set to 1 to disable.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDATA_EN_IE_DLY_1",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_IE_TIMING_1",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS input enable signals for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xd5"
  },
  {
    "name": "DENALI_PHY_214",
    "bit_ranges": [
      {
        "name": "PHY_MASTER_DELAY_START_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Start value for master delay line locking algorithm for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_SW_MASTER_MODE_1",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Master delay line override settings for slice 1. Bit (0) enables software half clock mode. Bit (1) is the software half clock mode value. Bit (2) enables software bypass mode. Bit (3) is the software bypass mode value.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDATA_EN_TSEL_DLY_1",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xd6"
  },
  {
    "name": "DENALI_PHY_215",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_DLY_STEP_1",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQS slave delay step size during write leveling for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_RPTR_UPDATE_1",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Offset in cycles from the dfi_rddata_en signal to release data from the entry FIFO for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_MASTER_DELAY_WAIT_1",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Wait cycles for master delay line locking algorithm for slice 1. Bits (3:0) are the cycle wait count after a calibration clock setting change. Bits (7:4) are the cycle wait count after a master delay setting change.",
        "access": "RW+"
      },
      {
        "name": "PHY_MASTER_DELAY_STEP_1",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Incremental step size for master delay line locking algorithm for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xd7"
  },
  {
    "name": "DENALI_PHY_216",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_RESP_WAIT_CNT_1",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Number of cycles + 4 to wait between dfi_rddata_en and the sampling of the DQS during gate training for slice 1. The valid range is 0x0 to 0xB.",
        "access": "RW+"
      },
      {
        "name": "PHY_GTLVL_DLY_STEP_1",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQS slave delay step size during gate training for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_WRLVL_RESP_WAIT_CNT_1",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Number of cycles to wait between dfi_wrlvl_strobe and the sampling of the DQs during write leveling for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xd8"
  },
  {
    "name": "DENALI_PHY_217",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_FINAL_STEP_1",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Final backup step delay used in gate training algorithm for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_GTLVL_BACK_STEP_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Interim backup step delay used in gate training algorithm for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xd9"
  },
  {
    "name": "DENALI_PHY_218",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_DLY_STEP_1",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQS slave delay step size during read leveling for slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_WDQLVL_DLY_STEP_1",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DQ slave delay step size during write data leveling for slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0xda"
  },
  {
    "name": "DENALI_PHY_256",
    "bit_ranges": [
      {
        "name": "PHY_DQ_DM_SWIZZLE0_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DQ/DM bit swizzling 0 for slice 2. Bits (3:0) inform the PHY which bit in {DM,DQ]} map to DQ0, Bits (7:4) inform the PHY which bit in {DM,DQ} map to DQ1, etc.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x100"
  },
  {
    "name": "DENALI_PHY_257",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WR_BYPASS_SLAVE_DELAY_2",
        "bits": "18:8",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write data clock bypass mode slave delay setting for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_DQ_DM_SWIZZLE1_2",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQ/DM bit swizzling 1 for slice 2. Bits (3:0) inform the PHY which bit in {DM,DQ]} map to DM.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x101"
  },
  {
    "name": "DENALI_PHY_258",
    "bit_ranges": [
      {
        "name": "PHY_CLK_BYPASS_OVERRIDE_2",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Bypass mode override setting for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_BYPASS_TWO_CYC_PREAMBLE_2",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "PHY two_cycle_preamble for bypass mode for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQS bypass mode slave delay setting for slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x102"
  },
  {
    "name": "DENALI_PHY_259",
    "bit_ranges": [
      {
        "name": "PHY_SW_WRDQ3_SHIFT_2",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ3 for slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ2_SHIFT_2",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ2 for slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ1_SHIFT_2",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ1 for slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ0_SHIFT_2",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ0 for slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x103"
  },
  {
    "name": "DENALI_PHY_260",
    "bit_ranges": [
      {
        "name": "PHY_SW_WRDQ7_SHIFT_2",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ7 for slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ6_SHIFT_2",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ6 for slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ5_SHIFT_2",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ5 for slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ4_SHIFT_2",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ4 for slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x104"
  },
  {
    "name": "DENALI_PHY_261",
    "bit_ranges": [
      {
        "name": "PHY_DQ_TSEL_ENABLE_2",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Operation type tsel enables for DQ/ DM signals for slice 2. Bit (0) enables tsel_en during read cycles. Bit (1) enables tsel_en during write cycles. Bit (2) enables tsel_en during idle cycles. Set each bit to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQS_SHIFT_2",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQS for slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bit (3) is the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDM_SHIFT_2",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DM for slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x105"
  },
  {
    "name": "DENALI_PHY_262",
    "bit_ranges": [
      {
        "name": "PHY_DQS_TSEL_ENABLE_2",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Operation type tsel enables for DQS signals for slice 2. Bit (0) enables tsel_en during read cycles. Bit (1) enables tsel_en during write cycles. Bit (2) enables tsel_en during idle cycles. Set each bit to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "PHY_DQ_TSEL_SELECT_2",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "Operation type tsel select values for DQ/DM signals for slice 2. Bits (3:0) are tsel_sel values during read cycles. Bits (7:4) are tsel_sel values during write cycles. Bits (11:8) are tsel_sel values during idle cycles.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x106"
  },
  {
    "name": "DENALI_PHY_263",
    "bit_ranges": [
      {
        "name": "PHY_TWO_CYC_PREAMBLE_2",
        "bits": "25:24",
        "default": "0x0",
        "range": "0x0-0x32",
        "description": "cycle preamble support for slice 2. Bit (0) controls the 2 cycle read preamble. Bit (1) controls the 2 cycle write preamble. Set each bit to 1 to enable.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_TSEL_SELECT_2",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "Operation type tsel select values for DQS signals for slice 2. Bits (3:0) are tsel_sel values during read cycles. Bits (7:4) are tsel_sel values during write cycles. Bits (11:8) are tsel_sel values during idle cycles.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x107"
  },
  {
    "name": "DENALI_PHY_264",
    "bit_ranges": [
      {
        "name": "PHY_PER_CS_TRAINING_INDEX_2",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "For per-rank training, indicates which ranksparamtersareread/ writtenforslice2.'",
        "access": "RW"
      },
      {
        "name": "PHY_PER_CS_TRAINING_MULTICAST_EN_2",
        "bits": "16",
        "default": "0x1",
        "range": "0x0-0x1",
        "description": "When set, a register write will update parameters for all ranks at the same time in slice 2. Set to 1 to enable.",
        "access": "RW_D"
      },
      {
        "name": "PHY_PER_RANK_CS_MAP_2",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Per-rank CS map for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_DBI_MODE_2",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "DBI mode for slice 2. Bit (0) enables return of DBI read data. Bit (1) enables read leveling of the DBI signal only.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x108"
  },
  {
    "name": "DENALI_PHY_265",
    "bit_ranges": [
      {
        "name": "PHY_LP4_BOOT_RPTR_UPDATE_2",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the offset in cycles from the dfi_rddata_en signal to release data from the entry FIFO for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_2",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDATA_EN_DLY_2",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is early for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDATA_EN_IE_DLY_2",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x109"
  },
  {
    "name": "DENALI_PHY_266",
    "bit_ranges": [
      {
        "name": "PHY_SLICE_PWR_RDC_DISABLE_2",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "data slice power reduction disable for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_LPBK_CONTROL_2",
        "bits": "14:8",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Loopback control bits for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_2",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x10a"
  },
  {
    "name": "DENALI_PHY_267",
    "bit_ranges": [
      {
        "name": "SC_PHY_SNAP_OBS_REGS_2",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Initiates a snapshot of the internal observation registers for slice 2. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_GATE_ERROR_DELAY_SELECT_2",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Number of cycles to wait for the DQS gate to close before flagging an error for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQS data clock bypass mode slave delay setting for slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x10b"
  },
  {
    "name": "DENALI_PHY_268",
    "bit_ranges": [
      {
        "name": "PHY_GATE_SMPL1_SLAVE_DELAY_2",
        "bits": "24:16",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Number of cycles to delay the read DQS gate signal to generate gate1 signal for on the fly read DQS training for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_LPDDR_TYPE_2",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Indicates the type of DRAM for slice 2. Clear to 0 for DDR3 or DDR4, program to 1 for LPDDR3, or program to 2 for LPDDR4.",
        "access": "RW"
      },
      {
        "name": "PHY_LPDDR_2",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates a cycle of delay for the slice 2 to match the address slice.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x10c"
  },
  {
    "name": "DENALI_PHY_269",
    "bit_ranges": [
      {
        "name": "ON_FLY_GATE_ADJUST_EN_2",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Control the on the fly gate adjustment for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_GATE_SMPL2_SLAVE_DELAY_2",
        "bits": "8:0",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Number of cycles to delay the read DQS gate signal to generate gate2 signal for on the fly read DQS training for slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x10d"
  },
  {
    "name": "DENALI_PHY_270",
    "bit_ranges": [
      {
        "name": "PHY_GATE_TRACKING_OBS_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Report the on the fly gate measurement result for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x10e"
  },
  {
    "name": "DENALI_PHY_271",
    "bit_ranges": [
      {
        "name": "PHY_LP4_PST_AMBLE_2",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Controls the read postamble extension for LPDDR4 for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_DFI40_POLARITY_2",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates the dfi_wrdata_cs_n and dfi_rddata_cs_n is low active or high active.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x10f"
  },
  {
    "name": "DENALI_PHY_272",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT8_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 8 data for slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x110"
  },
  {
    "name": "DENALI_PHY_273",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT9_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 9 data for slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x111"
  },
  {
    "name": "DENALI_PHY_274",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT10_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 10 data for slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x112"
  },
  {
    "name": "DENALI_PHY_275",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT11_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 11 data for slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x113"
  },
  {
    "name": "DENALI_PHY_276",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ_ENC_OBS_SELECT_2",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Select value to map the internal read DQ slave delay encoded settings to the accessible read DQ encoded slave delay observation register for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_MASTER_DLY_LOCK_OBS_SELECT_2",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Select value to map the internal master delay observation registers to the accessible master delay observation register for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_FIFO_PTR_RST_DISABLE_2",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Disables automatic reset of the read entry FIFO pointers for slice 2. Set to 1 to disable automatic resets.",
        "access": "RW"
      },
      {
        "name": "PHY_SLAVE_LOOP_CNT_UPDATE_2",
        "bits": "2:0",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Sets the frequency by which the slave delay encoded value holding registers are updated for slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x114"
  },
  {
    "name": "DENALI_PHY_277",
    "bit_ranges": [
      {
        "name": "PHY_FIFO_PTR_OBS_SELECT_2",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal read entry FIFO read/write pointers to the accessible read entry FIFO pointer observation register for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_WR_SHIFT_OBS_SELECT_2",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal write DQ/DQS automatic cycle/ half_cycle shift settings to the accessible write DQ/DQS shift observation register for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_WR_ENC_OBS_SELECT_2",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal write DQ slave delay encoded settings to the accessible write DQ encoded slave delay observation register for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_RDDQS_DQ_ENC_OBS_SELECT_2",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal read DQS DQ rise/fall slave delay encoded settings to the accessible read DQS DQ rise/fall encoded slave delay observation registers for slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x115"
  },
  {
    "name": "DENALI_PHY_278",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_UPDT_WAIT_CNT_2",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to wait after changing DQS slave delay setting during write leveling for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_WRLVL_CAPTURE_CNT_2",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Number of samples to take at each DQS slave delay setting during write leveling for slice 2.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_LVL_DEBUG_CONT_2",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Allows the leveling state machine to advance (when in debug mode) for slice 2. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_LVL_DEBUG_MODE_2",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables leveling debug mode for slice 2. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x116"
  },
  {
    "name": "DENALI_PHY_279",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_UPDT_WAIT_CNT_2",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to wait after changing DQS slave delay setting during read leveling for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_CAPTURE_CNT_2",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Number of samples to take at each DQS slave delay setting during read leveling for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_GTLVL_UPDT_WAIT_CNT_2",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles + 4 to wait after changing DQS slave delay setting during gate training for slice 2. The valid range is 0x0 to 0xB.",
        "access": "RW"
      },
      {
        "name": "PHY_GTLVL_CAPTURE_CNT_2",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Number of samples to take at each DQS slave delay setting during gate training for slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x117"
  },
  {
    "name": "DENALI_PHY_280",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_BURST_CNT_2",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Defines the write/read burst length in bytes during the write data leveling sequence for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_DATA_MASK_2",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Per-bit mask for read leveling for slice 2. If all bits are not used, only 1 bit should be cleared to 0.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during read leveling for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_OP_MODE_2",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Read leveling algorithm select for slice 2. Clear to 0 to move linearly from left to right. Set to 1 to start inside the window, move left and then move right.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x118"
  },
  {
    "name": "DENALI_PHY_281",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_UPDT_WAIT_CNT_2",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to wait after changing the DQ slave delay setting during write data leveling for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_2",
        "bits": "18:8",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Defines the write/read burst length in bytes during the write data leveling sequence for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_WDQLVL_PATT_2",
        "bits": "2:0",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Defines the training patterns to be used during the write data leveling sequence for slice 2. Bit (0) corresponds to the LFSR data training pattern. Bit (1) corresponds to the CLK data training pattern. Bit (2) corresponds to user-defined data pattern training. If multiple bits are set, the training for each of the chosen patterns will be executed and the settings that give the smallest data valid window eye will be chosen.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x119"
  },
  {
    "name": "DENALI_PHY_282",
    "bit_ranges": [
      {
        "name": "SC_PHY_WDQLVL_CLR_PREV_RESULTS_2",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Clears the previous result value to allow a clean slate comparison for future write DQ leveling results for slice 2. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_WDQLVL_QTR_DLY_STEP_2",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the step granularity for the logic to use once an edge is found. When this occurs, the logic jumps back to the previous invalid value and uses this step size to determine a more accurate delay value.",
        "access": "RW"
      },
      {
        "name": "PHY_WDQLVL_DQDM_OBS_SELECT_2",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during write data leveling for slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x11a"
  },
  {
    "name": "DENALI_PHY_283",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_DATADM_MASK_2",
        "bits": "8:0",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Per-bit mask for write data leveling for slice 2. Set to 1 to mask any bit from the leveling process.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x11b"
  },
  {
    "name": "DENALI_PHY_284",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT0_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 2. This register holds the bytes 3 to 0 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x11c"
  },
  {
    "name": "DENALI_PHY_285",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT1_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 2. This register holds the bytes 7 to 4 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x11d"
  },
  {
    "name": "DENALI_PHY_286",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT2_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 2. This register holds the bytes 11 to 8 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x11e"
  },
  {
    "name": "DENALI_PHY_287",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT3_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 2. This register holds the bytes 15 to 12 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x11f"
  },
  {
    "name": "DENALI_PHY_288",
    "bit_ranges": [
      {
        "name": "SC_PHY_MANUAL_CLEAR_2",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Manual reset/clear of internal logic for slice 2. Bit (0) initiates manual setup of the read DQS gate. Bit (1) is reset of read entry FIFO pointers. Bit (2) is reset of master delay min/ max lock values. Bit (3) is manual reset of master delay unlock counter. Bit (4) is reset of leveling error bit in the leveling status registers. Bit (5) is clearing of the gate tracking observation register. Set each bit to 1 to initiate/reset.",
        "access": "WR"
      },
      {
        "name": "PHY_CALVL_VREF_DRIVING_SLICE_2",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates if slice 2 is used to drive the VREF value to the device during CA training.",
        "access": "RW"
      },
      {
        "name": "PHY_USER_PATT4_2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "User-defined pattern to be used during write data leveling for slice 2. This register holds the DM bit for the 15 to 0 DQ written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x120"
  },
  {
    "name": "DENALI_PHY_289",
    "bit_ranges": [
      {
        "name": "PHY_FIFO_PTR_OBS_2",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for read entry FIFO pointers for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x121"
  },
  {
    "name": "DENALI_PHY_290",
    "bit_ranges": [
      {
        "name": "PHY_LPBK_RESULT_OBS_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register containing loopback status/results for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x122"
  },
  {
    "name": "DENALI_PHY_291",
    "bit_ranges": [
      {
        "name": "PHY_MASTER_DLY_LOCK_OBS_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for master delay results for slice 2.",
        "access": "RD"
      },
      {
        "name": "PHY_LPBK_ERROR_COUNT_OBS_2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Observation register containing total number of loopback error data for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x123"
  },
  {
    "name": "DENALI_PHY_292",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for read DQS DQ falling edge adder slave delay encoded value for slice 2.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for read DQS DQ rising edge adder slave delay encoded value for slice 2.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2",
        "bits": "14:8",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Observation register for read DQS base slave delay encoded value for slice 2.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQ_SLV_DLY_ENC_OBS_2",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Observation register for read DQ slave delay encoded values for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x124"
  },
  {
    "name": "DENALI_PHY_293",
    "bit_ranges": [
      {
        "name": "PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for write DQ base slave delay encoded value for slice 2.",
        "access": "RD"
      },
      {
        "name": "PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2",
        "bits": "22:16",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Observation register for write DQS base slave delay encoded value for slice 2.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for read DQS gate slave delay encoded value for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x125"
  },
  {
    "name": "DENALI_PHY_294",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_HARD0_DELAY_OBS_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for write leveling last hard 0 DQS slave delay for slice 2.",
        "access": "RD"
      },
      {
        "name": "PHY_WR_SHIFT_OBS_2",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Observation register for automatic half cycle and cycle shift values for slice 2.",
        "access": "RD"
      },
      {
        "name": "PHY_WR_ADDER_SLV_DLY_ENC_OBS_2",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for write adder slave delay encoded value for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x126"
  },
  {
    "name": "DENALI_PHY_295",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_HARD1_DELAY_OBS_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for write leveling first hard 1 DQS slave delay for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x127"
  },
  {
    "name": "DENALI_PHY_296",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_STATUS_OBS_2",
        "bits": "16:0",
        "default": "0x00000",
        "range": "0x0-0x1ffff",
        "description": "Observation register for write leveling status for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x128"
  },
  {
    "name": "DENALI_PHY_297",
    "bit_ranges": [
      {
        "name": "PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_2",
        "bits": "24:16",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Observation register for gate sample1 slave delay encoded values for slice 2.",
        "access": "RD"
      },
      {
        "name": "PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_2",
        "bits": "8:0",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Observation register for gate sample1 slave delay encoded values for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x129"
  },
  {
    "name": "DENALI_PHY_298",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_HARD0_DELAY_OBS_2",
        "bits": "29:16",
        "default": "0x0000",
        "range": "0x0-0x3fff",
        "description": "Observation register for gate training first hard 0 DQS slave delay for slice 2.",
        "access": "RD"
      },
      {
        "name": "PHY_WRLVL_ERROR_OBS_2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Observation register for write leveling error status for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x12a"
  },
  {
    "name": "DENALI_PHY_299",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_STATUS_OBS_2",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Observation register for gate training status for slice 2.",
        "access": "RD"
      },
      {
        "name": "PHY_GTLVL_HARD1_DELAY_OBS_2",
        "bits": "13:0",
        "default": "0x0000",
        "range": "0x0-0x3fff",
        "description": "Observation register for gate training last hard 1 DQS slave delay for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x12b"
  },
  {
    "name": "DENALI_PHY_300",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for read leveling data window trailing edge slave delay setting for slice 2.",
        "access": "RD"
      },
      {
        "name": "PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for read leveling data window leading edge slave delay setting for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x12c"
  },
  {
    "name": "DENALI_PHY_301",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Observation register for read leveling number of windows found for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x12d"
  },
  {
    "name": "DENALI_PHY_302",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_STATUS_OBS_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for read leveling status for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x12e"
  },
  {
    "name": "DENALI_PHY_303",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_DQDM_TE_DLY_OBS_2",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Observation register for write data leveling data window trailing edge slave delay setting for slice 2.",
        "access": "RD"
      },
      {
        "name": "PHY_WDQLVL_DQDM_LE_DLY_OBS_2",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Observation register for write data leveling data window leading edge slave delay setting for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x12f"
  },
  {
    "name": "DENALI_PHY_304",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_STATUS_OBS_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for write data leveling status for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x130"
  },
  {
    "name": "DENALI_PHY_305",
    "bit_ranges": [
      {
        "name": "PHY_DDL_MODE_2",
        "bits": "17:0",
        "default": "0x00000",
        "range": "0x0-0x3ffff",
        "description": "DDL mode for slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x131"
  },
  {
    "name": "DENALI_PHY_306",
    "bit_ranges": [
      {
        "name": "PHY_DDL_TEST_OBS_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DDL test observation for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x132"
  },
  {
    "name": "DENALI_PHY_307",
    "bit_ranges": [
      {
        "name": "PHY_DDL_TEST_MSTR_DLY_OBS_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DDL test observation delays for slice 2 master DDL.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x133"
  },
  {
    "name": "DENALI_PHY_308",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_SAMPLE_WAIT_2",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "RX Calibration state machine wait count for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_RX_CAL_OVERRIDE_2",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Manual setting of RX Calibration enable for slice 2.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_RX_CAL_START_2",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Manual RX Calibration start for slice 2.",
        "access": "WR"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x134"
  },
  {
    "name": "DENALI_PHY_309",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ1_2",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ1 for slice 2. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ0_2",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ0 for slice 2. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x135"
  },
  {
    "name": "DENALI_PHY_310",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ3_2",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ3 for slice 2. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ2_2",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ2 for slice 2. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x136"
  },
  {
    "name": "DENALI_PHY_311",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ5_2",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ5 for slice 2. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ4_2",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ4 for slice 2. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x137"
  },
  {
    "name": "DENALI_PHY_312",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ7_2",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ7 for slice 2. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ6_2",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ6 for slice 2. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x138"
  },
  {
    "name": "DENALI_PHY_313",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQS_2",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQS for slice 2. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DM_2",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DM for slice 2. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x139"
  },
  {
    "name": "DENALI_PHY_314",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_OBS_2",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "RX Calibration results for slice 2. Bits (7:0) contain calibration results from DQ0-7. Bit (8) contains calibration result from DM. Bit (9) contains calibration result from DQS. Bit (10) contains calibration result from FDBK.",
        "access": "RD"
      },
      {
        "name": "PHY_RX_CAL_FDBK_2",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for FDBK for slice 2. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x13a"
  },
  {
    "name": "DENALI_PHY_315",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ1_SLAVE_DELAY_2",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ1 for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ0_SLAVE_DELAY_2",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ0 for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x13b"
  },
  {
    "name": "DENALI_PHY_316",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ3_SLAVE_DELAY_2",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ3 for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ2_SLAVE_DELAY_2",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ2 for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x13c"
  },
  {
    "name": "DENALI_PHY_317",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ5_SLAVE_DELAY_2",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ5 for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ4_SLAVE_DELAY_2",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ4 for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x13d"
  },
  {
    "name": "DENALI_PHY_318",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ7_SLAVE_DELAY_2",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ7 for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ6_SLAVE_DELAY_2",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ6 for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x13e"
  },
  {
    "name": "DENALI_PHY_319",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQS_SLAVE_DELAY_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Write clock slave delay setting for DQS for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDM_SLAVE_DELAY_2",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DM for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x13f"
  },
  {
    "name": "DENALI_PHY_320",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ1_SLAVE_DELAY_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ1 slave delay setting for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ0_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ0 slave delay setting for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x140"
  },
  {
    "name": "DENALI_PHY_321",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ3_SLAVE_DELAY_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ3 slave delay setting for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ2_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ2 slave delay setting for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x141"
  },
  {
    "name": "DENALI_PHY_322",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ5_SLAVE_DELAY_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ5 slave delay setting for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ4_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ4 slave delay setting for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x142"
  },
  {
    "name": "DENALI_PHY_323",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ7_SLAVE_DELAY_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ7 slave delay setting for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ6_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ6 slave delay setting for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x143"
  },
  {
    "name": "DENALI_PHY_324",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ0 for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDM_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DM/DBI slave delay setting for slice 2. May be used for data swap.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x144"
  },
  {
    "name": "DENALI_PHY_325",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ1 for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ0 for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x145"
  },
  {
    "name": "DENALI_PHY_326",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ2 for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ1 for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x146"
  },
  {
    "name": "DENALI_PHY_327",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ3 for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ2 for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x147"
  },
  {
    "name": "DENALI_PHY_328",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ4 for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ3 for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x148"
  },
  {
    "name": "DENALI_PHY_329",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ5 for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ4 for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x149"
  },
  {
    "name": "DENALI_PHY_330",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ6 for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ5 for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x14a"
  },
  {
    "name": "DENALI_PHY_331",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ7 for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ6 for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x14b"
  },
  {
    "name": "DENALI_PHY_332",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DM_RISE_SLAVE_DELAY_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DM for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ7 for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x14c"
  },
  {
    "name": "DENALI_PHY_333",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_GATE_SLAVE_DELAY_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQS slave delay setting for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DM_FALL_SLAVE_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DM for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x14d"
  },
  {
    "name": "DENALI_PHY_334",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_DELAY_EARLY_THRESHOLD_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Write level delay threshold above which will be considered in previous cycle for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_WRITE_PATH_LAT_ADD_2",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Number of cycles to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_LATENCY_ADJUST_2",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x14e"
  },
  {
    "name": "DENALI_PHY_335",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_EARLY_FORCE_ZERO_2",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Force the final write level delay value (that meets the early threshold) to 0 for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Write level delay threshold below which will add a cycle of write path latency for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x14f"
  },
  {
    "name": "DENALI_PHY_336",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_LAT_ADJ_START_2",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Initial read DQS gate cycle delay from dfi_rddata_en during gate training for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_GTLVL_RDDQS_SLV_DLY_START_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Initial read DQS gate slave delay setting during gate training for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x150"
  },
  {
    "name": "DENALI_PHY_337",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read leveling starting value for the DQS/DQ slave delay settings for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_WDQLVL_DQDM_SLV_DLY_START_2",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Initial DQ/DM slave delay setting during write data leveling for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x151"
  },
  {
    "name": "DENALI_PHY_338",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x152"
  },
  {
    "name": "DENALI_PHY_339",
    "bit_ranges": [
      {
        "name": "PHY_DQS_OE_TIMING_2",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS output enable signals for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQ_TSEL_WR_TIMING_2",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM write based termination enable and select signals for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQ_TSEL_RD_TIMING_2",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM read based termination enable and select signals for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQ_OE_TIMING_2",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM output enable signals for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x153"
  },
  {
    "name": "DENALI_PHY_340",
    "bit_ranges": [
      {
        "name": "PHY_DQ_IE_TIMING_2",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM input enable signals for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_PER_CS_TRAINING_EN_2",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables the per-rank training and read/write timing capabilities. Must have same value in all slices.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_TSEL_WR_TIMING_2",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS write based termination enable and select signals for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_TSEL_RD_TIMING_2",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS read based termination enable and select signals for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x154"
  },
  {
    "name": "DENALI_PHY_341",
    "bit_ranges": [
      {
        "name": "PHY_RDDATA_EN_DLY_2",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles that the dfi_rddata_en signal is early for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_IE_MODE_2",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Input enable mode bits for slice 2. Bit (0) enables the mode where the input enables are always on; set to 1 to enable. Bit (1) disables the input enable on the DM signal; set to 1 to disable.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDATA_EN_IE_DLY_2",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_IE_TIMING_2",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS input enable signals for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x155"
  },
  {
    "name": "DENALI_PHY_342",
    "bit_ranges": [
      {
        "name": "PHY_MASTER_DELAY_START_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Start value for master delay line locking algorithm for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_SW_MASTER_MODE_2",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Master delay line override settings for slice 2. Bit (0) enables software half clock mode. Bit (1) is the software half clock mode value. Bit (2) enables software bypass mode. Bit (3) is the software bypass mode value.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDATA_EN_TSEL_DLY_2",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x156"
  },
  {
    "name": "DENALI_PHY_343",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_DLY_STEP_2",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQS slave delay step size during write leveling for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_RPTR_UPDATE_2",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Offset in cycles from the dfi_rddata_en signal to release data from the entry FIFO for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_MASTER_DELAY_WAIT_2",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Wait cycles for master delay line locking algorithm for slice 2. Bits (3:0) are the cycle wait count after a calibration clock setting change. Bits (7:4) are the cycle wait count after a master delay setting change.",
        "access": "RW+"
      },
      {
        "name": "PHY_MASTER_DELAY_STEP_2",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Incremental step size for master delay line locking algorithm for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x157"
  },
  {
    "name": "DENALI_PHY_344",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_RESP_WAIT_CNT_2",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Number of cycles + 4 to wait between dfi_rddata_en and the sampling of the DQS during gate training for slice 2. The valid range is 0x0 to 0xB.",
        "access": "RW+"
      },
      {
        "name": "PHY_GTLVL_DLY_STEP_2",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQS slave delay step size during gate training for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_WRLVL_RESP_WAIT_CNT_2",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Number of cycles to wait between dfi_wrlvl_strobe and the sampling of the DQs during write leveling for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x158"
  },
  {
    "name": "DENALI_PHY_345",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_FINAL_STEP_2",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Final backup step delay used in gate training algorithm for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_GTLVL_BACK_STEP_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Interim backup step delay used in gate training algorithm for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x159"
  },
  {
    "name": "DENALI_PHY_346",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_DLY_STEP_2",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQS slave delay step size during read leveling for slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_WDQLVL_DLY_STEP_2",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DQ slave delay step size during write data leveling for slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x15a"
  },
  {
    "name": "DENALI_PHY_384",
    "bit_ranges": [
      {
        "name": "PHY_DQ_DM_SWIZZLE0_3",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DQ/DM bit swizzling 0 for slice 3. Bits (3:0) inform the PHY which bit in {DM,DQ]} map to DQ0, Bits (7:4) inform the PHY which bit in {DM,DQ} map to DQ1, etc.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x180"
  },
  {
    "name": "DENALI_PHY_385",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WR_BYPASS_SLAVE_DELAY_3",
        "bits": "18:8",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write data clock bypass mode slave delay setting for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_DQ_DM_SWIZZLE1_3",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQ/DM bit swizzling 1 for slice 3. Bits (3:0) inform the PHY which bit in {DM,DQ]} map to DM.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x181"
  },
  {
    "name": "DENALI_PHY_386",
    "bit_ranges": [
      {
        "name": "PHY_CLK_BYPASS_OVERRIDE_3",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Bypass mode override setting for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_BYPASS_TWO_CYC_PREAMBLE_3",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "PHY two_cycle_preamble for bypass mode for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQS bypass mode slave delay setting for slice 3.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x182"
  },
  {
    "name": "DENALI_PHY_387",
    "bit_ranges": [
      {
        "name": "PHY_SW_WRDQ3_SHIFT_3",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ3 for slice 3. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ2_SHIFT_3",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ2 for slice 3. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ1_SHIFT_3",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ1 for slice 3. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ0_SHIFT_3",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ0 for slice 3. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x183"
  },
  {
    "name": "DENALI_PHY_388",
    "bit_ranges": [
      {
        "name": "PHY_SW_WRDQ7_SHIFT_3",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ7 for slice 3. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ6_SHIFT_3",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ6 for slice 3. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ5_SHIFT_3",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ5 for slice 3. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQ4_SHIFT_3",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQ4 for slice 3. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x184"
  },
  {
    "name": "DENALI_PHY_389",
    "bit_ranges": [
      {
        "name": "PHY_DQ_TSEL_ENABLE_3",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Operation type tsel enables for DQ/ DM signals for slice 3. Bit (0) enables tsel_en during read cycles. Bit (1) enables tsel_en during write cycles. Bit (2) enables tsel_en during idle cycles. Set each bit to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDQS_SHIFT_3",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DQS for slice 3. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bit (3) is the cycle_shift value.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_WRDM_SHIFT_3",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for write DM for slice 3. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) are the cycle_shift value.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x185"
  },
  {
    "name": "DENALI_PHY_390",
    "bit_ranges": [
      {
        "name": "PHY_DQS_TSEL_ENABLE_3",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Operation type tsel enables for DQS signals for slice 3. Bit (0) enables tsel_en during read cycles. Bit (1) enables tsel_en during write cycles. Bit (2) enables tsel_en during idle cycles. Set each bit to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "PHY_DQ_TSEL_SELECT_3",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "Operation type tsel select values for DQ/DM signals for slice 3. Bits (3:0) are tsel_sel values during read cycles. Bits (7:4) are tsel_sel values during write cycles. Bits (11:8) are tsel_sel values during idle cycles.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x186"
  },
  {
    "name": "DENALI_PHY_391",
    "bit_ranges": [
      {
        "name": "PHY_TWO_CYC_PREAMBLE_3",
        "bits": "25:24",
        "default": "0x0",
        "range": "0x0-0x32",
        "description": "cycle preamble support for slice 3. Bit (0) controls the 2 cycle read preamble. Bit (1) controls the 2 cycle write preamble. Set each bit to 1 to enable.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_TSEL_SELECT_3",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "Operation type tsel select values for DQS signals for slice 3. Bits (3:0) are tsel_sel values during read cycles. Bits (7:4) are tsel_sel values during write cycles. Bits (11:8) are tsel_sel values during idle cycles.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x187"
  },
  {
    "name": "DENALI_PHY_392",
    "bit_ranges": [
      {
        "name": "PHY_PER_CS_TRAINING_INDEX_3",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "For per-rank training, indicates which ranksparamtersareread/ writtenforslice3.'",
        "access": "RW"
      },
      {
        "name": "PHY_PER_CS_TRAINING_MULTICAST_EN_3",
        "bits": "16",
        "default": "0x1",
        "range": "0x0-0x1",
        "description": "When set, a register write will update parameters for all ranks at the same time in slice 3. Set to 1 to enable.",
        "access": "RW_D"
      },
      {
        "name": "PHY_PER_RANK_CS_MAP_3",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Per-rank CS map for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_DBI_MODE_3",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "DBI mode for slice 3. Bit (0) enables return of DBI read data. Bit (1) enables read leveling of the DBI signal only.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x188"
  },
  {
    "name": "DENALI_PHY_393",
    "bit_ranges": [
      {
        "name": "PHY_LP4_BOOT_RPTR_UPDATE_3",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the offset in cycles from the dfi_rddata_en signal to release data from the entry FIFO for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_3",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDATA_EN_DLY_3",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is early for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDATA_EN_IE_DLY_3",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 3.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x189"
  },
  {
    "name": "DENALI_PHY_394",
    "bit_ranges": [
      {
        "name": "PHY_SLICE_PWR_RDC_DISABLE_3",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "data slice power reduction disable for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_LPBK_CONTROL_3",
        "bits": "14:8",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Loopback control bits for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_3",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "For LPDDR4 boot frequency, the number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 3.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x18a"
  },
  {
    "name": "DENALI_PHY_395",
    "bit_ranges": [
      {
        "name": "SC_PHY_SNAP_OBS_REGS_3",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Initiates a snapshot of the internal observation registers for slice 3. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_GATE_ERROR_DELAY_SELECT_3",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Number of cycles to wait for the DQS gate to close before flagging an error for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQS data clock bypass mode slave delay setting for slice 3.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x18b"
  },
  {
    "name": "DENALI_PHY_396",
    "bit_ranges": [
      {
        "name": "PHY_GATE_SMPL1_SLAVE_DELAY_3",
        "bits": "24:16",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Number of cycles to delay the read DQS gate signal to generate gate1 signal for on the fly read DQS training for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_LPDDR_TYPE_3",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Indicates the type of DRAM for slice 3. Clear to 0 for DDR3 or DDR4, program to 1 for LPDDR3, or program to 2 for LPDDR4.",
        "access": "RW"
      },
      {
        "name": "PHY_LPDDR_3",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates a cycle of delay for the slice 3 to match the address slice.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x18c"
  },
  {
    "name": "DENALI_PHY_397",
    "bit_ranges": [
      {
        "name": "ON_FLY_GATE_ADJUST_EN_3",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Control the on the fly gate adjustment for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_GATE_SMPL2_SLAVE_DELAY_3",
        "bits": "8:0",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Number of cycles to delay the read DQS gate signal to generate gate2 signal for on the fly read DQS training for slice 3.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x18d"
  },
  {
    "name": "DENALI_PHY_398",
    "bit_ranges": [
      {
        "name": "PHY_GATE_TRACKING_OBS_3",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Report the on the fly gate measurement result for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x18e"
  },
  {
    "name": "DENALI_PHY_399",
    "bit_ranges": [
      {
        "name": "PHY_LP4_PST_AMBLE_3",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Controls the read postamble extension for LPDDR4 for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_DFI40_POLARITY_3",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates the dfi_wrdata_cs_n and dfi_rddata_cs_n is low active or high active.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x18f"
  },
  {
    "name": "DENALI_PHY_400",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT8_3",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 8 data for slice 3.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x190"
  },
  {
    "name": "DENALI_PHY_401",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT9_3",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 9 data for slice 3.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x191"
  },
  {
    "name": "DENALI_PHY_402",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT10_3",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 10 data for slice 3.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x192"
  },
  {
    "name": "DENALI_PHY_403",
    "bit_ranges": [
      {
        "name": "PHY_LP4_RDLVL_PATT11_3",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "LPDDR4 read leveling pattern 11 data for slice 3.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x193"
  },
  {
    "name": "DENALI_PHY_404",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ_ENC_OBS_SELECT_3",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Select value to map the internal read DQ slave delay encoded settings to the accessible read DQ encoded slave delay observation register for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_MASTER_DLY_LOCK_OBS_SELECT_3",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Select value to map the internal master delay observation registers to the accessible master delay observation register for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_FIFO_PTR_RST_DISABLE_3",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Disables automatic reset of the read entry FIFO pointers for slice 3. Set to 1 to disable automatic resets.",
        "access": "RW"
      },
      {
        "name": "PHY_SLAVE_LOOP_CNT_UPDATE_3",
        "bits": "2:0",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Sets the frequency by which the slave delay encoded value holding registers are updated for slice 3.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x194"
  },
  {
    "name": "DENALI_PHY_405",
    "bit_ranges": [
      {
        "name": "PHY_FIFO_PTR_OBS_SELECT_3",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal read entry FIFO read/write pointers to the accessible read entry FIFO pointer observation register for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_WR_SHIFT_OBS_SELECT_3",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal write DQ/DQS automatic cycle/ half_cycle shift settings to the accessible write DQ/DQS shift observation register for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_WR_ENC_OBS_SELECT_3",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal write DQ slave delay encoded settings to the accessible write DQ encoded slave delay observation register for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_RDDQS_DQ_ENC_OBS_SELECT_3",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map the internal read DQS DQ rise/fall slave delay encoded settings to the accessible read DQS DQ rise/fall encoded slave delay observation registers for slice 3.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x195"
  },
  {
    "name": "DENALI_PHY_406",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_UPDT_WAIT_CNT_3",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to wait after changing DQS slave delay setting during write leveling for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_WRLVL_CAPTURE_CNT_3",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Number of samples to take at each DQS slave delay setting during write leveling for slice 3.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_LVL_DEBUG_CONT_3",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Allows the leveling state machine to advance (when in debug mode) for slice 3. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_LVL_DEBUG_MODE_3",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables leveling debug mode for slice 3. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x196"
  },
  {
    "name": "DENALI_PHY_407",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_UPDT_WAIT_CNT_3",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to wait after changing DQS slave delay setting during read leveling for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_CAPTURE_CNT_3",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Number of samples to take at each DQS slave delay setting during read leveling for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_GTLVL_UPDT_WAIT_CNT_3",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles + 4 to wait after changing DQS slave delay setting during gate training for slice 3. The valid range is 0x0 to 0xB.",
        "access": "RW"
      },
      {
        "name": "PHY_GTLVL_CAPTURE_CNT_3",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Number of samples to take at each DQS slave delay setting during gate training for slice 3.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x197"
  },
  {
    "name": "DENALI_PHY_408",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_BURST_CNT_3",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Defines the write/read burst length in bytes during the write data leveling sequence for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_DATA_MASK_3",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Per-bit mask for read leveling for slice 3. If all bits are not used, only 1 bit should be cleared to 0.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during read leveling for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_RDLVL_OP_MODE_3",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Read leveling algorithm select for slice 3. Clear to 0 to move linearly from left to right. Set to 1 to start inside the window, move left and then move right.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x198"
  },
  {
    "name": "DENALI_PHY_409",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_UPDT_WAIT_CNT_3",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to wait after changing the DQ slave delay setting during write data leveling for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_3",
        "bits": "18:8",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Defines the write/read burst length in bytes during the write data leveling sequence for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_WDQLVL_PATT_3",
        "bits": "2:0",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Defines the training patterns to be used during the write data leveling sequence for slice 3. Bit (0) corresponds to the LFSR data training pattern. Bit (1) corresponds to the CLK data training pattern. Bit (2) corresponds to user-defined data pattern training. If multiple bits are set, the training for each of the chosen patterns will be executed and the settings that give the smallest data valid window eye will be chosen.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x199"
  },
  {
    "name": "DENALI_PHY_410",
    "bit_ranges": [
      {
        "name": "SC_PHY_WDQLVL_CLR_PREV_RESULTS_3",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Clears the previous result value to allow a clean slate comparison for future write DQ leveling results for slice 3. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_WDQLVL_QTR_DLY_STEP_3",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the step granularity for the logic to use once an edge is found. When this occurs, the logic jumps back to the previous invalid value and uses this step size to determine a more accurate delay value.",
        "access": "RW"
      },
      {
        "name": "PHY_WDQLVL_DQDM_OBS_SELECT_3",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during write data leveling for slice 3.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x19a"
  },
  {
    "name": "DENALI_PHY_411",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_DATADM_MASK_3",
        "bits": "8:0",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Per-bit mask for write data leveling for slice 3. Set to 1 to mask any bit from the leveling process.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x19b"
  },
  {
    "name": "DENALI_PHY_412",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT0_3",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 3. This register holds the bytes 3 to 0 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x19c"
  },
  {
    "name": "DENALI_PHY_413",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT1_3",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 3. This register holds the bytes 7 to 4 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x19d"
  },
  {
    "name": "DENALI_PHY_414",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT2_3",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 3. This register holds the bytes 11 to 8 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x19e"
  },
  {
    "name": "DENALI_PHY_415",
    "bit_ranges": [
      {
        "name": "PHY_USER_PATT3_3",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "User-defined pattern to be used during write data leveling for slice 3. This register holds the bytes 15 to 12 written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x19f"
  },
  {
    "name": "DENALI_PHY_416",
    "bit_ranges": [
      {
        "name": "SC_PHY_MANUAL_CLEAR_3",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Manual reset/clear of internal logic for slice 3. Bit (0) initiates manual setup of the read DQS gate. Bit (1) is reset of read entry FIFO pointers. Bit (2) is reset of master delay min/ max lock values. Bit (3) is manual reset of master delay unlock counter. Bit (4) is reset of leveling error bit in the leveling status registers. Bit (5) is clearing of the gate tracking observation register. Set each bit to 1 to initiate/reset.",
        "access": "WR"
      },
      {
        "name": "PHY_CALVL_VREF_DRIVING_SLICE_3",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates if slice 3 is used to drive the VREF value to the device during CA training.",
        "access": "RW"
      },
      {
        "name": "PHY_USER_PATT4_3",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "User-defined pattern to be used during write data leveling for slice 3. This register holds the DM bit for the 15 to 0 DQ written/read from device.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1a0"
  },
  {
    "name": "DENALI_PHY_417",
    "bit_ranges": [
      {
        "name": "PHY_FIFO_PTR_OBS_3",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for read entry FIFO pointers for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1a1"
  },
  {
    "name": "DENALI_PHY_418",
    "bit_ranges": [
      {
        "name": "PHY_LPBK_RESULT_OBS_3",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register containing loopback status/results for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1a2"
  },
  {
    "name": "DENALI_PHY_419",
    "bit_ranges": [
      {
        "name": "PHY_MASTER_DLY_LOCK_OBS_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for master delay results for slice 3.",
        "access": "RD"
      },
      {
        "name": "PHY_LPBK_ERROR_COUNT_OBS_3",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Observation register containing total number of loopback error data for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1a3"
  },
  {
    "name": "DENALI_PHY_420",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for read DQS DQ falling edge adder slave delay encoded value for slice 3.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for read DQS DQ rising edge adder slave delay encoded value for slice 3.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3",
        "bits": "14:8",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Observation register for read DQS base slave delay encoded value for slice 3.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQ_SLV_DLY_ENC_OBS_3",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Observation register for read DQ slave delay encoded values for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1a4"
  },
  {
    "name": "DENALI_PHY_421",
    "bit_ranges": [
      {
        "name": "PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for write DQ base slave delay encoded value for slice 3.",
        "access": "RD"
      },
      {
        "name": "PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3",
        "bits": "22:16",
        "default": "0x00",
        "range": "0x0-0x7f",
        "description": "Observation register for write DQS base slave delay encoded value for slice 3.",
        "access": "RD"
      },
      {
        "name": "PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for read DQS gate slave delay encoded value for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1a5"
  },
  {
    "name": "DENALI_PHY_422",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_HARD0_DELAY_OBS_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for write leveling last hard 0 DQS slave delay for slice 3.",
        "access": "RD"
      },
      {
        "name": "PHY_WR_SHIFT_OBS_3",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Observation register for automatic half cycle and cycle shift values for slice 3.",
        "access": "RD"
      },
      {
        "name": "PHY_WR_ADDER_SLV_DLY_ENC_OBS_3",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Observation register for write adder slave delay encoded value for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1a6"
  },
  {
    "name": "DENALI_PHY_423",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_HARD1_DELAY_OBS_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for write leveling first hard 1 DQS slave delay for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1a7"
  },
  {
    "name": "DENALI_PHY_424",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_STATUS_OBS_3",
        "bits": "16:0",
        "default": "0x00000",
        "range": "0x0-0x1ffff",
        "description": "Observation register for write leveling status for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1a8"
  },
  {
    "name": "DENALI_PHY_425",
    "bit_ranges": [
      {
        "name": "PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_3",
        "bits": "24:16",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Observation register for gate sample1 slave delay encoded values for slice 3.",
        "access": "RD"
      },
      {
        "name": "PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_3",
        "bits": "8:0",
        "default": "0x000",
        "range": "0x0-0x1ff",
        "description": "Observation register for gate sample1 slave delay encoded values for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1a9"
  },
  {
    "name": "DENALI_PHY_426",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_HARD0_DELAY_OBS_3",
        "bits": "29:16",
        "default": "0x0000",
        "range": "0x0-0x3fff",
        "description": "Observation register for gate training first hard 0 DQS slave delay for slice 3.",
        "access": "RD"
      },
      {
        "name": "PHY_WRLVL_ERROR_OBS_3",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Observation register for write leveling error status for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1aa"
  },
  {
    "name": "DENALI_PHY_427",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_STATUS_OBS_3",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Observation register for gate training status for slice 3.",
        "access": "RD"
      },
      {
        "name": "PHY_GTLVL_HARD1_DELAY_OBS_3",
        "bits": "13:0",
        "default": "0x0000",
        "range": "0x0-0x3fff",
        "description": "Observation register for gate training last hard 1 DQS slave delay for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1ab"
  },
  {
    "name": "DENALI_PHY_428",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for read leveling data window trailing edge slave delay setting for slice 3.",
        "access": "RD"
      },
      {
        "name": "PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for read leveling data window leading edge slave delay setting for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1ac"
  },
  {
    "name": "DENALI_PHY_429",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Observation register for read leveling number of windows found for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1ad"
  },
  {
    "name": "DENALI_PHY_430",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_STATUS_OBS_3",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for read leveling status for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1ae"
  },
  {
    "name": "DENALI_PHY_431",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_DQDM_TE_DLY_OBS_3",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Observation register for write data leveling data window trailing edge slave delay setting for slice 3.",
        "access": "RD"
      },
      {
        "name": "PHY_WDQLVL_DQDM_LE_DLY_OBS_3",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Observation register for write data leveling data window leading edge slave delay setting for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1af"
  },
  {
    "name": "DENALI_PHY_432",
    "bit_ranges": [
      {
        "name": "PHY_WDQLVL_STATUS_OBS_3",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for write data leveling status for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1b0"
  },
  {
    "name": "DENALI_PHY_433",
    "bit_ranges": [
      {
        "name": "PHY_DDL_MODE_3",
        "bits": "17:0",
        "default": "0x00000",
        "range": "0x0-0x3ffff",
        "description": "DDL mode for slice 3.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1b1"
  },
  {
    "name": "DENALI_PHY_434",
    "bit_ranges": [
      {
        "name": "PHY_DDL_TEST_OBS_3",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DDL test observation for slice 3.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1b2"
  },
  {
    "name": "DENALI_PHY_435",
    "bit_ranges": [
      {
        "name": "PHY_DDL_TEST_MSTR_DLY_OBS_3",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DDL test observation delays for slice 3 master DDL.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1b3"
  },
  {
    "name": "DENALI_PHY_436",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_SAMPLE_WAIT_3",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "RX Calibration state machine wait count for slice 3.",
        "access": "RW"
      },
      {
        "name": "PHY_RX_CAL_OVERRIDE_3",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Manual setting of RX Calibration enable for slice 3.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_RX_CAL_START_3",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Manual RX Calibration start for slice 3.",
        "access": "WR"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1b4"
  },
  {
    "name": "DENALI_PHY_437",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ1_3",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ1 for slice 3. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ0_3",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ0 for slice 3. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1b5"
  },
  {
    "name": "DENALI_PHY_438",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ3_3",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ3 for slice 3. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ2_3",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ2 for slice 3. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1b6"
  },
  {
    "name": "DENALI_PHY_439",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ5_3",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ5 for slice 3. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ4_3",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ4 for slice 3. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1b7"
  },
  {
    "name": "DENALI_PHY_440",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQ7_3",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ7 for slice 3. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DQ6_3",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQ6 for slice 3. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1b8"
  },
  {
    "name": "DENALI_PHY_441",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_DQS_3",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DQS for slice 3. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      },
      {
        "name": "PHY_RX_CAL_DM_3",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for DM for slice 3. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1b9"
  },
  {
    "name": "DENALI_PHY_442",
    "bit_ranges": [
      {
        "name": "PHY_RX_CAL_OBS_3",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "RX Calibration results for slice 3. Bits (7:0) contain calibration results from DQ0-7. Bit (8) contains calibration result from DM. Bit (9) contains calibration result from DQS. Bit (10) contains calibration result from FDBK.",
        "access": "RD"
      },
      {
        "name": "PHY_RX_CAL_FDBK_3",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "RX Calibration codes for FDBK for slice 3. Bits (5:0) contain rx_cal_code_down. Bits (11:6) contain rx_cal_code_up. Bits (17:12) contain rx_cal_code2_down. Bits (23:18) contain rx_cal_code2_up.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1ba"
  },
  {
    "name": "DENALI_PHY_443",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ1_SLAVE_DELAY_3",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ1 for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ0_SLAVE_DELAY_3",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ0 for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1bb"
  },
  {
    "name": "DENALI_PHY_444",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ3_SLAVE_DELAY_3",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ3 for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ2_SLAVE_DELAY_3",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ2 for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1bc"
  },
  {
    "name": "DENALI_PHY_445",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ5_SLAVE_DELAY_3",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ5 for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ4_SLAVE_DELAY_3",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ4 for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1bd"
  },
  {
    "name": "DENALI_PHY_446",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQ7_SLAVE_DELAY_3",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ7 for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDQ6_SLAVE_DELAY_3",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DQ6 for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1be"
  },
  {
    "name": "DENALI_PHY_447",
    "bit_ranges": [
      {
        "name": "PHY_CLK_WRDQS_SLAVE_DELAY_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Write clock slave delay setting for DQS for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_CLK_WRDM_SLAVE_DELAY_3",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write clock slave delay setting for DM for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1bf"
  },
  {
    "name": "DENALI_PHY_448",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ1_SLAVE_DELAY_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ1 slave delay setting for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ0_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ0 slave delay setting for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1c0"
  },
  {
    "name": "DENALI_PHY_449",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ3_SLAVE_DELAY_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ3 slave delay setting for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ2_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ2 slave delay setting for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1c1"
  },
  {
    "name": "DENALI_PHY_450",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ5_SLAVE_DELAY_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ5 slave delay setting for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ4_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ4 slave delay setting for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1c2"
  },
  {
    "name": "DENALI_PHY_451",
    "bit_ranges": [
      {
        "name": "PHY_RDDQ7_SLAVE_DELAY_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ7 slave delay setting for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQ6_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQ6 slave delay setting for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1c3"
  },
  {
    "name": "DENALI_PHY_452",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ0 for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDM_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DM/DBI slave delay setting for slice 3. May be used for data swap.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1c4"
  },
  {
    "name": "DENALI_PHY_453",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ1 for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ0 for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1c5"
  },
  {
    "name": "DENALI_PHY_454",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ2 for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ1 for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1c6"
  },
  {
    "name": "DENALI_PHY_455",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ3 for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ2 for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1c7"
  },
  {
    "name": "DENALI_PHY_456",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ4 for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ3 for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1c8"
  },
  {
    "name": "DENALI_PHY_457",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ5 for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ4 for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1c9"
  },
  {
    "name": "DENALI_PHY_458",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ6 for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ5 for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1ca"
  },
  {
    "name": "DENALI_PHY_459",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DQ7 for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ6 for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1cb"
  },
  {
    "name": "DENALI_PHY_460",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_DM_RISE_SLAVE_DELAY_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Rising edge read DQS slave delay setting for DM for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DQ7 for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1cc"
  },
  {
    "name": "DENALI_PHY_461",
    "bit_ranges": [
      {
        "name": "PHY_RDDQS_GATE_SLAVE_DELAY_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read DQS slave delay setting for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_DM_FALL_SLAVE_DELAY_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Falling edge read DQS slave delay setting for DM for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1cd"
  },
  {
    "name": "DENALI_PHY_462",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_DELAY_EARLY_THRESHOLD_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Write level delay threshold above which will be considered in previous cycle for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_WRITE_PATH_LAT_ADD_3",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Number of cycles to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDQS_LATENCY_ADJUST_3",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1ce"
  },
  {
    "name": "DENALI_PHY_463",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_EARLY_FORCE_ZERO_3",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Force the final write level delay value (that meets the early threshold) to 0 for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Write level delay threshold below which will add a cycle of write path latency for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1cf"
  },
  {
    "name": "DENALI_PHY_464",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_LAT_ADJ_START_3",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Initial read DQS gate cycle delay from dfi_rddata_en during gate training for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_GTLVL_RDDQS_SLV_DLY_START_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Initial read DQS gate slave delay setting during gate training for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1d0"
  },
  {
    "name": "DENALI_PHY_465",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Read leveling starting value for the DQS/DQ slave delay settings for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_WDQLVL_DQDM_SLV_DLY_START_3",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Initial DQ/DM slave delay setting during write data leveling for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1d1"
  },
  {
    "name": "DENALI_PHY_466",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1d2"
  },
  {
    "name": "DENALI_PHY_467",
    "bit_ranges": [
      {
        "name": "PHY_DQS_OE_TIMING_3",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS output enable signals for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQ_TSEL_WR_TIMING_3",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM write based termination enable and select signals for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQ_TSEL_RD_TIMING_3",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM read based termination enable and select signals for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQ_OE_TIMING_3",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM output enable signals for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1d3"
  },
  {
    "name": "DENALI_PHY_468",
    "bit_ranges": [
      {
        "name": "PHY_DQ_IE_TIMING_3",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQ/DM input enable signals for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_PER_CS_TRAINING_EN_3",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables the per-rank training and read/write timing capabilities. Must have same value in all slices.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_TSEL_WR_TIMING_3",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS write based termination enable and select signals for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_TSEL_RD_TIMING_3",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS read based termination enable and select signals for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1d4"
  },
  {
    "name": "DENALI_PHY_469",
    "bit_ranges": [
      {
        "name": "PHY_RDDATA_EN_DLY_3",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles that the dfi_rddata_en signal is early for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_IE_MODE_3",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Input enable mode bits for slice 3. Bit (0) enables the mode where the input enables are always on; set to 1 to enable. Bit (1) disables the input enable on the DM signal; set to 1 to disable.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDATA_EN_IE_DLY_3",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_DQS_IE_TIMING_3",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Start/end timing values for DQS input enable signals for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1d5"
  },
  {
    "name": "DENALI_PHY_470",
    "bit_ranges": [
      {
        "name": "PHY_MASTER_DELAY_START_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Start value for master delay line locking algorithm for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_SW_MASTER_MODE_3",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Master delay line override settings for slice 3. Bit (0) enables software half clock mode. Bit (1) is the software half clock mode value. Bit (2) enables software bypass mode. Bit (3) is the software bypass mode value.",
        "access": "RW+"
      },
      {
        "name": "PHY_RDDATA_EN_TSEL_DLY_3",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1d6"
  },
  {
    "name": "DENALI_PHY_471",
    "bit_ranges": [
      {
        "name": "PHY_WRLVL_DLY_STEP_3",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQS slave delay step size during write leveling for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_RPTR_UPDATE_3",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Offset in cycles from the dfi_rddata_en signal to release data from the entry FIFO for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_MASTER_DELAY_WAIT_3",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Wait cycles for master delay line locking algorithm for slice 3. Bits (3:0) are the cycle wait count after a calibration clock setting change. Bits (7:4) are the cycle wait count after a master delay setting change.",
        "access": "RW+"
      },
      {
        "name": "PHY_MASTER_DELAY_STEP_3",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Incremental step size for master delay line locking algorithm for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1d7"
  },
  {
    "name": "DENALI_PHY_472",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_RESP_WAIT_CNT_3",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Number of cycles + 4 to wait between dfi_rddata_en and the sampling of the DQS during gate training for slice 3. The valid range is 0x0 to 0xB.",
        "access": "RW+"
      },
      {
        "name": "PHY_GTLVL_DLY_STEP_3",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQS slave delay step size during gate training for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_WRLVL_RESP_WAIT_CNT_3",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Number of cycles to wait between dfi_wrlvl_strobe and the sampling of the DQs during write leveling for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1d8"
  },
  {
    "name": "DENALI_PHY_473",
    "bit_ranges": [
      {
        "name": "PHY_GTLVL_FINAL_STEP_3",
        "bits": "25:16",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Final backup step delay used in gate training algorithm for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_GTLVL_BACK_STEP_3",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Interim backup step delay used in gate training algorithm for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1d9"
  },
  {
    "name": "DENALI_PHY_474",
    "bit_ranges": [
      {
        "name": "PHY_RDLVL_DLY_STEP_3",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "DQS slave delay step size during read leveling for slice 3.",
        "access": "RW+"
      },
      {
        "name": "PHY_WDQLVL_DLY_STEP_3",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "DQ slave delay step size during write data leveling for slice 3.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x1da"
  },
  {
    "name": "DENALI_PHY_512",
    "bit_ranges": [
      {
        "name": "PHY_ADR3_SW_WRADDR_SHIFT_0",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR2_SW_WRADDR_SHIFT_0",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR1_SW_WRADDR_SHIFT_0",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR0_SW_WRADDR_SHIFT_0",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x200"
  },
  {
    "name": "DENALI_PHY_513",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write address clock bypass mode slave delay setting for address slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR5_SW_WRADDR_SHIFT_0",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR4_SW_WRADDR_SHIFT_0",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 0. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x201"
  },
  {
    "name": "DENALI_PHY_514",
    "bit_ranges": [
      {
        "name": "SC_PHY_ADR_MANUAL_CLEAR_0",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Manual reset/clear of internal logic for address slice 0. Bit (0) is reset of master delay min/max lock values. Bit (1) is manual reset of master delay unlock counter. Bit (2) clears the loopback error/results registers. Set each bit to 1 to reset.",
        "access": "WR"
      },
      {
        "name": "PHY_ADR_CLK_BYPASS_OVERRIDE_0",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Bypass mode override setting for address slice 0. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x202"
  },
  {
    "name": "DENALI_PHY_515",
    "bit_ranges": [
      {
        "name": "PHY_ADR_LPBK_RESULT_OBS_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register containing loopback status/results for address slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x203"
  },
  {
    "name": "DENALI_PHY_516",
    "bit_ranges": [
      {
        "name": "PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Select value to map the internal master delay observation registers to the accessible master delay observation register for address slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_LPBK_ERROR_COUNT_OBS_0",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Observation register containing total number of loopback error data for address slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x204"
  },
  {
    "name": "DENALI_PHY_517",
    "bit_ranges": [
      {
        "name": "PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Select value to map the addr bits delay observation registers to the accessible delay observation register for address slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Sets the frequency by which the slave delay encoded value holding registers are updated for address slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_MASTER_DLY_LOCK_OBS_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for master delay results for address slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x205"
  },
  {
    "name": "DENALI_PHY_518",
    "bit_ranges": [
      {
        "name": "PHY_ADR_PWR_RDC_DISABLE_0",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "adr slice power reduction disable for slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_LPBK_CONTROL_0",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Loopback control bits for address slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_TSEL_ENABLE_0",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables tsel_en for address slice 0.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_ADR_SNAP_OBS_REGS_0",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Initiates a snapshot of the internal observation registers for address slice 0. Set to 1 to trigger.",
        "access": "WR"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x206"
  },
  {
    "name": "DENALI_PHY_519",
    "bit_ranges": [
      {
        "name": "PHY_ADR_IE_MODE_0",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Input enable control for address slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_WRADDR_SHIFT_OBS_0",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Observation register for automatic half cycle and cycle shift values for address slice 0.",
        "access": "RD"
      },
      {
        "name": "PHY_ADR_TYPE_0",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "DRAM type for address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x207"
  },
  {
    "name": "DENALI_PHY_520",
    "bit_ranges": [
      {
        "name": "PHY_ADR_DDL_MODE_0",
        "bits": "14:0",
        "default": "0x0000",
        "range": "0x0-0x7fff",
        "description": "DDL mode for address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x208"
  },
  {
    "name": "DENALI_PHY_521",
    "bit_ranges": [
      {
        "name": "PHY_ADR_DDL_TEST_OBS_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DDL test observation for address slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x209"
  },
  {
    "name": "DENALI_PHY_522",
    "bit_ranges": [
      {
        "name": "PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DDL test observation delays for address slice 0 master DDL.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x20a"
  },
  {
    "name": "DENALI_PHY_523",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_COARSE_DLY_0",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Coarse CA training DLL increment value for address slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_START_0",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "CA training DLL start value for address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x20b"
  },
  {
    "name": "DENALI_PHY_524",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_QTR_0",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "CA training DLL quarter cycle delay value for address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x20c"
  },
  {
    "name": "DENALI_PHY_525",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_SWIZZLE0_0_0",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "CA training RD DQ bit swizzle map 0 for device 0 in address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x20d"
  },
  {
    "name": "DENALI_PHY_526",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_SWIZZLE1_0_0",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "CA training RD DQ bit swizzle map 1 for device 0 in address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x20e"
  },
  {
    "name": "DENALI_PHY_527",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_SWIZZLE0_1_0",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "CA training RD DQ bit swizzle map 0 for device 1 in address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x20f"
  },
  {
    "name": "DENALI_PHY_528",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_DEVICE_MAP_0",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the CA training device map for address slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_SWIZZLE1_1_0",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "CA training RD DQ bit swizzle map 1 for device 1 in address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x210"
  },
  {
    "name": "DENALI_PHY_529",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_RESP_WAIT_CNT_0",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of samples to wait for response during CA training for address slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_CAPTURE_CNT_0",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of samples to take at each ADDR slave delay setting during CA training for address slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_NUM_PATTERNS_0",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Sets the number of patterns to use during CA training for address slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_RANK_CTRL_0",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Defines the CA training rank control bits for address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x211"
  },
  {
    "name": "DENALI_PHY_530",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_OBS_SELECT_0",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "CA bit lane to observe result from (OBS0 and OBS1) during CA training for address slice 0.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_ADR_CALVL_ERROR_CLR_0",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Clears the CA training state machine error status for address slice 0. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "SC_PHY_ADR_CALVL_DEBUG_CONT_0",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Allows the CA training state machine to advance (when in debug mode) for address slice 0. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_ADR_CALVL_DEBUG_MODE_0",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables CA training debug mode for address slice 0. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x212"
  },
  {
    "name": "DENALI_PHY_531",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_OBS0_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for CA training for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x213"
  },
  {
    "name": "DENALI_PHY_532",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_OBS1_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for CA training for slice 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x214"
  },
  {
    "name": "DENALI_PHY_533",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_FG_0_0",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training foreground pattern 0 for address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x215"
  },
  {
    "name": "DENALI_PHY_534",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_BG_0_0",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training background pattern 0 for address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x216"
  },
  {
    "name": "DENALI_PHY_535",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_FG_1_0",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training foreground pattern 1 for address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x217"
  },
  {
    "name": "DENALI_PHY_536",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_BG_1_0",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training background pattern 1 for address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x218"
  },
  {
    "name": "DENALI_PHY_537",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_FG_2_0",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training foreground pattern 2 for address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x219"
  },
  {
    "name": "DENALI_PHY_538",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_BG_2_0",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training background pattern 2 for address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x21a"
  },
  {
    "name": "DENALI_PHY_539",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_FG_3_0",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training foreground pattern 3 for address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x21b"
  },
  {
    "name": "DENALI_PHY_540",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_BG_3_0",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training background pattern 3 for address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x21c"
  },
  {
    "name": "DENALI_PHY_541",
    "bit_ranges": [
      {
        "name": "PHY_ADR_ADDR_SEL_0",
        "bits": "29:0",
        "default": "0x00000000",
        "range": "0x0-0x3fffffff",
        "description": "Mux select to map in LPDDR4 addressing for address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x21d"
  },
  {
    "name": "DENALI_PHY_542",
    "bit_ranges": [
      {
        "name": "PHY_ADR_SEG_MASK_0",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Segment mask bit for address slice 0. Set to 1 to indicate that the bit is either CA 4 or CA 9.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_BIT_MASK_0",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Mask bit for address slice 0. Set to 1 to indicate that the bit is masked (not used).",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_LP4_BOOT_SLV_DELAY_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Address slave delay setting during the LPDDR4 boot frequency operation for address slice 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x21e"
  },
  {
    "name": "DENALI_PHY_543",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "13:8",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_TRAIN_MASK_0",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Mask bit for CA training participation for address slice 0. Set to 1 to indicate that the bit is participating in training.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x21f"
  },
  {
    "name": "DENALI_PHY_544",
    "bit_ranges": [
      {
        "name": "PHY_ADR0_CLK_WR_SLAVE_DELAY_0",
        "bits": "18:8",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR_TSEL_SELECT_0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Tsel select values for address slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x220"
  },
  {
    "name": "DENALI_PHY_545",
    "bit_ranges": [
      {
        "name": "PHY_ADR2_CLK_WR_SLAVE_DELAY_0",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR1_CLK_WR_SLAVE_DELAY_0",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x221"
  },
  {
    "name": "DENALI_PHY_546",
    "bit_ranges": [
      {
        "name": "PHY_ADR4_CLK_WR_SLAVE_DELAY_0",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR3_CLK_WR_SLAVE_DELAY_0",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x222"
  },
  {
    "name": "DENALI_PHY_547",
    "bit_ranges": [
      {
        "name": "PHY_ADR_SW_MASTER_MODE_0",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Master delay line override settings for address slice 0. Bit (0) enables software half clock mode. Bit (1) is the software half clock mode value. Bit (2) enables software bypass mode. Bit (3) is the software bypass mode value.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR5_CLK_WR_SLAVE_DELAY_0",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x223"
  },
  {
    "name": "DENALI_PHY_548",
    "bit_ranges": [
      {
        "name": "PHY_ADR_MASTER_DELAY_WAIT_0",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Wait cycles for master delay line locking algorithm for address slice 0. Bits (3:0) is the cycle wait count after a calibration clock setting change. Bits (7:4) is the cycle wait count after a master delay setting change.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR_MASTER_DELAY_STEP_0",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Incremental step size for master delay line locking algorithm for address slice 0.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR_MASTER_DELAY_START_0",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Start value for master delay line locking algorithm for address slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x224"
  },
  {
    "name": "DENALI_PHY_549",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_DLY_STEP_0",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Sets the delay step size plus 1 during CA training for address slice 0.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x225"
  },
  {
    "name": "DENALI_PHY_640",
    "bit_ranges": [
      {
        "name": "PHY_ADR3_SW_WRADDR_SHIFT_1",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR2_SW_WRADDR_SHIFT_1",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR1_SW_WRADDR_SHIFT_1",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR0_SW_WRADDR_SHIFT_1",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x280"
  },
  {
    "name": "DENALI_PHY_641",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_1",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write address clock bypass mode slave delay setting for address slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR5_SW_WRADDR_SHIFT_1",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR4_SW_WRADDR_SHIFT_1",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 1. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x281"
  },
  {
    "name": "DENALI_PHY_642",
    "bit_ranges": [
      {
        "name": "SC_PHY_ADR_MANUAL_CLEAR_1",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Manual reset/clear of internal logic for address slice 1. Bit (0) is reset of master delay min/max lock values. Bit (1) is manual reset of master delay unlock counter. Bit (2) clears the loopback error/results registers. Set each bit to 1 to reset.",
        "access": "WR"
      },
      {
        "name": "PHY_ADR_CLK_BYPASS_OVERRIDE_1",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Bypass mode override setting for address slice 1. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x282"
  },
  {
    "name": "DENALI_PHY_643",
    "bit_ranges": [
      {
        "name": "PHY_ADR_LPBK_RESULT_OBS_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register containing loopback status/results for address slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x283"
  },
  {
    "name": "DENALI_PHY_644",
    "bit_ranges": [
      {
        "name": "PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_1",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Select value to map the internal master delay observation registers to the accessible master delay observation register for address slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_LPBK_ERROR_COUNT_OBS_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Observation register containing total number of loopback error data for address slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x284"
  },
  {
    "name": "DENALI_PHY_645",
    "bit_ranges": [
      {
        "name": "PHY_ADR_SLV_DLY_ENC_OBS_SELECT_1",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Select value to map the addr bits delay observation registers to the accessible delay observation register for address slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_SLAVE_LOOP_CNT_UPDATE_1",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Sets the frequency by which the slave delay encoded value holding registers are updated for address slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_MASTER_DLY_LOCK_OBS_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for master delay results for address slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x285"
  },
  {
    "name": "DENALI_PHY_646",
    "bit_ranges": [
      {
        "name": "PHY_ADR_PWR_RDC_DISABLE_1",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "adr slice power reduction disable for slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_LPBK_CONTROL_1",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Loopback control bits for address slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_TSEL_ENABLE_1",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables tsel_en for address slice 1.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_ADR_SNAP_OBS_REGS_1",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Initiates a snapshot of the internal observation registers for address slice 1. Set to 1 to trigger.",
        "access": "WR"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x286"
  },
  {
    "name": "DENALI_PHY_647",
    "bit_ranges": [
      {
        "name": "PHY_ADR_IE_MODE_1",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Input enable control for address slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_WRADDR_SHIFT_OBS_1",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Observation register for automatic half cycle and cycle shift values for address slice 1.",
        "access": "RD"
      },
      {
        "name": "PHY_ADR_TYPE_1",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "DRAM type for address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x287"
  },
  {
    "name": "DENALI_PHY_648",
    "bit_ranges": [
      {
        "name": "PHY_ADR_DDL_MODE_1",
        "bits": "14:0",
        "default": "0x0000",
        "range": "0x0-0x7fff",
        "description": "DDL mode for address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x288"
  },
  {
    "name": "DENALI_PHY_649",
    "bit_ranges": [
      {
        "name": "PHY_ADR_DDL_TEST_OBS_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DDL test observation for address slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x289"
  },
  {
    "name": "DENALI_PHY_650",
    "bit_ranges": [
      {
        "name": "PHY_ADR_DDL_TEST_MSTR_DLY_OBS_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DDL test observation delays for address slice 1 master DDL.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x28a"
  },
  {
    "name": "DENALI_PHY_651",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_COARSE_DLY_1",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Coarse CA training DLL increment value for address slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_START_1",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "CA training DLL start value for address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x28b"
  },
  {
    "name": "DENALI_PHY_652",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_QTR_1",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "CA training DLL quarter cycle delay value for address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x28c"
  },
  {
    "name": "DENALI_PHY_653",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_SWIZZLE0_0_1",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "CA training RD DQ bit swizzle map 0 for device 0 in address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x28d"
  },
  {
    "name": "DENALI_PHY_654",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_SWIZZLE1_0_1",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "CA training RD DQ bit swizzle map 1 for device 0 in address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x28e"
  },
  {
    "name": "DENALI_PHY_655",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_SWIZZLE0_1_1",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "CA training RD DQ bit swizzle map 0 for device 1 in address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x28f"
  },
  {
    "name": "DENALI_PHY_656",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_DEVICE_MAP_1",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the CA training device map for address slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_SWIZZLE1_1_1",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "CA training RD DQ bit swizzle map 1 for device 1 in address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x290"
  },
  {
    "name": "DENALI_PHY_657",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_RESP_WAIT_CNT_1",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of samples to wait for response during CA training for address slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_CAPTURE_CNT_1",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of samples to take at each ADDR slave delay setting during CA training for address slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_NUM_PATTERNS_1",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Sets the number of patterns to use during CA training for address slice 1.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_RANK_CTRL_1",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Defines the CA training rank control bits for address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x291"
  },
  {
    "name": "DENALI_PHY_658",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_OBS_SELECT_1",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "CA bit lane to observe result from (OBS0 and OBS1) during CA training for address slice 1.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_ADR_CALVL_ERROR_CLR_1",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Clears the CA training state machine error status for address slice 1. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "SC_PHY_ADR_CALVL_DEBUG_CONT_1",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Allows the CA training state machine to advance (when in debug mode) for address slice 1. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_ADR_CALVL_DEBUG_MODE_1",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables CA training debug mode for address slice 1. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x292"
  },
  {
    "name": "DENALI_PHY_659",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_OBS0_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for CA training for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x293"
  },
  {
    "name": "DENALI_PHY_660",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_OBS1_1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for CA training for slice 1.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x294"
  },
  {
    "name": "DENALI_PHY_661",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_FG_0_1",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training foreground pattern 0 for address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x295"
  },
  {
    "name": "DENALI_PHY_662",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_BG_0_1",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training background pattern 0 for address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x296"
  },
  {
    "name": "DENALI_PHY_663",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_FG_1_1",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training foreground pattern 1 for address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x297"
  },
  {
    "name": "DENALI_PHY_664",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_BG_1_1",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training background pattern 1 for address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x298"
  },
  {
    "name": "DENALI_PHY_665",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_FG_2_1",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training foreground pattern 2 for address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x299"
  },
  {
    "name": "DENALI_PHY_666",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_BG_2_1",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training background pattern 2 for address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x29a"
  },
  {
    "name": "DENALI_PHY_667",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_FG_3_1",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training foreground pattern 3 for address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x29b"
  },
  {
    "name": "DENALI_PHY_668",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_BG_3_1",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training background pattern 3 for address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x29c"
  },
  {
    "name": "DENALI_PHY_669",
    "bit_ranges": [
      {
        "name": "PHY_ADR_ADDR_SEL_1",
        "bits": "29:0",
        "default": "0x00000000",
        "range": "0x0-0x3fffffff",
        "description": "Mux select to map in LPDDR4 addressing for address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x29d"
  },
  {
    "name": "DENALI_PHY_670",
    "bit_ranges": [
      {
        "name": "PHY_ADR_SEG_MASK_1",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Segment mask bit for address slice 1. Set to 1 to indicate that the bit is either CA 4 or CA 9.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_BIT_MASK_1",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Mask bit for address slice 1. Set to 1 to indicate that the bit is masked (not used).",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_LP4_BOOT_SLV_DELAY_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Address slave delay setting during the LPDDR4 boot frequency operation for address slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x29e"
  },
  {
    "name": "DENALI_PHY_671",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "13:8",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_TRAIN_MASK_1",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Mask bit for CA training participation for address slice 1. Set to 1 to indicate that the bit is participating in training.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x29f"
  },
  {
    "name": "DENALI_PHY_672",
    "bit_ranges": [
      {
        "name": "PHY_ADR0_CLK_WR_SLAVE_DELAY_1",
        "bits": "18:8",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR_TSEL_SELECT_1",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Tsel select values for address slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x2a0"
  },
  {
    "name": "DENALI_PHY_673",
    "bit_ranges": [
      {
        "name": "PHY_ADR2_CLK_WR_SLAVE_DELAY_1",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR1_CLK_WR_SLAVE_DELAY_1",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x2a1"
  },
  {
    "name": "DENALI_PHY_674",
    "bit_ranges": [
      {
        "name": "PHY_ADR4_CLK_WR_SLAVE_DELAY_1",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR3_CLK_WR_SLAVE_DELAY_1",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x2a2"
  },
  {
    "name": "DENALI_PHY_675",
    "bit_ranges": [
      {
        "name": "PHY_ADR_SW_MASTER_MODE_1",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Master delay line override settings for address slice 1. Bit (0) enables software half clock mode. Bit (1) is the software half clock mode value. Bit (2) enables software bypass mode. Bit (3) is the software bypass mode value.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR5_CLK_WR_SLAVE_DELAY_1",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x2a3"
  },
  {
    "name": "DENALI_PHY_676",
    "bit_ranges": [
      {
        "name": "PHY_ADR_MASTER_DELAY_WAIT_1",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Wait cycles for master delay line locking algorithm for address slice 1. Bits (3:0) is the cycle wait count after a calibration clock setting change. Bits (7:4) is the cycle wait count after a master delay setting change.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR_MASTER_DELAY_STEP_1",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Incremental step size for master delay line locking algorithm for address slice 1.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR_MASTER_DELAY_START_1",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Start value for master delay line locking algorithm for address slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x2a4"
  },
  {
    "name": "DENALI_PHY_677",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_DLY_STEP_1",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Sets the delay step size plus 1 during CA training for address slice 1.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x2a5"
  },
  {
    "name": "DENALI_PHY_768",
    "bit_ranges": [
      {
        "name": "PHY_ADR3_SW_WRADDR_SHIFT_2",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR2_SW_WRADDR_SHIFT_2",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR1_SW_WRADDR_SHIFT_2",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR0_SW_WRADDR_SHIFT_2",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x300"
  },
  {
    "name": "DENALI_PHY_769",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_2",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Write address clock bypass mode slave delay setting for address slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR5_SW_WRADDR_SHIFT_2",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR4_SW_WRADDR_SHIFT_2",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Manual override of automatic half_cycle_shift/cycle_shift for address slice 2. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bits (4:3) is the cycle_shift value. For bits (4:3), clear to 0x0 for no offset, program to 0x1 for -1 cycle, program to 0x2 for +1 cycle, or program to 0x3 for -2 cycles.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x301"
  },
  {
    "name": "DENALI_PHY_770",
    "bit_ranges": [
      {
        "name": "SC_PHY_ADR_MANUAL_CLEAR_2",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Manual reset/clear of internal logic for address slice 2. Bit (0) is reset of master delay min/max lock values. Bit (1) is manual reset of master delay unlock counter. Bit (2) clears the loopback error/results registers. Set each bit to 1 to reset.",
        "access": "WR"
      },
      {
        "name": "PHY_ADR_CLK_BYPASS_OVERRIDE_2",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Bypass mode override setting for address slice 2. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x302"
  },
  {
    "name": "DENALI_PHY_771",
    "bit_ranges": [
      {
        "name": "PHY_ADR_LPBK_RESULT_OBS_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register containing loopback status/results for address slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x303"
  },
  {
    "name": "DENALI_PHY_772",
    "bit_ranges": [
      {
        "name": "PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_2",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Select value to map the internal master delay observation registers to the accessible master delay observation register for address slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_LPBK_ERROR_COUNT_OBS_2",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Observation register containing total number of loopback error data for address slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x304"
  },
  {
    "name": "DENALI_PHY_773",
    "bit_ranges": [
      {
        "name": "PHY_ADR_SLV_DLY_ENC_OBS_SELECT_2",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Select value to map the addr bits delay observation registers to the accessible delay observation register for address slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_SLAVE_LOOP_CNT_UPDATE_2",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Sets the frequency by which the slave delay encoded value holding registers are updated for address slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_MASTER_DLY_LOCK_OBS_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for master delay results for address slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x305"
  },
  {
    "name": "DENALI_PHY_774",
    "bit_ranges": [
      {
        "name": "PHY_ADR_PWR_RDC_DISABLE_2",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "adr slice power reduction disable for slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_LPBK_CONTROL_2",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Loopback control bits for address slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_TSEL_ENABLE_2",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables tsel_en for address slice 2.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_ADR_SNAP_OBS_REGS_2",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Initiates a snapshot of the internal observation registers for address slice 2. Set to 1 to trigger.",
        "access": "WR"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x306"
  },
  {
    "name": "DENALI_PHY_775",
    "bit_ranges": [
      {
        "name": "PHY_ADR_IE_MODE_2",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Input enable control for address slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_WRADDR_SHIFT_OBS_2",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Observation register for automatic half cycle and cycle shift values for address slice 2.",
        "access": "RD"
      },
      {
        "name": "PHY_ADR_TYPE_2",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "DRAM type for address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x307"
  },
  {
    "name": "DENALI_PHY_776",
    "bit_ranges": [
      {
        "name": "PHY_ADR_DDL_MODE_2",
        "bits": "14:0",
        "default": "0x0000",
        "range": "0x0-0x7fff",
        "description": "DDL mode for address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x308"
  },
  {
    "name": "DENALI_PHY_777",
    "bit_ranges": [
      {
        "name": "PHY_ADR_DDL_TEST_OBS_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DDL test observation for address slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x309"
  },
  {
    "name": "DENALI_PHY_778",
    "bit_ranges": [
      {
        "name": "PHY_ADR_DDL_TEST_MSTR_DLY_OBS_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "DDL test observation delays for address slice 2 master DDL.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x30a"
  },
  {
    "name": "DENALI_PHY_779",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_COARSE_DLY_2",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Coarse CA training DLL increment value for address slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_START_2",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "CA training DLL start value for address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x30b"
  },
  {
    "name": "DENALI_PHY_780",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_QTR_2",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "CA training DLL quarter cycle delay value for address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x30c"
  },
  {
    "name": "DENALI_PHY_781",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_SWIZZLE0_0_2",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "CA training RD DQ bit swizzle map 0 for device 0 in address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x30d"
  },
  {
    "name": "DENALI_PHY_782",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_SWIZZLE1_0_2",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "CA training RD DQ bit swizzle map 1 for device 0 in address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x30e"
  },
  {
    "name": "DENALI_PHY_783",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_SWIZZLE0_1_2",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "CA training RD DQ bit swizzle map 0 for device 1 in address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x30f"
  },
  {
    "name": "DENALI_PHY_784",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_DEVICE_MAP_2",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the CA training device map for address slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_SWIZZLE1_1_2",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "CA training RD DQ bit swizzle map 1 for device 1 in address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x310"
  },
  {
    "name": "DENALI_PHY_785",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_RESP_WAIT_CNT_2",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of samples to wait for response during CA training for address slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_CAPTURE_CNT_2",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Number of samples to take at each ADDR slave delay setting during CA training for address slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_NUM_PATTERNS_2",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Sets the number of patterns to use during CA training for address slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_RANK_CTRL_2",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Defines the CA training rank control bits for address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x311"
  },
  {
    "name": "DENALI_PHY_786",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_OBS_SELECT_2",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "CA bit lane to observe result from (OBS0 and OBS1) during CA training for address slice 2.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_ADR_CALVL_ERROR_CLR_2",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Clears the CA training state machine error status for address slice 2. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "SC_PHY_ADR_CALVL_DEBUG_CONT_2",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Allows the CA training state machine to advance (when in debug mode) for address slice 2. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_ADR_CALVL_DEBUG_MODE_2",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables CA training debug mode for address slice 2. Set to 1 to enable.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x312"
  },
  {
    "name": "DENALI_PHY_787",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_OBS0_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for CA training for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x313"
  },
  {
    "name": "DENALI_PHY_788",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_OBS1_2",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for CA training for slice 2.",
        "access": "RD"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x314"
  },
  {
    "name": "DENALI_PHY_789",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_FG_0_2",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training foreground pattern 0 for address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x315"
  },
  {
    "name": "DENALI_PHY_790",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_BG_0_2",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training background pattern 0 for address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x316"
  },
  {
    "name": "DENALI_PHY_791",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_FG_1_2",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training foreground pattern 1 for address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x317"
  },
  {
    "name": "DENALI_PHY_792",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_BG_1_2",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training background pattern 1 for address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x318"
  },
  {
    "name": "DENALI_PHY_793",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_FG_2_2",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training foreground pattern 2 for address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x319"
  },
  {
    "name": "DENALI_PHY_794",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_BG_2_2",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training background pattern 2 for address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x31a"
  },
  {
    "name": "DENALI_PHY_795",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_FG_3_2",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training foreground pattern 3 for address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x31b"
  },
  {
    "name": "DENALI_PHY_796",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_BG_3_2",
        "bits": "19:0",
        "default": "0x00000",
        "range": "0x0-0xfffff",
        "description": "CA training background pattern 3 for address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x31c"
  },
  {
    "name": "DENALI_PHY_797",
    "bit_ranges": [
      {
        "name": "PHY_ADR_ADDR_SEL_2",
        "bits": "29:0",
        "default": "0x00000000",
        "range": "0x0-0x3fffffff",
        "description": "Mux select to map in LPDDR4 addressing for address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x31d"
  },
  {
    "name": "DENALI_PHY_798",
    "bit_ranges": [
      {
        "name": "PHY_ADR_SEG_MASK_2",
        "bits": "29:24",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Segment mask bit for address slice 2. Set to 1 to indicate that the bit is either CA 4 or CA 9.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_BIT_MASK_2",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Mask bit for address slice 2. Set to 1 to indicate that the bit is masked (not used).",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_LP4_BOOT_SLV_DELAY_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Address slave delay setting during the LPDDR4 boot frequency operation for address slice 2.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x31e"
  },
  {
    "name": "DENALI_PHY_799",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "13:8",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_CALVL_TRAIN_MASK_2",
        "bits": "5:0",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Mask bit for CA training participation for address slice 2. Set to 1 to indicate that the bit is participating in training.",
        "access": "RW"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x31f"
  },
  {
    "name": "DENALI_PHY_800",
    "bit_ranges": [
      {
        "name": "PHY_ADR0_CLK_WR_SLAVE_DELAY_2",
        "bits": "18:8",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR_TSEL_SELECT_2",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Tsel select values for address slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x320"
  },
  {
    "name": "DENALI_PHY_801",
    "bit_ranges": [
      {
        "name": "PHY_ADR2_CLK_WR_SLAVE_DELAY_2",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR1_CLK_WR_SLAVE_DELAY_2",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x321"
  },
  {
    "name": "DENALI_PHY_802",
    "bit_ranges": [
      {
        "name": "PHY_ADR4_CLK_WR_SLAVE_DELAY_2",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR3_CLK_WR_SLAVE_DELAY_2",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x322"
  },
  {
    "name": "DENALI_PHY_803",
    "bit_ranges": [
      {
        "name": "PHY_ADR_SW_MASTER_MODE_2",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Master delay line override settings for address slice 2. Bit (0) enables software half clock mode. Bit (1) is the software half clock mode value. Bit (2) enables software bypass mode. Bit (3) is the software bypass mode value.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR5_CLK_WR_SLAVE_DELAY_2",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address slice slave delay setting for address slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x323"
  },
  {
    "name": "DENALI_PHY_804",
    "bit_ranges": [
      {
        "name": "PHY_ADR_MASTER_DELAY_WAIT_2",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Wait cycles for master delay line locking algorithm for address slice 2. Bits (3:0) is the cycle wait count after a calibration clock setting change. Bits (7:4) is the cycle wait count after a master delay setting change.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR_MASTER_DELAY_STEP_2",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Incremental step size for master delay line locking algorithm for address slice 2.",
        "access": "RW+"
      },
      {
        "name": "PHY_ADR_MASTER_DELAY_START_2",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Start value for master delay line locking algorithm for address slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x324"
  },
  {
    "name": "DENALI_PHY_805",
    "bit_ranges": [
      {
        "name": "PHY_ADR_CALVL_DLY_STEP_2",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Sets the delay step size plus 1 during CA training for address slice 2.",
        "access": "RW+"
      }
    ],
    "base": "PHY_BASE_ADDR",
    "offset": "0x325"
  },
  {
    "name": "DENALI_PHY_896",
    "bit_ranges": [
      {
        "name": "PHY_SW_GRP_SHIFT_1",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Address/control group slice 1 manual override of automatic half_cycle_shift/cycle_shift. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bit (3) is the cycle_shift value.",
        "access": "RW+"
      },
      {
        "name": "PHY_SW_GRP_SHIFT_0",
        "bits": "20:16",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Address/control group slice 0 manual override of automatic half_cycle_shift/cycle_shift. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bit (3) is the cycle_shift value.",
        "access": "RW+"
      },
      {
        "name": "PHY_FREQ_SEL_INDEX",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Selects which frequency set to update.",
        "access": "RW+"
      },
      {
        "name": "PHY_FREQ_SEL_MULTICAST_EN",
        "bits": "0",
        "default": "0x1",
        "range": "0x0-0x1",
        "description": "When set, a register write will update parameters for all frequency sets simultaneously. Set to 1 to enable.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x0"
  },
  {
    "name": "DENALI_PHY_897",
    "bit_ranges": [
      {
        "name": "PHY_GRP_BYPASS_SLAVE_DELAY",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address/control group slice bypass mode slave delay setting.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_GRP_SHIFT_3",
        "bits": "12:8",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Address/control group slice 3 manual override of automatic half_cycle_shift/cycle_shift. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bit (3) is the cycle_shift value.",
        "access": "RW+"
      },
      {
        "name": "PHY_SW_GRP_SHIFT_2",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Address/control group slice 2 manual override of automatic half_cycle_shift/cycle_shift. Bit (0) enables override of half_cycle_shift. Bit (1) is the half_cycle_shift value. Bit (2) enables override of cycle shift. Bit (3) is the cycle_shift value.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x1"
  },
  {
    "name": "DENALI_PHY_898",
    "bit_ranges": [
      {
        "name": "PHY_LP4_BOOT_DISABLE",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Controls the handling of the DFI frequency. When set to 1, DFI frequency 0 is considered the first operational frequency. When cleared to 0, DFI frequency 0 is the boot frequency and other DFI frequency values are operational frequencies. Must be cleared to 0 for LPDDR3 devices operating in an LPDDR4 capable configuration.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_MANUAL_UPDATE",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Manual update of all slave delay line settings. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_GRP_BYPASS_OVERRIDE",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Address/control group slice bypass mode override setting.",
        "access": "RW"
      },
      {
        "name": "PHY_SW_GRP_BYPASS_SHIFT",
        "bits": "4:0",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Address/control group slice bypass mode shift settings.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x2"
  },
  {
    "name": "DENALI_PHY_899",
    "bit_ranges": [
      {
        "name": "PHY_CSLVL_START",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Defines the CS training DLL start value.",
        "access": "RW"
      },
      {
        "name": "PHY_CSLVL_CS_MAP",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "CS training map. Set each CS bit to 1 to allow that CS to participate in CS training results. NOT CURRENTLY USED.",
        "access": "RW"
      },
      {
        "name": "PHY_CSLVL_ENABLE",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "CS training enable. Set to 1 to enable CS training during CA training.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x3"
  },
  {
    "name": "DENALI_PHY_900",
    "bit_ranges": [
      {
        "name": "PHY_CSLVL_CAPTURE_CNT",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the number of samples to take at each GRP slave delay setting during CS training.",
        "access": "RW"
      },
      {
        "name": "PHY_CSLVL_QTR",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Defines the CS training DLL quarter cycle delay value.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x4"
  },
  {
    "name": "DENALI_PHY_901",
    "bit_ranges": [
      {
        "name": "PHY_CSLVL_DEBUG_MODE",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables CS training debug mode. Set to 1 to enable.",
        "access": "RW"
      },
      {
        "name": "PHY_CSLVL_COARSE_CAPTURE_CNT",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Defines the number of samples to take at each GRP slave delay setting during coarse CS training.",
        "access": "RW"
      },
      {
        "name": "PHY_CSLVL_COARSE_DLY",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Defines the CS training DLL coarse cycle delay value.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x5"
  },
  {
    "name": "DENALI_PHY_902",
    "bit_ranges": [
      {
        "name": "SC_PHY_CSLVL_ERROR_CLR",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Clears the CS training state machine error status. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "SC_PHY_CSLVL_DEBUG_CONT",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Allows the CS training state machine to advance (when in debug mode). Set to 1 to trigger.",
        "access": "WR"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x6"
  },
  {
    "name": "DENALI_PHY_903",
    "bit_ranges": [
      {
        "name": "PHY_CSLVL_OBS0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for CS training.",
        "access": "RD"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x7"
  },
  {
    "name": "DENALI_PHY_904",
    "bit_ranges": [
      {
        "name": "PHY_CSLVL_OBS1",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for CS training.",
        "access": "RD"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x8"
  },
  {
    "name": "DENALI_PHY_905",
    "bit_ranges": [
      {
        "name": "PHY_GRP_SHIFT_OBS_SELECT",
        "bits": "28:24",
        "default": "0x00",
        "range": "0x0-0x1f",
        "description": "Select value to map an individual address/control group slice automatic cycle/half_cycle shift settings to the observation register.",
        "access": "RW"
      },
      {
        "name": "PHY_GRP_SLV_DLY_ENC_OBS_SELECT",
        "bits": "17:8",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Select value to map an individual address/control group slice slave delay to the encoded value observation register.",
        "access": "RW"
      },
      {
        "name": "PHY_CALVL_CS_MAP",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Defines the slice numbers associated with each CS during CA training.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x9"
  },
  {
    "name": "DENALI_PHY_906",
    "bit_ranges": [
      {
        "name": "PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE",
        "bits": "26:24",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Sets the frequency by which the slave delay encoded value holding registers are updated for the address/control master.",
        "access": "RW"
      },
      {
        "name": "PHY_GRP_SHIFT_OBS",
        "bits": "18:16",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Observation register for the address/control group automatic half cycle and cycle shift values.",
        "access": "RD"
      },
      {
        "name": "PHY_GRP_SLV_DLY_ENC_OBS",
        "bits": "9:0",
        "default": "0x000",
        "range": "0x0-0x3ff",
        "description": "Observation register for all address/control group slice slave delay encoded values.",
        "access": "RD"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0xa"
  },
  {
    "name": "DENALI_PHY_907",
    "bit_ranges": [
      {
        "name": "PHY_LP4_ACTIVE",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates LPDDR4 device is connected to the PHY.",
        "access": "RW"
      },
      {
        "name": "PHY_ADRCTL_LPDDR",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Adds a cycle of delay for the address/control slices to match the address slice.",
        "access": "RW"
      },
      {
        "name": "PHY_DFI_PHYUPD_TYPE",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Defines the value of the dfi_phyupd_type output signal to MC.",
        "access": "RW"
      },
      {
        "name": "PHY_ADRCTL_SNAP_OBS_REGS",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Initiates a snapshot of the internal observation registers for the address/control block. Set to 1 to trigger.",
        "access": "WR"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0xb"
  },
  {
    "name": "DENALI_PHY_908",
    "bit_ranges": [
      {
        "name": "PHY_CONTINUOUS_CLK_CAL_UPDATE",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Continuous update of all latest PVTP,PVTN and PVTR values to the CLK IO pads. Set to 1 to keep this enabled.",
        "access": "RW"
      },
      {
        "name": "SC_PHY_UPDATE_CLK_CAL_VALUES",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Manual update of all latest PVTP,PVTN and PVTR values to the CLK IO pads. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_CALVL_RESULT_MASK",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Mask bits to ignore ADR slice CA training results from the address slices. Bit (0) correlates to address slice 0 and bit (1) correlates to address slice 1. Set each bit to 1 to ignore.",
        "access": "RW"
      },
      {
        "name": "PHY_LPDDR3_CS",
        "bits": "0",
        "default": "0x1",
        "range": "0x0-0x1",
        "description": "Alters reset state polarity for LPDDR chip selects.",
        "access": "RW_D"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0xc"
  },
  {
    "name": "DENALI_PHY_909",
    "bit_ranges": [
      {
        "name": "RESERVED",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0xd"
  },
  {
    "name": "DENALI_PHY_910",
    "bit_ranges": [
      {
        "name": "PHY_PLL_WAIT",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "PHY clock PLL wait time after locking.",
        "access": "RW"
      },
      {
        "name": "RESERVED",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Reserved for future use. Refer to the regconfig files for the default programming.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0xe"
  },
  {
    "name": "DENALI_PHY_911",
    "bit_ranges": [
      {
        "name": "PHY_PLL_CTRL_CA",
        "bits": "28:16",
        "default": "0x0000",
        "range": "0x0-0x1fff",
        "description": "PHY clock PLL controls for CA 2x config.",
        "access": "RW+"
      },
      {
        "name": "PHY_PLL_CTRL",
        "bits": "12:0",
        "default": "0x0000",
        "range": "0x0-0x1fff",
        "description": "PHY clock PLL controls.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0xf"
  },
  {
    "name": "DENALI_PHY_912",
    "bit_ranges": [
      {
        "name": "PHY_PLL_BYPASS",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "PHY clock PLL bypass select.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x10"
  },
  {
    "name": "DENALI_PHY_913",
    "bit_ranges": [
      {
        "name": "PHY_PAD_VREF_CTRL_DQ_0",
        "bits": "19:8",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Pad VREF control settings for DQ slice 0.",
        "access": "RW"
      },
      {
        "name": "PHY_LOW_FREQ_SEL",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Enables the PHY to enter/exit the PLL domain from the negative clock edge. Set to 1 at low frequencies to enable.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x11"
  },
  {
    "name": "DENALI_PHY_914",
    "bit_ranges": [
      {
        "name": "PHY_PAD_VREF_CTRL_DQ_2",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Pad VREF control settings for DQ slice 2.",
        "access": "RW"
      },
      {
        "name": "PHY_PAD_VREF_CTRL_DQ_1",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Pad VREF control settings for DQ slice 1.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x12"
  },
  {
    "name": "DENALI_PHY_915",
    "bit_ranges": [
      {
        "name": "PHY_PAD_VREF_CTRL_AC",
        "bits": "27:16",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Pad VREF control settings for the address/control.",
        "access": "RW"
      },
      {
        "name": "PHY_PAD_VREF_CTRL_DQ_3",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Pad VREF control settings for DQ slice 3.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x13"
  },
  {
    "name": "DENALI_PHY_916",
    "bit_ranges": [
      {
        "name": "PHY_GRP_SLAVE_DELAY_0",
        "bits": "18:8",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address/control group slice 0 slave delay setting.",
        "access": "RW+"
      },
      {
        "name": "PHY_CSLVL_DLY_STEP",
        "bits": "3:0",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Sets the delay step size plus 1 during CS training.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x14"
  },
  {
    "name": "DENALI_PHY_917",
    "bit_ranges": [
      {
        "name": "PHY_GRP_SLAVE_DELAY_2",
        "bits": "26:16",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address/control group slice 2 slave delay setting.",
        "access": "RW+"
      },
      {
        "name": "PHY_GRP_SLAVE_DELAY_1",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address/control group slice 1 slave delay setting.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x15"
  },
  {
    "name": "DENALI_PHY_918",
    "bit_ranges": [
      {
        "name": "PHY_GRP_SLAVE_DELAY_3",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "Address/control group slice 3 slave delay setting.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x16"
  },
  {
    "name": "DENALI_PHY_919",
    "bit_ranges": [
      {
        "name": "PHY_LP4_BOOT_PLL_CTRL_CA",
        "bits": "28:16",
        "default": "0x0000",
        "range": "0x0-0x1fff",
        "description": "PHY deskew PLL controls for LPDDR4 boot frequency for 2X ca slice.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_PLL_CTRL",
        "bits": "12:0",
        "default": "0x0000",
        "range": "0x0-0x1fff",
        "description": "PHY deskew PLL controls for LPDDR4 boot frequency.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x17"
  },
  {
    "name": "DENALI_PHY_920",
    "bit_ranges": [
      {
        "name": "PHY_PLL_OBS_0",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "PHY clock PLL_0 observe values.",
        "access": "RD"
      },
      {
        "name": "PHY_PLL_CTRL_OVERRIDE",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Individual PHY clock PLL control overrides.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x18"
  },
  {
    "name": "DENALI_PHY_921",
    "bit_ranges": [
      {
        "name": "PHY_PLL_OBS_2",
        "bits": "31:16",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "PHY clock PLL_2 observe values.",
        "access": "RD"
      },
      {
        "name": "PHY_PLL_OBS_1",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "PHY clock PLL_1 observe values.",
        "access": "RD"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x19"
  },
  {
    "name": "DENALI_PHY_922",
    "bit_ranges": [
      {
        "name": "PHY_TCKSRE_WAIT",
        "bits": "27:24",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Specifies the number of cycles the PHY should wait before turning off the PLL for a deep sleep or DFS event.",
        "access": "RW"
      },
      {
        "name": "PHY_PLL_TESTOUT_SEL",
        "bits": "17:16",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "PHY PLL testout select.",
        "access": "RW"
      },
      {
        "name": "PHY_PLL_OBS_3",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "PHY TOP level clock PLL_3 observe values.",
        "access": "RD"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x1a"
  },
  {
    "name": "DENALI_PHY_923",
    "bit_ranges": [
      {
        "name": "PHY_TDFI_PHY_WRDELAY",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "DFI timing parameter TDFI_PHY_WRDELAY.",
        "access": "RW"
      },
      {
        "name": "PHY_LS_IDLE_EN",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Indicates the Reduced Idle Power State is enabled in low power mode.",
        "access": "RW"
      },
      {
        "name": "PHY_LP_WAKEUP",
        "bits": "15:8",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Specifies the number of cycles the PHY takes to wakeup in low power mode.",
        "access": "RW"
      },
      {
        "name": "PHY_LP4_BOOT_LOW_FREQ_SEL",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Control the PLL domain enter/exit from the negative clock edge for LPDDR4 boot frequency.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x1b"
  },
  {
    "name": "DENALI_PHY_924",
    "bit_ranges": [
      {
        "name": "PHY_PAD_FDBK_DRIVE",
        "bits": "22:0",
        "default": "0x0000ff",
        "range": "0x0-0x7fffff",
        "description": "Controls drive settings for gate feedback pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x1c"
  },
  {
    "name": "DENALI_PHY_925",
    "bit_ranges": [
      {
        "name": "PHY_PAD_FDBK_DRIVE2",
        "bits": "15:0",
        "default": "0x00ff",
        "range": "0x0-0xffff",
        "description": "Controls drive settings (enslice/ boost) for gate feedback pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x1d"
  },
  {
    "name": "DENALI_PHY_926",
    "bit_ranges": [
      {
        "name": "PHY_PAD_DATA_DRIVE",
        "bits": "20:0",
        "default": "0x000000",
        "range": "0x0-0x1fffff",
        "description": "Controls drive settings for data pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x1e"
  },
  {
    "name": "DENALI_PHY_927",
    "bit_ranges": [
      {
        "name": "PHY_PAD_DQS_DRIVE",
        "bits": "22:0",
        "default": "0x000000",
        "range": "0x0-0x7fffff",
        "description": "Controls drive settings for dqs pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x1f"
  },
  {
    "name": "DENALI_PHY_928",
    "bit_ranges": [
      {
        "name": "PHY_PAD_ADDR_DRIVE",
        "bits": "28:0",
        "default": "0x000000f",
        "range": "f",
        "description": "0x0-0x1fffffff Controls drive settings for the address/control pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x20"
  },
  {
    "name": "DENALI_PHY_929",
    "bit_ranges": [
      {
        "name": "PHY_PAD_CLK_DRIVE",
        "bits": "30:0",
        "default": "0x000000f",
        "range": "f",
        "description": "0x0-0x7fffffff Controls drive settings for clock pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x21"
  },
  {
    "name": "DENALI_PHY_930",
    "bit_ranges": [
      {
        "name": "PHY_PAD_FDBK_TERM",
        "bits": "17:0",
        "default": "0x04410",
        "range": "0x0-0x3ffff",
        "description": "Controls term settings for gate feedback pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x22"
  },
  {
    "name": "DENALI_PHY_931",
    "bit_ranges": [
      {
        "name": "PHY_PAD_DATA_TERM",
        "bits": "16:0",
        "default": "0x04410",
        "range": "0x0-0x1ffff",
        "description": "Controls term settings for data pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x23"
  },
  {
    "name": "DENALI_PHY_932",
    "bit_ranges": [
      {
        "name": "PHY_PAD_DQS_TERM",
        "bits": "16:0",
        "default": "0x04410",
        "range": "0x0-0x1ffff",
        "description": "Controls term settings for dqs pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x24"
  },
  {
    "name": "DENALI_PHY_933",
    "bit_ranges": [
      {
        "name": "PHY_PAD_ADDR_TERM",
        "bits": "17:0",
        "default": "0x04410",
        "range": "0x0-0x3ffff",
        "description": "Controls term settings for the address/control pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x25"
  },
  {
    "name": "DENALI_PHY_934",
    "bit_ranges": [
      {
        "name": "PHY_PAD_CLK_TERM",
        "bits": "17:0",
        "default": "0x04410",
        "range": "0x0-0x3ffff",
        "description": "Controls term settings for clock pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x26"
  },
  {
    "name": "DENALI_PHY_935",
    "bit_ranges": [
      {
        "name": "PHY_PAD_CKE_DRIVE",
        "bits": "28:0",
        "default": "0x000000f",
        "range": "f",
        "description": "0x0-0x1fffffff Controls drive settings for cke pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x27"
  },
  {
    "name": "DENALI_PHY_936",
    "bit_ranges": [
      {
        "name": "PHY_PAD_CKE_TERM",
        "bits": "17:0",
        "default": "0x04410",
        "range": "0x0-0x3ffff",
        "description": "Controls term settings for cke pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x28"
  },
  {
    "name": "DENALI_PHY_937",
    "bit_ranges": [
      {
        "name": "PHY_PAD_RST_DRIVE",
        "bits": "28:0",
        "default": "0x000000f",
        "range": "f",
        "description": "0x0-0x1fffffff Controls drive settings for reset_n pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x29"
  },
  {
    "name": "DENALI_PHY_938",
    "bit_ranges": [
      {
        "name": "PHY_PAD_RST_TERM",
        "bits": "17:0",
        "default": "0x04410",
        "range": "0x0-0x3ffff",
        "description": "Controls term settings for reset_n pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x2a"
  },
  {
    "name": "DENALI_PHY_939",
    "bit_ranges": [
      {
        "name": "PHY_PAD_CS_DRIVE",
        "bits": "28:0",
        "default": "0x000000f",
        "range": "f",
        "description": "0x0-0x1fffffff Controls drive settings for cs pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x2b"
  },
  {
    "name": "DENALI_PHY_940",
    "bit_ranges": [
      {
        "name": "PHY_PAD_CS_TERM",
        "bits": "17:0",
        "default": "0x04410",
        "range": "0x0-0x3ffff",
        "description": "Controls term settings for cs pads.",
        "access": "RW+"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x2c"
  },
  {
    "name": "DENALI_PHY_941",
    "bit_ranges": [
      {
        "name": "PHY_ADRCTL_LP3_RX_CAL",
        "bits": "28:16",
        "default": "0x0000",
        "range": "0x0-0x1fff",
        "description": "PHY CKE/RESET_N RX calibration controls.",
        "access": "RW"
      },
      {
        "name": "PHY_ADRCTL_RX_CAL",
        "bits": "13:0",
        "default": "0x0000",
        "range": "0x0-0x3fff",
        "description": "PHY address/control RX calibration controls.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x2d"
  },
  {
    "name": "DENALI_PHY_942",
    "bit_ranges": [
      {
        "name": "PHY_TST_CLK_PAD_CTRL",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "PHY test clock pad controls.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x2e"
  },
  {
    "name": "DENALI_PHY_943",
    "bit_ranges": [
      {
        "name": "PHY_TST_CLK_PAD_CTRL2",
        "bits": "22:0",
        "default": "0x000000",
        "range": "0x0-0x7fffff",
        "description": "PHY test clock pad additional controls.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x2f"
  },
  {
    "name": "DENALI_PHY_944",
    "bit_ranges": [
      {
        "name": "PHY_CAL_MODE_0",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Pad calibration mode bits for block 0. Bit (0) disables pad calibration upon initialization. Bit (1) enables automatic interval based calibration. Bits (3:2) set the base interval for the interval counter. Bits (7:4) are direct connections to pad control signals.",
        "access": "RW"
      },
      {
        "name": "PHY_TST_CLK_PAD_CTRL3",
        "bits": "20:0",
        "default": "0x000000",
        "range": "0x0-0x1fffff",
        "description": "PHY test clock pad additional controls.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x30"
  },
  {
    "name": "DENALI_PHY_945",
    "bit_ranges": [
      {
        "name": "PHY_CAL_START_0",
        "bits": "8",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Manual start for the pad calibration state machine for block 0. Set to 1 to trigger.",
        "access": "WR"
      },
      {
        "name": "PHY_CAL_CLEAR_0",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Clear the pad calibration state machine and results for block 0. Set to 1 to trigger.",
        "access": "WR"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x31"
  },
  {
    "name": "DENALI_PHY_946",
    "bit_ranges": [
      {
        "name": "PHY_CAL_INTERVAL_COUNT_0",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Pad calibration interval counter compare value for block 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x32"
  },
  {
    "name": "DENALI_PHY_947",
    "bit_ranges": [
      {
        "name": "PHY_CAL_CLK_SELECT_0",
        "bits": "10:8",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Pad calibration pad clock frequency select setting for block 0.",
        "access": "RW"
      },
      {
        "name": "PHY_CAL_SAMPLE_WAIT_0",
        "bits": "7:0",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Pad calibration state machine wait count in pad clock cycles for block 0.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x33"
  },
  {
    "name": "DENALI_PHY_948",
    "bit_ranges": [
      {
        "name": "PHY_CAL_RESULT_OBS_0",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "Pad calibration results observation values for block 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x34"
  },
  {
    "name": "DENALI_PHY_949",
    "bit_ranges": [
      {
        "name": "PHY_CAL_RESULT2_OBS_0",
        "bits": "23:0",
        "default": "0x000000",
        "range": "0x0-0xffffff",
        "description": "Pad calibration results (CKE/ RESET_N) observation values for block 0.",
        "access": "RD"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x35"
  },
  {
    "name": "DENALI_PHY_950",
    "bit_ranges": [
      {
        "name": "PHY_AC_LPBK_ERR_CLEAR",
        "bits": "24",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Address/control loopback error clear. Set to 1 to clear error.",
        "access": "WR"
      },
      {
        "name": "PHY_ADRCTL_MANUAL_UPDATE",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Address/control manual update of slave delay lines. Set to 1 to update.",
        "access": "WR"
      },
      {
        "name": "PHY_PAD_ATB_CTRL",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Pad ATB control settings. Bit (0) is the enable signal. Bits (5:1) are the ATB data signals. Bits (15:8) are the 1 hot select for which pad is selected.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x36"
  },
  {
    "name": "DENALI_PHY_951",
    "bit_ranges": [
      {
        "name": "PHY_AC_LPBK_CONTROL",
        "bits": "23:16",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Address/control slice loopback control setting.",
        "access": "RW"
      },
      {
        "name": "PHY_AC_LPBK_ENABLE",
        "bits": "11:8",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Loopback enable for the address/ control slices.",
        "access": "RW"
      },
      {
        "name": "PHY_AC_LPBK_OBS_SELECT",
        "bits": "1:0",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Select value to map an individual address/control slice observation register to the global observation register.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x37"
  },
  {
    "name": "DENALI_PHY_952",
    "bit_ranges": [
      {
        "name": "PHY_AC_LPBK_RESULT_OBS",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "Observation register for the address/control slices.",
        "access": "RD"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x38"
  },
  {
    "name": "DENALI_PHY_953",
    "bit_ranges": [
      {
        "name": "PHY_AC_CLK_LPBK_CONTROL",
        "bits": "21:16",
        "default": "0x00",
        "range": "0x0-0x3f",
        "description": "Mem clk block loopback control setting.",
        "access": "RW"
      },
      {
        "name": "PHY_AC_CLK_LPBK_ENABLE",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Loopback enable for mem clk blocks.",
        "access": "RW"
      },
      {
        "name": "PHY_AC_CLK_LPBK_OBS_SELECT",
        "bits": "0",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "Select value to map an individual mem clk block observation register to the global observation register.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x39"
  },
  {
    "name": "DENALI_PHY_954",
    "bit_ranges": [
      {
        "name": "PHY_DATA_BYTE_ORDER_SEL",
        "bits": "31:24",
        "default": "0x00",
        "range": "0x0-0xff",
        "description": "Used to define the data slicesbyteswap.'",
        "access": "RW"
      },
      {
        "name": "PHY_AC_PWR_RDC_DISABLE",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "ac slice power reduction disable.",
        "access": "RW"
      },
      {
        "name": "PHY_AC_CLK_LPBK_RESULT_OBS",
        "bits": "15:0",
        "default": "0x0000",
        "range": "0x0-0xffff",
        "description": "Observation register for mem clk blocks.",
        "access": "RD"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x3a"
  },
  {
    "name": "DENALI_PHY_955",
    "bit_ranges": [
      {
        "name": "PHY_CS_DLY_UPT_PER_AC_SLICE",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "cs grp slave delay line is updated per CS",
        "access": "RW"
      },
      {
        "name": "PHY_ADRCTL_MSTR_DLY_ENC_SEL",
        "bits": "9:8",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "Select the adr_slicesadrctl_mstr_dly_enc.'",
        "access": "RW"
      },
      {
        "name": "PHY_ADR_DISABLE",
        "bits": "2:0",
        "default": "0x0",
        "range": "0x0-0x7",
        "description": "Disable the unused adr slice to save power.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x3b"
  },
  {
    "name": "DENALI_PHY_956",
    "bit_ranges": [
      {
        "name": "PHY_DDL_AC_ENABLE",
        "bits": "31:0",
        "default": "0x00000000",
        "range": "0x0-0xffffffff",
        "description": "PHY Address/Control DDL BIST mode enable.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x3c"
  },
  {
    "name": "DENALI_PHY_957",
    "bit_ranges": [
      {
        "name": "PHY_DLL_RST_EN",
        "bits": "25:24",
        "default": "0x0",
        "range": "0x0-0x3",
        "description": "PHY DLL reset software interface enable.",
        "access": "RW+"
      },
      {
        "name": "PHY_PAD_BACKGROUND_CAL",
        "bits": "16",
        "default": "0x0",
        "range": "0x0-0x1",
        "description": "PHY background pad calibration enable",
        "access": "RW"
      },
      {
        "name": "PHY_DDL_AC_MODE",
        "bits": "10:0",
        "default": "0x000",
        "range": "0x0-0x7ff",
        "description": "PHY Address/Control DDL BIST mode.",
        "access": "RW"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x3d"
  },
  {
    "name": "DENALI_PHY_958",
    "bit_ranges": [
      {
        "name": "PHY_DS_INIT_COMPLETE_OBS",
        "bits": "19:16",
        "default": "0x0",
        "range": "0x0-0xf",
        "description": "Observation register for dfi_init_complete for data slice. Bit0 is for data_slice0; bit1 is for data_slice 1,...",
        "access": "RD"
      },
      {
        "name": "PHY_AC_INIT_COMPLETE_OBS",
        "bits": "11:0",
        "default": "0x000",
        "range": "0x0-0xfff",
        "description": "Observation register for dfi_init_complete for adr and ac slice. Bit 0 is for dfi_init_complete for all slices. Bit(7:4) is for adr slice, bit4 is adr_slice0..., if the adr slice number is 3, bit7 is 0. Bit8 is for ac_slice0; bit9 is for ac_slice 1,...",
        "access": "RD"
      }
    ],
    "base": "PHY_AC_BASE_ADDR",
    "offset": "0x3e"
  }
]