module#(width = 32) riscv(
	input		[width-1:0]RegWriteEnable,
				[width-1:0]AddrA,
				[width-1:0]AddrB,
				[width-1:0]AddrD,
				[width-1:0]dataD,
	output	[width-1:0]dataA,
				[width-1:0]dataB,
);
	
	
endmodule


module#(width = 32) register(
	input		[width-1:0]data,
	input		enable,
				clock,
				clear,
	output 	[width-1:0]out;
);

always@(posedge clock , negedge clear)begin
	if(enable)begin
		if(~clear)	out <=data;
		else out<= 0;
	
	end
	else begin
		out <= data;
	end


end

endmodule
