// Seed: 1354538327
module module_0 (
    id_1
);
  output logic [7:0] id_1;
  logic id_2;
endmodule
module module_1 #(
    parameter id_7 = 32'd33
) (
    id_1
);
  inout logic [7:0] id_1;
  bit id_2, id_3, id_4, id_5, id_6, _id_7;
  assign id_1[id_7] = id_2;
  module_0 modCall_1 (id_1);
  assign modCall_1.type_4 = 0;
  always @(*) @(id_6) id_5 = id_1;
endmodule
module module_2 #(
    parameter id_25 = 32'd44
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    _id_25,
    id_26,
    id_27
);
  inout logic [7:0] id_27;
  inout tri1 id_26;
  input wire _id_25;
  output wire id_24;
  output wire id_23;
  inout logic [7:0] id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout reg id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout reg id_3;
  input wire id_2;
  module_0 modCall_1 (id_22);
  input wire id_1;
  wor id_28, id_29, id_30;
  assign id_28 = 1;
  assign id_26 = -1;
  localparam id_31 = -1;
  always
    if (-1'b0 && 1'b0) id_3 = -1'b0;
    else id_11 <= {id_25};
endmodule
