{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712322035371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712322035371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 10:00:35 2024 " "Processing started: Fri Apr 05 10:00:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712322035371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1712322035371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1712322035371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1712322035656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1712322035656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or_Logic-Behavior " "Found design unit 1: Or_Logic-Behavior" {  } { { "or_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/or_logic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044082 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or_Logic " "Found entity 1: Or_Logic" {  } { { "or_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/or_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712322044082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_a-comportamento " "Found design unit 1: not_a-comportamento" {  } { { "not_a.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_a.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044082 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_a " "Found entity 1: not_a" {  } { { "not_a.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_a.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712322044082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_Logic-Behavior " "Found design unit 1: And_Logic-Behavior" {  } { { "and_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/and_logic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044082 ""} { "Info" "ISGN_ENTITY_NAME" "1 And_Logic " "Found entity 1: And_Logic" {  } { { "and_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/and_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712322044082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-test " "Found design unit 1: testbench-test" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044082 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712322044082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtracao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtracao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtracao-Behavior " "Found design unit 1: Subtracao-Behavior" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044082 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtracao " "Found entity 1: Subtracao" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712322044082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Soma-Behavior " "Found design unit 1: Soma-Behavior" {  } { { "soma.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/soma.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044082 ""} { "Info" "ISGN_ENTITY_NAME" "1 Soma " "Found entity 1: Soma" {  } { { "soma.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/soma.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712322044082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRight-Behavior " "Found design unit 1: ShiftRight-Behavior" {  } { { "shiftright.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftright.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044082 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Found entity 1: ShiftRight" {  } { { "shiftright.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftright.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712322044082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft-Behavior " "Found design unit 1: ShiftLeft-Behavior" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044097 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712322044097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd-comportamento " "Found design unit 1: sd-comportamento" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044097 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd " "Found entity 1: sd" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712322044097 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "or.vhd " "Can't analyze file -- file or.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1712322044097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notb-comportamento " "Found design unit 1: notb-comportamento" {  } { { "not_b.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044097 ""} { "Info" "ISGN_ENTITY_NAME" "1 notb " "Found entity 1: notb" {  } { { "not_b.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712322044097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmenosum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nmenosum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NmenosUm-Behavior " "Found design unit 1: NmenosUm-Behavior" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044097 ""} { "Info" "ISGN_ENTITY_NAME" "1 NmenosUm " "Found entity 1: NmenosUm" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712322044097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmaisum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nmaisum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NmaisUm-Behavior " "Found design unit 1: NmaisUm-Behavior" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044097 ""} { "Info" "ISGN_ENTITY_NAME" "1 NmaisUm " "Found entity 1: NmaisUm" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712322044097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712322044097 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "and.vhd " "Can't analyze file -- file and.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1712322044097 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_PREFIX_IN_SELECTED_NAME" "sd.vhd(125) " "VHDL Selected Name error at sd.vhd(125): prefix does not denote an object that declares a named scope" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 125 0 0 } }  } 0 10366 "VHDL Selected Name error at %1!s!: prefix does not denote an object that declares a named scope" 0 0 "Design Software" 0 -1 1712322044097 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712322044146 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 05 10:00:44 2024 " "Processing ended: Fri Apr 05 10:00:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712322044146 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712322044146 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712322044146 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712322044146 ""}
