{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645630456532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645630456532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 23:34:16 2022 " "Processing started: Wed Feb 23 23:34:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645630456532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630456532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappyhdmi -c flappyhdmi " "Command: quartus_map --read_settings_files=on --write_settings_files=off flappyhdmi -c flappyhdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630456532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645630456882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645630456882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "hdmi_rtl/beep.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/beep.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/seg/top_seg_595.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/seg/top_seg_595.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg_595 " "Found entity 1: top_seg_595" {  } { { "hdmi_rtl/seg/top_seg_595.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/top_seg_595.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/seg/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/seg/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "hdmi_rtl/seg/seg_dynamic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_dynamic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/seg/seg_595_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/seg/seg_595_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_595_dynamic " "Found entity 1: seg_595_dynamic" {  } { { "hdmi_rtl/seg/seg_595_dynamic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_595_dynamic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/seg/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/seg/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "hdmi_rtl/seg/hc595_ctrl.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/hc595_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/seg/bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/seg/bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "hdmi_rtl/seg/bcd_8421.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/bcd_8421.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/clk_gen/clk_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/vga_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/vga_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic " "Found entity 1: vga_pic" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465401 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_ctrl.v(106) " "Verilog HDL Expression warning at vga_ctrl.v(106): truncated literal to match 10 bits" {  } { { "hdmi_rtl/vga_ctrl.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_ctrl.v" 106 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1645630465401 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_ctrl.v(108) " "Verilog HDL Expression warning at vga_ctrl.v(108): truncated literal to match 10 bits" {  } { { "hdmi_rtl/vga_ctrl.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_ctrl.v" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1645630465401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "hdmi_rtl/vga_ctrl.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/par_to_ser.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/par_to_ser.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_to_ser " "Found entity 1: par_to_ser" {  } { { "hdmi_rtl/par_to_ser.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/par_to_ser.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/hdmi_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/hdmi_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_ctrl " "Found entity 1: hdmi_ctrl" {  } { { "hdmi_rtl/hdmi_ctrl.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_ctrl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/hdmi_colorbar.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/hdmi_colorbar.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_colorbar " "Found entity 1: hdmi_colorbar" {  } { { "hdmi_rtl/hdmi_colorbar.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/encode.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "hdmi_rtl/encode.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/encode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddio_out/ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddio_out/ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out " "Found entity 1: ddio_out" {  } { { "ip_core/ddio_out/ddio_out.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/ddio_out/ddio_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_bird/rom_bird.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_bird/rom_bird.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_bird " "Found entity 1: rom_bird" {  } { { "ip_core/rom_bird/rom_bird.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_bird/rom_bird.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_pipe_body/rom_pipe_body.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_pipe_body/rom_pipe_body.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pipe_body " "Found entity 1: rom_pipe_body" {  } { { "ip_core/rom_pipe_body/rom_pipe_body.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_body/rom_pipe_body.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_pipe_head/rom_pipe_head.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_pipe_head/rom_pipe_head.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pipe_head " "Found entity 1: rom_pipe_head" {  } { { "ip_core/rom_pipe_head/rom_pipe_head.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_head/rom_pipe_head.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_land/rom_land.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_land/rom_land.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_land " "Found entity 1: rom_land" {  } { { "ip_core/rom_land/rom_land.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_land/rom_land.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "hdmi_rtl/key_filter.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/key_filter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465421 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFSR.v(20) " "Verilog HDL information at LFSR.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1645630465421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465421 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_pipe_head2 vga_pic.v(174) " "Verilog HDL Implicit Net warning at vga_pic.v(174): created implicit net for \"rd_en_pipe_head2\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hdmi_colorbar " "Elaborating entity \"hdmi_colorbar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645630465551 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_rst hdmi_colorbar.v(44) " "Verilog HDL or VHDL warning at hdmi_colorbar.v(44): object \"game_rst\" assigned a value but never read" {  } { { "hdmi_rtl/hdmi_colorbar.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645630465551 "|hdmi_colorbar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "hdmi_rtl/hdmi_colorbar.v" "clk_gen_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "altpll_component" { Text "D:/Electronic/fpga/hdmi/ip_core/clk_gen/clk_gen.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/clk_gen/clk_gen.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465591 ""}  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/clk_gen/clk_gen.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645630465591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "D:/Electronic/fpga/hdmi/db/clk_gen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:vga_ctrl_inst " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:vga_ctrl_inst\"" {  } { { "hdmi_rtl/hdmi_colorbar.v" "vga_ctrl_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pic vga_pic:vga_pic_inst " "Elaborating entity \"vga_pic\" for hierarchy \"vga_pic:vga_pic_inst\"" {  } { { "hdmi_rtl/hdmi_colorbar.v" "vga_pic_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_pic.v(549) " "Verilog HDL assignment warning at vga_pic.v(549): truncated value with size 32 to match size of target (5)" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645630465651 "|hdmi_colorbar|vga_pic:vga_pic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_pic.v(550) " "Verilog HDL assignment warning at vga_pic.v(550): truncated value with size 32 to match size of target (6)" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645630465651 "|hdmi_colorbar|vga_pic:vga_pic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_pic.v(551) " "Verilog HDL assignment warning at vga_pic.v(551): truncated value with size 32 to match size of target (5)" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645630465651 "|hdmi_colorbar|vga_pic:vga_pic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_bird vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst " "Elaborating entity \"rom_bird\" for hierarchy \"vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\"" {  } { { "hdmi_rtl/vga_pic.v" "rom_bird_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_bird/rom_bird.v" "altsyncram_component" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_bird/rom_bird.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_bird/rom_bird.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_bird/rom_bird.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./flappybird/work/Bird.mif " "Parameter \"init_file\" = \"./flappybird/work/Bird.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465701 ""}  } { { "ip_core/rom_bird/rom_bird.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_bird/rom_bird.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645630465701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5c1 " "Found entity 1: altsyncram_c5c1" {  } { { "db/altsyncram_c5c1.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/altsyncram_c5c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c5c1 vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component\|altsyncram_c5c1:auto_generated " "Elaborating entity \"altsyncram_c5c1\" for hierarchy \"vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component\|altsyncram_c5c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pipe_body vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst " "Elaborating entity \"rom_pipe_body\" for hierarchy \"vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\"" {  } { { "hdmi_rtl/vga_pic.v" "rom_pipe_body_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_pipe_body/rom_pipe_body.v" "altsyncram_component" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_body/rom_pipe_body.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_pipe_body/rom_pipe_body.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_body/rom_pipe_body.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./flappybird/work/pipe_body.mif " "Parameter \"init_file\" = \"./flappybird/work/pipe_body.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465791 ""}  } { { "ip_core/rom_pipe_body/rom_pipe_body.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_body/rom_pipe_body.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645630465791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uhc1 " "Found entity 1: altsyncram_uhc1" {  } { { "db/altsyncram_uhc1.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/altsyncram_uhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uhc1 vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component\|altsyncram_uhc1:auto_generated " "Elaborating entity \"altsyncram_uhc1\" for hierarchy \"vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component\|altsyncram_uhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pipe_head vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst " "Elaborating entity \"rom_pipe_head\" for hierarchy \"vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\"" {  } { { "hdmi_rtl/vga_pic.v" "rom_pipe_head_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_pipe_head/rom_pipe_head.v" "altsyncram_component" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_head/rom_pipe_head.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_pipe_head/rom_pipe_head.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_head/rom_pipe_head.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./flappybird/work/pipe_head.mif " "Parameter \"init_file\" = \"./flappybird/work/pipe_head.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465891 ""}  } { { "ip_core/rom_pipe_head/rom_pipe_head.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_head/rom_pipe_head.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645630465891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ilc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ilc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ilc1 " "Found entity 1: altsyncram_ilc1" {  } { { "db/altsyncram_ilc1.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/altsyncram_ilc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630465941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630465941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ilc1 vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component\|altsyncram_ilc1:auto_generated " "Elaborating entity \"altsyncram_ilc1\" for hierarchy \"vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component\|altsyncram_ilc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_land vga_pic:vga_pic_inst\|rom_land:rom_land_inst " "Elaborating entity \"rom_land\" for hierarchy \"vga_pic:vga_pic_inst\|rom_land:rom_land_inst\"" {  } { { "hdmi_rtl/vga_pic.v" "rom_land_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_land/rom_land.v" "altsyncram_component" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_land/rom_land.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_land/rom_land.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_land/rom_land.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630465981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./flappybird/work/land312.mif " "Parameter \"init_file\" = \"./flappybird/work/land312.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630465981 ""}  } { { "ip_core/rom_land/rom_land.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_land/rom_land.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645630465981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gac1 " "Found entity 1: altsyncram_gac1" {  } { { "db/altsyncram_gac1.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/altsyncram_gac1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630466031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630466031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gac1 vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component\|altsyncram_gac1:auto_generated " "Elaborating entity \"altsyncram_gac1\" for hierarchy \"vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component\|altsyncram_gac1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR vga_pic:vga_pic_inst\|LFSR:LFSR_inst " "Elaborating entity \"LFSR\" for hierarchy \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\"" {  } { { "hdmi_rtl/vga_pic.v" "LFSR_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep vga_pic:vga_pic_inst\|beep:beep_inst " "Elaborating entity \"beep\" for hierarchy \"vga_pic:vga_pic_inst\|beep:beep_inst\"" {  } { { "hdmi_rtl/vga_pic.v" "beep_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466051 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 beep.v(45) " "Verilog HDL assignment warning at beep.v(45): truncated value with size 18 to match size of target (17)" {  } { { "hdmi_rtl/beep.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/beep.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645630466051 "|hdmi_colorbar|vga_pic:vga_pic_inst|beep:beep_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_ctrl hdmi_ctrl:hdmi_ctrl_inst " "Elaborating entity \"hdmi_ctrl\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\"" {  } { { "hdmi_rtl/hdmi_colorbar.v" "hdmi_ctrl_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode hdmi_ctrl:hdmi_ctrl_inst\|encode:encode_inst0 " "Elaborating entity \"encode\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|encode:encode_inst0\"" {  } { { "hdmi_rtl/hdmi_ctrl.v" "encode_inst0" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_ctrl.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_to_ser hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0 " "Elaborating entity \"par_to_ser\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\"" {  } { { "hdmi_rtl/hdmi_ctrl.v" "par_to_ser_inst0" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_ctrl.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0 " "Elaborating entity \"ddio_out\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\"" {  } { { "hdmi_rtl/par_to_ser.v" "ddio_out_inst0" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/par_to_ser.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ip_core/ddio_out/ddio_out.v" "ALTDDIO_OUT_component" { Text "D:/Electronic/fpga/hdmi/ip_core/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ip_core/ddio_out/ddio_out.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630466101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630466101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630466101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630466101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630466101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630466101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630466101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630466101 ""}  } { { "ip_core/ddio_out/ddio_out.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645630466101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630466151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630466151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst\"" {  } { { "hdmi_rtl/hdmi_colorbar.v" "key_filter_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_seg_595 top_seg_595:top_seg_595_inst " "Elaborating entity \"top_seg_595\" for hierarchy \"top_seg_595:top_seg_595_inst\"" {  } { { "hdmi_rtl/hdmi_colorbar.v" "top_seg_595_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_595_dynamic top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst " "Elaborating entity \"seg_595_dynamic\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\"" {  } { { "hdmi_rtl/seg/top_seg_595.v" "seg_595_dynamic_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/top_seg_595.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst " "Elaborating entity \"seg_dynamic\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\"" {  } { { "hdmi_rtl/seg/seg_595_dynamic.v" "seg_dynamic_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_595_dynamic.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8421 top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst " "Elaborating entity \"bcd_8421\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst\"" {  } { { "hdmi_rtl/seg/seg_dynamic.v" "bcd_8421_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_dynamic.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst " "Elaborating entity \"hc595_ctrl\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst\"" {  } { { "hdmi_rtl/seg/seg_595_dynamic.v" "hc595_ctrl_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_595_dynamic.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630466261 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_pic:vga_pic_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_pic:vga_pic_inst\|Div0\"" {  } { { "hdmi_rtl/vga_pic.v" "Div0" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 549 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645630467481 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic:vga_pic_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic:vga_pic_inst\|Mult0\"" {  } { { "hdmi_rtl/vga_pic.v" "Mult0" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645630467481 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_pic:vga_pic_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_pic:vga_pic_inst\|Div1\"" {  } { { "hdmi_rtl/vga_pic.v" "Div1" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645630467481 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic:vga_pic_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic:vga_pic_inst\|Mult1\"" {  } { { "hdmi_rtl/vga_pic.v" "Mult1" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645630467481 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_pic:vga_pic_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_pic:vga_pic_inst\|Div2\"" {  } { { "hdmi_rtl/vga_pic.v" "Div2" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645630467481 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645630467481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_divide:Div0\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 549 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630467521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|lpm_divide:Div0 " "Instantiated megafunction \"vga_pic:vga_pic_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467521 ""}  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 549 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645630467521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630467561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630467561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630467581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630467581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630467621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630467621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630467681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630467681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630467731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630467731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630467761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467761 ""}  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645630467761 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult0\|multcore:mult_core vga_pic:vga_pic_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630467811 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga_pic:vga_pic_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630467841 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_pic:vga_pic_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630467871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/add_sub_jgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630467921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630467921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs vga_pic:vga_pic_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630467941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_divide:Div1\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630467951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|lpm_divide:Div1 " "Instantiated megafunction \"vga_pic:vga_pic_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630467951 ""}  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645630467951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630468001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630468001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630468011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630468011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630468031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630468031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630468051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630468051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630468051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630468051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630468051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630468051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630468051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630468051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630468051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630468051 ""}  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645630468051 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult1\|multcore:mult_core vga_pic:vga_pic_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630468061 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder vga_pic:vga_pic_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630468061 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_pic:vga_pic_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630468071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_afh " "Found entity 1: add_sub_afh" {  } { { "db/add_sub_afh.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/add_sub_afh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630468121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630468121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs vga_pic:vga_pic_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630468131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_divide:Div2\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630468131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|lpm_divide:Div2 " "Instantiated megafunction \"vga_pic:vga_pic_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630468131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630468131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630468131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645630468131 ""}  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645630468131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630468181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630468181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630468191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630468191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645630468211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630468211 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1645630468671 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 230 -1 0 } } { "hdmi_rtl/seg/seg_dynamic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_dynamic.v" 167 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 117 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 108 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 96 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 98 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 101 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 93 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 103 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 106 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1645630468721 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1645630468721 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[7\] vga_pic:vga_pic_inst\|pipe_len2\[7\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[7\]~1 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[7\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[7\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[7\]~1\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[6\] vga_pic:vga_pic_inst\|pipe_len2\[6\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[6\]~5 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[6\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[6\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[6\]~5\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[5\] vga_pic:vga_pic_inst\|pipe_len2\[5\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[5\]~9 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[5\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[5\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[5\]~9\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[4\] vga_pic:vga_pic_inst\|pipe_len2\[4\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[4\]~13 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[4\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[4\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[4\]~13\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[3\] vga_pic:vga_pic_inst\|pipe_len2\[3\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[3\]~17 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[3\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[3\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[3\]~17\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[2\] vga_pic:vga_pic_inst\|pipe_len2\[2\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[2\]~21 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[2\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[2\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[2\]~21\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[1\] vga_pic:vga_pic_inst\|pipe_len2\[1\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[1\]~25 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[1\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[1\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[1\]~25\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[0\] vga_pic:vga_pic_inst\|pipe_len2\[0\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[0\]~29 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[0\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[0\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[0\]~29\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[7\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[7\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[7\]~1 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[7\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[7\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[7\]~1\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[6\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[6\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[6\]~5 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[6\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[6\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[6\]~5\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[5\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[5\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[5\]~9 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[5\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[5\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[5\]~9\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[4\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[4\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[4\]~13 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[4\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[4\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[4\]~13\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[3\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[3\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[3\]~17 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[3\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[3\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[3\]~17\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[2\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[2\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[2\]~21 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[2\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[2\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[2\]~21\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[1\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[1\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[1\]~25 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[1\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[1\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[1\]~25\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[0\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[0\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[0\]~29 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[0\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[0\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[0\]~29\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645630468731 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1645630468731 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ddc_scl VCC " "Pin \"ddc_scl\" is stuck at VCC" {  } { { "hdmi_rtl/hdmi_colorbar.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645630469618 "|hdmi_colorbar|ddc_scl"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddc_sda VCC " "Pin \"ddc_sda\" is stuck at VCC" {  } { { "hdmi_rtl/hdmi_colorbar.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645630469618 "|hdmi_colorbar|ddc_sda"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645630469618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645630469748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645630471391 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Electronic/fpga/hdmi/output_files/flappyhdmi.map.smsg " "Generated suppressed messages file D:/Electronic/fpga/hdmi/output_files/flappyhdmi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630471621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645630471881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645630471881 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2471 " "Implemented 2471 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645630472061 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645630472061 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2345 " "Implemented 2345 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645630472061 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1645630472061 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1645630472061 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645630472061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645630472091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 23:34:32 2022 " "Processing ended: Wed Feb 23 23:34:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645630472091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645630472091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645630472091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645630472091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1645630473401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645630473401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 23:34:33 2022 " "Processing started: Wed Feb 23 23:34:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645630473401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1645630473401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off flappyhdmi -c flappyhdmi " "Command: quartus_fit --read_settings_files=off --write_settings_files=off flappyhdmi -c flappyhdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1645630473401 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1645630473491 ""}
{ "Info" "0" "" "Project  = flappyhdmi" {  } {  } 0 0 "Project  = flappyhdmi" 0 0 "Fitter" 0 0 1645630473491 ""}
{ "Info" "0" "" "Revision = flappyhdmi" {  } {  } 0 0 "Revision = flappyhdmi" 0 0 "Fitter" 0 0 1645630473491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1645630473581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1645630473581 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "flappyhdmi EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"flappyhdmi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1645630473604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645630473654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645630473654 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "D:/Electronic/fpga/hdmi/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1645630473694 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "D:/Electronic/fpga/hdmi/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1645630473694 ""}  } { { "db/clk_gen_altpll.v" "" { Text "D:/Electronic/fpga/hdmi/db/clk_gen_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1645630473694 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1645630473773 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645630473933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645630473933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645630473933 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1645630473933 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 6159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645630473943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 6161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645630473943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 6163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645630473943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 6165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645630473943 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 6167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645630473943 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1645630473943 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1645630473943 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1645630473973 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1645630474773 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "flappyhdmi.sdc " "Synopsys Design Constraints File file not found: 'flappyhdmi.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1645630474773 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1645630474773 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1645630474783 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_pic_inst\|Add74  from: datac  to: combout " "Cell: vga_pic_inst\|Add74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645630474783 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1645630474783 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1645630474803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1645630474803 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1645630474803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645630474973 ""}  } { { "db/clk_gen_altpll.v" "" { Text "D:/Electronic/fpga/hdmi/db/clk_gen_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645630474973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645630474973 ""}  } { { "db/clk_gen_altpll.v" "" { Text "D:/Electronic/fpga/hdmi/db/clk_gen_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645630474973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645630474973 ""}  } { { "hdmi_rtl/hdmi_colorbar.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 6147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645630474973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node game_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645630474973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[7\]~2 " "Destination node vga_pic:vga_pic_inst\|pipe_len2\[7\]~2" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 1645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[2\]~22 " "Destination node vga_pic:vga_pic_inst\|pipe_len2\[2\]~22" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 1665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[1\]~26 " "Destination node vga_pic:vga_pic_inst\|pipe_len2\[1\]~26" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 1669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[0\]~30 " "Destination node vga_pic:vga_pic_inst\|pipe_len2\[0\]~30" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 1673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[7\]~2 " "Destination node vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[7\]~2" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 1677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[6\]~6 " "Destination node vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[6\]~6" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 1681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[5\]~10 " "Destination node vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[5\]~10" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 1685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[4\]~14 " "Destination node vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[4\]~14" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 1689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[3\]~18 " "Destination node vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[3\]~18" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 1693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[2\]~22 " "Destination node vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[2\]~22" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 1697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1645630474973 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645630474973 ""}  } { { "hdmi_rtl/hdmi_colorbar.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 6149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645630474973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_filter:key_filter_inst\|key_out  " "Automatically promoted node key_filter:key_filter_inst\|key_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645630474983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|beep:beep_inst\|always2~1 " "Destination node vga_pic:vga_pic_inst\|beep:beep_inst\|always2~1" {  } { { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 2472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|beep:beep_inst\|freq_data~11 " "Destination node vga_pic:vga_pic_inst\|beep:beep_inst\|freq_data~11" {  } { { "hdmi_rtl/beep.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/beep.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 2478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|beep:beep_inst\|WideOr3~0 " "Destination node vga_pic:vga_pic_inst\|beep:beep_inst\|WideOr3~0" {  } { { "hdmi_rtl/beep.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/beep.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 2482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|bird_move_flag~1 " "Destination node vga_pic:vga_pic_inst\|bird_move_flag~1" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 125 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 2537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|is_gamestart~0 " "Destination node vga_pic:vga_pic_inst\|is_gamestart~0" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 2611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_pic:vga_pic_inst\|beep:beep_inst\|freq_data~17 " "Destination node vga_pic:vga_pic_inst\|beep:beep_inst\|freq_data~17" {  } { { "hdmi_rtl/beep.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/beep.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 4796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_out~output " "Destination node key_out~output" {  } { { "hdmi_rtl/hdmi_colorbar.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 6139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474983 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645630474983 ""}  } { { "hdmi_rtl/key_filter.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/key_filter.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645630474983 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pic:vga_pic_inst\|Add74  " "Automatically promoted node vga_pic:vga_pic_inst\|Add74 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645630474983 ""}  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 559 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645630474983 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645630474983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "hdmi_rtl/hdmi_colorbar.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 2495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oe~output " "Destination node oe~output" {  } { { "hdmi_rtl/hdmi_colorbar.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 6144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645630474983 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645630474983 ""}  } { { "hdmi_rtl/hdmi_colorbar.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 6146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645630474983 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645630474983 ""}  } { { "hdmi_rtl/hdmi_colorbar.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 0 { 0 ""} 0 2495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645630474983 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1645630475333 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1645630475333 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1645630475333 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645630475343 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645630475343 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1645630475343 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1645630475343 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1645630475343 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1645630475463 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1645630475463 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1645630475463 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645630475546 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1645630475546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1645630476106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645630476506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1645630476526 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1645630482194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645630482194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1645630482714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Electronic/fpga/hdmi/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1645630484434 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1645630484434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1645630486204 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1645630486204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645630486214 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.60 " "Total time spent on timing analysis during the Fitter is 2.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1645630486354 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645630486374 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645630486654 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645630486654 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645630487044 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645630487624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Electronic/fpga/hdmi/output_files/flappyhdmi.fit.smsg " "Generated suppressed messages file D:/Electronic/fpga/hdmi/output_files/flappyhdmi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1645630488044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6551 " "Peak virtual memory: 6551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645630488764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 23:34:48 2022 " "Processing ended: Wed Feb 23 23:34:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645630488764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645630488764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645630488764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1645630488764 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1645630489949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645630489949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 23:34:49 2022 " "Processing started: Wed Feb 23 23:34:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645630489949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1645630489949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off flappyhdmi -c flappyhdmi " "Command: quartus_asm --read_settings_files=off --write_settings_files=off flappyhdmi -c flappyhdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1645630489949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1645630490219 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1645630490569 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1645630490589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645630490739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 23:34:50 2022 " "Processing ended: Wed Feb 23 23:34:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645630490739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645630490739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645630490739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1645630490739 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1645630491393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1645630492019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645630492029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 23:34:51 2022 " "Processing started: Wed Feb 23 23:34:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645630492029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1645630492029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta flappyhdmi -c flappyhdmi " "Command: quartus_sta flappyhdmi -c flappyhdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1645630492029 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1645630492109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1645630492329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1645630492329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630492379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630492379 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1645630492559 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "flappyhdmi.sdc " "Synopsys Design Constraints File file not found: 'flappyhdmi.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1645630492609 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630492609 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sys_clk sys_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645630492619 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645630492619 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645630492619 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645630492619 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630492619 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_filter:key_filter_inst\|key_out key_filter:key_filter_inst\|key_out " "create_clock -period 1.000 -name key_filter:key_filter_inst\|key_out key_filter:key_filter_inst\|key_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645630492619 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game_rst_n game_rst_n " "create_clock -period 1.000 -name game_rst_n game_rst_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645630492619 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_pic:vga_pic_inst\|pipe_move_flag vga_pic:vga_pic_inst\|pipe_move_flag " "create_clock -period 1.000 -name vga_pic:vga_pic_inst\|pipe_move_flag vga_pic:vga_pic_inst\|pipe_move_flag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1645630492619 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645630492619 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_pic_inst\|Add74  from: datac  to: combout " "Cell: vga_pic_inst\|Add74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645630492629 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645630492629 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1645630492629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645630492629 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1645630492629 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1645630492639 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645630492719 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645630492719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.125 " "Worst-case setup slack is -18.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.125            -709.079 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -18.125            -709.079 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.773             -75.294 game_rst_n  " "   -6.773             -75.294 game_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.387             -25.258 vga_pic:vga_pic_inst\|pipe_move_flag  " "   -3.387             -25.258 vga_pic:vga_pic_inst\|pipe_move_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.938             -11.872 key_filter:key_filter_inst\|key_out  " "   -1.938             -11.872 key_filter:key_filter_inst\|key_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.614               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.614               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.584               0.000 sys_clk  " "   12.584               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630492719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.197 " "Worst-case hold slack is -0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197              -0.197 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.197              -0.197 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 vga_pic:vga_pic_inst\|pipe_move_flag  " "    0.300               0.000 vga_pic:vga_pic_inst\|pipe_move_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 sys_clk  " "    0.452               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 key_filter:key_filter_inst\|key_out  " "    0.466               0.000 key_filter:key_filter_inst\|key_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.062               0.000 game_rst_n  " "    2.062               0.000 game_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630492729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.520 " "Worst-case recovery slack is -2.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.520            -485.823 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.520            -485.823 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.981               0.000 vga_pic:vga_pic_inst\|pipe_move_flag  " "    1.981               0.000 vga_pic:vga_pic_inst\|pipe_move_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630492739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.109 " "Worst-case removal slack is -2.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.109             -16.867 vga_pic:vga_pic_inst\|pipe_move_flag  " "   -2.109             -16.867 vga_pic:vga_pic_inst\|pipe_move_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.497               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.497               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630492739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 game_rst_n  " "   -3.000              -3.000 game_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 key_filter:key_filter_inst\|key_out  " "   -1.487             -11.896 key_filter:key_filter_inst\|key_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 vga_pic:vga_pic_inst\|pipe_move_flag  " "   -1.487             -11.896 vga_pic:vga_pic_inst\|pipe_move_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.720               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.720               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.780               0.000 sys_clk  " "    9.780               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.695               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.695               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630492739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630492739 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645630493700 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645630493720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645630494133 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_pic_inst\|Add74  from: datac  to: combout " "Cell: vga_pic_inst\|Add74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645630494284 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645630494284 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645630494284 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645630494324 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645630494324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.631 " "Worst-case setup slack is -16.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.631            -638.946 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -16.631            -638.946 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.245             -68.264 game_rst_n  " "   -6.245             -68.264 game_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.990             -23.031 vga_pic:vga_pic_inst\|pipe_move_flag  " "   -2.990             -23.031 vga_pic:vga_pic_inst\|pipe_move_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.698             -10.073 key_filter:key_filter_inst\|key_out  " "   -1.698             -10.073 key_filter:key_filter_inst\|key_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.758               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.758               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.970               0.000 sys_clk  " "   12.970               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630494324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.309 " "Worst-case hold slack is -0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309              -0.309 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.309              -0.309 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 vga_pic:vga_pic_inst\|pipe_move_flag  " "    0.140               0.000 vga_pic:vga_pic_inst\|pipe_move_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 sys_clk  " "    0.401               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 key_filter:key_filter_inst\|key_out  " "    0.420               0.000 key_filter:key_filter_inst\|key_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.842               0.000 game_rst_n  " "    1.842               0.000 game_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630494344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.117 " "Worst-case recovery slack is -2.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.117            -400.020 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.117            -400.020 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.963               0.000 vga_pic:vga_pic_inst\|pipe_move_flag  " "    1.963               0.000 vga_pic:vga_pic_inst\|pipe_move_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630494344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.014 " "Worst-case removal slack is -2.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.014             -16.111 vga_pic:vga_pic_inst\|pipe_move_flag  " "   -2.014             -16.111 vga_pic:vga_pic_inst\|pipe_move_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.240               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.240               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630494354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 game_rst_n  " "   -3.000              -3.000 game_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -12.234 vga_pic:vga_pic_inst\|pipe_move_flag  " "   -1.487             -12.234 vga_pic:vga_pic_inst\|pipe_move_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 key_filter:key_filter_inst\|key_out  " "   -1.487             -11.896 key_filter:key_filter_inst\|key_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.719               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.719               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.771               0.000 sys_clk  " "    9.771               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.665               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.665               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630494354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630494354 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645630495359 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_pic_inst\|Add74  from: datac  to: combout " "Cell: vga_pic_inst\|Add74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645630495509 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645630495509 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645630495509 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1645630495519 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1645630495519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.982 " "Worst-case setup slack is -7.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.982            -305.472 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.982            -305.472 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.782             -30.394 game_rst_n  " "   -2.782             -30.394 game_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597             -10.963 vga_pic:vga_pic_inst\|pipe_move_flag  " "   -1.597             -10.963 vga_pic:vga_pic_inst\|pipe_move_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307              -1.269 key_filter:key_filter_inst\|key_out  " "   -0.307              -1.269 key_filter:key_filter_inst\|key_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.027               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.027               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.719               0.000 sys_clk  " "   16.719               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630495529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.045 " "Worst-case hold slack is -0.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -0.045 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.045              -0.045 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 sys_clk  " "    0.186               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.187               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 key_filter:key_filter_inst\|key_out  " "    0.191               0.000 key_filter:key_filter_inst\|key_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 vga_pic:vga_pic_inst\|pipe_move_flag  " "    0.206               0.000 vga_pic:vga_pic_inst\|pipe_move_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.864               0.000 game_rst_n  " "    0.864               0.000 game_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630495549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.421 " "Worst-case recovery slack is -1.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.421            -287.202 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.421            -287.202 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 vga_pic:vga_pic_inst\|pipe_move_flag  " "    0.656               0.000 vga_pic:vga_pic_inst\|pipe_move_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630495549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.845 " "Worst-case removal slack is -0.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845              -6.758 vga_pic:vga_pic_inst\|pipe_move_flag  " "   -0.845              -6.758 vga_pic:vga_pic_inst\|pipe_move_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.768               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.768               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630495559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 game_rst_n  " "   -3.000              -3.000 game_rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 key_filter:key_filter_inst\|key_out  " "   -1.000              -8.000 key_filter:key_filter_inst\|key_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 vga_pic:vga_pic_inst\|pipe_move_flag  " "   -1.000              -8.000 vga_pic:vga_pic_inst\|pipe_move_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.796               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.796               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.435               0.000 sys_clk  " "    9.435               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.732               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.732               0.000 clk_gen_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645630495569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645630495569 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645630496951 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645630496951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645630497081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 23:34:57 2022 " "Processing ended: Wed Feb 23 23:34:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645630497081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645630497081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645630497081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1645630497081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1645630498201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645630498211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 23:34:58 2022 " "Processing started: Wed Feb 23 23:34:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645630498211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1645630498211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off flappyhdmi -c flappyhdmi " "Command: quartus_eda --read_settings_files=off --write_settings_files=off flappyhdmi -c flappyhdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1645630498211 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1645630498651 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flappyhdmi_8_1200mv_85c_slow.vo D:/Electronic/fpga/hdmi/simulation/modelsim/ simulation " "Generated file flappyhdmi_8_1200mv_85c_slow.vo in folder \"D:/Electronic/fpga/hdmi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1645630499133 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flappyhdmi_8_1200mv_0c_slow.vo D:/Electronic/fpga/hdmi/simulation/modelsim/ simulation " "Generated file flappyhdmi_8_1200mv_0c_slow.vo in folder \"D:/Electronic/fpga/hdmi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1645630499423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flappyhdmi_min_1200mv_0c_fast.vo D:/Electronic/fpga/hdmi/simulation/modelsim/ simulation " "Generated file flappyhdmi_min_1200mv_0c_fast.vo in folder \"D:/Electronic/fpga/hdmi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1645630499713 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flappyhdmi.vo D:/Electronic/fpga/hdmi/simulation/modelsim/ simulation " "Generated file flappyhdmi.vo in folder \"D:/Electronic/fpga/hdmi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1645630500003 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flappyhdmi_8_1200mv_85c_v_slow.sdo D:/Electronic/fpga/hdmi/simulation/modelsim/ simulation " "Generated file flappyhdmi_8_1200mv_85c_v_slow.sdo in folder \"D:/Electronic/fpga/hdmi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1645630500233 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flappyhdmi_8_1200mv_0c_v_slow.sdo D:/Electronic/fpga/hdmi/simulation/modelsim/ simulation " "Generated file flappyhdmi_8_1200mv_0c_v_slow.sdo in folder \"D:/Electronic/fpga/hdmi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1645630500453 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flappyhdmi_min_1200mv_0c_v_fast.sdo D:/Electronic/fpga/hdmi/simulation/modelsim/ simulation " "Generated file flappyhdmi_min_1200mv_0c_v_fast.sdo in folder \"D:/Electronic/fpga/hdmi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1645630500703 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flappyhdmi_v.sdo D:/Electronic/fpga/hdmi/simulation/modelsim/ simulation " "Generated file flappyhdmi_v.sdo in folder \"D:/Electronic/fpga/hdmi/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1645630500933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645630501003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 23:35:01 2022 " "Processing ended: Wed Feb 23 23:35:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645630501003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645630501003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645630501003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1645630501003 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1645630501643 ""}
