vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-B\full_adder.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-B\ripple_carry_adder_16bit.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-B\logic_unit_mux4_16bit.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-B\b_input_logic.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-B\logic_unit_16bit.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-B\arithmetic_unit_16bit.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-A-2\mux2_16bit.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-B\shifter_16bit.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-B\decoder_3_to_8.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-B\arithmetic_logic_unit_16bit.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-A-2\reg16.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-A-2\mux8_16bit.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-B\mux_d_data_bus_16bit.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-B\mux_b_data_bus_16bit.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-B\functional_unit.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-A-2\register_file.vhd"
vhdl work "\\tholos.itserv.scss.tcd.ie\ugrad\agnewl\Project-1-Datapath-Design-Part-B\datapath.vhd"
