\hypertarget{group___f_l_a_s_h_ex___w_r_p___state}{}\section{F\+L\+A\+SH W\+RP State}
\label{group___f_l_a_s_h_ex___w_r_p___state}\index{FLASH WRP State@{FLASH WRP State}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___w_r_p___state_gaa34eb6205fe554f65a311ee974d5a4ab}{O\+B\+\_\+\+W\+R\+P\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE}}~((uint32\+\_\+t)0x00\+U)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h_ex___w_r_p___state_ga9fc463145ab57616baa36d95523186a1}{O\+B\+\_\+\+W\+R\+P\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE}}~((uint32\+\_\+t)0x01\+U)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___f_l_a_s_h_ex___w_r_p___state_gaa34eb6205fe554f65a311ee974d5a4ab}\label{group___f_l_a_s_h_ex___w_r_p___state_gaa34eb6205fe554f65a311ee974d5a4ab}} 
\index{FLASH WRP State@{FLASH WRP State}!OB\_WRPSTATE\_DISABLE@{OB\_WRPSTATE\_DISABLE}}
\index{OB\_WRPSTATE\_DISABLE@{OB\_WRPSTATE\_DISABLE}!FLASH WRP State@{FLASH WRP State}}
\subsubsection{\texorpdfstring{OB\_WRPSTATE\_DISABLE}{OB\_WRPSTATE\_DISABLE}}
{\footnotesize\ttfamily \#define O\+B\+\_\+\+W\+R\+P\+S\+T\+A\+T\+E\+\_\+\+D\+I\+S\+A\+B\+LE~((uint32\+\_\+t)0x00\+U)}

Disable the write protection of the desired bank 1 sectors \mbox{\Hypertarget{group___f_l_a_s_h_ex___w_r_p___state_ga9fc463145ab57616baa36d95523186a1}\label{group___f_l_a_s_h_ex___w_r_p___state_ga9fc463145ab57616baa36d95523186a1}} 
\index{FLASH WRP State@{FLASH WRP State}!OB\_WRPSTATE\_ENABLE@{OB\_WRPSTATE\_ENABLE}}
\index{OB\_WRPSTATE\_ENABLE@{OB\_WRPSTATE\_ENABLE}!FLASH WRP State@{FLASH WRP State}}
\subsubsection{\texorpdfstring{OB\_WRPSTATE\_ENABLE}{OB\_WRPSTATE\_ENABLE}}
{\footnotesize\ttfamily \#define O\+B\+\_\+\+W\+R\+P\+S\+T\+A\+T\+E\+\_\+\+E\+N\+A\+B\+LE~((uint32\+\_\+t)0x01\+U)}

Enable the write protection of the desired bank 1 sectors 