0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/regfile/sim/sim.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/regfile/src/regfile.sv,1705787965,systemVerilog,,C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/regfile/test/regfile_tb.sv,,regfile,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/regfile/test/regfile_tb.sv,1700529592,systemVerilog,,,,regfile_tb,,uvm,,,,,,
