############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2015 Xilinx Inc. All rights reserved.
############################################################
set_directive_unroll "convolve/convolve_label3"
set_directive_pipeline "convolve/convolve_label5"
set_directive_pipeline "maxpool/maxpool_label6"
set_directive_pipeline "flatten/flatten_label7"
set_directive_pipeline "FCL/FCL_label8"
set_directive_pipeline "convolve/convolve_label1"
