INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/project_13/project_13.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/project_13/project_13.srcs/sim_1/new/tb_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Test
