+------------------------------------------------------------------------+
; QoR Summary                                                            ;
+-------------------------------------+----------------------------------+
; Logic Utilization (in ALMs)         ; 96,882.6 / 222,400 (43.6 %)      ;
; Total Combinational ALUTs           ; 103999                           ;
; Total Registers                     ; 277540                           ;
; Total DSP Blocks                    ; 266 / 846 (31.4 %)               ;
; Total Block Memory Bits             ; 21,807,876 / 32,993,280 (66.1 %) ;
; Total RAM Blocks                    ; 1,161 / 1,611 (72.1 %)           ;
; Total MLABs                         ; 1288.0                           ;
; AI Suite IP Fmax                    ; 312.01 MHz                       ;
; Actual AI Suite IPs Clock Frequency ; 311.11 MHz                       ;
+-------------------------------------+----------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+-------------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; Combinational ALUTs ; Registers     ; DSP Blocks ; Block Memory Bits ; Entity Name                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+-------------------------------------------------------------------------------------------+
; top                                                                                                               ; 103197              ; 320884        ; 266        ; 21807908          ; Total                                                                                     ;
; Total non AI Suite IPs                                                                                            ; 25425 (25%)         ; 26676 (8%)    ; 0 (0%)     ; 8976 (0%)         ; Total non AI Suite IPs                                                                    ;
; Total AI Suite IPs                                                                                                ; 77772 (75%)         ; 294208 (92%)  ; 266 (100%) ; 21798932 (100%)   ; Total AI Suite IPs                                                                        ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 77772 (100%)        ; 294208 (100%) ; 266 (100%) ; 21798932 (100%)   ; dla_top_wrapper_32x64_i12x1_fp12agx_sb32768_poolk4_actk32_prelu_rclamp_sig_softmaxk1_AGX5 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 77772 (100%)        ; 294208 (100%) ; 266 (100%) ; 21798932 (100%)   ; dla_top                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 16243 (21%)         ; 13863 (5%)    ; 64 (24%)   ; 524288 (2%)       ; dla_aux_activation_top                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 58 (0%)             ; 589 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_config_decoder                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 16184 (21%)         ; 13265 (5%)    ; 64 (24%)   ; 524288 (2%)       ; dla_aux_activation_group                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 921 (1%)            ; 1519 (1%)     ; 0 (0%)     ; 160768 (1%)       ; dla_config_network                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 65 (0%)             ; 68 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)       ; 0 (0%)     ; 8704 (0%)         ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 64 (0%)             ; 68 (0%)       ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 628 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_debug_network                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_debug_network_node                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 5748 (7%)           ; 11840 (4%)    ; 0 (0%)     ; 625152 (3%)       ; dla_dma                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 888 (1%)            ; 1696 (1%)     ; 0 (0%)     ; 95744 (0%)        ; dla_dma_reader                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1176 (2%)           ; 3352 (1%)     ; 0 (0%)     ; 147968 (1%)       ; dla_dma_reader                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 938 (1%)            ; 2549 (1%)     ; 0 (0%)     ; 147968 (1%)       ; dla_dma_reader                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 954 (1%)            ; 1251 (0%)     ; 0 (0%)     ; 33280 (0%)        ; dla_dma_csr                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1701 (2%)           ; 2880 (1%)     ; 0 (0%)     ; 200192 (1%)       ; dla_dma_writer                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 87 (0%)             ; 105 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 512 (0%)      ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 5335 (7%)           ; 5875 (2%)     ; 0 (0%)     ; 65536 (0%)        ; dla_interface_profiling_counters                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 65536 (0%)        ; altera_syncram                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 34586 (44%)         ; 225110 (77%)  ; 192 (72%)  ; 18744340 (86%)    ; dla_pe_array_system                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 4 (0%)              ; 4 (0%)        ; 0 (0%)     ; 1044 (0%)         ; dla_delay                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 72 (0%)             ; 82 (0%)       ; 0 (0%)     ; 524288 (2%)       ; dla_exit_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 6721 (9%)           ; 10913 (4%)    ; 0 (0%)     ; 8552448 (39%)     ; dla_input_feeder                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 27383 (35%)         ; 202759 (69%)  ; 192 (72%)  ; 0 (0%)            ; dla_pe_array                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 188 (0%)            ; 11161 (4%)    ; 0 (0%)     ; 9666560 (44%)     ; dla_filter_bias_scale_scratchpad                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 217 (0%)            ; 191 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 6589 (8%)           ; 18027 (6%)    ; 0 (0%)     ; 1605632 (7%)      ; dla_aux_pool_top                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 7 (0%)              ; 213 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6581 (8%)           ; 17805 (6%)    ; 0 (0%)     ; 1605632 (7%)      ; dla_aux_pool_group                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 806 (1%)            ; 2430 (1%)     ; 10 (4%)    ; 73216 (0%)        ; dla_aux_softmax_top                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 802 (1%)            ; 2370 (1%)     ; 10 (4%)    ; 73216 (0%)        ; dla_aux_softmax_group                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 974 (1%)            ; 1549 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 74 (0%)             ; 657 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 1025 (1%)           ; 1551 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 33 (0%)             ; 585 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 516 (1%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 516 (1%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 515 (1%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 515 (1%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 515 (1%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 515 (1%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 515 (1%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 516 (1%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 517 (1%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 516 (1%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 516 (1%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 516 (1%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 5292 (7%)           ; 10431 (4%)    ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+-------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+---------------+-------------+-------------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; ALMs           ; Combinational ALUTs ; Registers     ; DSP Blocks ; Block Memory Bits ; MLABs         ; M20Ks       ; Entity Name                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+---------------+-------------+-------------------------------------------------------------------------------------------+
; top                                                                                                               ; 96882.6        ; 103999              ; 277540        ; 266        ; 21807876          ; 1288.0        ; 1161        ; Total                                                                                     ;
; Total non AI Suite IPs                                                                                            ; 13299.3 (14%)  ; 25429 (24%)         ; 27005 (10%)   ; 0 (0%)     ; 8944 (0%)         ; 1.0 (0%)      ; 10 (1%)     ; Total non AI Suite IPs                                                                    ;
; Total AI Suite IPs                                                                                                ; 83583.3 (86%)  ; 78570 (76%)         ; 250535 (90%)  ; 266 (100%) ; 21798932 (100%)   ; 1287.0 (100%) ; 1151 (99%)  ; Total AI Suite IPs                                                                        ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 83583.3 (100%) ; 78570 (100%)        ; 250535 (100%) ; 266 (100%) ; 21798932 (100%)   ; 1287.0 (100%) ; 1151 (100%) ; dla_top_wrapper_32x64_i12x1_fp12agx_sb32768_poolk4_actk32_prelu_rclamp_sig_softmaxk1_AGX5 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 83583.3 (100%) ; 78570 (100%)        ; 250535 (100%) ; 266 (100%) ; 21798932 (100%)   ; 1287.0 (100%) ; 1151 (100%) ; dla_top                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 11103.7 (13%)  ; 16142 (21%)         ; 32253 (13%)   ; 64 (24%)   ; 524288 (2%)       ; 68.0 (5%)     ; 26 (2%)     ; dla_aux_activation_top                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 172.9 (0%)     ; 65 (0%)             ; 629 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_activation_config_decoder                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 10928.4 (13%)  ; 16074 (20%)         ; 31613 (13%)   ; 64 (24%)   ; 524288 (2%)       ; 68.0 (5%)     ; 26 (2%)     ; dla_aux_activation_group                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.4 (0%)       ; 3 (0%)              ; 11 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.4 (0%)       ; 0 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 1.0 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.6 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.2 (0%)       ; 1 (0%)              ; 62 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.2 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1.5 (0%)       ; 1 (0%)              ; 10 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.9 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.9 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.6 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1.9 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.4 (0%)       ; 1 (0%)              ; 22 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_reset_handler_simple                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 695.0 (1%)     ; 965 (1%)            ; 1795 (1%)     ; 0 (0%)     ; 160768 (1%)       ; 0.0 (0%)      ; 12 (1%)     ; dla_config_network                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 41.2 (0%)      ; 73 (0%)             ; 107 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 37.5 (0%)      ; 64 (0%)             ; 86 (0%)       ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 38.9 (0%)      ; 65 (0%)             ; 88 (0%)       ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 37.8 (0%)      ; 64 (0%)             ; 89 (0%)       ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 40.0 (0%)      ; 73 (0%)             ; 86 (0%)       ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 41.0 (0%)      ; 73 (0%)             ; 89 (0%)       ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 43.9 (0%)      ; 83 (0%)             ; 94 (0%)       ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 39.5 (0%)      ; 72 (0%)             ; 105 (0%)      ; 0 (0%)     ; 8704 (0%)         ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 37.9 (0%)      ; 63 (0%)             ; 92 (0%)       ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_hld_fifo                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 84.4 (0%)      ; 104 (0%)            ; 172 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 80.9 (0%)      ; 106 (0%)            ; 172 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 80.7 (0%)      ; 104 (0%)            ; 170 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)      ; 1 (0%)      ; dla_acl_dcfifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 316.3 (0%)     ; 63 (0%)             ; 129 (0%)      ; 0 (0%)     ; 0 (0%)            ; 26.0 (2%)     ; 0 (0%)      ; dla_acl_dcfifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 35.4 (0%)      ; 41 (0%)             ; 95 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_debug_network                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.4 (0%)      ; 39 (0%)             ; 58 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_debug_network_node                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 23.5 (0%)      ; 41 (0%)             ; 49 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 7.6 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 7.2 (0%)       ; 13 (0%)             ; 16 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 7.2 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_platform_reset_internal                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0.8 (0%)       ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_cdc_reset_async                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 5322.1 (6%)    ; 5740 (7%)           ; 10827 (4%)    ; 0 (0%)     ; 625152 (3%)       ; 105.0 (8%)    ; 39 (3%)     ; dla_dma                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 745.4 (1%)     ; 889 (1%)            ; 1860 (1%)     ; 0 (0%)     ; 95744 (0%)        ; 7.0 (1%)      ; 6 (1%)      ; dla_dma_reader                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1382.6 (2%)    ; 1175 (1%)           ; 2696 (1%)     ; 0 (0%)     ; 147968 (1%)       ; 42.0 (3%)     ; 9 (1%)      ; dla_dma_reader                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 1027.1 (1%)    ; 943 (1%)            ; 2134 (1%)     ; 0 (0%)     ; 147968 (1%)       ; 30.0 (2%)     ; 9 (1%)      ; dla_dma_reader                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 711.3 (1%)     ; 950 (1%)            ; 1306 (1%)     ; 0 (0%)     ; 33280 (0%)        ; 4.0 (0%)      ; 2 (0%)      ; dla_dma_csr                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1384.4 (2%)    ; 1693 (2%)           ; 2737 (1%)     ; 0 (0%)     ; 200192 (1%)       ; 20.0 (2%)     ; 13 (1%)     ; dla_dma_writer                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 68.8 (0%)      ; 87 (0%)             ; 86 (0%)       ; 0 (0%)     ; 0 (0%)            ; 2.0 (0%)      ; 0 (0%)      ; dla_dma_read_arb                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 260.0 (0%)     ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 0 (0%)            ; 26.0 (2%)     ; 0 (0%)      ; altdpram                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 10.7 (0%)      ; 2 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_reset_synchronizer                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.0 (0%)       ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.4 (0%)       ; 7 (0%)              ; 10 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.7 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.6 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 1.3 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.3 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.2 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 0.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.6 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.2 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 2.2 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_clock_cross_full_sync                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3666.2 (4%)    ; 5358 (7%)           ; 8033 (3%)     ; 0 (0%)     ; 65536 (0%)        ; 0.0 (0%)      ; 4 (0%)      ; dla_interface_profiling_counters                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)       ; 0 (0%)              ; 7 (0%)        ; 0 (0%)     ; 65536 (0%)        ; 0.0 (0%)      ; 4 (0%)      ; altera_syncram                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 51046.1 (61%)  ; 35225 (45%)         ; 161848 (65%)  ; 192 (72%)  ; 18744340 (86%)    ; 1006.0 (78%)  ; 977 (85%)   ; dla_pe_array_system                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 1.3 (0%)       ; 4 (0%)              ; 4 (0%)        ; 0 (0%)     ; 1044 (0%)         ; 0.0 (0%)      ; 7 (1%)      ; dla_delay                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 40.9 (0%)      ; 71 (0%)             ; 136 (0%)      ; 0 (0%)     ; 524288 (2%)       ; 0.0 (0%)      ; 26 (2%)     ; dla_exit_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 5027.2 (6%)    ; 6927 (9%)           ; 13358 (5%)    ; 0 (0%)     ; 8552448 (39%)     ; 39.0 (3%)     ; 432 (38%)   ; dla_input_feeder                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 43484.2 (52%)  ; 27755 (35%)         ; 135373 (54%)  ; 192 (72%)  ; 0 (0%)            ; 967.0 (75%)   ; 0 (0%)      ; dla_pe_array                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 2314.6 (3%)    ; 182 (0%)            ; 12600 (5%)    ; 0 (0%)     ; 9666560 (44%)     ; 0.0 (0%)      ; 512 (44%)   ; dla_filter_bias_scale_scratchpad                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 177.3 (0%)     ; 285 (0%)            ; 377 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_sequencer                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 6215.6 (7%)    ; 6842 (9%)           ; 15731 (6%)    ; 0 (0%)     ; 1605632 (7%)      ; 74.0 (6%)     ; 86 (7%)     ; dla_aux_pool_top                                                                          ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 41.5 (0%)      ; 7 (0%)              ; 197 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_pool_config_decoder                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6172.5 (7%)    ; 6835 (9%)           ; 15528 (6%)    ; 0 (0%)     ; 1605632 (7%)      ; 74.0 (6%)     ; 86 (7%)     ; dla_aux_pool_group                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 672.2 (1%)     ; 735 (1%)            ; 2421 (1%)     ; 10 (4%)    ; 73216 (0%)        ; 8.0 (1%)      ; 7 (1%)      ; dla_aux_softmax_top                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 11.2 (0%)      ; 3 (0%)              ; 74 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_aux_softmax_config_decoder                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 659.4 (1%)     ; 731 (1%)            ; 2337 (1%)     ; 10 (4%)    ; 73216 (0%)        ; 8.0 (1%)      ; 7 (1%)      ; dla_aux_softmax_group                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 496.4 (1%)     ; 976 (1%)            ; 1570 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 168.0 (0%)     ; 74 (0%)             ; 698 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 511.3 (1%)     ; 1026 (1%)           ; 1672 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 152.9 (0%)     ; 33 (0%)             ; 595 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_width_adapter                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 252.6 (0%)     ; 517 (1%)            ; 1035 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 34.6 (0%)      ; 68 (0%)             ; 156 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 252.7 (0%)     ; 516 (1%)            ; 1131 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 9.7 (0%)       ; 20 (0%)             ; 36 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 256.6 (0%)     ; 516 (1%)            ; 1238 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 259.3 (0%)     ; 515 (1%)            ; 1049 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 249.7 (0%)     ; 515 (1%)            ; 1156 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 255.5 (0%)     ; 515 (1%)            ; 1034 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 520.0 (1%)     ; 516 (1%)            ; 1317 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 293.9 (0%)     ; 517 (1%)            ; 1253 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 423.8 (1%)     ; 518 (1%)            ; 1862 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 290.5 (0%)     ; 517 (1%)            ; 1198 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 253.2 (0%)     ; 516 (1%)            ; 1354 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 255.1 (0%)     ; 516 (1%)            ; 1068 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_st_pipeline_stage                                                                     ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 3158.7 (4%)    ; 5309 (7%)           ; 12819 (5%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 20.6 (0%)      ; 8 (0%)              ; 96 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)      ; 0 (0%)      ; dla_xbar_config_handler                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+------------+-------------------+---------------+-------------+-------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Clocks                                                                               ;
+------------+-------------------------------------------+----------------------+------+
; Fmax       ; Clock Name                                ; Corner Delay Model   ; Note ;
+------------+-------------------------------------------+----------------------+------+
; 19.85 MHz  ; altera_reserved_tck                       ; Slow fix6 100C Model ;      ;
; 174.46 MHz ; pd|jtag_pll_0|altera_iopll_inst_outclk0   ; Slow fix6 0C Model   ;      ;
; 215.33 MHz ; pd|emif_0|emif_io96b_ddr4comp_0_0_usr_clk ; Slow fix6 0C Model   ;      ;
; 312.01 MHz ; pd|dla_pll_0|altera_iopll_inst_outclk0    ; Slow fix6a 0C Model  ;      ;
+------------+-------------------------------------------+----------------------+------+
