// Seed: 2841245317
`define pp_8 0
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    output id_6,
    input id_7
);
  always @(posedge 1 or posedge id_3 && id_2[1]) begin : id_8
    id_8 <= id_3;
  end
endmodule
