

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Sat Oct  2 00:14:06 2021
    * Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
    * Project:        fir_prj
    * Solution:       solution3 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    | Modules| Issue|      | Latency | Latency| Iteration|         | Trip |          |      |          |           |           |     |
    | & Loops| Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |    LUT    | URAM|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |+ fir   |     -|  0.86|        7|  70.000|         -|        8|     -|        no|     -|  33 (~0%)|  585 (~0%)|  716 (~0%)|    -|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| c_address0 | 4        |
| c_address1 | 4        |
| c_q0       | 32       |
| c_q1       | 32       |
+------------+----------+

* REGISTER
+-----------+--------+----------+
| Interface | Mode   | Bitwidth |
+-----------+--------+----------+
| x         | ap_vld | 32       |
| y         | ap_vld | 32       |
+-----------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| c        | in        | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------+---------+----------+
| Argument | HW Name    | HW Type | HW Usage |
+----------+------------+---------+----------+
| y        | y          | port    |          |
| y        | y_ap_vld   | port    |          |
| c        | c_address0 | port    | offset   |
| c        | c_ce0      | port    |          |
| c        | c_q0       | port    |          |
| c        | c_address1 | port    | offset   |
| c        | c_ce1      | port    |          |
| c        | c_q1       | port    |          |
| x        | x          | port    |          |
| x        | x_ap_vld   | port    |          |
+----------+------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================

