Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Wed Jun  6 17:29:30 2018
| Host             : quagmire running 64-bit unknown
| Command          : report_power -file dual_port_ram_power_routed.rpt -pb dual_port_ram_power_summary_routed.pb -rpx dual_port_ram_power_routed.rpx
| Design           : dual_port_ram
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------------------------+
| Total On-Chip Power (W)  | 7.211 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                    |
| Power Budget Margin (W)  | NA                              |
| Dynamic (W)              | 6.586                           |
| Device Static (W)        | 0.625                           |
| Effective TJA (C/W)      | 11.5                            |
| Max Ambient (C)          | 1.8                             |
| Junction Temperature (C) | 108.2                           |
| Confidence Level         | Low                             |
| Setting File             | ---                             |
| Simulation Activity File | ---                             |
| Design Nets Matched      | NA                              |
+--------------------------+---------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.566 |      280 |       --- |             --- |
|   LUT as Distributed RAM |     0.311 |      192 |     17400 |            1.10 |
|   LUT as Logic           |     0.232 |       60 |     53200 |            0.11 |
|   F7/F8 Muxes            |     0.012 |       16 |     53200 |            0.03 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Register               |     0.005 |        8 |    106400 |           <0.01 |
|   CARRY4                 |    <0.001 |        1 |     13300 |           <0.01 |
|   Others                 |     0.000 |        2 |       --- |             --- |
| Signals                  |     1.638 |      200 |       --- |             --- |
| I/O                      |     4.382 |       38 |       125 |           30.40 |
| Static Power             |     0.625 |          |           |                 |
| Total                    |     7.211 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.496 |       2.324 |      0.172 |
| Vccaux    |       1.800 |     0.415 |       0.349 |      0.066 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     2.020 |       2.019 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.013 |       0.000 |      0.013 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.260 |       0.000 |      0.260 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| dual_port_ram          |     6.586 |
|   ram_reg_0_63_0_2     |     0.008 |
|   ram_reg_0_63_3_5     |     0.008 |
|   ram_reg_0_63_6_6     |     0.005 |
|   ram_reg_0_63_7_7     |     0.005 |
|   ram_reg_128_191_0_2  |     0.009 |
|   ram_reg_128_191_3_5  |     0.008 |
|   ram_reg_128_191_6_6  |     0.005 |
|   ram_reg_128_191_7_7  |     0.005 |
|   ram_reg_192_255_0_2  |     0.011 |
|   ram_reg_192_255_3_5  |     0.008 |
|   ram_reg_192_255_6_6  |     0.005 |
|   ram_reg_192_255_7_7  |     0.005 |
|   ram_reg_256_319_0_2  |     0.007 |
|   ram_reg_256_319_3_5  |     0.008 |
|   ram_reg_256_319_6_6  |     0.005 |
|   ram_reg_256_319_7_7  |     0.004 |
|   ram_reg_320_383_0_2  |     0.007 |
|   ram_reg_320_383_3_5  |     0.008 |
|   ram_reg_320_383_6_6  |     0.004 |
|   ram_reg_320_383_7_7  |     0.004 |
|   ram_reg_384_447_0_2  |     0.008 |
|   ram_reg_384_447_3_5  |     0.008 |
|   ram_reg_384_447_6_6  |     0.006 |
|   ram_reg_384_447_7_7  |     0.005 |
|   ram_reg_448_511_0_2  |     0.009 |
|   ram_reg_448_511_3_5  |     0.008 |
|   ram_reg_448_511_6_6  |     0.005 |
|   ram_reg_448_511_7_7  |     0.005 |
|   ram_reg_512_575_0_2  |     0.007 |
|   ram_reg_512_575_3_5  |     0.007 |
|   ram_reg_512_575_6_6  |     0.004 |
|   ram_reg_512_575_7_7  |     0.005 |
|   ram_reg_576_639_0_2  |     0.008 |
|   ram_reg_576_639_3_5  |     0.010 |
|   ram_reg_576_639_6_6  |     0.005 |
|   ram_reg_576_639_7_7  |     0.005 |
|   ram_reg_640_703_0_2  |     0.007 |
|   ram_reg_640_703_3_5  |     0.009 |
|   ram_reg_640_703_6_6  |     0.005 |
|   ram_reg_640_703_7_7  |     0.005 |
|   ram_reg_64_127_0_2   |     0.008 |
|   ram_reg_64_127_3_5   |     0.009 |
|   ram_reg_64_127_6_6   |     0.007 |
|   ram_reg_64_127_7_7   |     0.006 |
|   ram_reg_704_767_0_2  |     0.009 |
|   ram_reg_704_767_3_5  |     0.009 |
|   ram_reg_704_767_6_6  |     0.004 |
|   ram_reg_704_767_7_7  |     0.005 |
|   ram_reg_768_831_0_2  |     0.009 |
|   ram_reg_768_831_3_5  |     0.008 |
|   ram_reg_768_831_6_6  |     0.004 |
|   ram_reg_768_831_7_7  |     0.004 |
|   ram_reg_832_895_0_2  |     0.009 |
|   ram_reg_832_895_3_5  |     0.008 |
|   ram_reg_832_895_6_6  |     0.004 |
|   ram_reg_832_895_7_7  |     0.006 |
|   ram_reg_896_959_0_2  |     0.009 |
|   ram_reg_896_959_3_5  |     0.010 |
|   ram_reg_896_959_6_6  |     0.005 |
|   ram_reg_896_959_7_7  |     0.004 |
|   ram_reg_960_1023_0_2 |     0.009 |
|   ram_reg_960_1023_3_5 |     0.008 |
|   ram_reg_960_1023_6_6 |     0.005 |
|   ram_reg_960_1023_7_7 |     0.006 |
+------------------------+-----------+


