$date
	Sun Jun 01 22:08:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # instruction [7:0] $end
$scope module alu $end
$var wire 1 $ clk $end
$var wire 4 % data [3:0] $end
$var wire 2 & inst [1:0] $end
$var wire 8 ' instruction [7:0] $end
$var wire 8 ( out [7:0] $end
$var reg 8 ) a [7:0] $end
$var reg 8 * b [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
b10000011 '
b10 &
b11 %
0$
b10000011 #
0"
b0 !
$end
#5000
b11 )
b11 !
b11 (
1"
1$
#10000
b0 %
b11 &
0"
0$
b11000000 #
b11000000 '
#15000
b11 *
b0 )
b0 !
b0 (
1"
1$
#20000
b10 &
0"
0$
b10000000 #
b10000000 '
#25000
1"
1$
#30000
b0 &
0"
0$
b0 #
b0 '
#35000
b11 )
b11 !
b11 (
1"
1$
#40000
b1 &
0"
0$
b1000000 #
b1000000 '
#45000
b11111100 )
b11111100 !
b11111100 (
1"
1$
#50000
b11 &
0"
0$
b11000000 #
b11000000 '
#55000
b11111100 *
b11 )
b11 !
b11 (
1"
1$
#60000
b1 %
b10 &
0"
0$
b10000001 #
b10000001 '
#65000
b1 )
b1 !
b1 (
1"
1$
#70000
b0 %
b0 &
0"
0$
b0 #
b0 '
#75000
b11111101 )
b11111101 !
b11111101 (
1"
1$
#80000
b11 &
0"
0$
b11000000 #
b11000000 '
#85000
b11111101 *
b11111100 )
b11111100 !
b11111100 (
1"
1$
#90000
b1000 %
b10 &
0"
0$
b10001000 #
b10001000 '
#95000
b1000 )
b1000 !
b1000 (
1"
1$
#100000
b101 %
b0 &
0"
0$
b101 #
b101 '
#105000
b101 )
b101 !
b101 (
1"
1$
#110000
0"
0$
