--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.68d
--  \   \         Application: netgen
--  /   /         Filename: SDRAM_IDE_timesim.vhd
-- /___/   /\     Timestamp: Mon Jan 30 22:01:43 2017
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -rpw 100 -ar Structure -tm SDRAM_IDE -w -dir netgen/fit -ofmt vhdl -sim SDRAM_IDE.nga SDRAM_IDE_timesim.vhd 
-- Device	: XC95288XL-10-TQ144 (Speed File: Version 3.0)
-- Input file	: SDRAM_IDE.nga
-- Output file	: C:\Users\Matze\Amiga\Hardwarehacks\68030-RAM-IDE\Logic\SDRAM-IDE-68030\netgen\fit\SDRAM_IDE_timesim.vhd
-- # of Entities	: 1
-- Design Name	: SDRAM_IDE.nga
-- Xilinx	: C:\Xilinx\14.6\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity SDRAM_IDE is
  port (
    CLK : in STD_LOGIC := 'X'; 
    RESET : in STD_LOGIC := 'X'; 
    RW : in STD_LOGIC := 'X'; 
    nAS : in STD_LOGIC := 'X'; 
    PLL_C : in STD_LOGIC := 'X'; 
    nDS : in STD_LOGIC := 'X'; 
    CBREQ : in STD_LOGIC := 'X'; 
    IDE_WAIT : in STD_LOGIC := 'X'; 
    STERM : out STD_LOGIC; 
    CIIN : out STD_LOGIC; 
    CLK_EN : out STD_LOGIC; 
    ROM_EN : out STD_LOGIC; 
    CBACK : out STD_LOGIC; 
    LE_RAM_30 : out STD_LOGIC; 
    LDQ0 : out STD_LOGIC; 
    LDQ1 : out STD_LOGIC; 
    UDQ0 : out STD_LOGIC; 
    UDQ1 : out STD_LOGIC; 
    CAS : out STD_LOGIC; 
    MEM_WE : out STD_LOGIC; 
    RAS : out STD_LOGIC; 
    IDE_BUFFER_DIR : out STD_LOGIC; 
    IDE_W : out STD_LOGIC; 
    IDE_R : out STD_LOGIC; 
    OE_30_RAM : out STD_LOGIC; 
    OE_RAM_30 : out STD_LOGIC; 
    ROM_OE : out STD_LOGIC; 
    CLK_RAM : out STD_LOGIC; 
    IDE_RESET : out STD_LOGIC; 
    nRAM_SEL : out STD_LOGIC; 
    LE_30_RAM : out STD_LOGIC; 
    ROM_WE : out STD_LOGIC; 
    A : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    SIZ : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    D : inout STD_LOGIC_VECTOR ( 3 downto 0 ); 
    nDSACK : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ARAM : out STD_LOGIC_VECTOR ( 12 downto 0 ); 
    BA : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    IDE_A : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    IDE_CS : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    S : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ROM_B : out STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end SDRAM_IDE;

architecture Structure of SDRAM_IDE is
  signal A_30_IBUF_1 : STD_LOGIC; 
  signal A_29_IBUF_3 : STD_LOGIC; 
  signal A_28_IBUF_5 : STD_LOGIC; 
  signal A_27_IBUF_7 : STD_LOGIC; 
  signal A_26_IBUF_9 : STD_LOGIC; 
  signal A_25_IBUF_11 : STD_LOGIC; 
  signal A_24_IBUF_13 : STD_LOGIC; 
  signal A_20_IBUF_15 : STD_LOGIC; 
  signal CLK_IBUF_17 : STD_LOGIC; 
  signal CLK_IBUF_FCLK_18 : STD_LOGIC; 
  signal IDE_RESET_OBUF_20 : STD_LOGIC; 
  signal FSR_IO_0_21 : STD_LOGIC; 
  signal A_2_IBUF_23 : STD_LOGIC; 
  signal RW_IBUF_25 : STD_LOGIC; 
  signal nAS_IBUF_27 : STD_LOGIC; 
  signal A_4_IBUF_29 : STD_LOGIC; 
  signal A_3_IBUF_31 : STD_LOGIC; 
  signal A_5_IBUF_33 : STD_LOGIC; 
  signal A_6_IBUF_35 : STD_LOGIC; 
  signal A_1_IBUF_37 : STD_LOGIC; 
  signal PLL_C_IBUF_39 : STD_LOGIC; 
  signal A_23_IBUF_41 : STD_LOGIC; 
  signal A_22_IBUF_43 : STD_LOGIC; 
  signal A_21_IBUF_45 : STD_LOGIC; 
  signal nDS_IBUF_47 : STD_LOGIC; 
  signal N3_49 : STD_LOGIC; 
  signal N2_51 : STD_LOGIC; 
  signal N1_53 : STD_LOGIC; 
  signal N0_55 : STD_LOGIC; 
  signal A_19_IBUF_57 : STD_LOGIC; 
  signal A_18_IBUF_59 : STD_LOGIC; 
  signal A_17_IBUF_61 : STD_LOGIC; 
  signal A_16_IBUF_63 : STD_LOGIC; 
  signal CBREQ_IBUF_65 : STD_LOGIC; 
  signal IDE_WAIT_IBUF_67 : STD_LOGIC; 
  signal SIZ_0_IBUF_69 : STD_LOGIC; 
  signal SIZ_1_IBUF_71 : STD_LOGIC; 
  signal A_0_IBUF_73 : STD_LOGIC; 
  signal A_15_IBUF_75 : STD_LOGIC; 
  signal A_7_IBUF_77 : STD_LOGIC; 
  signal A_8_IBUF_79 : STD_LOGIC; 
  signal IDE_A_0_OBUF_81 : STD_LOGIC; 
  signal IDE_A_1_OBUF_83 : STD_LOGIC; 
  signal IDE_A_2_OBUF_85 : STD_LOGIC; 
  signal A_12_IBUF_87 : STD_LOGIC; 
  signal A_13_IBUF_89 : STD_LOGIC; 
  signal A_14_IBUF_91 : STD_LOGIC; 
  signal A_31_IBUF_93 : STD_LOGIC; 
  signal Dout2_0_OE_95 : STD_LOGIC; 
  signal Dout2_2_OE_97 : STD_LOGIC; 
  signal STERM_S_99 : STD_LOGIC; 
  signal STERM_S_OE_100 : STD_LOGIC; 
  signal RAM_ACCESS_Q_102 : STD_LOGIC; 
  signal RAM_ACCESS_OE_103 : STD_LOGIC; 
  signal Dout2_1_OE_105 : STD_LOGIC; 
  signal Dout2_3_OE_107 : STD_LOGIC; 
  signal CLK_EN_OBUF_109 : STD_LOGIC; 
  signal IDE_ENABLE_Q_111 : STD_LOGIC; 
  signal CBACK_S_Q_113 : STD_LOGIC; 
  signal LATCH_RAM_030_Q_115 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_117 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_OE_118 : STD_LOGIC; 
  signal LDQ0_OBUF_120 : STD_LOGIC; 
  signal LDQ1_OBUF_122 : STD_LOGIC; 
  signal UDQ0_OBUF_124 : STD_LOGIC; 
  signal UDQ1_OBUF_126 : STD_LOGIC; 
  signal ARAM_0_Q_128 : STD_LOGIC; 
  signal ARAM_1_Q_130 : STD_LOGIC; 
  signal ARAM_10_Q_132 : STD_LOGIC; 
  signal ARAM_11_Q_134 : STD_LOGIC; 
  signal ARAM_12_Q_136 : STD_LOGIC; 
  signal ARAM_2_Q_138 : STD_LOGIC; 
  signal ARAM_3_Q_140 : STD_LOGIC; 
  signal ARAM_4_Q_142 : STD_LOGIC; 
  signal ARAM_5_Q_144 : STD_LOGIC; 
  signal ARAM_6_Q_146 : STD_LOGIC; 
  signal ARAM_7_Q_148 : STD_LOGIC; 
  signal ARAM_8_Q_150 : STD_LOGIC; 
  signal ARAM_9_Q_152 : STD_LOGIC; 
  signal BA_0_154 : STD_LOGIC; 
  signal BA_1_156 : STD_LOGIC; 
  signal CAS_OBUF_158 : STD_LOGIC; 
  signal MEM_WE_OBUF_160 : STD_LOGIC; 
  signal RAS_OBUF_162 : STD_LOGIC; 
  signal IDE_BUFFER_DIR_OBUF_164 : STD_LOGIC; 
  signal IDE_W_OBUF_166 : STD_LOGIC; 
  signal IDE_R_S_168 : STD_LOGIC; 
  signal OE_30_RAM_S_170 : STD_LOGIC; 
  signal OE_RAM_30_S_172 : STD_LOGIC; 
  signal ROM_OE_S_174 : STD_LOGIC; 
  signal S_0_OBUF_Q_176 : STD_LOGIC; 
  signal S_0_OBUF_OE_177 : STD_LOGIC; 
  signal ADR_IDE_HIT_0_not0000_Q_179 : STD_LOGIC; 
  signal IDE_A_0_OBUF_BUF0_181 : STD_LOGIC; 
  signal IDE_A_1_OBUF_BUF0_183 : STD_LOGIC; 
  signal IDE_A_2_OBUF_BUF0_185 : STD_LOGIC; 
  signal IDE_CS_0_OBUF_187 : STD_LOGIC; 
  signal IDE_CS_1_OBUF_189 : STD_LOGIC; 
  signal IDE_RESET_OBUF_BUF0_191 : STD_LOGIC; 
  signal nRAM_SEL_OBUF_193 : STD_LOGIC; 
  signal ROM_B_0_OBUF_Q_195 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF0_197 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF1_199 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF2_201 : STD_LOGIC; 
  signal S_0_OBUF_BUF0_203 : STD_LOGIC; 
  signal S_0_OBUF_BUF1_205 : STD_LOGIC; 
  signal Dout2_0_Q_206 : STD_LOGIC; 
  signal Dout2_0_BUFOE_OUT_207 : STD_LOGIC; 
  signal Dout2_0_TRST_208 : STD_LOGIC; 
  signal Dout2_0_D_209 : STD_LOGIC; 
  signal Gnd_210 : STD_LOGIC; 
  signal Dout2_0_CE_211 : STD_LOGIC; 
  signal Dout2_0_D1_212 : STD_LOGIC; 
  signal Dout2_0_D2_213 : STD_LOGIC; 
  signal IDE_BASEADR_7_EXP_214 : STD_LOGIC; 
  signal Dout2_0_D2_PT_0_215 : STD_LOGIC; 
  signal Dout2_0_D2_PT_1_216 : STD_LOGIC; 
  signal Dout2_0_D2_PT_2_217 : STD_LOGIC; 
  signal Dout2_0_D2_PT_3_218 : STD_LOGIC; 
  signal ADR_AC_HIT_219 : STD_LOGIC; 
  signal Dout2_2_Q_220 : STD_LOGIC; 
  signal Dout2_2_BUFOE_OUT_221 : STD_LOGIC; 
  signal Dout2_2_TRST_222 : STD_LOGIC; 
  signal Dout2_2_D_223 : STD_LOGIC; 
  signal Dout2_2_CE_224 : STD_LOGIC; 
  signal Dout2_2_D1_225 : STD_LOGIC; 
  signal Dout2_2_D2_226 : STD_LOGIC; 
  signal EXP60_EXP_227 : STD_LOGIC; 
  signal Dout2_2_D2_PT_0_228 : STD_LOGIC; 
  signal Dout2_2_D2_PT_1_229 : STD_LOGIC; 
  signal Dout2_2_D2_PT_2_230 : STD_LOGIC; 
  signal Dout2_2_D2_PT_3_231 : STD_LOGIC; 
  signal STERM_S_Q : STD_LOGIC; 
  signal STERM_S_UIM_233 : STD_LOGIC; 
  signal STERM_S_EXP_tsimrenamed_net_Q_234 : STD_LOGIC; 
  signal STERM_S_EXP_235 : STD_LOGIC; 
  signal STERM_S_BUFOE_OUT_236 : STD_LOGIC; 
  signal STERM_S_TRST_237 : STD_LOGIC; 
  signal STERM_S_D_238 : STD_LOGIC; 
  signal STERM_S_CLKF_239 : STD_LOGIC; 
  signal Vcc_240 : STD_LOGIC; 
  signal STERM_S_D1_241 : STD_LOGIC; 
  signal STERM_S_D2_242 : STD_LOGIC; 
  signal RQ_1_EXP_243 : STD_LOGIC; 
  signal STERM_S_D2_PT_0_244 : STD_LOGIC; 
  signal CQ_FSM_FFd5_245 : STD_LOGIC; 
  signal STERM_S_D2_PT_1_246 : STD_LOGIC; 
  signal CQ_FSM_FFd1_247 : STD_LOGIC; 
  signal STERM_S_D2_PT_2_248 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_249 : STD_LOGIC; 
  signal RAM_ACCESS_Q_255 : STD_LOGIC; 
  signal RAM_ACCESS_256 : STD_LOGIC; 
  signal RAM_ACCESS_BUFOE_OUT_257 : STD_LOGIC; 
  signal RAM_ACCESS_TRST_258 : STD_LOGIC; 
  signal RAM_ACCESS_D_259 : STD_LOGIC; 
  signal RAM_ACCESS_CLKF_260 : STD_LOGIC; 
  signal RAM_ACCESS_D1_261 : STD_LOGIC; 
  signal RAM_ACCESS_D2_262 : STD_LOGIC; 
  signal OE_RAM_30_S_EXP_263 : STD_LOGIC; 
  signal RAM_ACCESS_D2_PT_0_264 : STD_LOGIC; 
  signal RAM_ACCESS_D2_PT_1_265 : STD_LOGIC; 
  signal RAM_ACCESS_D2_PT_2_266 : STD_LOGIC; 
  signal RAM_ACCESS_D2_PT_3_267 : STD_LOGIC; 
  signal AUTO_CONFIG_D0_268 : STD_LOGIC; 
  signal RANGER_ACCESS_269 : STD_LOGIC; 
  signal IDE_CYCLE_270 : STD_LOGIC; 
  signal Dout2_1_Q_271 : STD_LOGIC; 
  signal Dout2_1_BUFOE_OUT_272 : STD_LOGIC; 
  signal Dout2_1_TRST_273 : STD_LOGIC; 
  signal Dout2_1_D_274 : STD_LOGIC; 
  signal Dout2_1_CE_275 : STD_LOGIC; 
  signal Dout2_1_D1_276 : STD_LOGIC; 
  signal Dout2_1_D2_277 : STD_LOGIC; 
  signal SHUT_UP_EXP_278 : STD_LOGIC; 
  signal Dout2_1_D2_PT_0_279 : STD_LOGIC; 
  signal Dout2_1_D2_PT_1_280 : STD_LOGIC; 
  signal Dout2_1_D2_PT_2_281 : STD_LOGIC; 
  signal Dout2_1_D2_PT_3_282 : STD_LOGIC; 
  signal Dout2_3_Q_283 : STD_LOGIC; 
  signal Dout2_3_EXP_tsimrenamed_net_Q_284 : STD_LOGIC; 
  signal Dout2_3_EXP_285 : STD_LOGIC; 
  signal Dout2_3_BUFOE_OUT_286 : STD_LOGIC; 
  signal Dout2_3_TRST_287 : STD_LOGIC; 
  signal Dout2_3_D_288 : STD_LOGIC; 
  signal Dout2_3_CE_289 : STD_LOGIC; 
  signal Dout2_3_D1_290 : STD_LOGIC; 
  signal Dout2_3_D2_291 : STD_LOGIC; 
  signal EXP59_EXP_292 : STD_LOGIC; 
  signal ARAM_3_293 : STD_LOGIC; 
  signal CQ_FSM_FFd3_294 : STD_LOGIC; 
  signal CQ_FSM_FFd4_295 : STD_LOGIC; 
  signal CQ_FSM_FFd2_296 : STD_LOGIC; 
  signal Dout2_3_EXP_PT_0_297 : STD_LOGIC; 
  signal Dout2_3_EXP_PT_1_298 : STD_LOGIC; 
  signal Dout2_3_EXP_PT_2_300 : STD_LOGIC; 
  signal CLK_EN_OBUF_Q_301 : STD_LOGIC; 
  signal CLK_EN_OBUF_EXP_tsimrenamed_net_Q_302 : STD_LOGIC; 
  signal CLK_EN_OBUF_EXP_303 : STD_LOGIC; 
  signal CLK_EN_OBUF_D_304 : STD_LOGIC; 
  signal CLK_EN_OBUF_D1_305 : STD_LOGIC; 
  signal CLK_EN_OBUF_D2_306 : STD_LOGIC; 
  signal CLK_EN_OBUF_D2_PT_0_307 : STD_LOGIC; 
  signal CBACK_S_308 : STD_LOGIC; 
  signal CLK_EN_OBUF_D2_PT_1_309 : STD_LOGIC; 
  signal CLK_EN_OBUF_D2_PT_2_310 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_Q : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_312 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_tsimcreated_prld_Q_313 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_D_314 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CE_315 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_D1_316 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_D2_317 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_318 : STD_LOGIC; 
  signal nAS_D0_319 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_Q : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_D_321 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_Q_322 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_Q_323 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_CE_324 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_D1_325 : STD_LOGIC; 
  signal AUTO_CONFIG_DONE_CYCLE_D2_326 : STD_LOGIC; 
  signal IDE_BASEADR_0_Q_327 : STD_LOGIC; 
  signal IDE_BASEADR_0_D_329 : STD_LOGIC; 
  signal IDE_BASEADR_0_CE_330 : STD_LOGIC; 
  signal IDE_BASEADR_0_D1_331 : STD_LOGIC; 
  signal IDE_BASEADR_0_D2_332 : STD_LOGIC; 
  signal IDE_BASEADR_1_Q_333 : STD_LOGIC; 
  signal IDE_BASEADR_1_D_335 : STD_LOGIC; 
  signal IDE_BASEADR_1_CE_336 : STD_LOGIC; 
  signal IDE_BASEADR_1_D1_337 : STD_LOGIC; 
  signal IDE_BASEADR_1_D2_338 : STD_LOGIC; 
  signal IDE_BASEADR_2_Q_339 : STD_LOGIC; 
  signal IDE_BASEADR_2_D_341 : STD_LOGIC; 
  signal IDE_BASEADR_2_CE_342 : STD_LOGIC; 
  signal IDE_BASEADR_2_D1_343 : STD_LOGIC; 
  signal IDE_BASEADR_2_D2_344 : STD_LOGIC; 
  signal IDE_BASEADR_3_Q_345 : STD_LOGIC; 
  signal IDE_BASEADR_3_D_347 : STD_LOGIC; 
  signal IDE_BASEADR_3_CE_348 : STD_LOGIC; 
  signal IDE_BASEADR_3_D1_349 : STD_LOGIC; 
  signal IDE_BASEADR_3_D2_350 : STD_LOGIC; 
  signal IDE_BASEADR_4_Q_351 : STD_LOGIC; 
  signal IDE_BASEADR_4_D_353 : STD_LOGIC; 
  signal IDE_BASEADR_4_CE_354 : STD_LOGIC; 
  signal IDE_BASEADR_4_D1_355 : STD_LOGIC; 
  signal IDE_BASEADR_4_D2_356 : STD_LOGIC; 
  signal IDE_BASEADR_5_Q_357 : STD_LOGIC; 
  signal IDE_BASEADR_5_D_359 : STD_LOGIC; 
  signal IDE_BASEADR_5_CE_360 : STD_LOGIC; 
  signal IDE_BASEADR_5_D1_361 : STD_LOGIC; 
  signal IDE_BASEADR_5_D2_362 : STD_LOGIC; 
  signal IDE_BASEADR_6_Q_363 : STD_LOGIC; 
  signal IDE_BASEADR_6_D_365 : STD_LOGIC; 
  signal IDE_BASEADR_6_CE_366 : STD_LOGIC; 
  signal IDE_BASEADR_6_D1_367 : STD_LOGIC; 
  signal IDE_BASEADR_6_D2_368 : STD_LOGIC; 
  signal IDE_BASEADR_7_Q_369 : STD_LOGIC; 
  signal IDE_BASEADR_7_EXP_tsimrenamed_net_Q_371 : STD_LOGIC; 
  signal IDE_BASEADR_7_D_372 : STD_LOGIC; 
  signal IDE_BASEADR_7_CE_373 : STD_LOGIC; 
  signal IDE_BASEADR_7_D1_374 : STD_LOGIC; 
  signal IDE_BASEADR_7_D2_375 : STD_LOGIC; 
  signal IDE_BASEADR_7_EXP_PT_0_376 : STD_LOGIC; 
  signal IDE_BASEADR_7_EXP_PT_1_377 : STD_LOGIC; 
  signal IDE_ENABLE_Q_378 : STD_LOGIC; 
  signal IDE_ENABLE_379 : STD_LOGIC; 
  signal IDE_ENABLE_tsimcreated_prld_Q_380 : STD_LOGIC; 
  signal IDE_ENABLE_D_381 : STD_LOGIC; 
  signal IDE_ENABLE_CE_382 : STD_LOGIC; 
  signal IDE_ENABLE_D1_383 : STD_LOGIC; 
  signal IDE_ENABLE_D2_384 : STD_LOGIC; 
  signal ADR_IDE_HIT_385 : STD_LOGIC; 
  signal CBACK_S_Q_386 : STD_LOGIC; 
  signal CBACK_S_D_387 : STD_LOGIC; 
  signal CBACK_S_tsimcreated_xor_Q_388 : STD_LOGIC; 
  signal CBACK_S_CLKF_389 : STD_LOGIC; 
  signal CBACK_S_D1_390 : STD_LOGIC; 
  signal CBACK_S_D2_391 : STD_LOGIC; 
  signal EXP36_EXP_392 : STD_LOGIC; 
  signal CBACK_S_D2_PT_0_393 : STD_LOGIC; 
  signal EXP37_EXP_394 : STD_LOGIC; 
  signal CBACK_S_D2_PT_1_395 : STD_LOGIC; 
  signal CBACK_S_D2_PT_2_396 : STD_LOGIC; 
  signal TRANSFER_397 : STD_LOGIC; 
  signal CBACK_S_D2_PT_3_398 : STD_LOGIC; 
  signal CBACK_S_D2_PT_4_401 : STD_LOGIC; 
  signal CBACK_S_D2_PT_5_402 : STD_LOGIC; 
  signal LATCH_RAM_030_Q_403 : STD_LOGIC; 
  signal LATCH_RAM_030_404 : STD_LOGIC; 
  signal LATCH_RAM_030_D_405 : STD_LOGIC; 
  signal LATCH_RAM_030_tsimcreated_xor_Q_406 : STD_LOGIC; 
  signal LATCH_RAM_030_CLKF_407 : STD_LOGIC; 
  signal LATCH_RAM_030_D1_408 : STD_LOGIC; 
  signal LATCH_RAM_030_D2_409 : STD_LOGIC; 
  signal EXP38_EXP_410 : STD_LOGIC; 
  signal LATCH_RAM_030_D2_PT_0_411 : STD_LOGIC; 
  signal LATCH_RAM_030_D2_PT_1_412 : STD_LOGIC; 
  signal LATCH_RAM_030_D2_PT_2_413 : STD_LOGIC; 
  signal LATCH_RAM_030_D2_PT_3_414 : STD_LOGIC; 
  signal LATCH_RAM_030_D2_PT_4_415 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_Q_416 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_EXP_tsimrenamed_net_Q_417 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_EXP_418 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_BUFOE_OUT_419 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_TRST_420 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_D_421 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_D1_422 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_D2_423 : STD_LOGIC; 
  signal DSACK_16BIT_424 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_EXP_PT_0_425 : STD_LOGIC; 
  signal nDSACK_1_OBUFE_EXP_PT_1_426 : STD_LOGIC; 
  signal NQ_0_Q_427 : STD_LOGIC; 
  signal NQ_0_EXP_tsimrenamed_net_Q_429 : STD_LOGIC; 
  signal NQ_0_EXP_430 : STD_LOGIC; 
  signal NQ_0_D_431 : STD_LOGIC; 
  signal NQ_0_CLKF_432 : STD_LOGIC; 
  signal NQ_0_D1_433 : STD_LOGIC; 
  signal NQ_0_D2_434 : STD_LOGIC; 
  signal EXP47_EXP_435 : STD_LOGIC; 
  signal NQ_0_D2_PT_0_436 : STD_LOGIC; 
  signal NQ_0_D2_PT_1_440 : STD_LOGIC; 
  signal NQ_0_EXP_PT_0_441 : STD_LOGIC; 
  signal NQ_0_EXP_PT_1_442 : STD_LOGIC; 
  signal NQ_0_EXP_PT_2_443 : STD_LOGIC; 
  signal NQ_1_Q_444 : STD_LOGIC; 
  signal NQ_1_D_445 : STD_LOGIC; 
  signal NQ_1_CLKF_446 : STD_LOGIC; 
  signal NQ_1_D1_447 : STD_LOGIC; 
  signal NQ_1_D2_448 : STD_LOGIC; 
  signal EXP49_EXP_449 : STD_LOGIC; 
  signal NQ_1_D2_PT_0_450 : STD_LOGIC; 
  signal BA_1_EXP_451 : STD_LOGIC; 
  signal NQ_1_D2_PT_1_452 : STD_LOGIC; 
  signal NQ_1_D2_PT_2_453 : STD_LOGIC; 
  signal NQ_1_D2_PT_3_454 : STD_LOGIC; 
  signal NQ_1_D2_PT_4_455 : STD_LOGIC; 
  signal NQ_1_D2_PT_5_456 : STD_LOGIC; 
  signal NQ_2_Q_457 : STD_LOGIC; 
  signal NQ_2_EXP_tsimrenamed_net_Q_458 : STD_LOGIC; 
  signal NQ_2_EXP_459 : STD_LOGIC; 
  signal NQ_2_D_460 : STD_LOGIC; 
  signal NQ_2_CLKF_461 : STD_LOGIC; 
  signal NQ_2_D1_462 : STD_LOGIC; 
  signal NQ_2_D2_463 : STD_LOGIC; 
  signal EXP48_EXP_464 : STD_LOGIC; 
  signal NQ_2_D2_PT_0_465 : STD_LOGIC; 
  signal NQ_2_D2_PT_1_466 : STD_LOGIC; 
  signal NQ_2_D2_PT_2_467 : STD_LOGIC; 
  signal ARAM_9_468 : STD_LOGIC; 
  signal NQ_2_EXP_PT_0_469 : STD_LOGIC; 
  signal NQ_2_EXP_PT_1_470 : STD_LOGIC; 
  signal NQ_3_Q_471 : STD_LOGIC; 
  signal NQ_3_EXP_tsimrenamed_net_Q_472 : STD_LOGIC; 
  signal NQ_3_EXP_473 : STD_LOGIC; 
  signal NQ_3_D_474 : STD_LOGIC; 
  signal NQ_3_CLKF_475 : STD_LOGIC; 
  signal NQ_3_D1_476 : STD_LOGIC; 
  signal NQ_3_D2_477 : STD_LOGIC; 
  signal EXP45_EXP_478 : STD_LOGIC; 
  signal NQ_3_D2_PT_0_479 : STD_LOGIC; 
  signal NQ_3_D2_PT_1_480 : STD_LOGIC; 
  signal ARAM_7_481 : STD_LOGIC; 
  signal NQ_3_EXP_PT_0_482 : STD_LOGIC; 
  signal NQ_3_EXP_PT_1_483 : STD_LOGIC; 
  signal NQ_3_EXP_PT_2_485 : STD_LOGIC; 
  signal RQ_0_Q_486 : STD_LOGIC; 
  signal RQ_0_D_487 : STD_LOGIC; 
  signal RQ_0_CLKF_488 : STD_LOGIC; 
  signal RQ_0_D1_489 : STD_LOGIC; 
  signal RQ_0_D2_490 : STD_LOGIC; 
  signal burst_counter_0_EXP_491 : STD_LOGIC; 
  signal RQ_0_D2_PT_0_492 : STD_LOGIC; 
  signal EXP35_EXP_493 : STD_LOGIC; 
  signal RQ_0_D2_PT_1_494 : STD_LOGIC; 
  signal RQ_0_D2_PT_2_495 : STD_LOGIC; 
  signal RQ_0_D2_PT_3_496 : STD_LOGIC; 
  signal RQ_0_D2_PT_4_497 : STD_LOGIC; 
  signal RQ_0_D2_PT_5_499 : STD_LOGIC; 
  signal RQ_1_Q_500 : STD_LOGIC; 
  signal RQ_1_EXP_tsimrenamed_net_Q_501 : STD_LOGIC; 
  signal RQ_1_D_502 : STD_LOGIC; 
  signal RQ_1_CLKF_503 : STD_LOGIC; 
  signal RQ_1_D1_504 : STD_LOGIC; 
  signal RQ_1_D2_505 : STD_LOGIC; 
  signal EXP32_EXP_506 : STD_LOGIC; 
  signal RQ_1_D2_PT_0_507 : STD_LOGIC; 
  signal RQ_1_D2_PT_1_508 : STD_LOGIC; 
  signal RQ_1_D2_PT_2_509 : STD_LOGIC; 
  signal RQ_1_EXP_PT_0_510 : STD_LOGIC; 
  signal RQ_1_EXP_PT_1_511 : STD_LOGIC; 
  signal RQ_3_Q_512 : STD_LOGIC; 
  signal RQ_3_D_513 : STD_LOGIC; 
  signal RQ_3_CLKF_514 : STD_LOGIC; 
  signal RQ_3_D1_515 : STD_LOGIC; 
  signal RQ_3_D2_516 : STD_LOGIC; 
  signal RQ_4_EXP_517 : STD_LOGIC; 
  signal RQ_3_D2_PT_0_518 : STD_LOGIC; 
  signal EXP30_EXP_519 : STD_LOGIC; 
  signal RQ_3_D2_PT_1_520 : STD_LOGIC; 
  signal RQ_3_D2_PT_2_521 : STD_LOGIC; 
  signal RQ_3_D2_PT_3_522 : STD_LOGIC; 
  signal RQ_3_D2_PT_4_523 : STD_LOGIC; 
  signal RQ_3_D2_PT_5_524 : STD_LOGIC; 
  signal RQ_5_Q_525 : STD_LOGIC; 
  signal RQ_5_EXP_tsimrenamed_net_Q_527 : STD_LOGIC; 
  signal RQ_5_EXP_528 : STD_LOGIC; 
  signal RQ_5_D_529 : STD_LOGIC; 
  signal RQ_5_tsimcreated_xor_Q_530 : STD_LOGIC; 
  signal RQ_5_CLKF_531 : STD_LOGIC; 
  signal RQ_5_D1_532 : STD_LOGIC; 
  signal RQ_5_D2_533 : STD_LOGIC; 
  signal EXP28_EXP_534 : STD_LOGIC; 
  signal RQ_5_D2_PT_0_535 : STD_LOGIC; 
  signal RQ_5_D2_PT_1_537 : STD_LOGIC; 
  signal RQ_5_D2_PT_2_538 : STD_LOGIC; 
  signal RQ_5_D2_PT_3_539 : STD_LOGIC; 
  signal RQ_2_Q_540 : STD_LOGIC; 
  signal RQ_2_D_541 : STD_LOGIC; 
  signal RQ_2_CLKF_542 : STD_LOGIC; 
  signal RQ_2_D1_543 : STD_LOGIC; 
  signal RQ_2_D2_544 : STD_LOGIC; 
  signal RQ_2_D2_PT_0_545 : STD_LOGIC; 
  signal EXP31_EXP_546 : STD_LOGIC; 
  signal RQ_2_D2_PT_1_547 : STD_LOGIC; 
  signal RQ_2_D2_PT_2_548 : STD_LOGIC; 
  signal RQ_2_D2_PT_3_549 : STD_LOGIC; 
  signal RQ_2_D2_PT_4_550 : STD_LOGIC; 
  signal RQ_2_D2_PT_5_551 : STD_LOGIC; 
  signal RQ_4_Q_552 : STD_LOGIC; 
  signal RQ_4_EXP_tsimrenamed_net_Q_553 : STD_LOGIC; 
  signal RQ_4_D_554 : STD_LOGIC; 
  signal RQ_4_tsimcreated_xor_Q_555 : STD_LOGIC; 
  signal RQ_4_CLKF_556 : STD_LOGIC; 
  signal RQ_4_D1_557 : STD_LOGIC; 
  signal RQ_4_D2_558 : STD_LOGIC; 
  signal EXP29_EXP_559 : STD_LOGIC; 
  signal RQ_4_D2_PT_0_560 : STD_LOGIC; 
  signal RQ_4_D2_PT_1_561 : STD_LOGIC; 
  signal RQ_4_D2_PT_2_562 : STD_LOGIC; 
  signal RQ_4_D2_PT_3_564 : STD_LOGIC; 
  signal RQ_6_Q_565 : STD_LOGIC; 
  signal RQ_6_D_566 : STD_LOGIC; 
  signal RQ_6_tsimcreated_xor_Q_567 : STD_LOGIC; 
  signal RQ_6_CLKF_568 : STD_LOGIC; 
  signal RQ_6_D1_569 : STD_LOGIC; 
  signal RQ_6_D2_570 : STD_LOGIC; 
  signal EXP53_EXP_571 : STD_LOGIC; 
  signal RQ_6_D2_PT_0_572 : STD_LOGIC; 
  signal RQ_6_D2_PT_1_573 : STD_LOGIC; 
  signal RQ_6_D2_PT_2_574 : STD_LOGIC; 
  signal RQ_6_D2_PT_3_575 : STD_LOGIC; 
  signal RQ_6_D2_PT_4_576 : STD_LOGIC; 
  signal burst_counter_0_Q_577 : STD_LOGIC; 
  signal burst_counter_0_EXP_tsimrenamed_net_Q_578 : STD_LOGIC; 
  signal burst_counter_0_D_579 : STD_LOGIC; 
  signal burst_counter_0_tsimcreated_xor_Q_580 : STD_LOGIC; 
  signal burst_counter_0_CLKF_581 : STD_LOGIC; 
  signal burst_counter_0_D1_582 : STD_LOGIC; 
  signal burst_counter_0_D2_583 : STD_LOGIC; 
  signal EXP27_EXP_584 : STD_LOGIC; 
  signal burst_counter_0_D2_PT_0_585 : STD_LOGIC; 
  signal burst_counter_0_D2_PT_1_586 : STD_LOGIC; 
  signal burst_counter_0_D2_PT_2_587 : STD_LOGIC; 
  signal burst_counter_0_D2_PT_3_588 : STD_LOGIC; 
  signal RQ_7_Q_589 : STD_LOGIC; 
  signal RQ_7_D_590 : STD_LOGIC; 
  signal RQ_7_tsimcreated_xor_Q_591 : STD_LOGIC; 
  signal RQ_7_CLKF_592 : STD_LOGIC; 
  signal RQ_7_D1_593 : STD_LOGIC; 
  signal RQ_7_D2_594 : STD_LOGIC; 
  signal ROM_B_0_OBUF_EXP_595 : STD_LOGIC; 
  signal RQ_7_D2_PT_0_596 : STD_LOGIC; 
  signal RQ_7_D2_PT_1_597 : STD_LOGIC; 
  signal RQ_7_D2_PT_2_598 : STD_LOGIC; 
  signal RQ_7_D2_PT_3_599 : STD_LOGIC; 
  signal RQ_7_D2_PT_4_600 : STD_LOGIC; 
  signal burst_counter_1_Q_601 : STD_LOGIC; 
  signal burst_counter_1_D_602 : STD_LOGIC; 
  signal burst_counter_1_tsimcreated_xor_Q_603 : STD_LOGIC; 
  signal burst_counter_1_CLKF_604 : STD_LOGIC; 
  signal burst_counter_1_D1_605 : STD_LOGIC; 
  signal burst_counter_1_D2_606 : STD_LOGIC; 
  signal EXP34_EXP_607 : STD_LOGIC; 
  signal burst_counter_1_D2_PT_0_608 : STD_LOGIC; 
  signal burst_counter_1_D2_PT_1_609 : STD_LOGIC; 
  signal burst_counter_1_D2_PT_2_610 : STD_LOGIC; 
  signal burst_counter_1_D2_PT_3_611 : STD_LOGIC; 
  signal burst_counter_1_D2_PT_4_612 : STD_LOGIC; 
  signal AUTO_CONFIG_D0_Q : STD_LOGIC; 
  signal AUTO_CONFIG_D0_tsimcreated_prld_Q_614 : STD_LOGIC; 
  signal AUTO_CONFIG_D0_D_615 : STD_LOGIC; 
  signal AUTO_CONFIG_D0_D1_616 : STD_LOGIC; 
  signal AUTO_CONFIG_D0_D2_617 : STD_LOGIC; 
  signal REFRESH_Q : STD_LOGIC; 
  signal REFRESH_619 : STD_LOGIC; 
  signal REFRESH_D_620 : STD_LOGIC; 
  signal REFRESH_tsimcreated_xor_Q_621 : STD_LOGIC; 
  signal REFRESH_CLKF_622 : STD_LOGIC; 
  signal REFRESH_D1_623 : STD_LOGIC; 
  signal REFRESH_D2_624 : STD_LOGIC; 
  signal EXP52_EXP_625 : STD_LOGIC; 
  signal REFRESH_D2_PT_0_626 : STD_LOGIC; 
  signal REFRESH_D2_PT_1_627 : STD_LOGIC; 
  signal REFRESH_D2_PT_2_628 : STD_LOGIC; 
  signal REFRESH_D2_PT_3_629 : STD_LOGIC; 
  signal REFRESH_D2_PT_4_630 : STD_LOGIC; 
  signal RANGER_ACCESS_Q : STD_LOGIC; 
  signal RANGER_ACCESS_D_632 : STD_LOGIC; 
  signal RANGER_ACCESS_CLKF_633 : STD_LOGIC; 
  signal RANGER_ACCESS_D1_634 : STD_LOGIC; 
  signal RANGER_ACCESS_D2_635 : STD_LOGIC; 
  signal ARAM_LOW_0_EXP_636 : STD_LOGIC; 
  signal RANGER_ACCESS_D2_PT_0_637 : STD_LOGIC; 
  signal RANGER_ACCESS_D2_PT_1_638 : STD_LOGIC; 
  signal RANGER_ACCESS_D2_PT_2_639 : STD_LOGIC; 
  signal nAS_PLL_C_N_640 : STD_LOGIC; 
  signal RANGER_ACCESS_D2_PT_3_641 : STD_LOGIC; 
  signal RANGER_ACCESS_D2_PT_4_642 : STD_LOGIC; 
  signal SHUT_UP_Q : STD_LOGIC; 
  signal SHUT_UP_644 : STD_LOGIC; 
  signal SHUT_UP_EXP_tsimrenamed_net_Q_645 : STD_LOGIC; 
  signal SHUT_UP_D_646 : STD_LOGIC; 
  signal SHUT_UP_CE_647 : STD_LOGIC; 
  signal SHUT_UP_D1_648 : STD_LOGIC; 
  signal SHUT_UP_D2_649 : STD_LOGIC; 
  signal SHUT_UP_EXP_PT_0_650 : STD_LOGIC; 
  signal SHUT_UP_EXP_PT_1_651 : STD_LOGIC; 
  signal SHUT_UP_EXP_PT_2_652 : STD_LOGIC; 
  signal DSACK_16BIT_Q : STD_LOGIC; 
  signal DSACK_16BIT_D_654 : STD_LOGIC; 
  signal DSACK_16BIT_D1_655 : STD_LOGIC; 
  signal DSACK_16BIT_D2_656 : STD_LOGIC; 
  signal DSACK_16BIT_D2_PT_0_658 : STD_LOGIC; 
  signal DSACK_16BIT_D2_PT_1_659 : STD_LOGIC; 
  signal DSACK_16BIT_D2_PT_2_661 : STD_LOGIC; 
  signal DSACK_16BIT_D2_PT_3_662 : STD_LOGIC; 
  signal DSACK_16BIT_D2_PT_4_663 : STD_LOGIC; 
  signal nAS_D0_Q : STD_LOGIC; 
  signal nAS_D0_D_665 : STD_LOGIC; 
  signal nAS_D0_CE_666 : STD_LOGIC; 
  signal nAS_D0_D1_667 : STD_LOGIC; 
  signal nAS_D0_D2_668 : STD_LOGIC; 
  signal LDQ0_OBUF_Q : STD_LOGIC; 
  signal LDQ0_OBUF_UIM_670 : STD_LOGIC; 
  signal LDQ0_OBUF_D_671 : STD_LOGIC; 
  signal LDQ0_OBUF_CLKF_672 : STD_LOGIC; 
  signal LDQ0_OBUF_D1_673 : STD_LOGIC; 
  signal LDQ0_OBUF_D2_674 : STD_LOGIC; 
  signal EXP41_EXP_675 : STD_LOGIC; 
  signal LDQ0_OBUF_D2_PT_0_676 : STD_LOGIC; 
  signal EXP42_EXP_677 : STD_LOGIC; 
  signal LDQ0_OBUF_D2_PT_1_678 : STD_LOGIC; 
  signal LDQ0_OBUF_D2_PT_2_679 : STD_LOGIC; 
  signal LDQ0_OBUF_D2_PT_3_680 : STD_LOGIC; 
  signal LDQ0_OBUF_D2_PT_4_681 : STD_LOGIC; 
  signal LDQ0_OBUF_D2_PT_5_682 : STD_LOGIC; 
  signal LDQ1_OBUF_Q : STD_LOGIC; 
  signal LDQ1_OBUF_UIM_684 : STD_LOGIC; 
  signal LDQ1_OBUF_D_685 : STD_LOGIC; 
  signal LDQ1_OBUF_CLKF_686 : STD_LOGIC; 
  signal LDQ1_OBUF_D1_687 : STD_LOGIC; 
  signal LDQ1_OBUF_D2_688 : STD_LOGIC; 
  signal EXP40_EXP_689 : STD_LOGIC; 
  signal LDQ1_OBUF_D2_PT_0_690 : STD_LOGIC; 
  signal LDQ1_OBUF_D2_PT_1_691 : STD_LOGIC; 
  signal LDQ1_OBUF_D2_PT_2_692 : STD_LOGIC; 
  signal LDQ1_OBUF_D2_PT_3_693 : STD_LOGIC; 
  signal LDQ1_OBUF_D2_PT_4_694 : STD_LOGIC; 
  signal UDQ0_OBUF_Q : STD_LOGIC; 
  signal UDQ0_OBUF_UIM_696 : STD_LOGIC; 
  signal UDQ0_OBUF_D_697 : STD_LOGIC; 
  signal UDQ0_OBUF_CLKF_698 : STD_LOGIC; 
  signal UDQ0_OBUF_D1_699 : STD_LOGIC; 
  signal UDQ0_OBUF_D2_700 : STD_LOGIC; 
  signal EXP39_EXP_701 : STD_LOGIC; 
  signal UDQ0_OBUF_D2_PT_0_702 : STD_LOGIC; 
  signal UDQ0_OBUF_D2_PT_1_703 : STD_LOGIC; 
  signal UDQ0_OBUF_D2_PT_2_704 : STD_LOGIC; 
  signal UDQ0_OBUF_D2_PT_3_705 : STD_LOGIC; 
  signal UDQ0_OBUF_D2_PT_4_706 : STD_LOGIC; 
  signal UDQ1_OBUF_Q : STD_LOGIC; 
  signal UDQ1_OBUF_UIM_708 : STD_LOGIC; 
  signal UDQ1_OBUF_D_709 : STD_LOGIC; 
  signal UDQ1_OBUF_CLKF_710 : STD_LOGIC; 
  signal UDQ1_OBUF_D1_711 : STD_LOGIC; 
  signal UDQ1_OBUF_D2_712 : STD_LOGIC; 
  signal UDQ1_OBUF_D2_PT_0_713 : STD_LOGIC; 
  signal UDQ1_OBUF_D2_PT_1_714 : STD_LOGIC; 
  signal UDQ1_OBUF_D2_PT_2_715 : STD_LOGIC; 
  signal UDQ1_OBUF_D2_PT_3_716 : STD_LOGIC; 
  signal ARAM_0_Q_717 : STD_LOGIC; 
  signal ARAM_0_718 : STD_LOGIC; 
  signal ARAM_0_D_719 : STD_LOGIC; 
  signal ARAM_0_tsimcreated_xor_Q_720 : STD_LOGIC; 
  signal ARAM_0_CLKF_721 : STD_LOGIC; 
  signal ARAM_0_D1_722 : STD_LOGIC; 
  signal ARAM_0_D2_723 : STD_LOGIC; 
  signal EXP54_EXP_724 : STD_LOGIC; 
  signal ARAM_0_D2_PT_0_725 : STD_LOGIC; 
  signal ARAM_0_D2_PT_1_726 : STD_LOGIC; 
  signal ARAM_0_D2_PT_2_727 : STD_LOGIC; 
  signal ARAM_0_D2_PT_3_728 : STD_LOGIC; 
  signal ARAM_0_D2_PT_4_730 : STD_LOGIC; 
  signal ARAM_1_Q_731 : STD_LOGIC; 
  signal ARAM_1_732 : STD_LOGIC; 
  signal ARAM_1_D_733 : STD_LOGIC; 
  signal ARAM_1_tsimcreated_xor_Q_734 : STD_LOGIC; 
  signal ARAM_1_CLKF_735 : STD_LOGIC; 
  signal ARAM_1_D1_736 : STD_LOGIC; 
  signal ARAM_1_D2_737 : STD_LOGIC; 
  signal EXP56_EXP_738 : STD_LOGIC; 
  signal ARAM_1_D2_PT_0_739 : STD_LOGIC; 
  signal ARAM_1_D2_PT_1_740 : STD_LOGIC; 
  signal ARAM_1_D2_PT_2_741 : STD_LOGIC; 
  signal ARAM_1_D2_PT_3_742 : STD_LOGIC; 
  signal ARAM_1_D2_PT_4_743 : STD_LOGIC; 
  signal ARAM_10_Q_744 : STD_LOGIC; 
  signal ARAM_10_745 : STD_LOGIC; 
  signal ARAM_10_EXP_tsimrenamed_net_Q_746 : STD_LOGIC; 
  signal ARAM_10_EXP_747 : STD_LOGIC; 
  signal ARAM_10_D_748 : STD_LOGIC; 
  signal ARAM_10_CLKF_749 : STD_LOGIC; 
  signal ARAM_10_D1_750 : STD_LOGIC; 
  signal ARAM_10_D2_751 : STD_LOGIC; 
  signal EXP51_EXP_752 : STD_LOGIC; 
  signal ARAM_10_D2_PT_0_753 : STD_LOGIC; 
  signal ARAM_10_D2_PT_1_754 : STD_LOGIC; 
  signal ARAM_10_D2_PT_2_755 : STD_LOGIC; 
  signal ARAM_10_D2_PT_3_756 : STD_LOGIC; 
  signal ARAM_8_757 : STD_LOGIC; 
  signal ARAM_11_Q_758 : STD_LOGIC; 
  signal ARAM_11_759 : STD_LOGIC; 
  signal ARAM_11_EXP_tsimrenamed_net_Q_760 : STD_LOGIC; 
  signal ARAM_11_EXP_761 : STD_LOGIC; 
  signal ARAM_11_D_762 : STD_LOGIC; 
  signal ARAM_11_tsimcreated_xor_Q_763 : STD_LOGIC; 
  signal ARAM_11_CLKF_764 : STD_LOGIC; 
  signal ARAM_11_D1_765 : STD_LOGIC; 
  signal ARAM_11_D2_766 : STD_LOGIC; 
  signal IDE_BUF_S_EXP_767 : STD_LOGIC; 
  signal ARAM_11_D2_PT_0_768 : STD_LOGIC; 
  signal ARAM_11_D2_PT_1_769 : STD_LOGIC; 
  signal ARAM_11_D2_PT_2_770 : STD_LOGIC; 
  signal ARAM_11_EXP_PT_0_771 : STD_LOGIC; 
  signal ARAM_11_EXP_PT_1_772 : STD_LOGIC; 
  signal ARAM_12_Q_773 : STD_LOGIC; 
  signal ARAM_12_774 : STD_LOGIC; 
  signal ARAM_12_D_775 : STD_LOGIC; 
  signal ARAM_12_tsimcreated_xor_Q_776 : STD_LOGIC; 
  signal ARAM_12_CLKF_777 : STD_LOGIC; 
  signal ARAM_12_D1_778 : STD_LOGIC; 
  signal ARAM_12_D2_779 : STD_LOGIC; 
  signal IDE_W_S_EXP_780 : STD_LOGIC; 
  signal ARAM_12_D2_PT_0_781 : STD_LOGIC; 
  signal ARAM_12_D2_PT_1_782 : STD_LOGIC; 
  signal ARAM_12_D2_PT_2_783 : STD_LOGIC; 
  signal ARAM_12_D2_PT_3_784 : STD_LOGIC; 
  signal ARAM_12_D2_PT_4_785 : STD_LOGIC; 
  signal ARAM_2_Q_786 : STD_LOGIC; 
  signal ARAM_2_787 : STD_LOGIC; 
  signal ARAM_2_D_788 : STD_LOGIC; 
  signal ARAM_2_tsimcreated_xor_Q_789 : STD_LOGIC; 
  signal ARAM_2_CLKF_790 : STD_LOGIC; 
  signal ARAM_2_D1_791 : STD_LOGIC; 
  signal ARAM_2_D2_792 : STD_LOGIC; 
  signal ARAM_5_EXP_793 : STD_LOGIC; 
  signal ARAM_2_D2_PT_0_794 : STD_LOGIC; 
  signal ARAM_4_EXP_795 : STD_LOGIC; 
  signal ARAM_2_D2_PT_1_796 : STD_LOGIC; 
  signal ARAM_2_D2_PT_2_797 : STD_LOGIC; 
  signal ARAM_2_D2_PT_3_798 : STD_LOGIC; 
  signal ARAM_2_D2_PT_4_799 : STD_LOGIC; 
  signal ARAM_2_D2_PT_5_801 : STD_LOGIC; 
  signal ARAM_3_Q_802 : STD_LOGIC; 
  signal ARAM_3_D_803 : STD_LOGIC; 
  signal ARAM_3_tsimcreated_xor_Q_804 : STD_LOGIC; 
  signal ARAM_3_CLKF_805 : STD_LOGIC; 
  signal ARAM_3_D1_806 : STD_LOGIC; 
  signal ARAM_3_D2_807 : STD_LOGIC; 
  signal ARAM_3_D2_PT_0_808 : STD_LOGIC; 
  signal ARAM_3_D2_PT_1_809 : STD_LOGIC; 
  signal ARAM_3_D2_PT_2_810 : STD_LOGIC; 
  signal ARAM_3_D2_PT_3_811 : STD_LOGIC; 
  signal ARAM_3_D2_PT_4_812 : STD_LOGIC; 
  signal ARAM_4_Q_813 : STD_LOGIC; 
  signal ARAM_4_814 : STD_LOGIC; 
  signal ARAM_4_EXP_tsimrenamed_net_Q_815 : STD_LOGIC; 
  signal ARAM_4_D_816 : STD_LOGIC; 
  signal ARAM_4_tsimcreated_xor_Q_817 : STD_LOGIC; 
  signal ARAM_4_CLKF_818 : STD_LOGIC; 
  signal ARAM_4_D1_819 : STD_LOGIC; 
  signal ARAM_4_D2_820 : STD_LOGIC; 
  signal EXP58_EXP_821 : STD_LOGIC; 
  signal ARAM_4_D2_PT_0_822 : STD_LOGIC; 
  signal ARAM_4_D2_PT_1_823 : STD_LOGIC; 
  signal ARAM_4_D2_PT_2_824 : STD_LOGIC; 
  signal ARAM_4_D2_PT_3_825 : STD_LOGIC; 
  signal ARAM_5_Q_826 : STD_LOGIC; 
  signal ARAM_5_827 : STD_LOGIC; 
  signal ARAM_5_EXP_tsimrenamed_net_Q_828 : STD_LOGIC; 
  signal ARAM_5_D_829 : STD_LOGIC; 
  signal ARAM_5_tsimcreated_xor_Q_830 : STD_LOGIC; 
  signal ARAM_5_CLKF_831 : STD_LOGIC; 
  signal ARAM_5_D1_832 : STD_LOGIC; 
  signal ARAM_5_D2_833 : STD_LOGIC; 
  signal EXP57_EXP_834 : STD_LOGIC; 
  signal ARAM_5_D2_PT_0_835 : STD_LOGIC; 
  signal ARAM_5_D2_PT_1_836 : STD_LOGIC; 
  signal ARAM_5_D2_PT_2_837 : STD_LOGIC; 
  signal ARAM_5_EXP_PT_0_838 : STD_LOGIC; 
  signal ARAM_5_EXP_PT_1_839 : STD_LOGIC; 
  signal ARAM_6_Q_840 : STD_LOGIC; 
  signal ARAM_6_841 : STD_LOGIC; 
  signal ARAM_6_D_842 : STD_LOGIC; 
  signal ARAM_6_tsimcreated_xor_Q_843 : STD_LOGIC; 
  signal ARAM_6_CLKF_844 : STD_LOGIC; 
  signal ARAM_6_D1_845 : STD_LOGIC; 
  signal ARAM_6_D2_846 : STD_LOGIC; 
  signal EXP55_EXP_847 : STD_LOGIC; 
  signal ARAM_6_D2_PT_0_848 : STD_LOGIC; 
  signal ARAM_6_D2_PT_1_849 : STD_LOGIC; 
  signal ARAM_6_D2_PT_2_850 : STD_LOGIC; 
  signal ARAM_6_D2_PT_3_851 : STD_LOGIC; 
  signal ARAM_6_D2_PT_4_853 : STD_LOGIC; 
  signal ARAM_7_Q_854 : STD_LOGIC; 
  signal ARAM_7_D_855 : STD_LOGIC; 
  signal ARAM_7_tsimcreated_xor_Q_856 : STD_LOGIC; 
  signal ARAM_7_CLKF_857 : STD_LOGIC; 
  signal ARAM_7_D1_858 : STD_LOGIC; 
  signal ARAM_7_D2_859 : STD_LOGIC; 
  signal ARAM_7_D2_PT_0_860 : STD_LOGIC; 
  signal ARAM_7_D2_PT_1_861 : STD_LOGIC; 
  signal ARAM_7_D2_PT_2_862 : STD_LOGIC; 
  signal ARAM_7_D2_PT_3_863 : STD_LOGIC; 
  signal ARAM_7_D2_PT_4_864 : STD_LOGIC; 
  signal ARAM_8_Q_865 : STD_LOGIC; 
  signal ARAM_8_D_866 : STD_LOGIC; 
  signal ARAM_8_tsimcreated_xor_Q_867 : STD_LOGIC; 
  signal ARAM_8_CLKF_868 : STD_LOGIC; 
  signal ARAM_8_D1_869 : STD_LOGIC; 
  signal ARAM_8_D2_870 : STD_LOGIC; 
  signal ARAM_8_D2_PT_0_871 : STD_LOGIC; 
  signal CQ_FSM_FFd4_EXP_872 : STD_LOGIC; 
  signal ARAM_8_D2_PT_1_873 : STD_LOGIC; 
  signal ARAM_8_D2_PT_2_874 : STD_LOGIC; 
  signal ARAM_8_D2_PT_3_875 : STD_LOGIC; 
  signal ARAM_8_D2_PT_4_876 : STD_LOGIC; 
  signal ARAM_8_D2_PT_5_878 : STD_LOGIC; 
  signal ARAM_9_Q_879 : STD_LOGIC; 
  signal ARAM_9_D_880 : STD_LOGIC; 
  signal ARAM_9_tsimcreated_xor_Q_881 : STD_LOGIC; 
  signal ARAM_9_CLKF_882 : STD_LOGIC; 
  signal ARAM_9_D1_883 : STD_LOGIC; 
  signal ARAM_9_D2_884 : STD_LOGIC; 
  signal ARAM_9_D2_PT_0_885 : STD_LOGIC; 
  signal ARAM_9_D2_PT_1_886 : STD_LOGIC; 
  signal ARAM_9_D2_PT_2_887 : STD_LOGIC; 
  signal ARAM_9_D2_PT_3_888 : STD_LOGIC; 
  signal ARAM_9_D2_PT_4_889 : STD_LOGIC; 
  signal CQ_FSM_FFd3_Q : STD_LOGIC; 
  signal CQ_FSM_FFd3_D_891 : STD_LOGIC; 
  signal CQ_FSM_FFd3_CLKF_892 : STD_LOGIC; 
  signal CQ_FSM_FFd3_D1_893 : STD_LOGIC; 
  signal CQ_FSM_FFd3_D2_894 : STD_LOGIC; 
  signal CQ_FSM_FFd3_D2_PT_0_895 : STD_LOGIC; 
  signal CQ_FSM_FFd3_D2_PT_1_896 : STD_LOGIC; 
  signal CQ_FSM_FFd3_D2_PT_2_897 : STD_LOGIC; 
  signal CQ_FSM_FFd3_D2_PT_3_898 : STD_LOGIC; 
  signal CQ_FSM_FFd4_Q : STD_LOGIC; 
  signal CQ_FSM_FFd4_EXP_tsimrenamed_net_Q_900 : STD_LOGIC; 
  signal CQ_FSM_FFd4_D_901 : STD_LOGIC; 
  signal CQ_FSM_FFd4_CLKF_902 : STD_LOGIC; 
  signal CQ_FSM_FFd4_D1_903 : STD_LOGIC; 
  signal CQ_FSM_FFd4_D2_904 : STD_LOGIC; 
  signal EXP50_EXP_905 : STD_LOGIC; 
  signal CQ_FSM_FFd4_D2_PT_0_906 : STD_LOGIC; 
  signal CQ_FSM_FFd4_D2_PT_1_907 : STD_LOGIC; 
  signal CQ_FSM_FFd4_D2_PT_2_908 : STD_LOGIC; 
  signal CQ_FSM_FFd4_EXP_PT_0_909 : STD_LOGIC; 
  signal CQ_FSM_FFd4_EXP_PT_1_910 : STD_LOGIC; 
  signal CQ_FSM_FFd5_Q : STD_LOGIC; 
  signal CQ_FSM_FFd5_D_912 : STD_LOGIC; 
  signal CQ_FSM_FFd5_CLKF_913 : STD_LOGIC; 
  signal CQ_FSM_FFd5_D1_914 : STD_LOGIC; 
  signal CQ_FSM_FFd5_D2_915 : STD_LOGIC; 
  signal EXP43_EXP_916 : STD_LOGIC; 
  signal CQ_FSM_FFd5_D2_PT_0_917 : STD_LOGIC; 
  signal EXP44_EXP_918 : STD_LOGIC; 
  signal CQ_FSM_FFd5_D2_PT_1_919 : STD_LOGIC; 
  signal CQ_FSM_FFd5_D2_PT_2_920 : STD_LOGIC; 
  signal CQ_FSM_FFd5_D2_PT_3_921 : STD_LOGIC; 
  signal CQ_FSM_FFd5_D2_PT_4_922 : STD_LOGIC; 
  signal CQ_FSM_FFd5_D2_PT_5_923 : STD_LOGIC; 
  signal CQ_FSM_FFd2_Q : STD_LOGIC; 
  signal CQ_FSM_FFd2_D_925 : STD_LOGIC; 
  signal CQ_FSM_FFd2_tsimcreated_xor_Q_926 : STD_LOGIC; 
  signal CQ_FSM_FFd2_CLKF_927 : STD_LOGIC; 
  signal CQ_FSM_FFd2_D1_928 : STD_LOGIC; 
  signal CQ_FSM_FFd2_D2_929 : STD_LOGIC; 
  signal CQ_FSM_FFd2_D2_PT_0_930 : STD_LOGIC; 
  signal CQ_FSM_FFd2_D2_PT_1_931 : STD_LOGIC; 
  signal CQ_FSM_FFd2_D2_PT_2_932 : STD_LOGIC; 
  signal CQ_FSM_FFd2_D2_PT_3_933 : STD_LOGIC; 
  signal CQ_FSM_FFd1_Q : STD_LOGIC; 
  signal CQ_FSM_FFd1_D_935 : STD_LOGIC; 
  signal CQ_FSM_FFd1_CLKF_936 : STD_LOGIC; 
  signal CQ_FSM_FFd1_D1_937 : STD_LOGIC; 
  signal CQ_FSM_FFd1_D2_938 : STD_LOGIC; 
  signal CQ_FSM_FFd1_D2_PT_0_939 : STD_LOGIC; 
  signal CQ_FSM_FFd1_D2_PT_1_940 : STD_LOGIC; 
  signal ADR_AC_HIT_Q : STD_LOGIC; 
  signal ADR_AC_HIT_D_942 : STD_LOGIC; 
  signal ADR_AC_HIT_CLKF_943 : STD_LOGIC; 
  signal ADR_AC_HIT_D1_944 : STD_LOGIC; 
  signal ADR_AC_HIT_D2_945 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_Q : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_D_947 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_CLKF_948 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_D1_949 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_D2_950 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_D2_PT_0_951 : STD_LOGIC; 
  signal TRANSFER_IN_PROGRES_D2_PT_1_952 : STD_LOGIC; 
  signal TRANSFER_Q : STD_LOGIC; 
  signal TRANSFER_D_954 : STD_LOGIC; 
  signal TRANSFER_CLKF_955 : STD_LOGIC; 
  signal TRANSFER_RSTF_956 : STD_LOGIC; 
  signal TRANSFER_D1_957 : STD_LOGIC; 
  signal TRANSFER_D2_958 : STD_LOGIC; 
  signal Q_OpTx_INV_117_INT_UIM_959 : STD_LOGIC; 
  signal TRANSFER_TRANSFER_RSTF_UIM_960 : STD_LOGIC; 
  signal ADR_IDE_HIT_Q : STD_LOGIC; 
  signal ADR_IDE_HIT_D_962 : STD_LOGIC; 
  signal ADR_IDE_HIT_CLKF_963 : STD_LOGIC; 
  signal ADR_IDE_HIT_D1_964 : STD_LOGIC; 
  signal ADR_IDE_HIT_D2_965 : STD_LOGIC; 
  signal ADR_IDE_HIT_D2_PT_0_966 : STD_LOGIC; 
  signal ADR_IDE_HIT_D2_PT_1_967 : STD_LOGIC; 
  signal ADR_IDE_HIT_D2_PT_2_968 : STD_LOGIC; 
  signal ADR_IDE_HIT_D2_PT_3_969 : STD_LOGIC; 
  signal EXP24_EXP_970 : STD_LOGIC; 
  signal ADR_IDE_HIT_D2_PT_4_971 : STD_LOGIC; 
  signal EXP25_EXP_972 : STD_LOGIC; 
  signal ADR_IDE_HIT_D2_PT_5_973 : STD_LOGIC; 
  signal CLK_PE_3_Q_974 : STD_LOGIC; 
  signal CLK_PE_3_D_975 : STD_LOGIC; 
  signal CLK_PE_3_CLKF_976 : STD_LOGIC; 
  signal CLK_PE_3_D1_977 : STD_LOGIC; 
  signal CLK_PE_3_D2_978 : STD_LOGIC; 
  signal nAS_PLL_C_N_Q : STD_LOGIC; 
  signal nAS_PLL_C_N_D_981 : STD_LOGIC; 
  signal nAS_PLL_C_N_CLKF_982 : STD_LOGIC; 
  signal nAS_PLL_C_N_D1_983 : STD_LOGIC; 
  signal nAS_PLL_C_N_D2_984 : STD_LOGIC; 
  signal IDE_CYCLE_Q : STD_LOGIC; 
  signal IDE_CYCLE_D_986 : STD_LOGIC; 
  signal IDE_CYCLE_D1_987 : STD_LOGIC; 
  signal IDE_CYCLE_D2_988 : STD_LOGIC; 
  signal IDE_DSACK_D_2_Q_989 : STD_LOGIC; 
  signal IDE_DSACK_D_2_D_990 : STD_LOGIC; 
  signal IDE_DSACK_D_2_D1_991 : STD_LOGIC; 
  signal IDE_DSACK_D_2_D2_992 : STD_LOGIC; 
  signal ARAM_LOW_0_Q_994 : STD_LOGIC; 
  signal ARAM_LOW_0_EXP_tsimrenamed_net_Q_995 : STD_LOGIC; 
  signal ARAM_LOW_0_D_996 : STD_LOGIC; 
  signal ARAM_LOW_0_CLKF_997 : STD_LOGIC; 
  signal ARAM_LOW_0_D1_998 : STD_LOGIC; 
  signal ARAM_LOW_0_D2_999 : STD_LOGIC; 
  signal ARAM_LOW_1_Q_1000 : STD_LOGIC; 
  signal ARAM_LOW_1_D_1002 : STD_LOGIC; 
  signal ARAM_LOW_1_CLKF_1003 : STD_LOGIC; 
  signal ARAM_LOW_1_D1_1004 : STD_LOGIC; 
  signal ARAM_LOW_1_D2_1005 : STD_LOGIC; 
  signal ARAM_LOW_2_Q_1006 : STD_LOGIC; 
  signal ARAM_LOW_2_D_1007 : STD_LOGIC; 
  signal ARAM_LOW_2_CLKF_1008 : STD_LOGIC; 
  signal ARAM_LOW_2_D1_1009 : STD_LOGIC; 
  signal ARAM_LOW_2_D2_1010 : STD_LOGIC; 
  signal ARAM_LOW_3_Q_1011 : STD_LOGIC; 
  signal ARAM_LOW_3_D_1012 : STD_LOGIC; 
  signal ARAM_LOW_3_CLKF_1013 : STD_LOGIC; 
  signal ARAM_LOW_3_D1_1014 : STD_LOGIC; 
  signal ARAM_LOW_3_D2_1015 : STD_LOGIC; 
  signal ARAM_LOW_4_Q_1016 : STD_LOGIC; 
  signal ARAM_LOW_4_D_1018 : STD_LOGIC; 
  signal ARAM_LOW_4_CLKF_1019 : STD_LOGIC; 
  signal ARAM_LOW_4_D1_1020 : STD_LOGIC; 
  signal ARAM_LOW_4_D2_1021 : STD_LOGIC; 
  signal ARAM_LOW_5_Q_1022 : STD_LOGIC; 
  signal ARAM_LOW_5_D_1024 : STD_LOGIC; 
  signal ARAM_LOW_5_CLKF_1025 : STD_LOGIC; 
  signal ARAM_LOW_5_D1_1026 : STD_LOGIC; 
  signal ARAM_LOW_5_D2_1027 : STD_LOGIC; 
  signal ARAM_LOW_6_Q_1028 : STD_LOGIC; 
  signal ARAM_LOW_6_D_1029 : STD_LOGIC; 
  signal ARAM_LOW_6_CLKF_1030 : STD_LOGIC; 
  signal ARAM_LOW_6_D1_1031 : STD_LOGIC; 
  signal ARAM_LOW_6_D2_1032 : STD_LOGIC; 
  signal ARAM_LOW_7_Q_1033 : STD_LOGIC; 
  signal ARAM_LOW_7_D_1034 : STD_LOGIC; 
  signal ARAM_LOW_7_CLKF_1035 : STD_LOGIC; 
  signal ARAM_LOW_7_D1_1036 : STD_LOGIC; 
  signal ARAM_LOW_7_D2_1037 : STD_LOGIC; 
  signal ARAM_LOW_8_Q_1038 : STD_LOGIC; 
  signal ARAM_LOW_8_D_1039 : STD_LOGIC; 
  signal ARAM_LOW_8_CLKF_1040 : STD_LOGIC; 
  signal ARAM_LOW_8_D1_1041 : STD_LOGIC; 
  signal ARAM_LOW_8_D2_1042 : STD_LOGIC; 
  signal CLK_D_Q : STD_LOGIC; 
  signal CLK_D_1044 : STD_LOGIC; 
  signal CLK_D_D_1045 : STD_LOGIC; 
  signal CLK_D_CLKF_1046 : STD_LOGIC; 
  signal CLK_D_D1_1047 : STD_LOGIC; 
  signal CLK_D_D2_1048 : STD_LOGIC; 
  signal CLK_PE_0_Q_1049 : STD_LOGIC; 
  signal CLK_PE_0_D_1051 : STD_LOGIC; 
  signal CLK_PE_0_CLKF_1052 : STD_LOGIC; 
  signal CLK_PE_0_D1_1053 : STD_LOGIC; 
  signal CLK_PE_0_D2_1054 : STD_LOGIC; 
  signal CLK_PE_1_Q_1055 : STD_LOGIC; 
  signal CLK_PE_1_D_1057 : STD_LOGIC; 
  signal CLK_PE_1_CLKF_1058 : STD_LOGIC; 
  signal CLK_PE_1_D1_1059 : STD_LOGIC; 
  signal CLK_PE_1_D2_1060 : STD_LOGIC; 
  signal CLK_PE_2_Q_1061 : STD_LOGIC; 
  signal CLK_PE_2_D_1062 : STD_LOGIC; 
  signal CLK_PE_2_CLKF_1063 : STD_LOGIC; 
  signal CLK_PE_2_D1_1064 : STD_LOGIC; 
  signal CLK_PE_2_D2_1065 : STD_LOGIC; 
  signal IDE_BUF_S_Q : STD_LOGIC; 
  signal IDE_BUF_S_1067 : STD_LOGIC; 
  signal IDE_BUF_S_EXP_tsimrenamed_net_Q_1068 : STD_LOGIC; 
  signal IDE_BUF_S_D_1069 : STD_LOGIC; 
  signal IDE_BUF_S_D1_1070 : STD_LOGIC; 
  signal IDE_BUF_S_D2_1071 : STD_LOGIC; 
  signal IDE_BUF_S_EXP_PT_0_1072 : STD_LOGIC; 
  signal IDE_BUF_S_EXP_PT_1_1073 : STD_LOGIC; 
  signal IDE_BUF_S_EXP_PT_2_1074 : STD_LOGIC; 
  signal IDE_BUF_S_EXP_PT_3_1075 : STD_LOGIC; 
  signal IDE_DSACK_D_1_Q_1076 : STD_LOGIC; 
  signal IDE_DSACK_D_1_D_1077 : STD_LOGIC; 
  signal IDE_DSACK_D_1_D1_1078 : STD_LOGIC; 
  signal IDE_DSACK_D_1_D2_1079 : STD_LOGIC; 
  signal IDE_DSACK_D_3_Q_1080 : STD_LOGIC; 
  signal IDE_DSACK_D_3_D_1082 : STD_LOGIC; 
  signal IDE_DSACK_D_3_D1_1083 : STD_LOGIC; 
  signal IDE_DSACK_D_3_D2_1084 : STD_LOGIC; 
  signal IDE_DSACK_D_4_Q_1085 : STD_LOGIC; 
  signal IDE_DSACK_D_4_D_1086 : STD_LOGIC; 
  signal IDE_DSACK_D_4_D1_1087 : STD_LOGIC; 
  signal IDE_DSACK_D_4_D2_1088 : STD_LOGIC; 
  signal IDE_W_S_Q : STD_LOGIC; 
  signal IDE_W_S_1090 : STD_LOGIC; 
  signal IDE_W_S_EXP_tsimrenamed_net_Q_1091 : STD_LOGIC; 
  signal IDE_W_S_D_1092 : STD_LOGIC; 
  signal IDE_W_S_D1_1093 : STD_LOGIC; 
  signal IDE_W_S_D2_1094 : STD_LOGIC; 
  signal IDE_W_S_EXP_PT_0_1095 : STD_LOGIC; 
  signal IDE_W_S_EXP_PT_1_1096 : STD_LOGIC; 
  signal BA_0_Q_1097 : STD_LOGIC; 
  signal BA_0_EXP_tsimrenamed_net_Q_1098 : STD_LOGIC; 
  signal BA_0_EXP_1099 : STD_LOGIC; 
  signal BA_0_D_1100 : STD_LOGIC; 
  signal BA_0_CLKF_1101 : STD_LOGIC; 
  signal BA_0_D1_1102 : STD_LOGIC; 
  signal BA_0_D2_1103 : STD_LOGIC; 
  signal BA_0_D2_PT_0_1104 : STD_LOGIC; 
  signal BA_0_D2_PT_1_1105 : STD_LOGIC; 
  signal BA_0_EXP_PT_0_1106 : STD_LOGIC; 
  signal BA_0_EXP_PT_1_1107 : STD_LOGIC; 
  signal BA_1_Q_1108 : STD_LOGIC; 
  signal BA_1_EXP_tsimrenamed_net_Q_1109 : STD_LOGIC; 
  signal BA_1_D_1110 : STD_LOGIC; 
  signal BA_1_CLKF_1111 : STD_LOGIC; 
  signal BA_1_D1_1112 : STD_LOGIC; 
  signal BA_1_D2_1113 : STD_LOGIC; 
  signal BA_1_D2_PT_0_1114 : STD_LOGIC; 
  signal BA_1_D2_PT_1_1115 : STD_LOGIC; 
  signal CAS_OBUF_Q : STD_LOGIC; 
  signal CAS_OBUF_D_1117 : STD_LOGIC; 
  signal CAS_OBUF_CLKF_1118 : STD_LOGIC; 
  signal CAS_OBUF_D1_1119 : STD_LOGIC; 
  signal CAS_OBUF_D2_1120 : STD_LOGIC; 
  signal CAS_OBUF_D2_PT_0_1121 : STD_LOGIC; 
  signal CAS_OBUF_D2_PT_1_1122 : STD_LOGIC; 
  signal CAS_OBUF_D2_PT_2_1123 : STD_LOGIC; 
  signal CAS_OBUF_D2_PT_3_1124 : STD_LOGIC; 
  signal MEM_WE_OBUF_Q : STD_LOGIC; 
  signal MEM_WE_OBUF_EXP_tsimrenamed_net_Q_1126 : STD_LOGIC; 
  signal MEM_WE_OBUF_EXP_1127 : STD_LOGIC; 
  signal MEM_WE_OBUF_D_1128 : STD_LOGIC; 
  signal MEM_WE_OBUF_CLKF_1129 : STD_LOGIC; 
  signal MEM_WE_OBUF_D1_1130 : STD_LOGIC; 
  signal MEM_WE_OBUF_D2_1131 : STD_LOGIC; 
  signal TRANSFER_TRANSFER_RSTF_EXP_1132 : STD_LOGIC; 
  signal MEM_WE_OBUF_D2_PT_0_1133 : STD_LOGIC; 
  signal MEM_WE_OBUF_D2_PT_1_1134 : STD_LOGIC; 
  signal MEM_WE_OBUF_EXP_PT_0_1135 : STD_LOGIC; 
  signal MEM_WE_OBUF_EXP_PT_1_1136 : STD_LOGIC; 
  signal MEM_WE_OBUF_EXP_PT_2_1137 : STD_LOGIC; 
  signal RAS_OBUF_Q : STD_LOGIC; 
  signal RAS_OBUF_D_1139 : STD_LOGIC; 
  signal RAS_OBUF_CLKF_1140 : STD_LOGIC; 
  signal RAS_OBUF_D1_1141 : STD_LOGIC; 
  signal RAS_OBUF_D2_1142 : STD_LOGIC; 
  signal RAS_OBUF_D2_PT_0_1143 : STD_LOGIC; 
  signal RAS_OBUF_D2_PT_1_1144 : STD_LOGIC; 
  signal RAS_OBUF_D2_PT_2_1145 : STD_LOGIC; 
  signal RAS_OBUF_D2_PT_3_1146 : STD_LOGIC; 
  signal RAS_OBUF_D2_PT_4_1147 : STD_LOGIC; 
  signal IDE_BUFFER_DIR_OBUF_Q_1148 : STD_LOGIC; 
  signal IDE_BUFFER_DIR_OBUF_D_1149 : STD_LOGIC; 
  signal IDE_BUFFER_DIR_OBUF_D1_1150 : STD_LOGIC; 
  signal IDE_BUFFER_DIR_OBUF_D2_1151 : STD_LOGIC; 
  signal IDE_BUFFER_DIR_OBUF_D2_PT_0_1152 : STD_LOGIC; 
  signal IDE_BUFFER_DIR_OBUF_D2_PT_1_1153 : STD_LOGIC; 
  signal IDE_W_OBUF_Q_1154 : STD_LOGIC; 
  signal IDE_W_OBUF_D_1155 : STD_LOGIC; 
  signal IDE_W_OBUF_D1_1156 : STD_LOGIC; 
  signal IDE_W_OBUF_D2_1157 : STD_LOGIC; 
  signal IDE_R_S_Q : STD_LOGIC; 
  signal IDE_R_S_D_1159 : STD_LOGIC; 
  signal IDE_R_S_D1_1160 : STD_LOGIC; 
  signal IDE_R_S_D2_1161 : STD_LOGIC; 
  signal OE_30_RAM_S_Q : STD_LOGIC; 
  signal OE_30_RAM_S_D_1163 : STD_LOGIC; 
  signal OE_30_RAM_S_D1_1164 : STD_LOGIC; 
  signal OE_30_RAM_S_D2_1165 : STD_LOGIC; 
  signal OE_RAM_30_S_Q : STD_LOGIC; 
  signal OE_RAM_30_S_EXP_tsimrenamed_net_Q_1167 : STD_LOGIC; 
  signal OE_RAM_30_S_D_1168 : STD_LOGIC; 
  signal OE_RAM_30_S_D1_1169 : STD_LOGIC; 
  signal OE_RAM_30_S_D2_1170 : STD_LOGIC; 
  signal OE_RAM_30_S_EXP_PT_0_1171 : STD_LOGIC; 
  signal OE_RAM_30_S_EXP_PT_1_1172 : STD_LOGIC; 
  signal OE_RAM_30_S_EXP_PT_2_1173 : STD_LOGIC; 
  signal OE_RAM_30_S_EXP_PT_3_1174 : STD_LOGIC; 
  signal ROM_OE_S_Q : STD_LOGIC; 
  signal ROM_OE_S_D_1176 : STD_LOGIC; 
  signal ROM_OE_S_D1_1177 : STD_LOGIC; 
  signal ROM_OE_S_D2_1178 : STD_LOGIC; 
  signal S_0_OBUF_Q_1179 : STD_LOGIC; 
  signal S_0_OBUF_BUFOE_OUT_1180 : STD_LOGIC; 
  signal S_0_OBUF_TRST_1181 : STD_LOGIC; 
  signal S_0_OBUF_D_1182 : STD_LOGIC; 
  signal S_0_OBUF_D1_1183 : STD_LOGIC; 
  signal S_0_OBUF_D2_1184 : STD_LOGIC; 
  signal ADR_IDE_HIT_0_not0000_Q_1185 : STD_LOGIC; 
  signal ADR_IDE_HIT_0_not0000_D_1186 : STD_LOGIC; 
  signal ADR_IDE_HIT_0_not0000_D1_1187 : STD_LOGIC; 
  signal ADR_IDE_HIT_0_not0000_D2_1188 : STD_LOGIC; 
  signal IDE_A_0_OBUF_BUF0_Q_1189 : STD_LOGIC; 
  signal IDE_A_0_OBUF_BUF0_D_1190 : STD_LOGIC; 
  signal IDE_A_0_OBUF_BUF0_D1_1191 : STD_LOGIC; 
  signal IDE_A_0_OBUF_BUF0_D2_1192 : STD_LOGIC; 
  signal IDE_A_1_OBUF_BUF0_Q_1193 : STD_LOGIC; 
  signal IDE_A_1_OBUF_BUF0_D_1194 : STD_LOGIC; 
  signal IDE_A_1_OBUF_BUF0_D1_1195 : STD_LOGIC; 
  signal IDE_A_1_OBUF_BUF0_D2_1196 : STD_LOGIC; 
  signal IDE_A_2_OBUF_BUF0_Q_1197 : STD_LOGIC; 
  signal IDE_A_2_OBUF_BUF0_D_1198 : STD_LOGIC; 
  signal IDE_A_2_OBUF_BUF0_D1_1199 : STD_LOGIC; 
  signal IDE_A_2_OBUF_BUF0_D2_1200 : STD_LOGIC; 
  signal IDE_CS_0_OBUF_Q_1201 : STD_LOGIC; 
  signal IDE_CS_0_OBUF_D_1202 : STD_LOGIC; 
  signal IDE_CS_0_OBUF_D1_1203 : STD_LOGIC; 
  signal IDE_CS_0_OBUF_D2_1204 : STD_LOGIC; 
  signal IDE_CS_1_OBUF_Q_1205 : STD_LOGIC; 
  signal IDE_CS_1_OBUF_D_1206 : STD_LOGIC; 
  signal IDE_CS_1_OBUF_D1_1207 : STD_LOGIC; 
  signal IDE_CS_1_OBUF_D2_1208 : STD_LOGIC; 
  signal IDE_RESET_OBUF_BUF0_Q_1209 : STD_LOGIC; 
  signal IDE_RESET_OBUF_BUF0_D_1210 : STD_LOGIC; 
  signal IDE_RESET_OBUF_BUF0_D1_1211 : STD_LOGIC; 
  signal IDE_RESET_OBUF_BUF0_D2_1212 : STD_LOGIC; 
  signal nRAM_SEL_OBUF_Q_1213 : STD_LOGIC; 
  signal nRAM_SEL_OBUF_D_1214 : STD_LOGIC; 
  signal nRAM_SEL_OBUF_D1_1215 : STD_LOGIC; 
  signal nRAM_SEL_OBUF_D2_1216 : STD_LOGIC; 
  signal ROM_B_0_OBUF_Q_1217 : STD_LOGIC; 
  signal ROM_B_0_OBUF_EXP_tsimrenamed_net_Q_1218 : STD_LOGIC; 
  signal ROM_B_0_OBUF_D_1219 : STD_LOGIC; 
  signal ROM_B_0_OBUF_D1_1220 : STD_LOGIC; 
  signal ROM_B_0_OBUF_D2_1221 : STD_LOGIC; 
  signal ROM_B_0_OBUF_EXP_PT_0_1222 : STD_LOGIC; 
  signal ROM_B_0_OBUF_EXP_PT_1_1223 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF0_Q_1224 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF0_D_1225 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF0_D1_1226 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF0_D2_1227 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF1_Q_1228 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF1_D_1229 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF1_D1_1230 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF1_D2_1231 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF2_Q_1232 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF2_D_1233 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF2_D1_1234 : STD_LOGIC; 
  signal ROM_B_0_OBUF_BUF2_D2_1235 : STD_LOGIC; 
  signal S_0_OBUF_BUF0_Q_1236 : STD_LOGIC; 
  signal S_0_OBUF_BUF0_D_1237 : STD_LOGIC; 
  signal S_0_OBUF_BUF0_D1_1238 : STD_LOGIC; 
  signal S_0_OBUF_BUF0_D2_1239 : STD_LOGIC; 
  signal S_0_OBUF_BUF1_Q_1240 : STD_LOGIC; 
  signal S_0_OBUF_BUF1_D_1241 : STD_LOGIC; 
  signal S_0_OBUF_BUF1_D1_1242 : STD_LOGIC; 
  signal S_0_OBUF_BUF1_D2_1243 : STD_LOGIC; 
  signal Q_OpTx_INV_117_INT_Q_1244 : STD_LOGIC; 
  signal Q_OpTx_INV_117_INT_D_1245 : STD_LOGIC; 
  signal Q_OpTx_INV_117_INT_D1_1246 : STD_LOGIC; 
  signal Q_OpTx_INV_117_INT_D2_1247 : STD_LOGIC; 
  signal Q_OpTx_INV_117_INT_D2_PT_0_1248 : STD_LOGIC; 
  signal Q_OpTx_INV_117_INT_D2_PT_1_1249 : STD_LOGIC; 
  signal Q_OpTx_INV_117_INT_D2_PT_2_1250 : STD_LOGIC; 
  signal Q_OpTx_INV_117_INT_D2_PT_3_1251 : STD_LOGIC; 
  signal Q_OpTx_INV_117_INT_D2_PT_4_1252 : STD_LOGIC; 
  signal Q_OpTx_INV_117_INT_D2_PT_5_1253 : STD_LOGIC; 
  signal TRANSFER_TRANSFER_RSTF_Q_1254 : STD_LOGIC; 
  signal TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_Q_1255 : STD_LOGIC; 
  signal TRANSFER_TRANSFER_RSTF_D_1256 : STD_LOGIC; 
  signal TRANSFER_TRANSFER_RSTF_D1_1257 : STD_LOGIC; 
  signal TRANSFER_TRANSFER_RSTF_D2_1258 : STD_LOGIC; 
  signal TRANSFER_TRANSFER_RSTF_D2_PT_0_1259 : STD_LOGIC; 
  signal TRANSFER_TRANSFER_RSTF_D2_PT_1_1260 : STD_LOGIC; 
  signal TRANSFER_TRANSFER_RSTF_EXP_PT_0_1261 : STD_LOGIC; 
  signal TRANSFER_TRANSFER_RSTF_EXP_PT_1_1262 : STD_LOGIC; 
  signal TRANSFER_TRANSFER_RSTF_EXP_PT_2_1263 : STD_LOGIC; 
  signal EXP22_EXP_tsimrenamed_net_Q_1264 : STD_LOGIC; 
  signal EXP22_EXP_1265 : STD_LOGIC; 
  signal EXP23_EXP_tsimrenamed_net_Q_1266 : STD_LOGIC; 
  signal EXP23_EXP_1267 : STD_LOGIC; 
  signal EXP23_EXP_PT_0_1268 : STD_LOGIC; 
  signal EXP23_EXP_PT_1_1269 : STD_LOGIC; 
  signal EXP23_EXP_PT_2_1270 : STD_LOGIC; 
  signal EXP23_EXP_PT_3_1271 : STD_LOGIC; 
  signal EXP23_EXP_PT_4_1272 : STD_LOGIC; 
  signal EXP23_EXP_PT_5_1273 : STD_LOGIC; 
  signal EXP24_EXP_tsimrenamed_net_Q_1274 : STD_LOGIC; 
  signal EXP24_EXP_PT_0_1275 : STD_LOGIC; 
  signal EXP24_EXP_PT_1_1276 : STD_LOGIC; 
  signal EXP24_EXP_PT_2_1277 : STD_LOGIC; 
  signal EXP24_EXP_PT_3_1278 : STD_LOGIC; 
  signal EXP24_EXP_PT_4_1279 : STD_LOGIC; 
  signal EXP24_EXP_PT_5_1280 : STD_LOGIC; 
  signal EXP25_EXP_tsimrenamed_net_Q_1281 : STD_LOGIC; 
  signal EXP26_EXP_1282 : STD_LOGIC; 
  signal EXP25_EXP_PT_0_1283 : STD_LOGIC; 
  signal EXP25_EXP_PT_1_1284 : STD_LOGIC; 
  signal EXP25_EXP_PT_2_1285 : STD_LOGIC; 
  signal EXP25_EXP_PT_3_1286 : STD_LOGIC; 
  signal EXP25_EXP_PT_4_1287 : STD_LOGIC; 
  signal EXP25_EXP_PT_5_1288 : STD_LOGIC; 
  signal EXP26_EXP_tsimrenamed_net_Q_1289 : STD_LOGIC; 
  signal EXP26_EXP_PT_0_1290 : STD_LOGIC; 
  signal EXP26_EXP_PT_1_1291 : STD_LOGIC; 
  signal EXP26_EXP_PT_2_1292 : STD_LOGIC; 
  signal EXP26_EXP_PT_3_1293 : STD_LOGIC; 
  signal EXP26_EXP_PT_4_1294 : STD_LOGIC; 
  signal EXP27_EXP_tsimrenamed_net_Q_1295 : STD_LOGIC; 
  signal EXP27_EXP_PT_0_1296 : STD_LOGIC; 
  signal EXP27_EXP_PT_1_1297 : STD_LOGIC; 
  signal EXP27_EXP_PT_2_1298 : STD_LOGIC; 
  signal EXP27_EXP_PT_3_1299 : STD_LOGIC; 
  signal EXP27_EXP_PT_4_1300 : STD_LOGIC; 
  signal EXP28_EXP_tsimrenamed_net_Q_1301 : STD_LOGIC; 
  signal EXP28_EXP_PT_0_1302 : STD_LOGIC; 
  signal EXP28_EXP_PT_1_1303 : STD_LOGIC; 
  signal EXP28_EXP_PT_2_1304 : STD_LOGIC; 
  signal EXP28_EXP_PT_3_1305 : STD_LOGIC; 
  signal EXP28_EXP_PT_4_1306 : STD_LOGIC; 
  signal EXP29_EXP_tsimrenamed_net_Q_1307 : STD_LOGIC; 
  signal EXP29_EXP_PT_0_1308 : STD_LOGIC; 
  signal EXP29_EXP_PT_1_1309 : STD_LOGIC; 
  signal EXP29_EXP_PT_2_1310 : STD_LOGIC; 
  signal EXP29_EXP_PT_3_1311 : STD_LOGIC; 
  signal EXP29_EXP_PT_4_1312 : STD_LOGIC; 
  signal EXP29_EXP_PT_5_1313 : STD_LOGIC; 
  signal EXP30_EXP_tsimrenamed_net_Q_1314 : STD_LOGIC; 
  signal EXP30_EXP_PT_0_1315 : STD_LOGIC; 
  signal EXP30_EXP_PT_1_1316 : STD_LOGIC; 
  signal EXP30_EXP_PT_2_1317 : STD_LOGIC; 
  signal EXP30_EXP_PT_3_1318 : STD_LOGIC; 
  signal EXP30_EXP_PT_4_1319 : STD_LOGIC; 
  signal EXP31_EXP_tsimrenamed_net_Q_1320 : STD_LOGIC; 
  signal EXP31_EXP_PT_0_1321 : STD_LOGIC; 
  signal EXP31_EXP_PT_1_1322 : STD_LOGIC; 
  signal EXP31_EXP_PT_2_1323 : STD_LOGIC; 
  signal EXP31_EXP_PT_3_1324 : STD_LOGIC; 
  signal EXP31_EXP_PT_4_1325 : STD_LOGIC; 
  signal EXP32_EXP_tsimrenamed_net_Q_1326 : STD_LOGIC; 
  signal EXP33_EXP_1327 : STD_LOGIC; 
  signal EXP32_EXP_PT_0_1328 : STD_LOGIC; 
  signal EXP32_EXP_PT_1_1329 : STD_LOGIC; 
  signal EXP32_EXP_PT_2_1330 : STD_LOGIC; 
  signal EXP32_EXP_PT_3_1331 : STD_LOGIC; 
  signal EXP32_EXP_PT_4_1332 : STD_LOGIC; 
  signal EXP32_EXP_PT_5_1333 : STD_LOGIC; 
  signal EXP33_EXP_tsimrenamed_net_Q_1334 : STD_LOGIC; 
  signal EXP33_EXP_PT_0_1335 : STD_LOGIC; 
  signal EXP33_EXP_PT_1_1336 : STD_LOGIC; 
  signal EXP33_EXP_PT_2_1337 : STD_LOGIC; 
  signal EXP34_EXP_tsimrenamed_net_Q_1338 : STD_LOGIC; 
  signal EXP34_EXP_PT_0_1339 : STD_LOGIC; 
  signal EXP34_EXP_PT_1_1340 : STD_LOGIC; 
  signal EXP35_EXP_tsimrenamed_net_Q_1341 : STD_LOGIC; 
  signal EXP35_EXP_PT_0_1342 : STD_LOGIC; 
  signal EXP35_EXP_PT_1_1343 : STD_LOGIC; 
  signal EXP35_EXP_PT_2_1344 : STD_LOGIC; 
  signal EXP35_EXP_PT_3_1345 : STD_LOGIC; 
  signal EXP35_EXP_PT_4_1346 : STD_LOGIC; 
  signal EXP36_EXP_tsimrenamed_net_Q_1347 : STD_LOGIC; 
  signal EXP36_EXP_PT_0_1348 : STD_LOGIC; 
  signal EXP36_EXP_PT_1_1349 : STD_LOGIC; 
  signal EXP37_EXP_tsimrenamed_net_Q_1350 : STD_LOGIC; 
  signal EXP38_EXP_tsimrenamed_net_Q_1351 : STD_LOGIC; 
  signal EXP39_EXP_tsimrenamed_net_Q_1352 : STD_LOGIC; 
  signal EXP39_EXP_PT_0_1353 : STD_LOGIC; 
  signal EXP39_EXP_PT_1_1354 : STD_LOGIC; 
  signal EXP40_EXP_tsimrenamed_net_Q_1355 : STD_LOGIC; 
  signal EXP41_EXP_tsimrenamed_net_Q_1356 : STD_LOGIC; 
  signal EXP41_EXP_PT_0_1357 : STD_LOGIC; 
  signal EXP41_EXP_PT_1_1358 : STD_LOGIC; 
  signal EXP42_EXP_tsimrenamed_net_Q_1359 : STD_LOGIC; 
  signal EXP43_EXP_tsimrenamed_net_Q_1360 : STD_LOGIC; 
  signal EXP43_EXP_PT_0_1361 : STD_LOGIC; 
  signal EXP43_EXP_PT_1_1362 : STD_LOGIC; 
  signal EXP43_EXP_PT_2_1363 : STD_LOGIC; 
  signal EXP43_EXP_PT_3_1364 : STD_LOGIC; 
  signal EXP43_EXP_PT_4_1365 : STD_LOGIC; 
  signal EXP43_EXP_PT_5_1366 : STD_LOGIC; 
  signal EXP44_EXP_tsimrenamed_net_Q_1367 : STD_LOGIC; 
  signal EXP44_EXP_PT_0_1368 : STD_LOGIC; 
  signal EXP44_EXP_PT_1_1369 : STD_LOGIC; 
  signal EXP44_EXP_PT_2_1370 : STD_LOGIC; 
  signal EXP44_EXP_PT_3_1371 : STD_LOGIC; 
  signal EXP44_EXP_PT_4_1372 : STD_LOGIC; 
  signal EXP44_EXP_PT_5_1373 : STD_LOGIC; 
  signal EXP45_EXP_tsimrenamed_net_Q_1374 : STD_LOGIC; 
  signal EXP45_EXP_PT_0_1375 : STD_LOGIC; 
  signal EXP45_EXP_PT_1_1376 : STD_LOGIC; 
  signal EXP45_EXP_PT_2_1377 : STD_LOGIC; 
  signal EXP45_EXP_PT_3_1378 : STD_LOGIC; 
  signal EXP45_EXP_PT_4_1379 : STD_LOGIC; 
  signal EXP45_EXP_PT_5_1380 : STD_LOGIC; 
  signal EXP46_EXP_tsimrenamed_net_Q_1381 : STD_LOGIC; 
  signal EXP46_EXP_1382 : STD_LOGIC; 
  signal EXP46_EXP_PT_0_1383 : STD_LOGIC; 
  signal EXP46_EXP_PT_1_1384 : STD_LOGIC; 
  signal EXP47_EXP_tsimrenamed_net_Q_1385 : STD_LOGIC; 
  signal EXP47_EXP_PT_0_1386 : STD_LOGIC; 
  signal EXP47_EXP_PT_1_1387 : STD_LOGIC; 
  signal EXP47_EXP_PT_2_1388 : STD_LOGIC; 
  signal EXP47_EXP_PT_3_1389 : STD_LOGIC; 
  signal EXP47_EXP_PT_4_1390 : STD_LOGIC; 
  signal EXP47_EXP_PT_5_1391 : STD_LOGIC; 
  signal EXP48_EXP_tsimrenamed_net_Q_1392 : STD_LOGIC; 
  signal EXP48_EXP_PT_0_1393 : STD_LOGIC; 
  signal EXP48_EXP_PT_1_1394 : STD_LOGIC; 
  signal EXP48_EXP_PT_2_1395 : STD_LOGIC; 
  signal EXP48_EXP_PT_3_1396 : STD_LOGIC; 
  signal EXP48_EXP_PT_4_1397 : STD_LOGIC; 
  signal EXP48_EXP_PT_5_1398 : STD_LOGIC; 
  signal EXP49_EXP_tsimrenamed_net_Q_1399 : STD_LOGIC; 
  signal EXP49_EXP_PT_0_1400 : STD_LOGIC; 
  signal EXP49_EXP_PT_1_1401 : STD_LOGIC; 
  signal EXP49_EXP_PT_2_1402 : STD_LOGIC; 
  signal EXP49_EXP_PT_3_1403 : STD_LOGIC; 
  signal EXP49_EXP_PT_4_1404 : STD_LOGIC; 
  signal EXP50_EXP_tsimrenamed_net_Q_1405 : STD_LOGIC; 
  signal EXP50_EXP_PT_0_1406 : STD_LOGIC; 
  signal EXP50_EXP_PT_1_1407 : STD_LOGIC; 
  signal EXP50_EXP_PT_2_1408 : STD_LOGIC; 
  signal EXP50_EXP_PT_3_1409 : STD_LOGIC; 
  signal EXP50_EXP_PT_4_1410 : STD_LOGIC; 
  signal EXP51_EXP_tsimrenamed_net_Q_1411 : STD_LOGIC; 
  signal EXP51_EXP_PT_0_1412 : STD_LOGIC; 
  signal EXP51_EXP_PT_1_1413 : STD_LOGIC; 
  signal EXP51_EXP_PT_2_1414 : STD_LOGIC; 
  signal EXP51_EXP_PT_3_1415 : STD_LOGIC; 
  signal EXP51_EXP_PT_4_1416 : STD_LOGIC; 
  signal EXP52_EXP_tsimrenamed_net_Q_1417 : STD_LOGIC; 
  signal EXP52_EXP_PT_0_1418 : STD_LOGIC; 
  signal EXP52_EXP_PT_1_1419 : STD_LOGIC; 
  signal EXP53_EXP_tsimrenamed_net_Q_1420 : STD_LOGIC; 
  signal EXP53_EXP_PT_0_1421 : STD_LOGIC; 
  signal EXP53_EXP_PT_1_1422 : STD_LOGIC; 
  signal EXP53_EXP_PT_2_1423 : STD_LOGIC; 
  signal EXP54_EXP_tsimrenamed_net_Q_1424 : STD_LOGIC; 
  signal EXP54_EXP_PT_0_1425 : STD_LOGIC; 
  signal EXP54_EXP_PT_1_1426 : STD_LOGIC; 
  signal EXP54_EXP_PT_2_1427 : STD_LOGIC; 
  signal EXP55_EXP_tsimrenamed_net_Q_1428 : STD_LOGIC; 
  signal EXP55_EXP_PT_0_1429 : STD_LOGIC; 
  signal EXP55_EXP_PT_1_1430 : STD_LOGIC; 
  signal EXP55_EXP_PT_2_1431 : STD_LOGIC; 
  signal EXP56_EXP_tsimrenamed_net_Q_1432 : STD_LOGIC; 
  signal EXP56_EXP_PT_0_1433 : STD_LOGIC; 
  signal EXP56_EXP_PT_1_1434 : STD_LOGIC; 
  signal EXP56_EXP_PT_2_1435 : STD_LOGIC; 
  signal EXP57_EXP_tsimrenamed_net_Q_1436 : STD_LOGIC; 
  signal EXP57_EXP_PT_0_1437 : STD_LOGIC; 
  signal EXP57_EXP_PT_1_1438 : STD_LOGIC; 
  signal EXP57_EXP_PT_2_1439 : STD_LOGIC; 
  signal EXP57_EXP_PT_3_1440 : STD_LOGIC; 
  signal EXP57_EXP_PT_4_1441 : STD_LOGIC; 
  signal EXP58_EXP_tsimrenamed_net_Q_1442 : STD_LOGIC; 
  signal EXP58_EXP_PT_0_1443 : STD_LOGIC; 
  signal EXP58_EXP_PT_1_1444 : STD_LOGIC; 
  signal EXP58_EXP_PT_2_1445 : STD_LOGIC; 
  signal EXP58_EXP_PT_3_1446 : STD_LOGIC; 
  signal EXP59_EXP_tsimrenamed_net_Q_1447 : STD_LOGIC; 
  signal EXP59_EXP_PT_0_1448 : STD_LOGIC; 
  signal EXP59_EXP_PT_1_1449 : STD_LOGIC; 
  signal EXP59_EXP_PT_2_1450 : STD_LOGIC; 
  signal EXP59_EXP_PT_3_1451 : STD_LOGIC; 
  signal EXP59_EXP_PT_4_1452 : STD_LOGIC; 
  signal EXP60_EXP_tsimrenamed_net_Q_1453 : STD_LOGIC; 
  signal EXP60_EXP_PT_0_1454 : STD_LOGIC; 
  signal EXP60_EXP_PT_1_1455 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_TRST_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_0_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_TRST_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_2_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_STERM_S_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_TRST_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RAM_ACCESS_TRST_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_TRST_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_1_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_TRST_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_Dout2_3_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_tsimcreated_prld_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_tsimcreated_prld_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_0_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_1_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_2_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_3_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_4_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_5_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_6_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BASEADR_7_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_tsimcreated_prld_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_tsimcreated_prld_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_ENABLE_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_PT_5_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CBACK_S_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LATCH_RAM_030_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_0_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_2_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_NQ_3_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_0_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_1_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_3_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_1_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_2_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_PT_3_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_2_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_1_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_2_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_3_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_PT_4_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_6_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_0_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_3_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_PT_4_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RQ_7_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_PT_4_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_burst_counter_1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_tsimcreated_prld_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_tsimcreated_prld_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_AUTO_CONFIG_D0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_3_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_PT_4_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_REFRESH_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RANGER_ACCESS_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_SHUT_UP_CE_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_DSACK_16BIT_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_CE_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_D0_CE_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ0_OBUF_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_LDQ1_OBUF_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ0_OBUF_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_UDQ1_OBUF_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_0_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_11_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_12_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_5_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_PT_5_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_2_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_3_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_6_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_7_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_5_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_PT_5_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_8_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_9_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd3_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd5_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_tsimcreated_xor_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_tsimcreated_xor_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd2_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CQ_FSM_FFd1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN16 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN17 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN18 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN19 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN20 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN21 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN22 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN23 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN24 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN25 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN26 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN27 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN28 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN29 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN30 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_D2_IN31 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_AC_HIT_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_IN_PROGRES_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_RSTF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_RSTF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_3_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nAS_PLL_C_N_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CYCLE_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CYCLE_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CYCLE_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CYCLE_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CYCLE_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CYCLE_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_2_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_2_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_3_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_4_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_5_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_6_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_7_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ARAM_LOW_8_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_D_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_0_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CLK_PE_2_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUF_S_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_1_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_3_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_3_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_3_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_3_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_3_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_3_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_3_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_4_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_4_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_4_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_4_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_4_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_4_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_DSACK_D_4_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_S_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_PT_0_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_0_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_BA_1_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_CAS_OBUF_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_MEM_WE_OBUF_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_CLKF_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_RAS_OBUF_CLKF_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_W_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_R_S_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_S_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_S_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_S_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_S_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_S_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_30_RAM_S_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_OE_RAM_30_S_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_REG_IN : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_REG_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_OE_S_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_TRST_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_TRST_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_TRST_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_TRST_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_0_not0000_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_0_not0000_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_0_not0000_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ADR_IDE_HIT_0_not0000_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_0_OBUF_BUF0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_0_OBUF_BUF0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_0_OBUF_BUF0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_0_OBUF_BUF0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_1_OBUF_BUF0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_1_OBUF_BUF0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_1_OBUF_BUF0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_1_OBUF_BUF0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_2_OBUF_BUF0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_2_OBUF_BUF0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_2_OBUF_BUF0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_A_2_OBUF_BUF0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_0_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_0_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_0_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_0_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_1_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_1_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_1_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_CS_1_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_RESET_OBUF_BUF0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_RESET_OBUF_BUF0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_RESET_OBUF_BUF0_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_IDE_RESET_OBUF_BUF0_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nRAM_SEL_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nRAM_SEL_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nRAM_SEL_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_nRAM_SEL_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_nRAM_SEL_OBUF_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_nRAM_SEL_OBUF_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_BUF0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_BUF0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_BUF1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_BUF1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_BUF2_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_ROM_B_0_OBUF_BUF2_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_BUF0_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_BUF0_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_BUF1_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_S_0_OBUF_BUF1_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_OpTx_INV_117_INT_D2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP22_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP22_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_0_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_0_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_1_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_2_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_3_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_PT_4_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_2_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_3_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_PT_4_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_5_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_5_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_5_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_PT_5_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP33_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_0_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_PT_1_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_0_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_PT_1_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP36_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_PT_5_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_5_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_5_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_5_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_PT_5_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_5_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_5_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_PT_5_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP46_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP46_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP46_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP46_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP46_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP46_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP46_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP46_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP46_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP46_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP46_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP46_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_5_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_5_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_5_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_5_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_PT_5_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP49_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP50_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP51_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_0_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_PT_1_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP52_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN7 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN8 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN9 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN10 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN11 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN12 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN13 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN14 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_PT_2_IN15 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP53_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP54_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP55_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP56_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_PT_4_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP57_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP58_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP59_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP60_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP60_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP60_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP60_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP60_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP60_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP60_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwBufferSignal_EXP60_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwBufferSignal_EXP60_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwBufferSignal_EXP60_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwBufferSignal_EXP60_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwBufferSignal_EXP60_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwBufferSignal_EXP60_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_TRST_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_0_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_TRST_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_2_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_STERM_S_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_STERM_S_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_STERM_S_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_STERM_S_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_STERM_S_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_STERM_S_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_STERM_S_CLKF_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_STERM_S_CLKF_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_STERM_S_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RAM_ACCESS_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RAM_ACCESS_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RAM_ACCESS_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RAM_ACCESS_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RAM_ACCESS_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_RAM_ACCESS_TRST_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RAM_ACCESS_TRST_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RAM_ACCESS_TRST_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_TRST_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_1_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_TRST_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_Dout2_3_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_0_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_0_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_0_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_0_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_0_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_0_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_0_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_1_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_1_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_1_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_1_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_1_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_1_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_1_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_2_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_2_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_2_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_2_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_2_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_2_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_2_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_3_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_3_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_3_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_3_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_3_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_3_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_3_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_4_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_5_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_6_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BASEADR_7_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_ENABLE_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_ENABLE_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_5_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_5_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_CBACK_S_D2_PT_5_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_LATCH_RAM_030_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_LATCH_RAM_030_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_LATCH_RAM_030_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_LATCH_RAM_030_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_LATCH_RAM_030_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_LATCH_RAM_030_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_LATCH_RAM_030_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_LATCH_RAM_030_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_LATCH_RAM_030_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_LATCH_RAM_030_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_LATCH_RAM_030_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_LATCH_RAM_030_CLKF_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_LATCH_RAM_030_CLKF_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_nDSACK_1_OBUFE_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_0_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_0_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_0_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_0_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_0_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_1_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_2_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_NQ_3_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_0_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_0_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_0_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_0_D2_PT_5_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_1_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_3_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_3_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_3_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_3_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_3_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_3_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_3_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_3_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_3_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_5_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_5_D2_PT_1_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_5_D2_PT_2_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_5_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_5_D2_PT_3_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_5_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_5_EXP_tsimrenamed_net_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_2_D2_PT_5_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_4_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_4_D2_PT_2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_4_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_4_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_6_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_6_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_6_D2_PT_2_IN8 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_6_D2_PT_3_IN8 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_6_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_6_D2_PT_4_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_0_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_7_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_7_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_7_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_7_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_7_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_7_D2_PT_3_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_RQ_7_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_3_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_4_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_burst_counter_1_D2_PT_4_IN8 : STD_LOGIC; 
  signal NlwInverterSignal_AUTO_CONFIG_D0_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_REFRESH_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_REFRESH_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_REFRESH_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_REFRESH_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_REFRESH_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_REFRESH_D2_PT_3_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_REFRESH_D2_PT_4_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_RANGER_ACCESS_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RANGER_ACCESS_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RANGER_ACCESS_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RANGER_ACCESS_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RANGER_ACCESS_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RANGER_ACCESS_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RANGER_ACCESS_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RANGER_ACCESS_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RANGER_ACCESS_D2_PT_4_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_SHUT_UP_CE_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_DSACK_16BIT_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_D2_PT_5_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ0_OBUF_D2_PT_5_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_D2_PT_4_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_LDQ1_OBUF_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ0_OBUF_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ1_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ1_OBUF_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ1_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ1_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ1_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ1_OBUF_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ1_OBUF_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_UDQ1_OBUF_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_0_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_1_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_10_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_11_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_12_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_5_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_2_D2_PT_5_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_3_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_4_EXP_tsimrenamed_net_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_5_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_6_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_7_D2_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_5_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_8_D2_PT_5_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_9_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_9_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_9_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_9_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_9_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_9_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_9_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_9_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_9_D2_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_9_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_9_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_9_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd3_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd3_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd3_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd3_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd4_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd4_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd5_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd5_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd5_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd2_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd2_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd2_D2_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd2_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd2_D2_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd2_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd2_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd1_D2_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd1_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CQ_FSM_FFd1_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN11 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN13 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN14 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN15 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_D2_IN16 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_CLKF_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_AC_HIT_CLKF_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_CLKF_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_CLKF_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_IDE_HIT_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_IDE_HIT_CLKF_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_IDE_HIT_CLKF_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_CYCLE_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_CYCLE_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_2_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_2_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_2_D2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_3_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_3_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_4_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_4_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_5_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_5_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_6_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_6_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_7_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_7_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_8_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ARAM_LOW_8_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CLK_PE_0_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_BUF_S_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_1_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_1_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_1_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_3_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_3_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_3_D2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_4_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_4_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_DSACK_D_4_D2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_S_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_S_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_S_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_S_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_S_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_S_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_S_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_S_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_S_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_S_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_BA_0_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_D2_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_BA_1_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_CAS_OBUF_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_MEM_WE_OBUF_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_RAS_OBUF_D2_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_OBUF_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_W_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_R_S_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_R_S_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_OE_30_RAM_S_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_OE_30_RAM_S_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_OE_RAM_30_S_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_OE_RAM_30_S_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_OE_RAM_30_S_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_OE_RAM_30_S_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_OE_RAM_30_S_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_OE_RAM_30_S_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_OE_RAM_30_S_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_OE_RAM_30_S_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ROM_OE_S_D_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ROM_OE_S_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_ROM_OE_S_D2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_S_0_OBUF_TRST_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_S_0_OBUF_TRST_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_S_0_OBUF_TRST_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_IDE_HIT_0_not0000_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ADR_IDE_HIT_0_not0000_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_CS_0_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_CS_0_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_CS_1_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_IDE_CS_1_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_nRAM_SEL_OBUF_D2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_nRAM_SEL_OBUF_D2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_nRAM_SEL_OBUF_D2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_ROM_B_0_OBUF_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_ROM_B_0_OBUF_EXP_PT_0_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_ROM_B_0_OBUF_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_ROM_B_0_OBUF_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_OpTx_INV_117_INT_D2_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_OpTx_INV_117_INT_D2_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_OpTx_INV_117_INT_D2_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_OpTx_INV_117_INT_D2_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_OpTx_INV_117_INT_D2_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_OpTx_INV_117_INT_D2_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP22_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP23_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP23_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP23_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP23_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP23_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP25_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP25_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP25_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP25_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP25_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP26_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP26_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP26_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP26_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP26_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_0_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_1_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_2_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_2_IN8 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_3_IN8 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP27_EXP_PT_4_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_EXP28_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP28_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP28_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP28_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP28_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP28_EXP_PT_3_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_EXP28_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP28_EXP_PT_4_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_EXP29_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP29_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP29_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP29_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP29_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP29_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP29_EXP_PT_4_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP29_EXP_PT_5_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP29_EXP_PT_5_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_EXP30_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP30_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP30_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP30_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP30_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP30_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP30_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP31_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP32_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP32_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP32_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP32_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP32_EXP_PT_5_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP33_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP33_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP33_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP33_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP33_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP34_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP34_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP34_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP34_EXP_PT_0_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP34_EXP_PT_0_IN8 : STD_LOGIC; 
  signal NlwInverterSignal_EXP34_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP34_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP34_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP34_EXP_PT_1_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP34_EXP_PT_1_IN7 : STD_LOGIC; 
  signal NlwInverterSignal_EXP35_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP35_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP35_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP35_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP35_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_0_IN8 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP36_EXP_PT_1_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN8 : STD_LOGIC; 
  signal NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP39_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP39_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP39_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP39_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP39_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP39_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP39_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP40_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP41_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_tsimrenamed_net_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP42_EXP_tsimrenamed_net_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP43_EXP_PT_5_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP44_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP44_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP44_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP44_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP44_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP44_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP44_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP44_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP45_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP45_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP45_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP45_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP45_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP45_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP45_EXP_PT_5_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP45_EXP_PT_5_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP46_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP46_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP46_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP46_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP46_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP46_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP47_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP47_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP47_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP47_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP47_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP47_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP47_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP47_EXP_PT_5_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP48_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP48_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP48_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP48_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP48_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP48_EXP_PT_5_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP48_EXP_PT_5_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP49_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP49_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP49_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP49_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP49_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP49_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP50_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP50_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP50_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP50_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP50_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP50_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP50_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP50_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP50_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP50_EXP_PT_4_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP51_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP51_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP51_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP51_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP51_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP51_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP51_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP51_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP51_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP51_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP51_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP51_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP51_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP51_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP52_EXP_PT_0_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP52_EXP_PT_0_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_EXP52_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP52_EXP_PT_1_IN10 : STD_LOGIC; 
  signal NlwInverterSignal_EXP53_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP53_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP53_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP53_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP53_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP53_EXP_PT_2_IN9 : STD_LOGIC; 
  signal NlwInverterSignal_EXP54_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP54_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP54_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP54_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP54_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP54_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP54_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP54_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP54_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP54_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP54_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP55_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP55_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP55_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP55_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP55_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP55_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP55_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP55_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP55_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP55_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP55_EXP_PT_2_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP56_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP56_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP56_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP56_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP56_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP56_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP56_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP56_EXP_PT_1_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP56_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP56_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP56_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP56_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_2_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_3_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_4_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_4_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP57_EXP_PT_4_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP58_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP58_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP58_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP58_EXP_PT_0_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP58_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP58_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP58_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP58_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP58_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP58_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP58_EXP_PT_2_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP58_EXP_PT_3_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP58_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP58_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP58_EXP_PT_3_IN6 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_1_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_1_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_1_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_2_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_2_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_2_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_2_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_3_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_3_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_3_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_3_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_4_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_4_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_4_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP59_EXP_PT_4_IN5 : STD_LOGIC; 
  signal NlwInverterSignal_EXP60_EXP_PT_0_IN0 : STD_LOGIC; 
  signal NlwInverterSignal_EXP60_EXP_PT_0_IN1 : STD_LOGIC; 
  signal NlwInverterSignal_EXP60_EXP_PT_0_IN2 : STD_LOGIC; 
  signal NlwInverterSignal_EXP60_EXP_PT_0_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP60_EXP_PT_1_IN3 : STD_LOGIC; 
  signal NlwInverterSignal_EXP60_EXP_PT_1_IN4 : STD_LOGIC; 
  signal NlwInverterSignal_EXP60_EXP_PT_1_IN5 : STD_LOGIC; 
  signal Dout2 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal RQ : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal CLK_PE : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal ARAM_LOW : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal IDE_BASEADR : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal burst_counter : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal NQ : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal IDE_DSACK_D : STD_LOGIC_VECTOR ( 4 downto 1 ); 
begin
  A_30_IBUF : X_BUF
    port map (
      I => A(30),
      O => A_30_IBUF_1
    );
  A_29_IBUF : X_BUF
    port map (
      I => A(29),
      O => A_29_IBUF_3
    );
  A_28_IBUF : X_BUF
    port map (
      I => A(28),
      O => A_28_IBUF_5
    );
  A_27_IBUF : X_BUF
    port map (
      I => A(27),
      O => A_27_IBUF_7
    );
  A_26_IBUF : X_BUF
    port map (
      I => A(26),
      O => A_26_IBUF_9
    );
  A_25_IBUF : X_BUF
    port map (
      I => A(25),
      O => A_25_IBUF_11
    );
  A_24_IBUF : X_BUF
    port map (
      I => A(24),
      O => A_24_IBUF_13
    );
  A_20_IBUF : X_BUF
    port map (
      I => A(20),
      O => A_20_IBUF_15
    );
  CLK_IBUF : X_BUF
    port map (
      I => CLK,
      O => CLK_IBUF_17
    );
  CLK_IBUF_FCLK : X_BUF
    port map (
      I => CLK,
      O => CLK_IBUF_FCLK_18
    );
  IDE_RESET_OBUF : X_BUF
    port map (
      I => RESET,
      O => IDE_RESET_OBUF_20
    );
  FSR_IO_0 : X_INV
    port map (
      I => RESET,
      O => FSR_IO_0_21
    );
  A_2_IBUF : X_BUF
    port map (
      I => A(2),
      O => A_2_IBUF_23
    );
  RW_IBUF : X_BUF
    port map (
      I => RW,
      O => RW_IBUF_25
    );
  nAS_IBUF : X_BUF
    port map (
      I => nAS,
      O => nAS_IBUF_27
    );
  A_4_IBUF : X_BUF
    port map (
      I => A(4),
      O => A_4_IBUF_29
    );
  A_3_IBUF : X_BUF
    port map (
      I => A(3),
      O => A_3_IBUF_31
    );
  A_5_IBUF : X_BUF
    port map (
      I => A(5),
      O => A_5_IBUF_33
    );
  A_6_IBUF : X_BUF
    port map (
      I => A(6),
      O => A_6_IBUF_35
    );
  A_1_IBUF : X_BUF
    port map (
      I => A(1),
      O => A_1_IBUF_37
    );
  PLL_C_IBUF : X_BUF
    port map (
      I => PLL_C,
      O => PLL_C_IBUF_39
    );
  A_23_IBUF : X_BUF
    port map (
      I => A(23),
      O => A_23_IBUF_41
    );
  A_22_IBUF : X_BUF
    port map (
      I => A(22),
      O => A_22_IBUF_43
    );
  A_21_IBUF : X_BUF
    port map (
      I => A(21),
      O => A_21_IBUF_45
    );
  nDS_IBUF : X_BUF
    port map (
      I => nDS,
      O => nDS_IBUF_47
    );
  N3 : X_BUF
    port map (
      I => D(0),
      O => N3_49
    );
  N2 : X_BUF
    port map (
      I => D(1),
      O => N2_51
    );
  N1 : X_BUF
    port map (
      I => D(2),
      O => N1_53
    );
  N0 : X_BUF
    port map (
      I => D(3),
      O => N0_55
    );
  A_19_IBUF : X_BUF
    port map (
      I => A(19),
      O => A_19_IBUF_57
    );
  A_18_IBUF : X_BUF
    port map (
      I => A(18),
      O => A_18_IBUF_59
    );
  A_17_IBUF : X_BUF
    port map (
      I => A(17),
      O => A_17_IBUF_61
    );
  A_16_IBUF : X_BUF
    port map (
      I => A(16),
      O => A_16_IBUF_63
    );
  CBREQ_IBUF : X_BUF
    port map (
      I => CBREQ,
      O => CBREQ_IBUF_65
    );
  IDE_WAIT_IBUF : X_BUF
    port map (
      I => IDE_WAIT,
      O => IDE_WAIT_IBUF_67
    );
  SIZ_0_IBUF : X_BUF
    port map (
      I => SIZ(0),
      O => SIZ_0_IBUF_69
    );
  SIZ_1_IBUF : X_BUF
    port map (
      I => SIZ(1),
      O => SIZ_1_IBUF_71
    );
  A_0_IBUF : X_BUF
    port map (
      I => A(0),
      O => A_0_IBUF_73
    );
  A_15_IBUF : X_BUF
    port map (
      I => A(15),
      O => A_15_IBUF_75
    );
  A_7_IBUF : X_BUF
    port map (
      I => A(7),
      O => A_7_IBUF_77
    );
  A_8_IBUF : X_BUF
    port map (
      I => A(8),
      O => A_8_IBUF_79
    );
  IDE_A_0_OBUF : X_BUF
    port map (
      I => A(9),
      O => IDE_A_0_OBUF_81
    );
  IDE_A_1_OBUF : X_BUF
    port map (
      I => A(10),
      O => IDE_A_1_OBUF_83
    );
  IDE_A_2_OBUF : X_BUF
    port map (
      I => A(11),
      O => IDE_A_2_OBUF_85
    );
  A_12_IBUF : X_BUF
    port map (
      I => A(12),
      O => A_12_IBUF_87
    );
  A_13_IBUF : X_BUF
    port map (
      I => A(13),
      O => A_13_IBUF_89
    );
  A_14_IBUF : X_BUF
    port map (
      I => A(14),
      O => A_14_IBUF_91
    );
  A_31_IBUF : X_BUF
    port map (
      I => A(31),
      O => A_31_IBUF_93
    );
  D_0_Q : X_TRI
    port map (
      I => Dout2(0),
      CTL => Dout2_0_OE_95,
      O => D(0)
    );
  D_2_Q : X_TRI
    port map (
      I => Dout2(2),
      CTL => Dout2_2_OE_97,
      O => D(2)
    );
  STERM_96 : X_TRI
    port map (
      I => STERM_S_99,
      CTL => STERM_S_OE_100,
      O => STERM
    );
  CIIN_98 : X_TRI
    port map (
      I => RAM_ACCESS_Q_102,
      CTL => RAM_ACCESS_OE_103,
      O => CIIN
    );
  D_1_Q : X_TRI
    port map (
      I => Dout2(1),
      CTL => Dout2_1_OE_105,
      O => D(1)
    );
  D_3_Q : X_TRI
    port map (
      I => Dout2(3),
      CTL => Dout2_3_OE_107,
      O => D(3)
    );
  CLK_EN_104 : X_BUF
    port map (
      I => CLK_EN_OBUF_109,
      O => CLK_EN
    );
  ROM_EN_106 : X_BUF
    port map (
      I => IDE_ENABLE_Q_111,
      O => ROM_EN
    );
  CBACK_108 : X_BUF
    port map (
      I => CBACK_S_Q_113,
      O => CBACK
    );
  LE_RAM_30_110 : X_BUF
    port map (
      I => LATCH_RAM_030_Q_115,
      O => LE_RAM_30
    );
  nDSACK_1_Q : X_TRI
    port map (
      I => nDSACK_1_OBUFE_117,
      CTL => nDSACK_1_OBUFE_OE_118,
      O => nDSACK(1)
    );
  LDQ0_114 : X_BUF
    port map (
      I => LDQ0_OBUF_120,
      O => LDQ0
    );
  LDQ1_116 : X_BUF
    port map (
      I => LDQ1_OBUF_122,
      O => LDQ1
    );
  UDQ0_118 : X_BUF
    port map (
      I => UDQ0_OBUF_124,
      O => UDQ0
    );
  UDQ1_120 : X_BUF
    port map (
      I => UDQ1_OBUF_126,
      O => UDQ1
    );
  ARAM_0_Q : X_BUF
    port map (
      I => ARAM_0_Q_128,
      O => ARAM(0)
    );
  ARAM_1_Q : X_BUF
    port map (
      I => ARAM_1_Q_130,
      O => ARAM(1)
    );
  ARAM_10_Q : X_BUF
    port map (
      I => ARAM_10_Q_132,
      O => ARAM(10)
    );
  ARAM_11_Q : X_BUF
    port map (
      I => ARAM_11_Q_134,
      O => ARAM(11)
    );
  ARAM_12_Q : X_BUF
    port map (
      I => ARAM_12_Q_136,
      O => ARAM(12)
    );
  ARAM_2_Q : X_BUF
    port map (
      I => ARAM_2_Q_138,
      O => ARAM(2)
    );
  ARAM_3_Q : X_BUF
    port map (
      I => ARAM_3_Q_140,
      O => ARAM(3)
    );
  ARAM_4_Q : X_BUF
    port map (
      I => ARAM_4_Q_142,
      O => ARAM(4)
    );
  ARAM_5_Q : X_BUF
    port map (
      I => ARAM_5_Q_144,
      O => ARAM(5)
    );
  ARAM_6_Q : X_BUF
    port map (
      I => ARAM_6_Q_146,
      O => ARAM(6)
    );
  ARAM_7_Q : X_BUF
    port map (
      I => ARAM_7_Q_148,
      O => ARAM(7)
    );
  ARAM_8_Q : X_BUF
    port map (
      I => ARAM_8_Q_150,
      O => ARAM(8)
    );
  ARAM_9_Q : X_BUF
    port map (
      I => ARAM_9_Q_152,
      O => ARAM(9)
    );
  BA_0_Q : X_BUF
    port map (
      I => BA_0_154,
      O => BA(0)
    );
  BA_1_Q : X_BUF
    port map (
      I => BA_1_156,
      O => BA(1)
    );
  CAS_152 : X_BUF
    port map (
      I => CAS_OBUF_158,
      O => CAS
    );
  MEM_WE_154 : X_BUF
    port map (
      I => MEM_WE_OBUF_160,
      O => MEM_WE
    );
  RAS_156 : X_BUF
    port map (
      I => RAS_OBUF_162,
      O => RAS
    );
  IDE_BUFFER_DIR_158 : X_BUF
    port map (
      I => IDE_BUFFER_DIR_OBUF_164,
      O => IDE_BUFFER_DIR
    );
  IDE_W_160 : X_BUF
    port map (
      I => IDE_W_OBUF_166,
      O => IDE_W
    );
  IDE_R_162 : X_BUF
    port map (
      I => IDE_R_S_168,
      O => IDE_R
    );
  OE_30_RAM_164 : X_BUF
    port map (
      I => OE_30_RAM_S_170,
      O => OE_30_RAM
    );
  OE_RAM_30_166 : X_BUF
    port map (
      I => OE_RAM_30_S_172,
      O => OE_RAM_30
    );
  ROM_OE_168 : X_BUF
    port map (
      I => ROM_OE_S_174,
      O => ROM_OE
    );
  nDSACK_0_Q : X_TRI
    port map (
      I => S_0_OBUF_Q_176,
      CTL => S_0_OBUF_OE_177,
      O => nDSACK(0)
    );
  CLK_RAM_172 : X_BUF
    port map (
      I => ADR_IDE_HIT_0_not0000_Q_179,
      O => CLK_RAM
    );
  IDE_A_0_Q : X_BUF
    port map (
      I => IDE_A_0_OBUF_BUF0_181,
      O => IDE_A(0)
    );
  IDE_A_1_Q : X_BUF
    port map (
      I => IDE_A_1_OBUF_BUF0_183,
      O => IDE_A(1)
    );
  IDE_A_2_Q : X_BUF
    port map (
      I => IDE_A_2_OBUF_BUF0_185,
      O => IDE_A(2)
    );
  IDE_CS_0_Q : X_BUF
    port map (
      I => IDE_CS_0_OBUF_187,
      O => IDE_CS(0)
    );
  IDE_CS_1_Q : X_BUF
    port map (
      I => IDE_CS_1_OBUF_189,
      O => IDE_CS(1)
    );
  IDE_RESET_184 : X_BUF
    port map (
      I => IDE_RESET_OBUF_BUF0_191,
      O => IDE_RESET
    );
  nRAM_SEL_186 : X_BUF
    port map (
      I => nRAM_SEL_OBUF_193,
      O => nRAM_SEL
    );
  S_1_Q : X_BUF
    port map (
      I => ROM_B_0_OBUF_Q_195,
      O => S(1)
    );
  ROM_B_1_Q : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF0_197,
      O => ROM_B(1)
    );
  ROM_B_0_Q : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF1_199,
      O => ROM_B(0)
    );
  LE_30_RAM_194 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF2_201,
      O => LE_30_RAM
    );
  S_0_Q : X_BUF
    port map (
      I => S_0_OBUF_BUF0_203,
      O => S(0)
    );
  ROM_WE_198 : X_BUF
    port map (
      I => S_0_OBUF_BUF1_205,
      O => ROM_WE
    );
  Dout2_0_Q : X_BUF
    port map (
      I => Dout2_0_Q_206,
      O => Dout2(0)
    );
  Dout2_0_OE : X_BUF
    port map (
      I => Dout2_0_BUFOE_OUT_207,
      O => Dout2_0_OE_95
    );
  Dout2_0_BUFOE_OUT : X_BUF
    port map (
      I => Dout2_0_TRST_208,
      O => Dout2_0_BUFOE_OUT_207
    );
  Dout2_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_Dout2_0_REG_IN,
      CE => Dout2_0_CE_211,
      CLK => NlwBufferSignal_Dout2_0_REG_CLK,
      SET => FSR_IO_0_21,
      RST => Gnd_210,
      O => Dout2_0_Q_206
    );
  Gnd : X_ZERO
    port map (
      O => Gnd_210
    );
  Dout2_0_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_Dout2_0_D_IN0,
      I1 => NlwBufferSignal_Dout2_0_D_IN1,
      O => Dout2_0_D_209
    );
  Dout2_0_D1 : X_ZERO
    port map (
      O => Dout2_0_D1_212
    );
  Dout2_0_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_Dout2_0_D2_PT_0_IN0,
      I1 => NlwBufferSignal_Dout2_0_D2_PT_0_IN1,
      O => Dout2_0_D2_PT_0_215
    );
  Dout2_0_D2_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_Dout2_0_D2_PT_1_IN0,
      I1 => NlwInverterSignal_Dout2_0_D2_PT_1_IN1,
      I2 => NlwInverterSignal_Dout2_0_D2_PT_1_IN2,
      I3 => NlwBufferSignal_Dout2_0_D2_PT_1_IN3,
      I4 => NlwInverterSignal_Dout2_0_D2_PT_1_IN4,
      O => Dout2_0_D2_PT_1_216
    );
  Dout2_0_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_Dout2_0_D2_PT_2_IN0,
      I1 => NlwInverterSignal_Dout2_0_D2_PT_2_IN1,
      I2 => NlwBufferSignal_Dout2_0_D2_PT_2_IN2,
      I3 => NlwInverterSignal_Dout2_0_D2_PT_2_IN3,
      I4 => NlwBufferSignal_Dout2_0_D2_PT_2_IN4,
      O => Dout2_0_D2_PT_2_217
    );
  Dout2_0_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_Dout2_0_D2_PT_3_IN0,
      I1 => NlwInverterSignal_Dout2_0_D2_PT_3_IN1,
      I2 => NlwInverterSignal_Dout2_0_D2_PT_3_IN2,
      I3 => NlwInverterSignal_Dout2_0_D2_PT_3_IN3,
      I4 => NlwBufferSignal_Dout2_0_D2_PT_3_IN4,
      O => Dout2_0_D2_PT_3_218
    );
  Dout2_0_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_Dout2_0_D2_IN0,
      I1 => NlwBufferSignal_Dout2_0_D2_IN1,
      I2 => NlwBufferSignal_Dout2_0_D2_IN2,
      I3 => NlwBufferSignal_Dout2_0_D2_IN3,
      O => Dout2_0_D2_213
    );
  Dout2_0_TRST : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_0_TRST_IN0,
      I1 => NlwInverterSignal_Dout2_0_TRST_IN1,
      I2 => NlwBufferSignal_Dout2_0_TRST_IN2,
      O => Dout2_0_TRST_208
    );
  Dout2_0_CE : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_0_CE_IN0,
      I1 => NlwInverterSignal_Dout2_0_CE_IN1,
      I2 => NlwBufferSignal_Dout2_0_CE_IN2,
      O => Dout2_0_CE_211
    );
  Dout2_2_Q : X_BUF
    port map (
      I => Dout2_2_Q_220,
      O => Dout2(2)
    );
  Dout2_2_OE : X_BUF
    port map (
      I => Dout2_2_BUFOE_OUT_221,
      O => Dout2_2_OE_97
    );
  Dout2_2_BUFOE_OUT : X_BUF
    port map (
      I => Dout2_2_TRST_222,
      O => Dout2_2_BUFOE_OUT_221
    );
  Dout2_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_Dout2_2_REG_IN,
      CE => Dout2_2_CE_224,
      CLK => NlwBufferSignal_Dout2_2_REG_CLK,
      SET => FSR_IO_0_21,
      RST => Gnd_210,
      O => Dout2_2_Q_220
    );
  Dout2_2_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_Dout2_2_D_IN0,
      I1 => NlwBufferSignal_Dout2_2_D_IN1,
      O => Dout2_2_D_223
    );
  Dout2_2_D1 : X_ZERO
    port map (
      O => Dout2_2_D1_225
    );
  Dout2_2_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_Dout2_2_D2_PT_0_IN0,
      I1 => NlwBufferSignal_Dout2_2_D2_PT_0_IN1,
      O => Dout2_2_D2_PT_0_228
    );
  Dout2_2_D2_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_Dout2_2_D2_PT_1_IN0,
      I1 => NlwInverterSignal_Dout2_2_D2_PT_1_IN1,
      I2 => NlwInverterSignal_Dout2_2_D2_PT_1_IN2,
      I3 => NlwInverterSignal_Dout2_2_D2_PT_1_IN3,
      I4 => NlwBufferSignal_Dout2_2_D2_PT_1_IN4,
      O => Dout2_2_D2_PT_1_229
    );
  Dout2_2_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_Dout2_2_D2_PT_2_IN0,
      I1 => NlwInverterSignal_Dout2_2_D2_PT_2_IN1,
      I2 => NlwInverterSignal_Dout2_2_D2_PT_2_IN2,
      I3 => NlwInverterSignal_Dout2_2_D2_PT_2_IN3,
      I4 => NlwBufferSignal_Dout2_2_D2_PT_2_IN4,
      O => Dout2_2_D2_PT_2_230
    );
  Dout2_2_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_Dout2_2_D2_PT_3_IN0,
      I1 => NlwInverterSignal_Dout2_2_D2_PT_3_IN1,
      I2 => NlwInverterSignal_Dout2_2_D2_PT_3_IN2,
      I3 => NlwInverterSignal_Dout2_2_D2_PT_3_IN3,
      I4 => NlwBufferSignal_Dout2_2_D2_PT_3_IN4,
      O => Dout2_2_D2_PT_3_231
    );
  Dout2_2_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_Dout2_2_D2_IN0,
      I1 => NlwBufferSignal_Dout2_2_D2_IN1,
      I2 => NlwBufferSignal_Dout2_2_D2_IN2,
      I3 => NlwBufferSignal_Dout2_2_D2_IN3,
      O => Dout2_2_D2_226
    );
  Dout2_2_TRST : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_2_TRST_IN0,
      I1 => NlwInverterSignal_Dout2_2_TRST_IN1,
      I2 => NlwBufferSignal_Dout2_2_TRST_IN2,
      O => Dout2_2_TRST_222
    );
  Dout2_2_CE : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_2_CE_IN0,
      I1 => NlwInverterSignal_Dout2_2_CE_IN1,
      I2 => NlwBufferSignal_Dout2_2_CE_IN2,
      O => Dout2_2_CE_224
    );
  STERM_S : X_BUF
    port map (
      I => STERM_S_Q,
      O => STERM_S_99
    );
  STERM_S_UIM : X_BUF
    port map (
      I => STERM_S_Q,
      O => STERM_S_UIM_233
    );
  STERM_S_EXP : X_BUF
    port map (
      I => STERM_S_EXP_tsimrenamed_net_Q_234,
      O => STERM_S_EXP_235
    );
  STERM_S_OE : X_BUF
    port map (
      I => STERM_S_BUFOE_OUT_236,
      O => STERM_S_OE_100
    );
  STERM_S_BUFOE_OUT : X_BUF
    port map (
      I => STERM_S_TRST_237,
      O => STERM_S_BUFOE_OUT_236
    );
  STERM_S_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_STERM_S_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_STERM_S_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => STERM_S_Q
    );
  Vcc : X_ONE
    port map (
      O => Vcc_240
    );
  STERM_S_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_STERM_S_D_IN0,
      I1 => NlwBufferSignal_STERM_S_D_IN1,
      O => STERM_S_D_238
    );
  STERM_S_D1 : X_ZERO
    port map (
      O => STERM_S_D1_241
    );
  STERM_S_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_STERM_S_D2_PT_0_IN0,
      I1 => NlwBufferSignal_STERM_S_D2_PT_0_IN1,
      O => STERM_S_D2_PT_0_244
    );
  STERM_S_D2_PT_1 : X_AND4
    port map (
      I0 => NlwBufferSignal_STERM_S_D2_PT_1_IN0,
      I1 => NlwInverterSignal_STERM_S_D2_PT_1_IN1,
      I2 => NlwInverterSignal_STERM_S_D2_PT_1_IN2,
      I3 => NlwBufferSignal_STERM_S_D2_PT_1_IN3,
      O => STERM_S_D2_PT_1_246
    );
  STERM_S_D2_PT_2 : X_AND4
    port map (
      I0 => NlwBufferSignal_STERM_S_D2_PT_2_IN0,
      I1 => NlwInverterSignal_STERM_S_D2_PT_2_IN1,
      I2 => NlwInverterSignal_STERM_S_D2_PT_2_IN2,
      I3 => NlwInverterSignal_STERM_S_D2_PT_2_IN3,
      O => STERM_S_D2_PT_2_248
    );
  STERM_S_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_STERM_S_D2_IN0,
      I1 => NlwBufferSignal_STERM_S_D2_IN1,
      I2 => NlwBufferSignal_STERM_S_D2_IN2,
      O => STERM_S_D2_242
    );
  STERM_S_CLKF : X_AND2
    port map (
      I0 => NlwInverterSignal_STERM_S_CLKF_IN0,
      I1 => NlwInverterSignal_STERM_S_CLKF_IN1,
      O => STERM_S_CLKF_239
    );
  STERM_S_TRST : X_AND2
    port map (
      I0 => NlwBufferSignal_STERM_S_TRST_IN0,
      I1 => NlwBufferSignal_STERM_S_TRST_IN1,
      O => STERM_S_TRST_237
    );
  STERM_S_EXP_tsimrenamed_net_Q : X_AND5
    port map (
      I0 => NlwBufferSignal_STERM_S_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_STERM_S_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_STERM_S_EXP_tsimrenamed_net_IN2,
      I3 => NlwInverterSignal_STERM_S_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_STERM_S_EXP_tsimrenamed_net_IN4,
      O => STERM_S_EXP_tsimrenamed_net_Q_234
    );
  RAM_ACCESS_Q : X_BUF
    port map (
      I => RAM_ACCESS_Q_255,
      O => RAM_ACCESS_Q_102
    );
  RAM_ACCESS : X_BUF
    port map (
      I => RAM_ACCESS_Q_255,
      O => RAM_ACCESS_256
    );
  RAM_ACCESS_OE : X_BUF
    port map (
      I => RAM_ACCESS_BUFOE_OUT_257,
      O => RAM_ACCESS_OE_103
    );
  RAM_ACCESS_BUFOE_OUT : X_INV
    port map (
      I => RAM_ACCESS_TRST_258,
      O => RAM_ACCESS_BUFOE_OUT_257
    );
  RAM_ACCESS_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RAM_ACCESS_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_RAM_ACCESS_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RAM_ACCESS_Q_255
    );
  RAM_ACCESS_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_RAM_ACCESS_D_IN0,
      I1 => NlwBufferSignal_RAM_ACCESS_D_IN1,
      O => RAM_ACCESS_D_259
    );
  RAM_ACCESS_D1 : X_ZERO
    port map (
      O => RAM_ACCESS_D1_261
    );
  RAM_ACCESS_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RAM_ACCESS_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RAM_ACCESS_D2_PT_0_IN1,
      O => RAM_ACCESS_D2_PT_0_264
    );
  RAM_ACCESS_D2_PT_1 : X_AND2
    port map (
      I0 => NlwInverterSignal_RAM_ACCESS_D2_PT_1_IN0,
      I1 => NlwInverterSignal_RAM_ACCESS_D2_PT_1_IN1,
      O => RAM_ACCESS_D2_PT_1_265
    );
  RAM_ACCESS_D2_PT_2 : X_AND2
    port map (
      I0 => NlwBufferSignal_RAM_ACCESS_D2_PT_2_IN0,
      I1 => NlwInverterSignal_RAM_ACCESS_D2_PT_2_IN1,
      O => RAM_ACCESS_D2_PT_2_266
    );
  RAM_ACCESS_D2_PT_3 : X_AND7
    port map (
      I0 => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN0,
      I1 => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN1,
      I2 => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN2,
      I3 => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN3,
      I4 => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN4,
      I5 => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN5,
      I6 => NlwInverterSignal_RAM_ACCESS_D2_PT_3_IN6,
      O => RAM_ACCESS_D2_PT_3_267
    );
  RAM_ACCESS_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_RAM_ACCESS_D2_IN0,
      I1 => NlwBufferSignal_RAM_ACCESS_D2_IN1,
      I2 => NlwBufferSignal_RAM_ACCESS_D2_IN2,
      I3 => NlwBufferSignal_RAM_ACCESS_D2_IN3,
      O => RAM_ACCESS_D2_262
    );
  RAM_ACCESS_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RAM_ACCESS_CLKF_IN0,
      I1 => NlwBufferSignal_RAM_ACCESS_CLKF_IN1,
      O => RAM_ACCESS_CLKF_260
    );
  RAM_ACCESS_TRST : X_AND4
    port map (
      I0 => NlwInverterSignal_RAM_ACCESS_TRST_IN0,
      I1 => NlwInverterSignal_RAM_ACCESS_TRST_IN1,
      I2 => NlwInverterSignal_RAM_ACCESS_TRST_IN2,
      I3 => NlwBufferSignal_RAM_ACCESS_TRST_IN3,
      O => RAM_ACCESS_TRST_258
    );
  Dout2_1_Q : X_BUF
    port map (
      I => Dout2_1_Q_271,
      O => Dout2(1)
    );
  Dout2_1_OE : X_BUF
    port map (
      I => Dout2_1_BUFOE_OUT_272,
      O => Dout2_1_OE_105
    );
  Dout2_1_BUFOE_OUT : X_BUF
    port map (
      I => Dout2_1_TRST_273,
      O => Dout2_1_BUFOE_OUT_272
    );
  Dout2_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_Dout2_1_REG_IN,
      CE => Dout2_1_CE_275,
      CLK => NlwBufferSignal_Dout2_1_REG_CLK,
      SET => FSR_IO_0_21,
      RST => Gnd_210,
      O => Dout2_1_Q_271
    );
  Dout2_1_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_Dout2_1_D_IN0,
      I1 => NlwBufferSignal_Dout2_1_D_IN1,
      O => Dout2_1_D_274
    );
  Dout2_1_D1 : X_ZERO
    port map (
      O => Dout2_1_D1_276
    );
  Dout2_1_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_Dout2_1_D2_PT_0_IN0,
      I1 => NlwBufferSignal_Dout2_1_D2_PT_0_IN1,
      O => Dout2_1_D2_PT_0_279
    );
  Dout2_1_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_Dout2_1_D2_PT_1_IN0,
      I1 => NlwInverterSignal_Dout2_1_D2_PT_1_IN1,
      I2 => NlwInverterSignal_Dout2_1_D2_PT_1_IN2,
      I3 => NlwInverterSignal_Dout2_1_D2_PT_1_IN3,
      O => Dout2_1_D2_PT_1_280
    );
  Dout2_1_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_Dout2_1_D2_PT_2_IN0,
      I1 => NlwBufferSignal_Dout2_1_D2_PT_2_IN1,
      I2 => NlwBufferSignal_Dout2_1_D2_PT_2_IN2,
      I3 => NlwInverterSignal_Dout2_1_D2_PT_2_IN3,
      I4 => NlwInverterSignal_Dout2_1_D2_PT_2_IN4,
      O => Dout2_1_D2_PT_2_281
    );
  Dout2_1_D2_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_Dout2_1_D2_PT_3_IN0,
      I1 => NlwBufferSignal_Dout2_1_D2_PT_3_IN1,
      I2 => NlwInverterSignal_Dout2_1_D2_PT_3_IN2,
      I3 => NlwInverterSignal_Dout2_1_D2_PT_3_IN3,
      I4 => NlwInverterSignal_Dout2_1_D2_PT_3_IN4,
      O => Dout2_1_D2_PT_3_282
    );
  Dout2_1_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_Dout2_1_D2_IN0,
      I1 => NlwBufferSignal_Dout2_1_D2_IN1,
      I2 => NlwBufferSignal_Dout2_1_D2_IN2,
      I3 => NlwBufferSignal_Dout2_1_D2_IN3,
      O => Dout2_1_D2_277
    );
  Dout2_1_TRST : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_1_TRST_IN0,
      I1 => NlwInverterSignal_Dout2_1_TRST_IN1,
      I2 => NlwBufferSignal_Dout2_1_TRST_IN2,
      O => Dout2_1_TRST_273
    );
  Dout2_1_CE : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_1_CE_IN0,
      I1 => NlwInverterSignal_Dout2_1_CE_IN1,
      I2 => NlwBufferSignal_Dout2_1_CE_IN2,
      O => Dout2_1_CE_275
    );
  Dout2_3_Q : X_BUF
    port map (
      I => Dout2_3_Q_283,
      O => Dout2(3)
    );
  Dout2_3_EXP : X_BUF
    port map (
      I => Dout2_3_EXP_tsimrenamed_net_Q_284,
      O => Dout2_3_EXP_285
    );
  Dout2_3_OE : X_BUF
    port map (
      I => Dout2_3_BUFOE_OUT_286,
      O => Dout2_3_OE_107
    );
  Dout2_3_BUFOE_OUT : X_BUF
    port map (
      I => Dout2_3_TRST_287,
      O => Dout2_3_BUFOE_OUT_286
    );
  Dout2_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_Dout2_3_REG_IN,
      CE => Dout2_3_CE_289,
      CLK => NlwBufferSignal_Dout2_3_REG_CLK,
      SET => FSR_IO_0_21,
      RST => Gnd_210,
      O => Dout2_3_Q_283
    );
  Dout2_3_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_Dout2_3_D_IN0,
      I1 => NlwBufferSignal_Dout2_3_D_IN1,
      O => Dout2_3_D_288
    );
  Dout2_3_D1 : X_ZERO
    port map (
      O => Dout2_3_D1_290
    );
  Dout2_3_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_Dout2_3_D2_IN0,
      I1 => NlwBufferSignal_Dout2_3_D2_IN1,
      O => Dout2_3_D2_291
    );
  Dout2_3_TRST : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_3_TRST_IN0,
      I1 => NlwInverterSignal_Dout2_3_TRST_IN1,
      I2 => NlwBufferSignal_Dout2_3_TRST_IN2,
      O => Dout2_3_TRST_287
    );
  Dout2_3_EXP_PT_0 : X_AND6
    port map (
      I0 => NlwInverterSignal_Dout2_3_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_Dout2_3_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_Dout2_3_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_Dout2_3_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_Dout2_3_EXP_PT_0_IN4,
      I5 => NlwInverterSignal_Dout2_3_EXP_PT_0_IN5,
      O => Dout2_3_EXP_PT_0_297
    );
  Dout2_3_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwInverterSignal_Dout2_3_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_Dout2_3_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_Dout2_3_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_Dout2_3_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_Dout2_3_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_Dout2_3_EXP_PT_1_IN5,
      I6 => NlwBufferSignal_Dout2_3_EXP_PT_1_IN6,
      O => Dout2_3_EXP_PT_1_298
    );
  Dout2_3_EXP_PT_2 : X_AND7
    port map (
      I0 => NlwInverterSignal_Dout2_3_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_Dout2_3_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_Dout2_3_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_Dout2_3_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_Dout2_3_EXP_PT_2_IN4,
      I5 => NlwBufferSignal_Dout2_3_EXP_PT_2_IN5,
      I6 => NlwBufferSignal_Dout2_3_EXP_PT_2_IN6,
      O => Dout2_3_EXP_PT_2_300
    );
  Dout2_3_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN2,
      O => Dout2_3_EXP_tsimrenamed_net_Q_284
    );
  Dout2_3_CE : X_AND3
    port map (
      I0 => NlwBufferSignal_Dout2_3_CE_IN0,
      I1 => NlwInverterSignal_Dout2_3_CE_IN1,
      I2 => NlwBufferSignal_Dout2_3_CE_IN2,
      O => Dout2_3_CE_289
    );
  CLK_EN_OBUF : X_BUF
    port map (
      I => CLK_EN_OBUF_Q_301,
      O => CLK_EN_OBUF_109
    );
  CLK_EN_OBUF_EXP : X_BUF
    port map (
      I => CLK_EN_OBUF_EXP_tsimrenamed_net_Q_302,
      O => CLK_EN_OBUF_EXP_303
    );
  CLK_EN_OBUF_Q : X_BUF
    port map (
      I => CLK_EN_OBUF_D_304,
      O => CLK_EN_OBUF_Q_301
    );
  CLK_EN_OBUF_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_CLK_EN_OBUF_D_IN0,
      I1 => NlwBufferSignal_CLK_EN_OBUF_D_IN1,
      O => CLK_EN_OBUF_D_304
    );
  CLK_EN_OBUF_D1 : X_ZERO
    port map (
      O => CLK_EN_OBUF_D1_305
    );
  CLK_EN_OBUF_D2_PT_0 : X_AND5
    port map (
      I0 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN1,
      I2 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN2,
      I3 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN3,
      I4 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN4,
      O => CLK_EN_OBUF_D2_PT_0_307
    );
  CLK_EN_OBUF_D2_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN0,
      I1 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN1,
      I2 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN2,
      I3 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN3,
      I4 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN4,
      O => CLK_EN_OBUF_D2_PT_1_309
    );
  CLK_EN_OBUF_D2_PT_2 : X_AND6
    port map (
      I0 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_2_IN0,
      I1 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_2_IN1,
      I2 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_2_IN2,
      I3 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_2_IN3,
      I4 => NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN4,
      I5 => NlwInverterSignal_CLK_EN_OBUF_D2_PT_2_IN5,
      O => CLK_EN_OBUF_D2_PT_2_310
    );
  CLK_EN_OBUF_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_CLK_EN_OBUF_D2_IN0,
      I1 => NlwBufferSignal_CLK_EN_OBUF_D2_IN1,
      I2 => NlwBufferSignal_CLK_EN_OBUF_D2_IN2,
      O => CLK_EN_OBUF_D2_306
    );
  CLK_EN_OBUF_EXP_tsimrenamed_net_Q : X_AND4
    port map (
      I0 => NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN2,
      I3 => NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3,
      O => CLK_EN_OBUF_EXP_tsimrenamed_net_Q_302
    );
  AUTO_CONFIG_DONE : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_Q,
      O => AUTO_CONFIG_DONE_312
    );
  AUTO_CONFIG_DONE_tsimcreated_prld_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_DONE_tsimcreated_prld_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_DONE_tsimcreated_prld_IN1,
      O => AUTO_CONFIG_DONE_tsimcreated_prld_Q_313
    );
  AUTO_CONFIG_DONE_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_REG_IN,
      CE => AUTO_CONFIG_DONE_CE_315,
      CLK => NlwBufferSignal_AUTO_CONFIG_DONE_REG_CLK,
      SET => Gnd_210,
      RST => AUTO_CONFIG_DONE_tsimcreated_prld_Q_313,
      O => AUTO_CONFIG_DONE_Q
    );
  AUTO_CONFIG_DONE_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_DONE_D_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_DONE_D_IN1,
      O => AUTO_CONFIG_DONE_D_314
    );
  AUTO_CONFIG_DONE_D1 : X_ZERO
    port map (
      O => AUTO_CONFIG_DONE_D1_316
    );
  AUTO_CONFIG_DONE_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_DONE_D2_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_DONE_D2_IN1,
      O => AUTO_CONFIG_DONE_D2_317
    );
  AUTO_CONFIG_DONE_CE : X_AND2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_DONE_CE_IN0,
      I1 => NlwInverterSignal_AUTO_CONFIG_DONE_CE_IN1,
      O => AUTO_CONFIG_DONE_CE_315
    );
  AUTO_CONFIG_DONE_CYCLE : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_Q,
      O => AUTO_CONFIG_DONE_CYCLE_318
    );
  AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN1,
      O => AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_Q_322
    );
  AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN1,
      O => AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_Q_323
    );
  AUTO_CONFIG_DONE_CYCLE_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_REG_IN,
      CE => AUTO_CONFIG_DONE_CYCLE_CE_324,
      CLK => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_REG_CLK,
      SET => Gnd_210,
      RST => AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_Q_323,
      O => AUTO_CONFIG_DONE_CYCLE_Q
    );
  AUTO_CONFIG_DONE_CYCLE_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D_IN1,
      O => AUTO_CONFIG_DONE_CYCLE_D_321
    );
  AUTO_CONFIG_DONE_CYCLE_D1 : X_ZERO
    port map (
      O => AUTO_CONFIG_DONE_CYCLE_D1_325
    );
  AUTO_CONFIG_DONE_CYCLE_D2 : X_AND6
    port map (
      I0 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN1,
      I2 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN2,
      I3 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN3,
      I4 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN4,
      I5 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN5,
      O => AUTO_CONFIG_DONE_CYCLE_D2_326
    );
  AUTO_CONFIG_DONE_CYCLE_CE : X_AND5
    port map (
      I0 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN0,
      I1 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN1,
      I2 => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN2,
      I3 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN3,
      I4 => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN4,
      O => AUTO_CONFIG_DONE_CYCLE_CE_324
    );
  IDE_BASEADR_0_Q : X_BUF
    port map (
      I => IDE_BASEADR_0_Q_327,
      O => IDE_BASEADR(0)
    );
  IDE_BASEADR_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_REG_IN,
      CE => IDE_BASEADR_0_CE_330,
      CLK => NlwBufferSignal_IDE_BASEADR_0_REG_CLK,
      SET => FSR_IO_0_21,
      RST => Gnd_210,
      O => IDE_BASEADR_0_Q_327
    );
  IDE_BASEADR_0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_0_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_0_D_IN1,
      O => IDE_BASEADR_0_D_329
    );
  IDE_BASEADR_0_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_0_D1_331
    );
  IDE_BASEADR_0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_0_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_0_D2_IN1,
      O => IDE_BASEADR_0_D2_332
    );
  IDE_BASEADR_0_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_0_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_0_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_0_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_0_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_0_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_0_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_0_CE_IN6,
      I7 => NlwBufferSignal_IDE_BASEADR_0_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_0_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_0_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_0_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_0_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_0_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_0_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_0_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_0_CE_IN15,
      O => IDE_BASEADR_0_CE_330
    );
  IDE_BASEADR_1_Q : X_BUF
    port map (
      I => IDE_BASEADR_1_Q_333,
      O => IDE_BASEADR(1)
    );
  IDE_BASEADR_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_REG_IN,
      CE => IDE_BASEADR_1_CE_336,
      CLK => NlwBufferSignal_IDE_BASEADR_1_REG_CLK,
      SET => FSR_IO_0_21,
      RST => Gnd_210,
      O => IDE_BASEADR_1_Q_333
    );
  IDE_BASEADR_1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_1_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_1_D_IN1,
      O => IDE_BASEADR_1_D_335
    );
  IDE_BASEADR_1_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_1_D1_337
    );
  IDE_BASEADR_1_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_1_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_1_D2_IN1,
      O => IDE_BASEADR_1_D2_338
    );
  IDE_BASEADR_1_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_1_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_1_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_1_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_1_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_1_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_1_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_1_CE_IN6,
      I7 => NlwBufferSignal_IDE_BASEADR_1_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_1_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_1_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_1_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_1_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_1_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_1_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_1_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_1_CE_IN15,
      O => IDE_BASEADR_1_CE_336
    );
  IDE_BASEADR_2_Q : X_BUF
    port map (
      I => IDE_BASEADR_2_Q_339,
      O => IDE_BASEADR(2)
    );
  IDE_BASEADR_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_REG_IN,
      CE => IDE_BASEADR_2_CE_342,
      CLK => NlwBufferSignal_IDE_BASEADR_2_REG_CLK,
      SET => FSR_IO_0_21,
      RST => Gnd_210,
      O => IDE_BASEADR_2_Q_339
    );
  IDE_BASEADR_2_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_2_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_2_D_IN1,
      O => IDE_BASEADR_2_D_341
    );
  IDE_BASEADR_2_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_2_D1_343
    );
  IDE_BASEADR_2_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_2_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_2_D2_IN1,
      O => IDE_BASEADR_2_D2_344
    );
  IDE_BASEADR_2_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_2_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_2_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_2_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_2_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_2_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_2_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_2_CE_IN6,
      I7 => NlwBufferSignal_IDE_BASEADR_2_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_2_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_2_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_2_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_2_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_2_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_2_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_2_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_2_CE_IN15,
      O => IDE_BASEADR_2_CE_342
    );
  IDE_BASEADR_3_Q : X_BUF
    port map (
      I => IDE_BASEADR_3_Q_345,
      O => IDE_BASEADR(3)
    );
  IDE_BASEADR_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_REG_IN,
      CE => IDE_BASEADR_3_CE_348,
      CLK => NlwBufferSignal_IDE_BASEADR_3_REG_CLK,
      SET => FSR_IO_0_21,
      RST => Gnd_210,
      O => IDE_BASEADR_3_Q_345
    );
  IDE_BASEADR_3_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_3_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_3_D_IN1,
      O => IDE_BASEADR_3_D_347
    );
  IDE_BASEADR_3_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_3_D1_349
    );
  IDE_BASEADR_3_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_3_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_3_D2_IN1,
      O => IDE_BASEADR_3_D2_350
    );
  IDE_BASEADR_3_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_3_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_3_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_3_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_3_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_3_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_3_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_3_CE_IN6,
      I7 => NlwBufferSignal_IDE_BASEADR_3_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_3_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_3_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_3_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_3_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_3_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_3_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_3_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_3_CE_IN15,
      O => IDE_BASEADR_3_CE_348
    );
  IDE_BASEADR_4_Q : X_BUF
    port map (
      I => IDE_BASEADR_4_Q_351,
      O => IDE_BASEADR(4)
    );
  IDE_BASEADR_4_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_REG_IN,
      CE => IDE_BASEADR_4_CE_354,
      CLK => NlwBufferSignal_IDE_BASEADR_4_REG_CLK,
      SET => FSR_IO_0_21,
      RST => Gnd_210,
      O => IDE_BASEADR_4_Q_351
    );
  IDE_BASEADR_4_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_4_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_4_D_IN1,
      O => IDE_BASEADR_4_D_353
    );
  IDE_BASEADR_4_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_4_D1_355
    );
  IDE_BASEADR_4_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_4_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_4_D2_IN1,
      O => IDE_BASEADR_4_D2_356
    );
  IDE_BASEADR_4_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_4_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_4_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_4_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_4_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_4_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_4_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_4_CE_IN6,
      I7 => NlwInverterSignal_IDE_BASEADR_4_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_4_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_4_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_4_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_4_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_4_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_4_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_4_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_4_CE_IN15,
      O => IDE_BASEADR_4_CE_354
    );
  IDE_BASEADR_5_Q : X_BUF
    port map (
      I => IDE_BASEADR_5_Q_357,
      O => IDE_BASEADR(5)
    );
  IDE_BASEADR_5_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_REG_IN,
      CE => IDE_BASEADR_5_CE_360,
      CLK => NlwBufferSignal_IDE_BASEADR_5_REG_CLK,
      SET => FSR_IO_0_21,
      RST => Gnd_210,
      O => IDE_BASEADR_5_Q_357
    );
  IDE_BASEADR_5_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_5_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_5_D_IN1,
      O => IDE_BASEADR_5_D_359
    );
  IDE_BASEADR_5_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_5_D1_361
    );
  IDE_BASEADR_5_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_5_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_5_D2_IN1,
      O => IDE_BASEADR_5_D2_362
    );
  IDE_BASEADR_5_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_5_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_5_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_5_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_5_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_5_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_5_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_5_CE_IN6,
      I7 => NlwInverterSignal_IDE_BASEADR_5_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_5_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_5_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_5_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_5_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_5_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_5_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_5_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_5_CE_IN15,
      O => IDE_BASEADR_5_CE_360
    );
  IDE_BASEADR_6_Q : X_BUF
    port map (
      I => IDE_BASEADR_6_Q_363,
      O => IDE_BASEADR(6)
    );
  IDE_BASEADR_6_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_REG_IN,
      CE => IDE_BASEADR_6_CE_366,
      CLK => NlwBufferSignal_IDE_BASEADR_6_REG_CLK,
      SET => FSR_IO_0_21,
      RST => Gnd_210,
      O => IDE_BASEADR_6_Q_363
    );
  IDE_BASEADR_6_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_6_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_6_D_IN1,
      O => IDE_BASEADR_6_D_365
    );
  IDE_BASEADR_6_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_6_D1_367
    );
  IDE_BASEADR_6_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_6_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_6_D2_IN1,
      O => IDE_BASEADR_6_D2_368
    );
  IDE_BASEADR_6_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_6_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_6_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_6_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_6_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_6_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_6_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_6_CE_IN6,
      I7 => NlwInverterSignal_IDE_BASEADR_6_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_6_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_6_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_6_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_6_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_6_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_6_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_6_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_6_CE_IN15,
      O => IDE_BASEADR_6_CE_366
    );
  IDE_BASEADR_7_Q : X_BUF
    port map (
      I => IDE_BASEADR_7_Q_369,
      O => IDE_BASEADR(7)
    );
  IDE_BASEADR_7_EXP : X_BUF
    port map (
      I => IDE_BASEADR_7_EXP_tsimrenamed_net_Q_371,
      O => IDE_BASEADR_7_EXP_214
    );
  IDE_BASEADR_7_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_REG_IN,
      CE => IDE_BASEADR_7_CE_373,
      CLK => NlwBufferSignal_IDE_BASEADR_7_REG_CLK,
      SET => FSR_IO_0_21,
      RST => Gnd_210,
      O => IDE_BASEADR_7_Q_369
    );
  IDE_BASEADR_7_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_7_D_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_7_D_IN1,
      O => IDE_BASEADR_7_D_372
    );
  IDE_BASEADR_7_D1 : X_ZERO
    port map (
      O => IDE_BASEADR_7_D1_374
    );
  IDE_BASEADR_7_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_7_D2_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_7_D2_IN1,
      O => IDE_BASEADR_7_D2_375
    );
  IDE_BASEADR_7_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN4,
      O => IDE_BASEADR_7_EXP_PT_0_376
    );
  IDE_BASEADR_7_EXP_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN4,
      O => IDE_BASEADR_7_EXP_PT_1_377
    );
  IDE_BASEADR_7_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_IDE_BASEADR_7_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_IDE_BASEADR_7_EXP_tsimrenamed_net_IN1,
      O => IDE_BASEADR_7_EXP_tsimrenamed_net_Q_371
    );
  IDE_BASEADR_7_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_IDE_BASEADR_7_CE_IN0,
      I1 => NlwInverterSignal_IDE_BASEADR_7_CE_IN1,
      I2 => NlwInverterSignal_IDE_BASEADR_7_CE_IN2,
      I3 => NlwInverterSignal_IDE_BASEADR_7_CE_IN3,
      I4 => NlwBufferSignal_IDE_BASEADR_7_CE_IN4,
      I5 => NlwInverterSignal_IDE_BASEADR_7_CE_IN5,
      I6 => NlwBufferSignal_IDE_BASEADR_7_CE_IN6,
      I7 => NlwInverterSignal_IDE_BASEADR_7_CE_IN7,
      I8 => NlwBufferSignal_IDE_BASEADR_7_CE_IN8,
      I9 => NlwInverterSignal_IDE_BASEADR_7_CE_IN9,
      I10 => NlwInverterSignal_IDE_BASEADR_7_CE_IN10,
      I11 => NlwBufferSignal_IDE_BASEADR_7_CE_IN11,
      I12 => NlwBufferSignal_IDE_BASEADR_7_CE_IN12,
      I13 => NlwBufferSignal_IDE_BASEADR_7_CE_IN13,
      I14 => NlwBufferSignal_IDE_BASEADR_7_CE_IN14,
      I15 => NlwBufferSignal_IDE_BASEADR_7_CE_IN15,
      O => IDE_BASEADR_7_CE_373
    );
  IDE_ENABLE_Q : X_BUF
    port map (
      I => IDE_ENABLE_Q_378,
      O => IDE_ENABLE_Q_111
    );
  IDE_ENABLE : X_BUF
    port map (
      I => IDE_ENABLE_Q_378,
      O => IDE_ENABLE_379
    );
  IDE_ENABLE_tsimcreated_prld_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_IDE_ENABLE_tsimcreated_prld_IN0,
      I1 => NlwBufferSignal_IDE_ENABLE_tsimcreated_prld_IN1,
      O => IDE_ENABLE_tsimcreated_prld_Q_380
    );
  IDE_ENABLE_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_ENABLE_REG_IN,
      CE => IDE_ENABLE_CE_382,
      CLK => NlwBufferSignal_IDE_ENABLE_REG_CLK,
      SET => Gnd_210,
      RST => IDE_ENABLE_tsimcreated_prld_Q_380,
      O => IDE_ENABLE_Q_378
    );
  IDE_ENABLE_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_ENABLE_D_IN0,
      I1 => NlwBufferSignal_IDE_ENABLE_D_IN1,
      O => IDE_ENABLE_D_381
    );
  IDE_ENABLE_D1 : X_ZERO
    port map (
      O => IDE_ENABLE_D1_383
    );
  IDE_ENABLE_D2 : X_ONE
    port map (
      O => IDE_ENABLE_D2_384
    );
  IDE_ENABLE_CE : X_AND3
    port map (
      I0 => NlwInverterSignal_IDE_ENABLE_CE_IN0,
      I1 => NlwInverterSignal_IDE_ENABLE_CE_IN1,
      I2 => NlwBufferSignal_IDE_ENABLE_CE_IN2,
      O => IDE_ENABLE_CE_382
    );
  CBACK_S_Q : X_BUF
    port map (
      I => CBACK_S_Q_386,
      O => CBACK_S_Q_113
    );
  CBACK_S : X_BUF
    port map (
      I => CBACK_S_Q_386,
      O => CBACK_S_308
    );
  CBACK_S_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_CBACK_S_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_CBACK_S_tsimcreated_xor_IN1,
      O => CBACK_S_tsimcreated_xor_Q_388
    );
  CBACK_S_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CBACK_S_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_CBACK_S_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CBACK_S_Q_386
    );
  CBACK_S_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CBACK_S_D_IN0,
      I1 => NlwBufferSignal_CBACK_S_D_IN1,
      O => CBACK_S_D_387
    );
  CBACK_S_D1 : X_ZERO
    port map (
      O => CBACK_S_D1_390
    );
  CBACK_S_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_CBACK_S_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CBACK_S_D2_PT_0_IN1,
      O => CBACK_S_D2_PT_0_393
    );
  CBACK_S_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_CBACK_S_D2_PT_1_IN0,
      I1 => NlwBufferSignal_CBACK_S_D2_PT_1_IN1,
      O => CBACK_S_D2_PT_1_395
    );
  CBACK_S_D2_PT_2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CBACK_S_D2_PT_2_IN0,
      I1 => NlwInverterSignal_CBACK_S_D2_PT_2_IN1,
      O => CBACK_S_D2_PT_2_396
    );
  CBACK_S_D2_PT_3 : X_AND3
    port map (
      I0 => NlwInverterSignal_CBACK_S_D2_PT_3_IN0,
      I1 => NlwInverterSignal_CBACK_S_D2_PT_3_IN1,
      I2 => NlwInverterSignal_CBACK_S_D2_PT_3_IN2,
      O => CBACK_S_D2_PT_3_398
    );
  CBACK_S_D2_PT_4 : X_AND8
    port map (
      I0 => NlwInverterSignal_CBACK_S_D2_PT_4_IN0,
      I1 => NlwInverterSignal_CBACK_S_D2_PT_4_IN1,
      I2 => NlwInverterSignal_CBACK_S_D2_PT_4_IN2,
      I3 => NlwInverterSignal_CBACK_S_D2_PT_4_IN3,
      I4 => NlwBufferSignal_CBACK_S_D2_PT_4_IN4,
      I5 => NlwInverterSignal_CBACK_S_D2_PT_4_IN5,
      I6 => NlwBufferSignal_CBACK_S_D2_PT_4_IN6,
      I7 => NlwBufferSignal_CBACK_S_D2_PT_4_IN7,
      O => CBACK_S_D2_PT_4_401
    );
  CBACK_S_D2_PT_5 : X_AND16
    port map (
      I0 => NlwInverterSignal_CBACK_S_D2_PT_5_IN0,
      I1 => NlwInverterSignal_CBACK_S_D2_PT_5_IN1,
      I2 => NlwInverterSignal_CBACK_S_D2_PT_5_IN2,
      I3 => NlwBufferSignal_CBACK_S_D2_PT_5_IN3,
      I4 => NlwBufferSignal_CBACK_S_D2_PT_5_IN4,
      I5 => NlwBufferSignal_CBACK_S_D2_PT_5_IN5,
      I6 => NlwInverterSignal_CBACK_S_D2_PT_5_IN6,
      I7 => NlwBufferSignal_CBACK_S_D2_PT_5_IN7,
      I8 => NlwBufferSignal_CBACK_S_D2_PT_5_IN8,
      I9 => NlwInverterSignal_CBACK_S_D2_PT_5_IN9,
      I10 => NlwBufferSignal_CBACK_S_D2_PT_5_IN10,
      I11 => NlwBufferSignal_CBACK_S_D2_PT_5_IN11,
      I12 => NlwBufferSignal_CBACK_S_D2_PT_5_IN12,
      I13 => NlwBufferSignal_CBACK_S_D2_PT_5_IN13,
      I14 => NlwBufferSignal_CBACK_S_D2_PT_5_IN14,
      I15 => NlwBufferSignal_CBACK_S_D2_PT_5_IN15,
      O => CBACK_S_D2_PT_5_402
    );
  CBACK_S_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_CBACK_S_D2_IN0,
      I1 => NlwBufferSignal_CBACK_S_D2_IN1,
      I2 => NlwBufferSignal_CBACK_S_D2_IN2,
      I3 => NlwBufferSignal_CBACK_S_D2_IN3,
      I4 => NlwBufferSignal_CBACK_S_D2_IN4,
      I5 => NlwBufferSignal_CBACK_S_D2_IN5,
      O => CBACK_S_D2_391
    );
  CBACK_S_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CBACK_S_CLKF_IN0,
      I1 => NlwBufferSignal_CBACK_S_CLKF_IN1,
      O => CBACK_S_CLKF_389
    );
  LATCH_RAM_030_Q : X_BUF
    port map (
      I => LATCH_RAM_030_Q_403,
      O => LATCH_RAM_030_Q_115
    );
  LATCH_RAM_030 : X_BUF
    port map (
      I => LATCH_RAM_030_Q_403,
      O => LATCH_RAM_030_404
    );
  LATCH_RAM_030_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_LATCH_RAM_030_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_LATCH_RAM_030_tsimcreated_xor_IN1,
      O => LATCH_RAM_030_tsimcreated_xor_Q_406
    );
  LATCH_RAM_030_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_LATCH_RAM_030_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_LATCH_RAM_030_REG_CLK,
      SET => FSR_IO_0_21,
      RST => Gnd_210,
      O => LATCH_RAM_030_Q_403
    );
  LATCH_RAM_030_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_LATCH_RAM_030_D_IN0,
      I1 => NlwBufferSignal_LATCH_RAM_030_D_IN1,
      O => LATCH_RAM_030_D_405
    );
  LATCH_RAM_030_D1 : X_ZERO
    port map (
      O => LATCH_RAM_030_D1_408
    );
  LATCH_RAM_030_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_LATCH_RAM_030_D2_PT_0_IN0,
      I1 => NlwBufferSignal_LATCH_RAM_030_D2_PT_0_IN1,
      O => LATCH_RAM_030_D2_PT_0_411
    );
  LATCH_RAM_030_D2_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_LATCH_RAM_030_D2_PT_1_IN0,
      I1 => NlwBufferSignal_LATCH_RAM_030_D2_PT_1_IN1,
      I2 => NlwBufferSignal_LATCH_RAM_030_D2_PT_1_IN2,
      I3 => NlwInverterSignal_LATCH_RAM_030_D2_PT_1_IN3,
      I4 => NlwBufferSignal_LATCH_RAM_030_D2_PT_1_IN4,
      O => LATCH_RAM_030_D2_PT_1_412
    );
  LATCH_RAM_030_D2_PT_2 : X_AND5
    port map (
      I0 => NlwInverterSignal_LATCH_RAM_030_D2_PT_2_IN0,
      I1 => NlwBufferSignal_LATCH_RAM_030_D2_PT_2_IN1,
      I2 => NlwBufferSignal_LATCH_RAM_030_D2_PT_2_IN2,
      I3 => NlwInverterSignal_LATCH_RAM_030_D2_PT_2_IN3,
      I4 => NlwInverterSignal_LATCH_RAM_030_D2_PT_2_IN4,
      O => LATCH_RAM_030_D2_PT_2_413
    );
  LATCH_RAM_030_D2_PT_3 : X_AND6
    port map (
      I0 => NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN0,
      I1 => NlwInverterSignal_LATCH_RAM_030_D2_PT_3_IN1,
      I2 => NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN2,
      I3 => NlwInverterSignal_LATCH_RAM_030_D2_PT_3_IN3,
      I4 => NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN4,
      I5 => NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN5,
      O => LATCH_RAM_030_D2_PT_3_414
    );
  LATCH_RAM_030_D2_PT_4 : X_AND6
    port map (
      I0 => NlwInverterSignal_LATCH_RAM_030_D2_PT_4_IN0,
      I1 => NlwInverterSignal_LATCH_RAM_030_D2_PT_4_IN1,
      I2 => NlwInverterSignal_LATCH_RAM_030_D2_PT_4_IN2,
      I3 => NlwInverterSignal_LATCH_RAM_030_D2_PT_4_IN3,
      I4 => NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN4,
      I5 => NlwInverterSignal_LATCH_RAM_030_D2_PT_4_IN5,
      O => LATCH_RAM_030_D2_PT_4_415
    );
  LATCH_RAM_030_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_LATCH_RAM_030_D2_IN0,
      I1 => NlwBufferSignal_LATCH_RAM_030_D2_IN1,
      I2 => NlwBufferSignal_LATCH_RAM_030_D2_IN2,
      I3 => NlwBufferSignal_LATCH_RAM_030_D2_IN3,
      I4 => NlwBufferSignal_LATCH_RAM_030_D2_IN4,
      O => LATCH_RAM_030_D2_409
    );
  LATCH_RAM_030_CLKF : X_AND2
    port map (
      I0 => NlwInverterSignal_LATCH_RAM_030_CLKF_IN0,
      I1 => NlwInverterSignal_LATCH_RAM_030_CLKF_IN1,
      O => LATCH_RAM_030_CLKF_407
    );
  nDSACK_1_OBUFE : X_BUF
    port map (
      I => nDSACK_1_OBUFE_Q_416,
      O => nDSACK_1_OBUFE_117
    );
  nDSACK_1_OBUFE_EXP : X_BUF
    port map (
      I => nDSACK_1_OBUFE_EXP_tsimrenamed_net_Q_417,
      O => nDSACK_1_OBUFE_EXP_418
    );
  nDSACK_1_OBUFE_OE : X_BUF
    port map (
      I => nDSACK_1_OBUFE_BUFOE_OUT_419,
      O => nDSACK_1_OBUFE_OE_118
    );
  nDSACK_1_OBUFE_BUFOE_OUT : X_INV
    port map (
      I => nDSACK_1_OBUFE_TRST_420,
      O => nDSACK_1_OBUFE_BUFOE_OUT_419
    );
  nDSACK_1_OBUFE_Q : X_BUF
    port map (
      I => nDSACK_1_OBUFE_D_421,
      O => nDSACK_1_OBUFE_Q_416
    );
  nDSACK_1_OBUFE_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_nDSACK_1_OBUFE_D_IN0,
      I1 => NlwBufferSignal_nDSACK_1_OBUFE_D_IN1,
      O => nDSACK_1_OBUFE_D_421
    );
  nDSACK_1_OBUFE_D1 : X_ZERO
    port map (
      O => nDSACK_1_OBUFE_D1_422
    );
  nDSACK_1_OBUFE_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_nDSACK_1_OBUFE_D2_IN0,
      I1 => NlwBufferSignal_nDSACK_1_OBUFE_D2_IN1,
      O => nDSACK_1_OBUFE_D2_423
    );
  nDSACK_1_OBUFE_TRST : X_AND4
    port map (
      I0 => NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN0,
      I1 => NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN1,
      I2 => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN2,
      I3 => NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN3,
      O => nDSACK_1_OBUFE_TRST_420
    );
  nDSACK_1_OBUFE_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_0_IN1,
      O => nDSACK_1_OBUFE_EXP_PT_0_425
    );
  nDSACK_1_OBUFE_EXP_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN5,
      O => nDSACK_1_OBUFE_EXP_PT_1_426
    );
  nDSACK_1_OBUFE_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN1,
      O => nDSACK_1_OBUFE_EXP_tsimrenamed_net_Q_417
    );
  NQ_0_Q : X_BUF
    port map (
      I => NQ_0_Q_427,
      O => NQ(0)
    );
  NQ_0_EXP : X_BUF
    port map (
      I => NQ_0_EXP_tsimrenamed_net_Q_429,
      O => NQ_0_EXP_430
    );
  NQ_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_NQ_0_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_NQ_0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => NQ_0_Q_427
    );
  NQ_0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_NQ_0_D_IN0,
      I1 => NlwBufferSignal_NQ_0_D_IN1,
      O => NQ_0_D_431
    );
  NQ_0_D1 : X_ZERO
    port map (
      O => NQ_0_D1_433
    );
  NQ_0_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_0_D2_PT_0_IN0,
      I1 => NlwBufferSignal_NQ_0_D2_PT_0_IN1,
      O => NQ_0_D2_PT_0_436
    );
  NQ_0_D2_PT_1 : X_AND7
    port map (
      I0 => NlwBufferSignal_NQ_0_D2_PT_1_IN0,
      I1 => NlwInverterSignal_NQ_0_D2_PT_1_IN1,
      I2 => NlwBufferSignal_NQ_0_D2_PT_1_IN2,
      I3 => NlwInverterSignal_NQ_0_D2_PT_1_IN3,
      I4 => NlwBufferSignal_NQ_0_D2_PT_1_IN4,
      I5 => NlwBufferSignal_NQ_0_D2_PT_1_IN5,
      I6 => NlwBufferSignal_NQ_0_D2_PT_1_IN6,
      O => NQ_0_D2_PT_1_440
    );
  NQ_0_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_NQ_0_D2_IN0,
      I1 => NlwBufferSignal_NQ_0_D2_IN1,
      O => NQ_0_D2_434
    );
  NQ_0_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_0_CLKF_IN0,
      I1 => NlwBufferSignal_NQ_0_CLKF_IN1,
      O => NQ_0_CLKF_432
    );
  NQ_0_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_NQ_0_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_NQ_0_EXP_PT_0_IN1,
      O => NQ_0_EXP_PT_0_441
    );
  NQ_0_EXP_PT_1 : X_AND4
    port map (
      I0 => NlwBufferSignal_NQ_0_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_NQ_0_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_NQ_0_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_NQ_0_EXP_PT_1_IN3,
      O => NQ_0_EXP_PT_1_442
    );
  NQ_0_EXP_PT_2 : X_AND4
    port map (
      I0 => NlwBufferSignal_NQ_0_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_NQ_0_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_NQ_0_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_NQ_0_EXP_PT_2_IN3,
      O => NQ_0_EXP_PT_2_443
    );
  NQ_0_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_NQ_0_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_NQ_0_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_NQ_0_EXP_tsimrenamed_net_IN2,
      O => NQ_0_EXP_tsimrenamed_net_Q_429
    );
  NQ_1_Q : X_BUF
    port map (
      I => NQ_1_Q_444,
      O => NQ(1)
    );
  NQ_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_NQ_1_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_NQ_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => NQ_1_Q_444
    );
  NQ_1_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_NQ_1_D_IN0,
      I1 => NlwBufferSignal_NQ_1_D_IN1,
      O => NQ_1_D_445
    );
  NQ_1_D1 : X_ZERO
    port map (
      O => NQ_1_D1_447
    );
  NQ_1_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_1_D2_PT_0_IN0,
      I1 => NlwBufferSignal_NQ_1_D2_PT_0_IN1,
      O => NQ_1_D2_PT_0_450
    );
  NQ_1_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_1_D2_PT_1_IN0,
      I1 => NlwBufferSignal_NQ_1_D2_PT_1_IN1,
      O => NQ_1_D2_PT_1_452
    );
  NQ_1_D2_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_NQ_1_D2_PT_2_IN0,
      I1 => NlwInverterSignal_NQ_1_D2_PT_2_IN1,
      O => NQ_1_D2_PT_2_453
    );
  NQ_1_D2_PT_3 : X_AND2
    port map (
      I0 => NlwInverterSignal_NQ_1_D2_PT_3_IN0,
      I1 => NlwInverterSignal_NQ_1_D2_PT_3_IN1,
      O => NQ_1_D2_PT_3_454
    );
  NQ_1_D2_PT_4 : X_AND2
    port map (
      I0 => NlwInverterSignal_NQ_1_D2_PT_4_IN0,
      I1 => NlwInverterSignal_NQ_1_D2_PT_4_IN1,
      O => NQ_1_D2_PT_4_455
    );
  NQ_1_D2_PT_5 : X_AND2
    port map (
      I0 => NlwInverterSignal_NQ_1_D2_PT_5_IN0,
      I1 => NlwBufferSignal_NQ_1_D2_PT_5_IN1,
      O => NQ_1_D2_PT_5_456
    );
  NQ_1_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_NQ_1_D2_IN0,
      I1 => NlwBufferSignal_NQ_1_D2_IN1,
      I2 => NlwBufferSignal_NQ_1_D2_IN2,
      I3 => NlwBufferSignal_NQ_1_D2_IN3,
      I4 => NlwBufferSignal_NQ_1_D2_IN4,
      I5 => NlwBufferSignal_NQ_1_D2_IN5,
      O => NQ_1_D2_448
    );
  NQ_1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_1_CLKF_IN0,
      I1 => NlwBufferSignal_NQ_1_CLKF_IN1,
      O => NQ_1_CLKF_446
    );
  NQ_2_Q : X_BUF
    port map (
      I => NQ_2_Q_457,
      O => NQ(2)
    );
  NQ_2_EXP : X_BUF
    port map (
      I => NQ_2_EXP_tsimrenamed_net_Q_458,
      O => NQ_2_EXP_459
    );
  NQ_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_NQ_2_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_NQ_2_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => NQ_2_Q_457
    );
  NQ_2_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_NQ_2_D_IN0,
      I1 => NlwBufferSignal_NQ_2_D_IN1,
      O => NQ_2_D_460
    );
  NQ_2_D1 : X_ZERO
    port map (
      O => NQ_2_D1_462
    );
  NQ_2_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_2_D2_PT_0_IN0,
      I1 => NlwBufferSignal_NQ_2_D2_PT_0_IN1,
      O => NQ_2_D2_PT_0_465
    );
  NQ_2_D2_PT_1 : X_AND2
    port map (
      I0 => NlwInverterSignal_NQ_2_D2_PT_1_IN0,
      I1 => NlwInverterSignal_NQ_2_D2_PT_1_IN1,
      O => NQ_2_D2_PT_1_466
    );
  NQ_2_D2_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_NQ_2_D2_PT_2_IN0,
      I1 => NlwInverterSignal_NQ_2_D2_PT_2_IN1,
      O => NQ_2_D2_PT_2_467
    );
  NQ_2_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_NQ_2_D2_IN0,
      I1 => NlwBufferSignal_NQ_2_D2_IN1,
      I2 => NlwBufferSignal_NQ_2_D2_IN2,
      O => NQ_2_D2_463
    );
  NQ_2_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_2_CLKF_IN0,
      I1 => NlwBufferSignal_NQ_2_CLKF_IN1,
      O => NQ_2_CLKF_461
    );
  NQ_2_EXP_PT_0 : X_AND6
    port map (
      I0 => NlwInverterSignal_NQ_2_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_NQ_2_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_NQ_2_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_NQ_2_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_NQ_2_EXP_PT_0_IN4,
      I5 => NlwInverterSignal_NQ_2_EXP_PT_0_IN5,
      O => NQ_2_EXP_PT_0_469
    );
  NQ_2_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwInverterSignal_NQ_2_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_NQ_2_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_NQ_2_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_NQ_2_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_NQ_2_EXP_PT_1_IN4,
      I5 => NlwInverterSignal_NQ_2_EXP_PT_1_IN5,
      I6 => NlwBufferSignal_NQ_2_EXP_PT_1_IN6,
      O => NQ_2_EXP_PT_1_470
    );
  NQ_2_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_NQ_2_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_NQ_2_EXP_tsimrenamed_net_IN1,
      O => NQ_2_EXP_tsimrenamed_net_Q_458
    );
  NQ_3_Q : X_BUF
    port map (
      I => NQ_3_Q_471,
      O => NQ(3)
    );
  NQ_3_EXP : X_BUF
    port map (
      I => NQ_3_EXP_tsimrenamed_net_Q_472,
      O => NQ_3_EXP_473
    );
  NQ_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_NQ_3_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_NQ_3_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => NQ_3_Q_471
    );
  NQ_3_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_NQ_3_D_IN0,
      I1 => NlwBufferSignal_NQ_3_D_IN1,
      O => NQ_3_D_474
    );
  NQ_3_D1 : X_ZERO
    port map (
      O => NQ_3_D1_476
    );
  NQ_3_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_3_D2_PT_0_IN0,
      I1 => NlwBufferSignal_NQ_3_D2_PT_0_IN1,
      O => NQ_3_D2_PT_0_479
    );
  NQ_3_D2_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_NQ_3_D2_PT_1_IN0,
      I1 => NlwBufferSignal_NQ_3_D2_PT_1_IN1,
      I2 => NlwBufferSignal_NQ_3_D2_PT_1_IN2,
      I3 => NlwBufferSignal_NQ_3_D2_PT_1_IN3,
      I4 => NlwBufferSignal_NQ_3_D2_PT_1_IN4,
      O => NQ_3_D2_PT_1_480
    );
  NQ_3_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_NQ_3_D2_IN0,
      I1 => NlwBufferSignal_NQ_3_D2_IN1,
      O => NQ_3_D2_477
    );
  NQ_3_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_NQ_3_CLKF_IN0,
      I1 => NlwBufferSignal_NQ_3_CLKF_IN1,
      O => NQ_3_CLKF_475
    );
  NQ_3_EXP_PT_0 : X_AND6
    port map (
      I0 => NlwInverterSignal_NQ_3_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_NQ_3_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_NQ_3_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_NQ_3_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_NQ_3_EXP_PT_0_IN4,
      I5 => NlwInverterSignal_NQ_3_EXP_PT_0_IN5,
      O => NQ_3_EXP_PT_0_482
    );
  NQ_3_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwInverterSignal_NQ_3_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_NQ_3_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_NQ_3_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_NQ_3_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_NQ_3_EXP_PT_1_IN4,
      I5 => NlwInverterSignal_NQ_3_EXP_PT_1_IN5,
      I6 => NlwBufferSignal_NQ_3_EXP_PT_1_IN6,
      O => NQ_3_EXP_PT_1_483
    );
  NQ_3_EXP_PT_2 : X_AND7
    port map (
      I0 => NlwInverterSignal_NQ_3_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_NQ_3_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_NQ_3_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_NQ_3_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_NQ_3_EXP_PT_2_IN4,
      I5 => NlwInverterSignal_NQ_3_EXP_PT_2_IN5,
      I6 => NlwBufferSignal_NQ_3_EXP_PT_2_IN6,
      O => NQ_3_EXP_PT_2_485
    );
  NQ_3_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_NQ_3_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_NQ_3_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_NQ_3_EXP_tsimrenamed_net_IN2,
      O => NQ_3_EXP_tsimrenamed_net_Q_472
    );
  RQ_0_Q : X_BUF
    port map (
      I => RQ_0_Q_486,
      O => RQ(0)
    );
  RQ_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_0_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_RQ_0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_0_Q_486
    );
  RQ_0_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_RQ_0_D_IN0,
      I1 => NlwBufferSignal_RQ_0_D_IN1,
      O => RQ_0_D_487
    );
  RQ_0_D1 : X_ZERO
    port map (
      O => RQ_0_D1_489
    );
  RQ_0_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_0_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RQ_0_D2_PT_0_IN1,
      O => RQ_0_D2_PT_0_492
    );
  RQ_0_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_0_D2_PT_1_IN0,
      I1 => NlwBufferSignal_RQ_0_D2_PT_1_IN1,
      O => RQ_0_D2_PT_1_494
    );
  RQ_0_D2_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_RQ_0_D2_PT_2_IN0,
      I1 => NlwInverterSignal_RQ_0_D2_PT_2_IN1,
      O => RQ_0_D2_PT_2_495
    );
  RQ_0_D2_PT_3 : X_AND3
    port map (
      I0 => NlwBufferSignal_RQ_0_D2_PT_3_IN0,
      I1 => NlwInverterSignal_RQ_0_D2_PT_3_IN1,
      I2 => NlwBufferSignal_RQ_0_D2_PT_3_IN2,
      O => RQ_0_D2_PT_3_496
    );
  RQ_0_D2_PT_4 : X_AND3
    port map (
      I0 => NlwBufferSignal_RQ_0_D2_PT_4_IN0,
      I1 => NlwInverterSignal_RQ_0_D2_PT_4_IN1,
      I2 => NlwBufferSignal_RQ_0_D2_PT_4_IN2,
      O => RQ_0_D2_PT_4_497
    );
  RQ_0_D2_PT_5 : X_AND3
    port map (
      I0 => NlwBufferSignal_RQ_0_D2_PT_5_IN0,
      I1 => NlwBufferSignal_RQ_0_D2_PT_5_IN1,
      I2 => NlwInverterSignal_RQ_0_D2_PT_5_IN2,
      O => RQ_0_D2_PT_5_499
    );
  RQ_0_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_RQ_0_D2_IN0,
      I1 => NlwBufferSignal_RQ_0_D2_IN1,
      I2 => NlwBufferSignal_RQ_0_D2_IN2,
      I3 => NlwBufferSignal_RQ_0_D2_IN3,
      I4 => NlwBufferSignal_RQ_0_D2_IN4,
      I5 => NlwBufferSignal_RQ_0_D2_IN5,
      O => RQ_0_D2_490
    );
  RQ_0_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_0_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_0_CLKF_IN1,
      O => RQ_0_CLKF_488
    );
  RQ_1_Q : X_BUF
    port map (
      I => RQ_1_Q_500,
      O => RQ(1)
    );
  RQ_1_EXP : X_BUF
    port map (
      I => RQ_1_EXP_tsimrenamed_net_Q_501,
      O => RQ_1_EXP_243
    );
  RQ_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_1_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_RQ_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_1_Q_500
    );
  RQ_1_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_RQ_1_D_IN0,
      I1 => NlwBufferSignal_RQ_1_D_IN1,
      O => RQ_1_D_502
    );
  RQ_1_D1 : X_ZERO
    port map (
      O => RQ_1_D1_504
    );
  RQ_1_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_1_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RQ_1_D2_PT_0_IN1,
      O => RQ_1_D2_PT_0_507
    );
  RQ_1_D2_PT_1 : X_AND2
    port map (
      I0 => NlwInverterSignal_RQ_1_D2_PT_1_IN0,
      I1 => NlwInverterSignal_RQ_1_D2_PT_1_IN1,
      O => RQ_1_D2_PT_1_508
    );
  RQ_1_D2_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_RQ_1_D2_PT_2_IN0,
      I1 => NlwInverterSignal_RQ_1_D2_PT_2_IN1,
      O => RQ_1_D2_PT_2_509
    );
  RQ_1_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_RQ_1_D2_IN0,
      I1 => NlwBufferSignal_RQ_1_D2_IN1,
      I2 => NlwBufferSignal_RQ_1_D2_IN2,
      O => RQ_1_D2_505
    );
  RQ_1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_1_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_1_CLKF_IN1,
      O => RQ_1_CLKF_503
    );
  RQ_1_EXP_PT_0 : X_AND4
    port map (
      I0 => NlwBufferSignal_RQ_1_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_RQ_1_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_RQ_1_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_RQ_1_EXP_PT_0_IN3,
      O => RQ_1_EXP_PT_0_510
    );
  RQ_1_EXP_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_RQ_1_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_RQ_1_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_RQ_1_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_RQ_1_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_RQ_1_EXP_PT_1_IN4,
      O => RQ_1_EXP_PT_1_511
    );
  RQ_1_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_RQ_1_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_RQ_1_EXP_tsimrenamed_net_IN1,
      O => RQ_1_EXP_tsimrenamed_net_Q_501
    );
  RQ_3_Q : X_BUF
    port map (
      I => RQ_3_Q_512,
      O => RQ(3)
    );
  RQ_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_3_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_RQ_3_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_3_Q_512
    );
  RQ_3_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_RQ_3_D_IN0,
      I1 => NlwBufferSignal_RQ_3_D_IN1,
      O => RQ_3_D_513
    );
  RQ_3_D1 : X_ZERO
    port map (
      O => RQ_3_D1_515
    );
  RQ_3_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_3_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RQ_3_D2_PT_0_IN1,
      O => RQ_3_D2_PT_0_518
    );
  RQ_3_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_3_D2_PT_1_IN0,
      I1 => NlwBufferSignal_RQ_3_D2_PT_1_IN1,
      O => RQ_3_D2_PT_1_520
    );
  RQ_3_D2_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_RQ_3_D2_PT_2_IN0,
      I1 => NlwInverterSignal_RQ_3_D2_PT_2_IN1,
      O => RQ_3_D2_PT_2_521
    );
  RQ_3_D2_PT_3 : X_AND2
    port map (
      I0 => NlwInverterSignal_RQ_3_D2_PT_3_IN0,
      I1 => NlwInverterSignal_RQ_3_D2_PT_3_IN1,
      O => RQ_3_D2_PT_3_522
    );
  RQ_3_D2_PT_4 : X_AND2
    port map (
      I0 => NlwInverterSignal_RQ_3_D2_PT_4_IN0,
      I1 => NlwInverterSignal_RQ_3_D2_PT_4_IN1,
      O => RQ_3_D2_PT_4_523
    );
  RQ_3_D2_PT_5 : X_AND2
    port map (
      I0 => NlwInverterSignal_RQ_3_D2_PT_5_IN0,
      I1 => NlwInverterSignal_RQ_3_D2_PT_5_IN1,
      O => RQ_3_D2_PT_5_524
    );
  RQ_3_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_RQ_3_D2_IN0,
      I1 => NlwBufferSignal_RQ_3_D2_IN1,
      I2 => NlwBufferSignal_RQ_3_D2_IN2,
      I3 => NlwBufferSignal_RQ_3_D2_IN3,
      I4 => NlwBufferSignal_RQ_3_D2_IN4,
      I5 => NlwBufferSignal_RQ_3_D2_IN5,
      O => RQ_3_D2_516
    );
  RQ_3_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_3_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_3_CLKF_IN1,
      O => RQ_3_CLKF_514
    );
  RQ_5_Q : X_BUF
    port map (
      I => RQ_5_Q_525,
      O => RQ(5)
    );
  RQ_5_EXP : X_BUF
    port map (
      I => RQ_5_EXP_tsimrenamed_net_Q_527,
      O => RQ_5_EXP_528
    );
  RQ_5_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_5_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_RQ_5_tsimcreated_xor_IN1,
      O => RQ_5_tsimcreated_xor_Q_530
    );
  RQ_5_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_5_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_RQ_5_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_5_Q_525
    );
  RQ_5_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_5_D_IN0,
      I1 => NlwBufferSignal_RQ_5_D_IN1,
      O => RQ_5_D_529
    );
  RQ_5_D1 : X_ZERO
    port map (
      O => RQ_5_D1_532
    );
  RQ_5_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_5_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RQ_5_D2_PT_0_IN1,
      O => RQ_5_D2_PT_0_535
    );
  RQ_5_D2_PT_1 : X_AND8
    port map (
      I0 => NlwBufferSignal_RQ_5_D2_PT_1_IN0,
      I1 => NlwBufferSignal_RQ_5_D2_PT_1_IN1,
      I2 => NlwBufferSignal_RQ_5_D2_PT_1_IN2,
      I3 => NlwBufferSignal_RQ_5_D2_PT_1_IN3,
      I4 => NlwInverterSignal_RQ_5_D2_PT_1_IN4,
      I5 => NlwBufferSignal_RQ_5_D2_PT_1_IN5,
      I6 => NlwInverterSignal_RQ_5_D2_PT_1_IN6,
      I7 => NlwBufferSignal_RQ_5_D2_PT_1_IN7,
      O => RQ_5_D2_PT_1_537
    );
  RQ_5_D2_PT_2 : X_AND8
    port map (
      I0 => NlwBufferSignal_RQ_5_D2_PT_2_IN0,
      I1 => NlwBufferSignal_RQ_5_D2_PT_2_IN1,
      I2 => NlwBufferSignal_RQ_5_D2_PT_2_IN2,
      I3 => NlwBufferSignal_RQ_5_D2_PT_2_IN3,
      I4 => NlwBufferSignal_RQ_5_D2_PT_2_IN4,
      I5 => NlwBufferSignal_RQ_5_D2_PT_2_IN5,
      I6 => NlwInverterSignal_RQ_5_D2_PT_2_IN6,
      I7 => NlwBufferSignal_RQ_5_D2_PT_2_IN7,
      O => RQ_5_D2_PT_2_538
    );
  RQ_5_D2_PT_3 : X_AND16
    port map (
      I0 => NlwBufferSignal_RQ_5_D2_PT_3_IN0,
      I1 => NlwBufferSignal_RQ_5_D2_PT_3_IN1,
      I2 => NlwBufferSignal_RQ_5_D2_PT_3_IN2,
      I3 => NlwBufferSignal_RQ_5_D2_PT_3_IN3,
      I4 => NlwBufferSignal_RQ_5_D2_PT_3_IN4,
      I5 => NlwInverterSignal_RQ_5_D2_PT_3_IN5,
      I6 => NlwBufferSignal_RQ_5_D2_PT_3_IN6,
      I7 => NlwInverterSignal_RQ_5_D2_PT_3_IN7,
      I8 => NlwBufferSignal_RQ_5_D2_PT_3_IN8,
      I9 => NlwBufferSignal_RQ_5_D2_PT_3_IN9,
      I10 => NlwBufferSignal_RQ_5_D2_PT_3_IN10,
      I11 => NlwBufferSignal_RQ_5_D2_PT_3_IN11,
      I12 => NlwBufferSignal_RQ_5_D2_PT_3_IN12,
      I13 => NlwBufferSignal_RQ_5_D2_PT_3_IN13,
      I14 => NlwBufferSignal_RQ_5_D2_PT_3_IN14,
      I15 => NlwBufferSignal_RQ_5_D2_PT_3_IN15,
      O => RQ_5_D2_PT_3_539
    );
  RQ_5_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_RQ_5_D2_IN0,
      I1 => NlwBufferSignal_RQ_5_D2_IN1,
      I2 => NlwBufferSignal_RQ_5_D2_IN2,
      I3 => NlwBufferSignal_RQ_5_D2_IN3,
      O => RQ_5_D2_533
    );
  RQ_5_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_5_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_5_CLKF_IN1,
      O => RQ_5_CLKF_531
    );
  RQ_5_EXP_tsimrenamed_net_Q : X_AND8
    port map (
      I0 => NlwInverterSignal_RQ_5_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN5,
      I6 => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN6,
      I7 => NlwInverterSignal_RQ_5_EXP_tsimrenamed_net_IN7,
      O => RQ_5_EXP_tsimrenamed_net_Q_527
    );
  RQ_2_Q : X_BUF
    port map (
      I => RQ_2_Q_540,
      O => RQ(2)
    );
  RQ_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_2_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_RQ_2_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_2_Q_540
    );
  RQ_2_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_RQ_2_D_IN0,
      I1 => NlwBufferSignal_RQ_2_D_IN1,
      O => RQ_2_D_541
    );
  RQ_2_D1 : X_ZERO
    port map (
      O => RQ_2_D1_543
    );
  RQ_2_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_2_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RQ_2_D2_PT_0_IN1,
      O => RQ_2_D2_PT_0_545
    );
  RQ_2_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_2_D2_PT_1_IN0,
      I1 => NlwBufferSignal_RQ_2_D2_PT_1_IN1,
      O => RQ_2_D2_PT_1_547
    );
  RQ_2_D2_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_RQ_2_D2_PT_2_IN0,
      I1 => NlwInverterSignal_RQ_2_D2_PT_2_IN1,
      O => RQ_2_D2_PT_2_548
    );
  RQ_2_D2_PT_3 : X_AND2
    port map (
      I0 => NlwInverterSignal_RQ_2_D2_PT_3_IN0,
      I1 => NlwInverterSignal_RQ_2_D2_PT_3_IN1,
      O => RQ_2_D2_PT_3_549
    );
  RQ_2_D2_PT_4 : X_AND2
    port map (
      I0 => NlwInverterSignal_RQ_2_D2_PT_4_IN0,
      I1 => NlwInverterSignal_RQ_2_D2_PT_4_IN1,
      O => RQ_2_D2_PT_4_550
    );
  RQ_2_D2_PT_5 : X_AND4
    port map (
      I0 => NlwBufferSignal_RQ_2_D2_PT_5_IN0,
      I1 => NlwBufferSignal_RQ_2_D2_PT_5_IN1,
      I2 => NlwBufferSignal_RQ_2_D2_PT_5_IN2,
      I3 => NlwInverterSignal_RQ_2_D2_PT_5_IN3,
      O => RQ_2_D2_PT_5_551
    );
  RQ_2_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_RQ_2_D2_IN0,
      I1 => NlwBufferSignal_RQ_2_D2_IN1,
      I2 => NlwBufferSignal_RQ_2_D2_IN2,
      I3 => NlwBufferSignal_RQ_2_D2_IN3,
      I4 => NlwBufferSignal_RQ_2_D2_IN4,
      I5 => NlwBufferSignal_RQ_2_D2_IN5,
      O => RQ_2_D2_544
    );
  RQ_2_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_2_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_2_CLKF_IN1,
      O => RQ_2_CLKF_542
    );
  RQ_4_Q : X_BUF
    port map (
      I => RQ_4_Q_552,
      O => RQ(4)
    );
  RQ_4_EXP : X_BUF
    port map (
      I => RQ_4_EXP_tsimrenamed_net_Q_553,
      O => RQ_4_EXP_517
    );
  RQ_4_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_4_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_RQ_4_tsimcreated_xor_IN1,
      O => RQ_4_tsimcreated_xor_Q_555
    );
  RQ_4_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_4_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_RQ_4_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_4_Q_552
    );
  RQ_4_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_4_D_IN0,
      I1 => NlwBufferSignal_RQ_4_D_IN1,
      O => RQ_4_D_554
    );
  RQ_4_D1 : X_ZERO
    port map (
      O => RQ_4_D1_557
    );
  RQ_4_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_4_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RQ_4_D2_PT_0_IN1,
      O => RQ_4_D2_PT_0_560
    );
  RQ_4_D2_PT_1 : X_AND7
    port map (
      I0 => NlwBufferSignal_RQ_4_D2_PT_1_IN0,
      I1 => NlwBufferSignal_RQ_4_D2_PT_1_IN1,
      I2 => NlwBufferSignal_RQ_4_D2_PT_1_IN2,
      I3 => NlwInverterSignal_RQ_4_D2_PT_1_IN3,
      I4 => NlwBufferSignal_RQ_4_D2_PT_1_IN4,
      I5 => NlwBufferSignal_RQ_4_D2_PT_1_IN5,
      I6 => NlwBufferSignal_RQ_4_D2_PT_1_IN6,
      O => RQ_4_D2_PT_1_561
    );
  RQ_4_D2_PT_2 : X_AND7
    port map (
      I0 => NlwBufferSignal_RQ_4_D2_PT_2_IN0,
      I1 => NlwBufferSignal_RQ_4_D2_PT_2_IN1,
      I2 => NlwBufferSignal_RQ_4_D2_PT_2_IN2,
      I3 => NlwBufferSignal_RQ_4_D2_PT_2_IN3,
      I4 => NlwBufferSignal_RQ_4_D2_PT_2_IN4,
      I5 => NlwInverterSignal_RQ_4_D2_PT_2_IN5,
      I6 => NlwBufferSignal_RQ_4_D2_PT_2_IN6,
      O => RQ_4_D2_PT_2_562
    );
  RQ_4_D2_PT_3 : X_AND7
    port map (
      I0 => NlwBufferSignal_RQ_4_D2_PT_3_IN0,
      I1 => NlwBufferSignal_RQ_4_D2_PT_3_IN1,
      I2 => NlwBufferSignal_RQ_4_D2_PT_3_IN2,
      I3 => NlwBufferSignal_RQ_4_D2_PT_3_IN3,
      I4 => NlwBufferSignal_RQ_4_D2_PT_3_IN4,
      I5 => NlwBufferSignal_RQ_4_D2_PT_3_IN5,
      I6 => NlwInverterSignal_RQ_4_D2_PT_3_IN6,
      O => RQ_4_D2_PT_3_564
    );
  RQ_4_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_RQ_4_D2_IN0,
      I1 => NlwBufferSignal_RQ_4_D2_IN1,
      I2 => NlwBufferSignal_RQ_4_D2_IN2,
      I3 => NlwBufferSignal_RQ_4_D2_IN3,
      O => RQ_4_D2_558
    );
  RQ_4_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_4_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_4_CLKF_IN1,
      O => RQ_4_CLKF_556
    );
  RQ_4_EXP_tsimrenamed_net_Q : X_AND4
    port map (
      I0 => NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN2,
      I3 => NlwInverterSignal_RQ_4_EXP_tsimrenamed_net_IN3,
      O => RQ_4_EXP_tsimrenamed_net_Q_553
    );
  RQ_6_Q : X_BUF
    port map (
      I => RQ_6_Q_565,
      O => RQ(6)
    );
  RQ_6_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_6_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_RQ_6_tsimcreated_xor_IN1,
      O => RQ_6_tsimcreated_xor_Q_567
    );
  RQ_6_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_6_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_RQ_6_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_6_Q_565
    );
  RQ_6_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_6_D_IN0,
      I1 => NlwBufferSignal_RQ_6_D_IN1,
      O => RQ_6_D_566
    );
  RQ_6_D1 : X_ZERO
    port map (
      O => RQ_6_D1_569
    );
  RQ_6_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_6_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RQ_6_D2_PT_0_IN1,
      O => RQ_6_D2_PT_0_572
    );
  RQ_6_D2_PT_1 : X_AND16
    port map (
      I0 => NlwBufferSignal_RQ_6_D2_PT_1_IN0,
      I1 => NlwBufferSignal_RQ_6_D2_PT_1_IN1,
      I2 => NlwBufferSignal_RQ_6_D2_PT_1_IN2,
      I3 => NlwInverterSignal_RQ_6_D2_PT_1_IN3,
      I4 => NlwBufferSignal_RQ_6_D2_PT_1_IN4,
      I5 => NlwBufferSignal_RQ_6_D2_PT_1_IN5,
      I6 => NlwBufferSignal_RQ_6_D2_PT_1_IN6,
      I7 => NlwBufferSignal_RQ_6_D2_PT_1_IN7,
      I8 => NlwBufferSignal_RQ_6_D2_PT_1_IN8,
      I9 => NlwBufferSignal_RQ_6_D2_PT_1_IN9,
      I10 => NlwBufferSignal_RQ_6_D2_PT_1_IN10,
      I11 => NlwBufferSignal_RQ_6_D2_PT_1_IN11,
      I12 => NlwBufferSignal_RQ_6_D2_PT_1_IN12,
      I13 => NlwBufferSignal_RQ_6_D2_PT_1_IN13,
      I14 => NlwBufferSignal_RQ_6_D2_PT_1_IN14,
      I15 => NlwBufferSignal_RQ_6_D2_PT_1_IN15,
      O => RQ_6_D2_PT_1_573
    );
  RQ_6_D2_PT_2 : X_AND16
    port map (
      I0 => NlwBufferSignal_RQ_6_D2_PT_2_IN0,
      I1 => NlwBufferSignal_RQ_6_D2_PT_2_IN1,
      I2 => NlwBufferSignal_RQ_6_D2_PT_2_IN2,
      I3 => NlwBufferSignal_RQ_6_D2_PT_2_IN3,
      I4 => NlwInverterSignal_RQ_6_D2_PT_2_IN4,
      I5 => NlwBufferSignal_RQ_6_D2_PT_2_IN5,
      I6 => NlwBufferSignal_RQ_6_D2_PT_2_IN6,
      I7 => NlwBufferSignal_RQ_6_D2_PT_2_IN7,
      I8 => NlwInverterSignal_RQ_6_D2_PT_2_IN8,
      I9 => NlwBufferSignal_RQ_6_D2_PT_2_IN9,
      I10 => NlwBufferSignal_RQ_6_D2_PT_2_IN10,
      I11 => NlwBufferSignal_RQ_6_D2_PT_2_IN11,
      I12 => NlwBufferSignal_RQ_6_D2_PT_2_IN12,
      I13 => NlwBufferSignal_RQ_6_D2_PT_2_IN13,
      I14 => NlwBufferSignal_RQ_6_D2_PT_2_IN14,
      I15 => NlwBufferSignal_RQ_6_D2_PT_2_IN15,
      O => RQ_6_D2_PT_2_574
    );
  RQ_6_D2_PT_3 : X_AND16
    port map (
      I0 => NlwBufferSignal_RQ_6_D2_PT_3_IN0,
      I1 => NlwBufferSignal_RQ_6_D2_PT_3_IN1,
      I2 => NlwBufferSignal_RQ_6_D2_PT_3_IN2,
      I3 => NlwBufferSignal_RQ_6_D2_PT_3_IN3,
      I4 => NlwBufferSignal_RQ_6_D2_PT_3_IN4,
      I5 => NlwBufferSignal_RQ_6_D2_PT_3_IN5,
      I6 => NlwBufferSignal_RQ_6_D2_PT_3_IN6,
      I7 => NlwBufferSignal_RQ_6_D2_PT_3_IN7,
      I8 => NlwInverterSignal_RQ_6_D2_PT_3_IN8,
      I9 => NlwBufferSignal_RQ_6_D2_PT_3_IN9,
      I10 => NlwBufferSignal_RQ_6_D2_PT_3_IN10,
      I11 => NlwBufferSignal_RQ_6_D2_PT_3_IN11,
      I12 => NlwBufferSignal_RQ_6_D2_PT_3_IN12,
      I13 => NlwBufferSignal_RQ_6_D2_PT_3_IN13,
      I14 => NlwBufferSignal_RQ_6_D2_PT_3_IN14,
      I15 => NlwBufferSignal_RQ_6_D2_PT_3_IN15,
      O => RQ_6_D2_PT_3_575
    );
  RQ_6_D2_PT_4 : X_AND16
    port map (
      I0 => NlwBufferSignal_RQ_6_D2_PT_4_IN0,
      I1 => NlwBufferSignal_RQ_6_D2_PT_4_IN1,
      I2 => NlwBufferSignal_RQ_6_D2_PT_4_IN2,
      I3 => NlwBufferSignal_RQ_6_D2_PT_4_IN3,
      I4 => NlwBufferSignal_RQ_6_D2_PT_4_IN4,
      I5 => NlwInverterSignal_RQ_6_D2_PT_4_IN5,
      I6 => NlwBufferSignal_RQ_6_D2_PT_4_IN6,
      I7 => NlwBufferSignal_RQ_6_D2_PT_4_IN7,
      I8 => NlwBufferSignal_RQ_6_D2_PT_4_IN8,
      I9 => NlwInverterSignal_RQ_6_D2_PT_4_IN9,
      I10 => NlwBufferSignal_RQ_6_D2_PT_4_IN10,
      I11 => NlwBufferSignal_RQ_6_D2_PT_4_IN11,
      I12 => NlwBufferSignal_RQ_6_D2_PT_4_IN12,
      I13 => NlwBufferSignal_RQ_6_D2_PT_4_IN13,
      I14 => NlwBufferSignal_RQ_6_D2_PT_4_IN14,
      I15 => NlwBufferSignal_RQ_6_D2_PT_4_IN15,
      O => RQ_6_D2_PT_4_576
    );
  RQ_6_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_RQ_6_D2_IN0,
      I1 => NlwBufferSignal_RQ_6_D2_IN1,
      I2 => NlwBufferSignal_RQ_6_D2_IN2,
      I3 => NlwBufferSignal_RQ_6_D2_IN3,
      I4 => NlwBufferSignal_RQ_6_D2_IN4,
      O => RQ_6_D2_570
    );
  RQ_6_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_6_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_6_CLKF_IN1,
      O => RQ_6_CLKF_568
    );
  burst_counter_0_Q : X_BUF
    port map (
      I => burst_counter_0_Q_577,
      O => burst_counter(0)
    );
  burst_counter_0_EXP : X_BUF
    port map (
      I => burst_counter_0_EXP_tsimrenamed_net_Q_578,
      O => burst_counter_0_EXP_491
    );
  burst_counter_0_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_burst_counter_0_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_burst_counter_0_tsimcreated_xor_IN1,
      O => burst_counter_0_tsimcreated_xor_Q_580
    );
  burst_counter_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_burst_counter_0_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_burst_counter_0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => burst_counter_0_Q_577
    );
  burst_counter_0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_burst_counter_0_D_IN0,
      I1 => NlwBufferSignal_burst_counter_0_D_IN1,
      O => burst_counter_0_D_579
    );
  burst_counter_0_D1 : X_ZERO
    port map (
      O => burst_counter_0_D1_582
    );
  burst_counter_0_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_burst_counter_0_D2_PT_0_IN0,
      I1 => NlwBufferSignal_burst_counter_0_D2_PT_0_IN1,
      O => burst_counter_0_D2_PT_0_585
    );
  burst_counter_0_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_burst_counter_0_D2_PT_1_IN0,
      I1 => NlwInverterSignal_burst_counter_0_D2_PT_1_IN1,
      O => burst_counter_0_D2_PT_1_586
    );
  burst_counter_0_D2_PT_2 : X_AND3
    port map (
      I0 => NlwInverterSignal_burst_counter_0_D2_PT_2_IN0,
      I1 => NlwInverterSignal_burst_counter_0_D2_PT_2_IN1,
      I2 => NlwInverterSignal_burst_counter_0_D2_PT_2_IN2,
      O => burst_counter_0_D2_PT_2_587
    );
  burst_counter_0_D2_PT_3 : X_AND6
    port map (
      I0 => NlwInverterSignal_burst_counter_0_D2_PT_3_IN0,
      I1 => NlwInverterSignal_burst_counter_0_D2_PT_3_IN1,
      I2 => NlwInverterSignal_burst_counter_0_D2_PT_3_IN2,
      I3 => NlwInverterSignal_burst_counter_0_D2_PT_3_IN3,
      I4 => NlwBufferSignal_burst_counter_0_D2_PT_3_IN4,
      I5 => NlwInverterSignal_burst_counter_0_D2_PT_3_IN5,
      O => burst_counter_0_D2_PT_3_588
    );
  burst_counter_0_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_burst_counter_0_D2_IN0,
      I1 => NlwBufferSignal_burst_counter_0_D2_IN1,
      I2 => NlwBufferSignal_burst_counter_0_D2_IN2,
      I3 => NlwBufferSignal_burst_counter_0_D2_IN3,
      O => burst_counter_0_D2_583
    );
  burst_counter_0_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_burst_counter_0_CLKF_IN0,
      I1 => NlwBufferSignal_burst_counter_0_CLKF_IN1,
      O => burst_counter_0_CLKF_581
    );
  burst_counter_0_EXP_tsimrenamed_net_Q : X_AND4
    port map (
      I0 => NlwInverterSignal_burst_counter_0_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_burst_counter_0_EXP_tsimrenamed_net_IN1,
      I2 => NlwInverterSignal_burst_counter_0_EXP_tsimrenamed_net_IN2,
      I3 => NlwInverterSignal_burst_counter_0_EXP_tsimrenamed_net_IN3,
      O => burst_counter_0_EXP_tsimrenamed_net_Q_578
    );
  RQ_7_Q : X_BUF
    port map (
      I => RQ_7_Q_589,
      O => RQ(7)
    );
  RQ_7_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_7_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_RQ_7_tsimcreated_xor_IN1,
      O => RQ_7_tsimcreated_xor_Q_591
    );
  RQ_7_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RQ_7_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_RQ_7_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RQ_7_Q_589
    );
  RQ_7_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_RQ_7_D_IN0,
      I1 => NlwBufferSignal_RQ_7_D_IN1,
      O => RQ_7_D_590
    );
  RQ_7_D1 : X_ZERO
    port map (
      O => RQ_7_D1_593
    );
  RQ_7_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_7_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RQ_7_D2_PT_0_IN1,
      O => RQ_7_D2_PT_0_596
    );
  RQ_7_D2_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_RQ_7_D2_PT_1_IN0,
      I1 => NlwBufferSignal_RQ_7_D2_PT_1_IN1,
      I2 => NlwBufferSignal_RQ_7_D2_PT_1_IN2,
      I3 => NlwBufferSignal_RQ_7_D2_PT_1_IN3,
      I4 => NlwInverterSignal_RQ_7_D2_PT_1_IN4,
      O => RQ_7_D2_PT_1_597
    );
  RQ_7_D2_PT_2 : X_AND5
    port map (
      I0 => NlwInverterSignal_RQ_7_D2_PT_2_IN0,
      I1 => NlwBufferSignal_RQ_7_D2_PT_2_IN1,
      I2 => NlwBufferSignal_RQ_7_D2_PT_2_IN2,
      I3 => NlwInverterSignal_RQ_7_D2_PT_2_IN3,
      I4 => NlwInverterSignal_RQ_7_D2_PT_2_IN4,
      O => RQ_7_D2_PT_2_598
    );
  RQ_7_D2_PT_3 : X_AND16
    port map (
      I0 => NlwBufferSignal_RQ_7_D2_PT_3_IN0,
      I1 => NlwBufferSignal_RQ_7_D2_PT_3_IN1,
      I2 => NlwBufferSignal_RQ_7_D2_PT_3_IN2,
      I3 => NlwInverterSignal_RQ_7_D2_PT_3_IN3,
      I4 => NlwBufferSignal_RQ_7_D2_PT_3_IN4,
      I5 => NlwInverterSignal_RQ_7_D2_PT_3_IN5,
      I6 => NlwBufferSignal_RQ_7_D2_PT_3_IN6,
      I7 => NlwBufferSignal_RQ_7_D2_PT_3_IN7,
      I8 => NlwBufferSignal_RQ_7_D2_PT_3_IN8,
      I9 => NlwBufferSignal_RQ_7_D2_PT_3_IN9,
      I10 => NlwBufferSignal_RQ_7_D2_PT_3_IN10,
      I11 => NlwBufferSignal_RQ_7_D2_PT_3_IN11,
      I12 => NlwBufferSignal_RQ_7_D2_PT_3_IN12,
      I13 => NlwBufferSignal_RQ_7_D2_PT_3_IN13,
      I14 => NlwBufferSignal_RQ_7_D2_PT_3_IN14,
      I15 => NlwBufferSignal_RQ_7_D2_PT_3_IN15,
      O => RQ_7_D2_PT_3_599
    );
  RQ_7_D2_PT_4 : X_AND16
    port map (
      I0 => NlwBufferSignal_RQ_7_D2_PT_4_IN0,
      I1 => NlwBufferSignal_RQ_7_D2_PT_4_IN1,
      I2 => NlwBufferSignal_RQ_7_D2_PT_4_IN2,
      I3 => NlwInverterSignal_RQ_7_D2_PT_4_IN3,
      I4 => NlwBufferSignal_RQ_7_D2_PT_4_IN4,
      I5 => NlwBufferSignal_RQ_7_D2_PT_4_IN5,
      I6 => NlwBufferSignal_RQ_7_D2_PT_4_IN6,
      I7 => NlwBufferSignal_RQ_7_D2_PT_4_IN7,
      I8 => NlwBufferSignal_RQ_7_D2_PT_4_IN8,
      I9 => NlwBufferSignal_RQ_7_D2_PT_4_IN9,
      I10 => NlwBufferSignal_RQ_7_D2_PT_4_IN10,
      I11 => NlwBufferSignal_RQ_7_D2_PT_4_IN11,
      I12 => NlwBufferSignal_RQ_7_D2_PT_4_IN12,
      I13 => NlwBufferSignal_RQ_7_D2_PT_4_IN13,
      I14 => NlwBufferSignal_RQ_7_D2_PT_4_IN14,
      I15 => NlwBufferSignal_RQ_7_D2_PT_4_IN15,
      O => RQ_7_D2_PT_4_600
    );
  RQ_7_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_RQ_7_D2_IN0,
      I1 => NlwBufferSignal_RQ_7_D2_IN1,
      I2 => NlwBufferSignal_RQ_7_D2_IN2,
      I3 => NlwBufferSignal_RQ_7_D2_IN3,
      I4 => NlwBufferSignal_RQ_7_D2_IN4,
      O => RQ_7_D2_594
    );
  RQ_7_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RQ_7_CLKF_IN0,
      I1 => NlwBufferSignal_RQ_7_CLKF_IN1,
      O => RQ_7_CLKF_592
    );
  burst_counter_1_Q : X_BUF
    port map (
      I => burst_counter_1_Q_601,
      O => burst_counter(1)
    );
  burst_counter_1_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_burst_counter_1_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_burst_counter_1_tsimcreated_xor_IN1,
      O => burst_counter_1_tsimcreated_xor_Q_603
    );
  burst_counter_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_burst_counter_1_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_burst_counter_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => burst_counter_1_Q_601
    );
  burst_counter_1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_burst_counter_1_D_IN0,
      I1 => NlwBufferSignal_burst_counter_1_D_IN1,
      O => burst_counter_1_D_602
    );
  burst_counter_1_D1 : X_ZERO
    port map (
      O => burst_counter_1_D1_605
    );
  burst_counter_1_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_burst_counter_1_D2_PT_0_IN0,
      I1 => NlwBufferSignal_burst_counter_1_D2_PT_0_IN1,
      O => burst_counter_1_D2_PT_0_608
    );
  burst_counter_1_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_burst_counter_1_D2_PT_1_IN0,
      I1 => NlwInverterSignal_burst_counter_1_D2_PT_1_IN1,
      O => burst_counter_1_D2_PT_1_609
    );
  burst_counter_1_D2_PT_2 : X_AND3
    port map (
      I0 => NlwInverterSignal_burst_counter_1_D2_PT_2_IN0,
      I1 => NlwInverterSignal_burst_counter_1_D2_PT_2_IN1,
      I2 => NlwInverterSignal_burst_counter_1_D2_PT_2_IN2,
      O => burst_counter_1_D2_PT_2_610
    );
  burst_counter_1_D2_PT_3 : X_AND7
    port map (
      I0 => NlwInverterSignal_burst_counter_1_D2_PT_3_IN0,
      I1 => NlwInverterSignal_burst_counter_1_D2_PT_3_IN1,
      I2 => NlwInverterSignal_burst_counter_1_D2_PT_3_IN2,
      I3 => NlwInverterSignal_burst_counter_1_D2_PT_3_IN3,
      I4 => NlwBufferSignal_burst_counter_1_D2_PT_3_IN4,
      I5 => NlwBufferSignal_burst_counter_1_D2_PT_3_IN5,
      I6 => NlwInverterSignal_burst_counter_1_D2_PT_3_IN6,
      O => burst_counter_1_D2_PT_3_611
    );
  burst_counter_1_D2_PT_4 : X_AND16
    port map (
      I0 => NlwInverterSignal_burst_counter_1_D2_PT_4_IN0,
      I1 => NlwBufferSignal_burst_counter_1_D2_PT_4_IN1,
      I2 => NlwInverterSignal_burst_counter_1_D2_PT_4_IN2,
      I3 => NlwBufferSignal_burst_counter_1_D2_PT_4_IN3,
      I4 => NlwBufferSignal_burst_counter_1_D2_PT_4_IN4,
      I5 => NlwInverterSignal_burst_counter_1_D2_PT_4_IN5,
      I6 => NlwBufferSignal_burst_counter_1_D2_PT_4_IN6,
      I7 => NlwInverterSignal_burst_counter_1_D2_PT_4_IN7,
      I8 => NlwInverterSignal_burst_counter_1_D2_PT_4_IN8,
      I9 => NlwBufferSignal_burst_counter_1_D2_PT_4_IN9,
      I10 => NlwBufferSignal_burst_counter_1_D2_PT_4_IN10,
      I11 => NlwBufferSignal_burst_counter_1_D2_PT_4_IN11,
      I12 => NlwBufferSignal_burst_counter_1_D2_PT_4_IN12,
      I13 => NlwBufferSignal_burst_counter_1_D2_PT_4_IN13,
      I14 => NlwBufferSignal_burst_counter_1_D2_PT_4_IN14,
      I15 => NlwBufferSignal_burst_counter_1_D2_PT_4_IN15,
      O => burst_counter_1_D2_PT_4_612
    );
  burst_counter_1_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_burst_counter_1_D2_IN0,
      I1 => NlwBufferSignal_burst_counter_1_D2_IN1,
      I2 => NlwBufferSignal_burst_counter_1_D2_IN2,
      I3 => NlwBufferSignal_burst_counter_1_D2_IN3,
      I4 => NlwBufferSignal_burst_counter_1_D2_IN4,
      O => burst_counter_1_D2_606
    );
  burst_counter_1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_burst_counter_1_CLKF_IN0,
      I1 => NlwBufferSignal_burst_counter_1_CLKF_IN1,
      O => burst_counter_1_CLKF_604
    );
  AUTO_CONFIG_D0 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_Q,
      O => AUTO_CONFIG_D0_268
    );
  AUTO_CONFIG_D0_tsimcreated_prld_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_D0_tsimcreated_prld_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_D0_tsimcreated_prld_IN1,
      O => AUTO_CONFIG_D0_tsimcreated_prld_Q_614
    );
  AUTO_CONFIG_D0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_D0_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_AUTO_CONFIG_D0_REG_CLK,
      SET => Gnd_210,
      RST => AUTO_CONFIG_D0_tsimcreated_prld_Q_614,
      O => AUTO_CONFIG_D0_Q
    );
  AUTO_CONFIG_D0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_AUTO_CONFIG_D0_D_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_D0_D_IN1,
      O => AUTO_CONFIG_D0_D_615
    );
  AUTO_CONFIG_D0_D1 : X_ZERO
    port map (
      O => AUTO_CONFIG_D0_D1_616
    );
  AUTO_CONFIG_D0_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_AUTO_CONFIG_D0_D2_IN0,
      I1 => NlwBufferSignal_AUTO_CONFIG_D0_D2_IN1,
      O => AUTO_CONFIG_D0_D2_617
    );
  REFRESH : X_BUF
    port map (
      I => REFRESH_Q,
      O => REFRESH_619
    );
  REFRESH_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_REFRESH_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_REFRESH_tsimcreated_xor_IN1,
      O => REFRESH_tsimcreated_xor_Q_621
    );
  REFRESH_REG : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => NlwBufferSignal_REFRESH_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_REFRESH_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => REFRESH_Q
    );
  REFRESH_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_REFRESH_D_IN0,
      I1 => NlwBufferSignal_REFRESH_D_IN1,
      O => REFRESH_D_620
    );
  REFRESH_D1 : X_ZERO
    port map (
      O => REFRESH_D1_623
    );
  REFRESH_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_REFRESH_D2_PT_0_IN0,
      I1 => NlwBufferSignal_REFRESH_D2_PT_0_IN1,
      O => REFRESH_D2_PT_0_626
    );
  REFRESH_D2_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_REFRESH_D2_PT_1_IN0,
      I1 => NlwBufferSignal_REFRESH_D2_PT_1_IN1,
      I2 => NlwBufferSignal_REFRESH_D2_PT_1_IN2,
      I3 => NlwInverterSignal_REFRESH_D2_PT_1_IN3,
      I4 => NlwBufferSignal_REFRESH_D2_PT_1_IN4,
      O => REFRESH_D2_PT_1_627
    );
  REFRESH_D2_PT_2 : X_AND5
    port map (
      I0 => NlwInverterSignal_REFRESH_D2_PT_2_IN0,
      I1 => NlwBufferSignal_REFRESH_D2_PT_2_IN1,
      I2 => NlwInverterSignal_REFRESH_D2_PT_2_IN2,
      I3 => NlwInverterSignal_REFRESH_D2_PT_2_IN3,
      I4 => NlwBufferSignal_REFRESH_D2_PT_2_IN4,
      O => REFRESH_D2_PT_2_628
    );
  REFRESH_D2_PT_3 : X_AND16
    port map (
      I0 => NlwBufferSignal_REFRESH_D2_PT_3_IN0,
      I1 => NlwBufferSignal_REFRESH_D2_PT_3_IN1,
      I2 => NlwBufferSignal_REFRESH_D2_PT_3_IN2,
      I3 => NlwBufferSignal_REFRESH_D2_PT_3_IN3,
      I4 => NlwInverterSignal_REFRESH_D2_PT_3_IN4,
      I5 => NlwBufferSignal_REFRESH_D2_PT_3_IN5,
      I6 => NlwBufferSignal_REFRESH_D2_PT_3_IN6,
      I7 => NlwBufferSignal_REFRESH_D2_PT_3_IN7,
      I8 => NlwBufferSignal_REFRESH_D2_PT_3_IN8,
      I9 => NlwInverterSignal_REFRESH_D2_PT_3_IN9,
      I10 => NlwBufferSignal_REFRESH_D2_PT_3_IN10,
      I11 => NlwBufferSignal_REFRESH_D2_PT_3_IN11,
      I12 => NlwBufferSignal_REFRESH_D2_PT_3_IN12,
      I13 => NlwBufferSignal_REFRESH_D2_PT_3_IN13,
      I14 => NlwBufferSignal_REFRESH_D2_PT_3_IN14,
      I15 => NlwBufferSignal_REFRESH_D2_PT_3_IN15,
      O => REFRESH_D2_PT_3_629
    );
  REFRESH_D2_PT_4 : X_AND16
    port map (
      I0 => NlwBufferSignal_REFRESH_D2_PT_4_IN0,
      I1 => NlwBufferSignal_REFRESH_D2_PT_4_IN1,
      I2 => NlwBufferSignal_REFRESH_D2_PT_4_IN2,
      I3 => NlwBufferSignal_REFRESH_D2_PT_4_IN3,
      I4 => NlwBufferSignal_REFRESH_D2_PT_4_IN4,
      I5 => NlwBufferSignal_REFRESH_D2_PT_4_IN5,
      I6 => NlwBufferSignal_REFRESH_D2_PT_4_IN6,
      I7 => NlwBufferSignal_REFRESH_D2_PT_4_IN7,
      I8 => NlwBufferSignal_REFRESH_D2_PT_4_IN8,
      I9 => NlwInverterSignal_REFRESH_D2_PT_4_IN9,
      I10 => NlwBufferSignal_REFRESH_D2_PT_4_IN10,
      I11 => NlwBufferSignal_REFRESH_D2_PT_4_IN11,
      I12 => NlwBufferSignal_REFRESH_D2_PT_4_IN12,
      I13 => NlwBufferSignal_REFRESH_D2_PT_4_IN13,
      I14 => NlwBufferSignal_REFRESH_D2_PT_4_IN14,
      I15 => NlwBufferSignal_REFRESH_D2_PT_4_IN15,
      O => REFRESH_D2_PT_4_630
    );
  REFRESH_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_REFRESH_D2_IN0,
      I1 => NlwBufferSignal_REFRESH_D2_IN1,
      I2 => NlwBufferSignal_REFRESH_D2_IN2,
      I3 => NlwBufferSignal_REFRESH_D2_IN3,
      I4 => NlwBufferSignal_REFRESH_D2_IN4,
      O => REFRESH_D2_624
    );
  REFRESH_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_REFRESH_CLKF_IN0,
      I1 => NlwBufferSignal_REFRESH_CLKF_IN1,
      O => REFRESH_CLKF_622
    );
  RANGER_ACCESS : X_BUF
    port map (
      I => RANGER_ACCESS_Q,
      O => RANGER_ACCESS_269
    );
  RANGER_ACCESS_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_RANGER_ACCESS_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RANGER_ACCESS_Q
    );
  RANGER_ACCESS_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_RANGER_ACCESS_D_IN0,
      I1 => NlwBufferSignal_RANGER_ACCESS_D_IN1,
      O => RANGER_ACCESS_D_632
    );
  RANGER_ACCESS_D1 : X_ZERO
    port map (
      O => RANGER_ACCESS_D1_634
    );
  RANGER_ACCESS_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RANGER_ACCESS_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RANGER_ACCESS_D2_PT_0_IN1,
      O => RANGER_ACCESS_D2_PT_0_637
    );
  RANGER_ACCESS_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_RANGER_ACCESS_D2_PT_1_IN0,
      I1 => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN1,
      I2 => NlwInverterSignal_RANGER_ACCESS_D2_PT_1_IN2,
      I3 => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN3,
      O => RANGER_ACCESS_D2_PT_1_638
    );
  RANGER_ACCESS_D2_PT_2 : X_AND4
    port map (
      I0 => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN0,
      I1 => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN1,
      I2 => NlwInverterSignal_RANGER_ACCESS_D2_PT_2_IN2,
      I3 => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN3,
      O => RANGER_ACCESS_D2_PT_2_639
    );
  RANGER_ACCESS_D2_PT_3 : X_AND4
    port map (
      I0 => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN0,
      I1 => NlwInverterSignal_RANGER_ACCESS_D2_PT_3_IN1,
      I2 => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN2,
      I3 => NlwInverterSignal_RANGER_ACCESS_D2_PT_3_IN3,
      O => RANGER_ACCESS_D2_PT_3_641
    );
  RANGER_ACCESS_D2_PT_4 : X_AND8
    port map (
      I0 => NlwInverterSignal_RANGER_ACCESS_D2_PT_4_IN0,
      I1 => NlwInverterSignal_RANGER_ACCESS_D2_PT_4_IN1,
      I2 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN2,
      I3 => NlwInverterSignal_RANGER_ACCESS_D2_PT_4_IN3,
      I4 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN4,
      I5 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN5,
      I6 => NlwInverterSignal_RANGER_ACCESS_D2_PT_4_IN6,
      I7 => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN7,
      O => RANGER_ACCESS_D2_PT_4_642
    );
  RANGER_ACCESS_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_RANGER_ACCESS_D2_IN0,
      I1 => NlwBufferSignal_RANGER_ACCESS_D2_IN1,
      I2 => NlwBufferSignal_RANGER_ACCESS_D2_IN2,
      I3 => NlwBufferSignal_RANGER_ACCESS_D2_IN3,
      I4 => NlwBufferSignal_RANGER_ACCESS_D2_IN4,
      O => RANGER_ACCESS_D2_635
    );
  RANGER_ACCESS_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RANGER_ACCESS_CLKF_IN0,
      I1 => NlwBufferSignal_RANGER_ACCESS_CLKF_IN1,
      O => RANGER_ACCESS_CLKF_633
    );
  SHUT_UP : X_BUF
    port map (
      I => SHUT_UP_Q,
      O => SHUT_UP_644
    );
  SHUT_UP_EXP : X_BUF
    port map (
      I => SHUT_UP_EXP_tsimrenamed_net_Q_645,
      O => SHUT_UP_EXP_278
    );
  SHUT_UP_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_SHUT_UP_REG_IN,
      CE => SHUT_UP_CE_647,
      CLK => NlwBufferSignal_SHUT_UP_REG_CLK,
      SET => FSR_IO_0_21,
      RST => Gnd_210,
      O => SHUT_UP_Q
    );
  SHUT_UP_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_SHUT_UP_D_IN0,
      I1 => NlwBufferSignal_SHUT_UP_D_IN1,
      O => SHUT_UP_D_646
    );
  SHUT_UP_D1 : X_ZERO
    port map (
      O => SHUT_UP_D1_648
    );
  SHUT_UP_D2 : X_ZERO
    port map (
      O => SHUT_UP_D2_649
    );
  SHUT_UP_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_SHUT_UP_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_SHUT_UP_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_SHUT_UP_EXP_PT_0_IN4,
      O => SHUT_UP_EXP_PT_0_650
    );
  SHUT_UP_EXP_PT_1 : X_AND5
    port map (
      I0 => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN4,
      O => SHUT_UP_EXP_PT_1_651
    );
  SHUT_UP_EXP_PT_2 : X_AND6
    port map (
      I0 => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN3,
      I4 => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN4,
      I5 => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN5,
      O => SHUT_UP_EXP_PT_2_652
    );
  SHUT_UP_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN2,
      O => SHUT_UP_EXP_tsimrenamed_net_Q_645
    );
  SHUT_UP_CE : X_AND16
    port map (
      I0 => NlwInverterSignal_SHUT_UP_CE_IN0,
      I1 => NlwInverterSignal_SHUT_UP_CE_IN1,
      I2 => NlwInverterSignal_SHUT_UP_CE_IN2,
      I3 => NlwInverterSignal_SHUT_UP_CE_IN3,
      I4 => NlwBufferSignal_SHUT_UP_CE_IN4,
      I5 => NlwInverterSignal_SHUT_UP_CE_IN5,
      I6 => NlwBufferSignal_SHUT_UP_CE_IN6,
      I7 => NlwInverterSignal_SHUT_UP_CE_IN7,
      I8 => NlwBufferSignal_SHUT_UP_CE_IN8,
      I9 => NlwInverterSignal_SHUT_UP_CE_IN9,
      I10 => NlwInverterSignal_SHUT_UP_CE_IN10,
      I11 => NlwBufferSignal_SHUT_UP_CE_IN11,
      I12 => NlwBufferSignal_SHUT_UP_CE_IN12,
      I13 => NlwBufferSignal_SHUT_UP_CE_IN13,
      I14 => NlwBufferSignal_SHUT_UP_CE_IN14,
      I15 => NlwBufferSignal_SHUT_UP_CE_IN15,
      O => SHUT_UP_CE_647
    );
  DSACK_16BIT : X_BUF
    port map (
      I => DSACK_16BIT_Q,
      O => DSACK_16BIT_424
    );
  DSACK_16BIT_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_DSACK_16BIT_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_DSACK_16BIT_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => DSACK_16BIT_Q
    );
  DSACK_16BIT_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_DSACK_16BIT_D_IN0,
      I1 => NlwBufferSignal_DSACK_16BIT_D_IN1,
      O => DSACK_16BIT_D_654
    );
  DSACK_16BIT_D1 : X_ZERO
    port map (
      O => DSACK_16BIT_D1_655
    );
  DSACK_16BIT_D2_PT_0 : X_AND5
    port map (
      I0 => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN0,
      I1 => NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN1,
      I2 => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN2,
      I3 => NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN3,
      I4 => NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN4,
      O => DSACK_16BIT_D2_PT_0_658
    );
  DSACK_16BIT_D2_PT_1 : X_AND5
    port map (
      I0 => NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN0,
      I1 => NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN1,
      I2 => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN2,
      I3 => NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN3,
      I4 => NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN4,
      O => DSACK_16BIT_D2_PT_1_659
    );
  DSACK_16BIT_D2_PT_2 : X_AND5
    port map (
      I0 => NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN0,
      I1 => NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN1,
      I2 => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN2,
      I3 => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN3,
      I4 => NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN4,
      O => DSACK_16BIT_D2_PT_2_661
    );
  DSACK_16BIT_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN0,
      I1 => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN1,
      I2 => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN2,
      I3 => NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN3,
      I4 => NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN4,
      O => DSACK_16BIT_D2_PT_3_662
    );
  DSACK_16BIT_D2_PT_4 : X_AND5
    port map (
      I0 => NlwInverterSignal_DSACK_16BIT_D2_PT_4_IN0,
      I1 => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN1,
      I2 => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN2,
      I3 => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN3,
      I4 => NlwInverterSignal_DSACK_16BIT_D2_PT_4_IN4,
      O => DSACK_16BIT_D2_PT_4_663
    );
  DSACK_16BIT_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_DSACK_16BIT_D2_IN0,
      I1 => NlwBufferSignal_DSACK_16BIT_D2_IN1,
      I2 => NlwBufferSignal_DSACK_16BIT_D2_IN2,
      I3 => NlwBufferSignal_DSACK_16BIT_D2_IN3,
      I4 => NlwBufferSignal_DSACK_16BIT_D2_IN4,
      O => DSACK_16BIT_D2_656
    );
  nAS_D0 : X_BUF
    port map (
      I => nAS_D0_Q,
      O => nAS_D0_319
    );
  nAS_D0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_nAS_D0_REG_IN,
      CE => nAS_D0_CE_666,
      CLK => NlwBufferSignal_nAS_D0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => nAS_D0_Q
    );
  nAS_D0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_nAS_D0_D_IN0,
      I1 => NlwBufferSignal_nAS_D0_D_IN1,
      O => nAS_D0_D_665
    );
  nAS_D0_D1 : X_ZERO
    port map (
      O => nAS_D0_D1_667
    );
  nAS_D0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_nAS_D0_D2_IN0,
      I1 => NlwBufferSignal_nAS_D0_D2_IN1,
      O => nAS_D0_D2_668
    );
  nAS_D0_CE : X_AND2
    port map (
      I0 => NlwBufferSignal_nAS_D0_CE_IN0,
      I1 => NlwBufferSignal_nAS_D0_CE_IN1,
      O => nAS_D0_CE_666
    );
  LDQ0_OBUF : X_BUF
    port map (
      I => LDQ0_OBUF_Q,
      O => LDQ0_OBUF_120
    );
  LDQ0_OBUF_UIM : X_BUF
    port map (
      I => LDQ0_OBUF_Q,
      O => LDQ0_OBUF_UIM_670
    );
  LDQ0_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_LDQ0_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => LDQ0_OBUF_Q
    );
  LDQ0_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_LDQ0_OBUF_D_IN0,
      I1 => NlwBufferSignal_LDQ0_OBUF_D_IN1,
      O => LDQ0_OBUF_D_671
    );
  LDQ0_OBUF_D1 : X_ZERO
    port map (
      O => LDQ0_OBUF_D1_673
    );
  LDQ0_OBUF_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_LDQ0_OBUF_D2_PT_0_IN0,
      I1 => NlwBufferSignal_LDQ0_OBUF_D2_PT_0_IN1,
      O => LDQ0_OBUF_D2_PT_0_676
    );
  LDQ0_OBUF_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN0,
      I1 => NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN1,
      O => LDQ0_OBUF_D2_PT_1_678
    );
  LDQ0_OBUF_D2_PT_2 : X_AND2
    port map (
      I0 => NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN0,
      I1 => NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN1,
      O => LDQ0_OBUF_D2_PT_2_679
    );
  LDQ0_OBUF_D2_PT_3 : X_AND2
    port map (
      I0 => NlwInverterSignal_LDQ0_OBUF_D2_PT_3_IN0,
      I1 => NlwBufferSignal_LDQ0_OBUF_D2_PT_3_IN1,
      O => LDQ0_OBUF_D2_PT_3_680
    );
  LDQ0_OBUF_D2_PT_4 : X_AND6
    port map (
      I0 => NlwInverterSignal_LDQ0_OBUF_D2_PT_4_IN0,
      I1 => NlwInverterSignal_LDQ0_OBUF_D2_PT_4_IN1,
      I2 => NlwInverterSignal_LDQ0_OBUF_D2_PT_4_IN2,
      I3 => NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN3,
      I4 => NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN4,
      I5 => NlwInverterSignal_LDQ0_OBUF_D2_PT_4_IN5,
      O => LDQ0_OBUF_D2_PT_4_681
    );
  LDQ0_OBUF_D2_PT_5 : X_AND6
    port map (
      I0 => NlwInverterSignal_LDQ0_OBUF_D2_PT_5_IN0,
      I1 => NlwInverterSignal_LDQ0_OBUF_D2_PT_5_IN1,
      I2 => NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN2,
      I3 => NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN3,
      I4 => NlwInverterSignal_LDQ0_OBUF_D2_PT_5_IN4,
      I5 => NlwInverterSignal_LDQ0_OBUF_D2_PT_5_IN5,
      O => LDQ0_OBUF_D2_PT_5_682
    );
  LDQ0_OBUF_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_LDQ0_OBUF_D2_IN0,
      I1 => NlwBufferSignal_LDQ0_OBUF_D2_IN1,
      I2 => NlwBufferSignal_LDQ0_OBUF_D2_IN2,
      I3 => NlwBufferSignal_LDQ0_OBUF_D2_IN3,
      I4 => NlwBufferSignal_LDQ0_OBUF_D2_IN4,
      I5 => NlwBufferSignal_LDQ0_OBUF_D2_IN5,
      O => LDQ0_OBUF_D2_674
    );
  LDQ0_OBUF_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_LDQ0_OBUF_CLKF_IN0,
      I1 => NlwBufferSignal_LDQ0_OBUF_CLKF_IN1,
      O => LDQ0_OBUF_CLKF_672
    );
  LDQ1_OBUF : X_BUF
    port map (
      I => LDQ1_OBUF_Q,
      O => LDQ1_OBUF_122
    );
  LDQ1_OBUF_UIM : X_BUF
    port map (
      I => LDQ1_OBUF_Q,
      O => LDQ1_OBUF_UIM_684
    );
  LDQ1_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_LDQ1_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => LDQ1_OBUF_Q
    );
  LDQ1_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_LDQ1_OBUF_D_IN0,
      I1 => NlwBufferSignal_LDQ1_OBUF_D_IN1,
      O => LDQ1_OBUF_D_685
    );
  LDQ1_OBUF_D1 : X_ZERO
    port map (
      O => LDQ1_OBUF_D1_687
    );
  LDQ1_OBUF_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_LDQ1_OBUF_D2_PT_0_IN0,
      I1 => NlwBufferSignal_LDQ1_OBUF_D2_PT_0_IN1,
      O => LDQ1_OBUF_D2_PT_0_690
    );
  LDQ1_OBUF_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN0,
      I1 => NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN1,
      O => LDQ1_OBUF_D2_PT_1_691
    );
  LDQ1_OBUF_D2_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_LDQ1_OBUF_D2_PT_2_IN0,
      I1 => NlwBufferSignal_LDQ1_OBUF_D2_PT_2_IN1,
      O => LDQ1_OBUF_D2_PT_2_692
    );
  LDQ1_OBUF_D2_PT_3 : X_AND4
    port map (
      I0 => NlwInverterSignal_LDQ1_OBUF_D2_PT_3_IN0,
      I1 => NlwInverterSignal_LDQ1_OBUF_D2_PT_3_IN1,
      I2 => NlwBufferSignal_LDQ1_OBUF_D2_PT_3_IN2,
      I3 => NlwBufferSignal_LDQ1_OBUF_D2_PT_3_IN3,
      O => LDQ1_OBUF_D2_PT_3_693
    );
  LDQ1_OBUF_D2_PT_4 : X_AND6
    port map (
      I0 => NlwInverterSignal_LDQ1_OBUF_D2_PT_4_IN0,
      I1 => NlwInverterSignal_LDQ1_OBUF_D2_PT_4_IN1,
      I2 => NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN2,
      I3 => NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN3,
      I4 => NlwInverterSignal_LDQ1_OBUF_D2_PT_4_IN4,
      I5 => NlwInverterSignal_LDQ1_OBUF_D2_PT_4_IN5,
      O => LDQ1_OBUF_D2_PT_4_694
    );
  LDQ1_OBUF_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_LDQ1_OBUF_D2_IN0,
      I1 => NlwBufferSignal_LDQ1_OBUF_D2_IN1,
      I2 => NlwBufferSignal_LDQ1_OBUF_D2_IN2,
      I3 => NlwBufferSignal_LDQ1_OBUF_D2_IN3,
      I4 => NlwBufferSignal_LDQ1_OBUF_D2_IN4,
      O => LDQ1_OBUF_D2_688
    );
  LDQ1_OBUF_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_LDQ1_OBUF_CLKF_IN0,
      I1 => NlwBufferSignal_LDQ1_OBUF_CLKF_IN1,
      O => LDQ1_OBUF_CLKF_686
    );
  UDQ0_OBUF : X_BUF
    port map (
      I => UDQ0_OBUF_Q,
      O => UDQ0_OBUF_124
    );
  UDQ0_OBUF_UIM : X_BUF
    port map (
      I => UDQ0_OBUF_Q,
      O => UDQ0_OBUF_UIM_696
    );
  UDQ0_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_UDQ0_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => UDQ0_OBUF_Q
    );
  UDQ0_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_UDQ0_OBUF_D_IN0,
      I1 => NlwBufferSignal_UDQ0_OBUF_D_IN1,
      O => UDQ0_OBUF_D_697
    );
  UDQ0_OBUF_D1 : X_ZERO
    port map (
      O => UDQ0_OBUF_D1_699
    );
  UDQ0_OBUF_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_UDQ0_OBUF_D2_PT_0_IN0,
      I1 => NlwBufferSignal_UDQ0_OBUF_D2_PT_0_IN1,
      O => UDQ0_OBUF_D2_PT_0_702
    );
  UDQ0_OBUF_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN0,
      I1 => NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN1,
      O => UDQ0_OBUF_D2_PT_1_703
    );
  UDQ0_OBUF_D2_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_UDQ0_OBUF_D2_PT_2_IN0,
      I1 => NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN1,
      O => UDQ0_OBUF_D2_PT_2_704
    );
  UDQ0_OBUF_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_UDQ0_OBUF_D2_PT_3_IN0,
      I1 => NlwInverterSignal_UDQ0_OBUF_D2_PT_3_IN1,
      I2 => NlwBufferSignal_UDQ0_OBUF_D2_PT_3_IN2,
      I3 => NlwBufferSignal_UDQ0_OBUF_D2_PT_3_IN3,
      I4 => NlwBufferSignal_UDQ0_OBUF_D2_PT_3_IN4,
      O => UDQ0_OBUF_D2_PT_3_705
    );
  UDQ0_OBUF_D2_PT_4 : X_AND6
    port map (
      I0 => NlwInverterSignal_UDQ0_OBUF_D2_PT_4_IN0,
      I1 => NlwInverterSignal_UDQ0_OBUF_D2_PT_4_IN1,
      I2 => NlwInverterSignal_UDQ0_OBUF_D2_PT_4_IN2,
      I3 => NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN3,
      I4 => NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN4,
      I5 => NlwInverterSignal_UDQ0_OBUF_D2_PT_4_IN5,
      O => UDQ0_OBUF_D2_PT_4_706
    );
  UDQ0_OBUF_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_UDQ0_OBUF_D2_IN0,
      I1 => NlwBufferSignal_UDQ0_OBUF_D2_IN1,
      I2 => NlwBufferSignal_UDQ0_OBUF_D2_IN2,
      I3 => NlwBufferSignal_UDQ0_OBUF_D2_IN3,
      I4 => NlwBufferSignal_UDQ0_OBUF_D2_IN4,
      O => UDQ0_OBUF_D2_700
    );
  UDQ0_OBUF_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_UDQ0_OBUF_CLKF_IN0,
      I1 => NlwBufferSignal_UDQ0_OBUF_CLKF_IN1,
      O => UDQ0_OBUF_CLKF_698
    );
  UDQ1_OBUF : X_BUF
    port map (
      I => UDQ1_OBUF_Q,
      O => UDQ1_OBUF_126
    );
  UDQ1_OBUF_UIM : X_BUF
    port map (
      I => UDQ1_OBUF_Q,
      O => UDQ1_OBUF_UIM_708
    );
  UDQ1_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_UDQ1_OBUF_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_UDQ1_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => UDQ1_OBUF_Q
    );
  UDQ1_OBUF_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_UDQ1_OBUF_D_IN0,
      I1 => NlwBufferSignal_UDQ1_OBUF_D_IN1,
      O => UDQ1_OBUF_D_709
    );
  UDQ1_OBUF_D1 : X_ZERO
    port map (
      O => UDQ1_OBUF_D1_711
    );
  UDQ1_OBUF_D2_PT_0 : X_AND3
    port map (
      I0 => NlwBufferSignal_UDQ1_OBUF_D2_PT_0_IN0,
      I1 => NlwBufferSignal_UDQ1_OBUF_D2_PT_0_IN1,
      I2 => NlwInverterSignal_UDQ1_OBUF_D2_PT_0_IN2,
      O => UDQ1_OBUF_D2_PT_0_713
    );
  UDQ1_OBUF_D2_PT_1 : X_AND3
    port map (
      I0 => NlwBufferSignal_UDQ1_OBUF_D2_PT_1_IN0,
      I1 => NlwInverterSignal_UDQ1_OBUF_D2_PT_1_IN1,
      I2 => NlwInverterSignal_UDQ1_OBUF_D2_PT_1_IN2,
      O => UDQ1_OBUF_D2_PT_1_714
    );
  UDQ1_OBUF_D2_PT_2 : X_AND4
    port map (
      I0 => NlwBufferSignal_UDQ1_OBUF_D2_PT_2_IN0,
      I1 => NlwBufferSignal_UDQ1_OBUF_D2_PT_2_IN1,
      I2 => NlwInverterSignal_UDQ1_OBUF_D2_PT_2_IN2,
      I3 => NlwBufferSignal_UDQ1_OBUF_D2_PT_2_IN3,
      O => UDQ1_OBUF_D2_PT_2_715
    );
  UDQ1_OBUF_D2_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_UDQ1_OBUF_D2_PT_3_IN0,
      I1 => NlwInverterSignal_UDQ1_OBUF_D2_PT_3_IN1,
      I2 => NlwInverterSignal_UDQ1_OBUF_D2_PT_3_IN2,
      I3 => NlwBufferSignal_UDQ1_OBUF_D2_PT_3_IN3,
      I4 => NlwInverterSignal_UDQ1_OBUF_D2_PT_3_IN4,
      O => UDQ1_OBUF_D2_PT_3_716
    );
  UDQ1_OBUF_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_UDQ1_OBUF_D2_IN0,
      I1 => NlwBufferSignal_UDQ1_OBUF_D2_IN1,
      I2 => NlwBufferSignal_UDQ1_OBUF_D2_IN2,
      I3 => NlwBufferSignal_UDQ1_OBUF_D2_IN3,
      O => UDQ1_OBUF_D2_712
    );
  UDQ1_OBUF_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_UDQ1_OBUF_CLKF_IN0,
      I1 => NlwBufferSignal_UDQ1_OBUF_CLKF_IN1,
      O => UDQ1_OBUF_CLKF_710
    );
  ARAM_0_Q_686 : X_BUF
    port map (
      I => ARAM_0_Q_717,
      O => ARAM_0_Q_128
    );
  ARAM_0 : X_BUF
    port map (
      I => ARAM_0_Q_717,
      O => ARAM_0_718
    );
  ARAM_0_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_0_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_ARAM_0_tsimcreated_xor_IN1,
      O => ARAM_0_tsimcreated_xor_Q_720
    );
  ARAM_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_0_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_0_Q_717
    );
  ARAM_0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_0_D_IN0,
      I1 => NlwBufferSignal_ARAM_0_D_IN1,
      O => ARAM_0_D_719
    );
  ARAM_0_D1 : X_ZERO
    port map (
      O => ARAM_0_D1_722
    );
  ARAM_0_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_0_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_0_D2_PT_0_IN1,
      O => ARAM_0_D2_PT_0_725
    );
  ARAM_0_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_0_D2_PT_1_IN0,
      I1 => NlwBufferSignal_ARAM_0_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_0_D2_PT_1_IN2,
      I3 => NlwBufferSignal_ARAM_0_D2_PT_1_IN3,
      O => ARAM_0_D2_PT_1_726
    );
  ARAM_0_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_0_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_0_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_0_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_0_D2_PT_2_IN3,
      I4 => NlwBufferSignal_ARAM_0_D2_PT_2_IN4,
      O => ARAM_0_D2_PT_2_727
    );
  ARAM_0_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_0_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_0_D2_PT_3_IN1,
      I2 => NlwBufferSignal_ARAM_0_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_0_D2_PT_3_IN3,
      I4 => NlwBufferSignal_ARAM_0_D2_PT_3_IN4,
      O => ARAM_0_D2_PT_3_728
    );
  ARAM_0_D2_PT_4 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_0_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_0_D2_PT_4_IN1,
      I2 => NlwInverterSignal_ARAM_0_D2_PT_4_IN2,
      I3 => NlwBufferSignal_ARAM_0_D2_PT_4_IN3,
      I4 => NlwBufferSignal_ARAM_0_D2_PT_4_IN4,
      I5 => NlwInverterSignal_ARAM_0_D2_PT_4_IN5,
      O => ARAM_0_D2_PT_4_730
    );
  ARAM_0_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_0_D2_IN0,
      I1 => NlwBufferSignal_ARAM_0_D2_IN1,
      I2 => NlwBufferSignal_ARAM_0_D2_IN2,
      I3 => NlwBufferSignal_ARAM_0_D2_IN3,
      I4 => NlwBufferSignal_ARAM_0_D2_IN4,
      O => ARAM_0_D2_723
    );
  ARAM_0_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_0_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_0_CLKF_IN1,
      O => ARAM_0_CLKF_721
    );
  ARAM_1_Q_699 : X_BUF
    port map (
      I => ARAM_1_Q_731,
      O => ARAM_1_Q_130
    );
  ARAM_1 : X_BUF
    port map (
      I => ARAM_1_Q_731,
      O => ARAM_1_732
    );
  ARAM_1_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_1_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_ARAM_1_tsimcreated_xor_IN1,
      O => ARAM_1_tsimcreated_xor_Q_734
    );
  ARAM_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_1_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_1_Q_731
    );
  ARAM_1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_1_D_IN0,
      I1 => NlwBufferSignal_ARAM_1_D_IN1,
      O => ARAM_1_D_733
    );
  ARAM_1_D1 : X_ZERO
    port map (
      O => ARAM_1_D1_736
    );
  ARAM_1_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_1_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_1_D2_PT_0_IN1,
      O => ARAM_1_D2_PT_0_739
    );
  ARAM_1_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_1_D2_PT_1_IN0,
      I1 => NlwBufferSignal_ARAM_1_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_1_D2_PT_1_IN2,
      I3 => NlwBufferSignal_ARAM_1_D2_PT_1_IN3,
      O => ARAM_1_D2_PT_1_740
    );
  ARAM_1_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_1_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_1_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_1_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_1_D2_PT_2_IN3,
      I4 => NlwBufferSignal_ARAM_1_D2_PT_2_IN4,
      O => ARAM_1_D2_PT_2_741
    );
  ARAM_1_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_1_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_1_D2_PT_3_IN1,
      I2 => NlwBufferSignal_ARAM_1_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_1_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_1_D2_PT_3_IN4,
      O => ARAM_1_D2_PT_3_742
    );
  ARAM_1_D2_PT_4 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_1_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_1_D2_PT_4_IN1,
      I2 => NlwBufferSignal_ARAM_1_D2_PT_4_IN2,
      I3 => NlwInverterSignal_ARAM_1_D2_PT_4_IN3,
      I4 => NlwBufferSignal_ARAM_1_D2_PT_4_IN4,
      I5 => NlwBufferSignal_ARAM_1_D2_PT_4_IN5,
      O => ARAM_1_D2_PT_4_743
    );
  ARAM_1_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_1_D2_IN0,
      I1 => NlwBufferSignal_ARAM_1_D2_IN1,
      I2 => NlwBufferSignal_ARAM_1_D2_IN2,
      I3 => NlwBufferSignal_ARAM_1_D2_IN3,
      I4 => NlwBufferSignal_ARAM_1_D2_IN4,
      O => ARAM_1_D2_737
    );
  ARAM_1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_1_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_1_CLKF_IN1,
      O => ARAM_1_CLKF_735
    );
  ARAM_10_Q_712 : X_BUF
    port map (
      I => ARAM_10_Q_744,
      O => ARAM_10_Q_132
    );
  ARAM_10 : X_BUF
    port map (
      I => ARAM_10_Q_744,
      O => ARAM_10_745
    );
  ARAM_10_EXP : X_BUF
    port map (
      I => ARAM_10_EXP_tsimrenamed_net_Q_746,
      O => ARAM_10_EXP_747
    );
  ARAM_10_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_10_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_10_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_10_Q_744
    );
  ARAM_10_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ARAM_10_D_IN0,
      I1 => NlwBufferSignal_ARAM_10_D_IN1,
      O => ARAM_10_D_748
    );
  ARAM_10_D1 : X_ZERO
    port map (
      O => ARAM_10_D1_750
    );
  ARAM_10_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_10_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_10_D2_PT_0_IN1,
      O => ARAM_10_D2_PT_0_753
    );
  ARAM_10_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_10_D2_PT_1_IN0,
      I1 => NlwInverterSignal_ARAM_10_D2_PT_1_IN1,
      O => ARAM_10_D2_PT_1_754
    );
  ARAM_10_D2_PT_2 : X_AND3
    port map (
      I0 => NlwBufferSignal_ARAM_10_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_10_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_10_D2_PT_2_IN2,
      O => ARAM_10_D2_PT_2_755
    );
  ARAM_10_D2_PT_3 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_10_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_10_D2_PT_3_IN1,
      I2 => NlwInverterSignal_ARAM_10_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_10_D2_PT_3_IN3,
      O => ARAM_10_D2_PT_3_756
    );
  ARAM_10_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_ARAM_10_D2_IN0,
      I1 => NlwBufferSignal_ARAM_10_D2_IN1,
      I2 => NlwBufferSignal_ARAM_10_D2_IN2,
      I3 => NlwBufferSignal_ARAM_10_D2_IN3,
      O => ARAM_10_D2_751
    );
  ARAM_10_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_10_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_10_CLKF_IN1,
      O => ARAM_10_CLKF_749
    );
  ARAM_10_EXP_tsimrenamed_net_Q : X_AND7
    port map (
      I0 => NlwInverterSignal_ARAM_10_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_ARAM_10_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN2,
      I3 => NlwInverterSignal_ARAM_10_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN4,
      I5 => NlwInverterSignal_ARAM_10_EXP_tsimrenamed_net_IN5,
      I6 => NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN6,
      O => ARAM_10_EXP_tsimrenamed_net_Q_746
    );
  ARAM_11_Q_725 : X_BUF
    port map (
      I => ARAM_11_Q_758,
      O => ARAM_11_Q_134
    );
  ARAM_11 : X_BUF
    port map (
      I => ARAM_11_Q_758,
      O => ARAM_11_759
    );
  ARAM_11_EXP : X_BUF
    port map (
      I => ARAM_11_EXP_tsimrenamed_net_Q_760,
      O => ARAM_11_EXP_761
    );
  ARAM_11_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_11_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_ARAM_11_tsimcreated_xor_IN1,
      O => ARAM_11_tsimcreated_xor_Q_763
    );
  ARAM_11_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_11_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_11_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_11_Q_758
    );
  ARAM_11_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_11_D_IN0,
      I1 => NlwBufferSignal_ARAM_11_D_IN1,
      O => ARAM_11_D_762
    );
  ARAM_11_D1 : X_ZERO
    port map (
      O => ARAM_11_D1_765
    );
  ARAM_11_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_11_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_11_D2_PT_0_IN1,
      O => ARAM_11_D2_PT_0_768
    );
  ARAM_11_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_11_D2_PT_1_IN0,
      I1 => NlwBufferSignal_ARAM_11_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_11_D2_PT_1_IN2,
      I3 => NlwBufferSignal_ARAM_11_D2_PT_1_IN3,
      O => ARAM_11_D2_PT_1_769
    );
  ARAM_11_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_11_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_11_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_11_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_11_D2_PT_2_IN3,
      I4 => NlwBufferSignal_ARAM_11_D2_PT_2_IN4,
      O => ARAM_11_D2_PT_2_770
    );
  ARAM_11_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_ARAM_11_D2_IN0,
      I1 => NlwBufferSignal_ARAM_11_D2_IN1,
      I2 => NlwBufferSignal_ARAM_11_D2_IN2,
      O => ARAM_11_D2_766
    );
  ARAM_11_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_11_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_11_CLKF_IN1,
      O => ARAM_11_CLKF_764
    );
  ARAM_11_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_11_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_ARAM_11_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_ARAM_11_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_ARAM_11_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_ARAM_11_EXP_PT_0_IN4,
      O => ARAM_11_EXP_PT_0_771
    );
  ARAM_11_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwBufferSignal_ARAM_11_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_ARAM_11_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_ARAM_11_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_ARAM_11_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_ARAM_11_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_ARAM_11_EXP_PT_1_IN5,
      I6 => NlwBufferSignal_ARAM_11_EXP_PT_1_IN6,
      O => ARAM_11_EXP_PT_1_772
    );
  ARAM_11_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_ARAM_11_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_ARAM_11_EXP_tsimrenamed_net_IN1,
      O => ARAM_11_EXP_tsimrenamed_net_Q_760
    );
  ARAM_12_Q_740 : X_BUF
    port map (
      I => ARAM_12_Q_773,
      O => ARAM_12_Q_136
    );
  ARAM_12 : X_BUF
    port map (
      I => ARAM_12_Q_773,
      O => ARAM_12_774
    );
  ARAM_12_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_12_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_ARAM_12_tsimcreated_xor_IN1,
      O => ARAM_12_tsimcreated_xor_Q_776
    );
  ARAM_12_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_12_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_12_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_12_Q_773
    );
  ARAM_12_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_12_D_IN0,
      I1 => NlwBufferSignal_ARAM_12_D_IN1,
      O => ARAM_12_D_775
    );
  ARAM_12_D1 : X_ZERO
    port map (
      O => ARAM_12_D1_778
    );
  ARAM_12_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_12_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_12_D2_PT_0_IN1,
      O => ARAM_12_D2_PT_0_781
    );
  ARAM_12_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_12_D2_PT_1_IN0,
      I1 => NlwBufferSignal_ARAM_12_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_12_D2_PT_1_IN2,
      I3 => NlwBufferSignal_ARAM_12_D2_PT_1_IN3,
      O => ARAM_12_D2_PT_1_782
    );
  ARAM_12_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_12_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_12_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_12_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_12_D2_PT_2_IN3,
      I4 => NlwBufferSignal_ARAM_12_D2_PT_2_IN4,
      O => ARAM_12_D2_PT_2_783
    );
  ARAM_12_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_12_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_12_D2_PT_3_IN1,
      I2 => NlwInverterSignal_ARAM_12_D2_PT_3_IN2,
      I3 => NlwBufferSignal_ARAM_12_D2_PT_3_IN3,
      I4 => NlwBufferSignal_ARAM_12_D2_PT_3_IN4,
      O => ARAM_12_D2_PT_3_784
    );
  ARAM_12_D2_PT_4 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_12_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_12_D2_PT_4_IN1,
      I2 => NlwBufferSignal_ARAM_12_D2_PT_4_IN2,
      I3 => NlwInverterSignal_ARAM_12_D2_PT_4_IN3,
      I4 => NlwBufferSignal_ARAM_12_D2_PT_4_IN4,
      O => ARAM_12_D2_PT_4_785
    );
  ARAM_12_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_12_D2_IN0,
      I1 => NlwBufferSignal_ARAM_12_D2_IN1,
      I2 => NlwBufferSignal_ARAM_12_D2_IN2,
      I3 => NlwBufferSignal_ARAM_12_D2_IN3,
      I4 => NlwBufferSignal_ARAM_12_D2_IN4,
      O => ARAM_12_D2_779
    );
  ARAM_12_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_12_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_12_CLKF_IN1,
      O => ARAM_12_CLKF_777
    );
  ARAM_2_Q_753 : X_BUF
    port map (
      I => ARAM_2_Q_786,
      O => ARAM_2_Q_138
    );
  ARAM_2 : X_BUF
    port map (
      I => ARAM_2_Q_786,
      O => ARAM_2_787
    );
  ARAM_2_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_2_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_ARAM_2_tsimcreated_xor_IN1,
      O => ARAM_2_tsimcreated_xor_Q_789
    );
  ARAM_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_2_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_2_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_2_Q_786
    );
  ARAM_2_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_2_D_IN0,
      I1 => NlwBufferSignal_ARAM_2_D_IN1,
      O => ARAM_2_D_788
    );
  ARAM_2_D1 : X_ZERO
    port map (
      O => ARAM_2_D1_791
    );
  ARAM_2_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_2_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_2_D2_PT_0_IN1,
      O => ARAM_2_D2_PT_0_794
    );
  ARAM_2_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_2_D2_PT_1_IN0,
      I1 => NlwBufferSignal_ARAM_2_D2_PT_1_IN1,
      O => ARAM_2_D2_PT_1_796
    );
  ARAM_2_D2_PT_2 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_2_D2_PT_2_IN0,
      I1 => NlwBufferSignal_ARAM_2_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_2_D2_PT_2_IN2,
      I3 => NlwBufferSignal_ARAM_2_D2_PT_2_IN3,
      O => ARAM_2_D2_PT_2_797
    );
  ARAM_2_D2_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_2_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_2_D2_PT_3_IN1,
      I2 => NlwInverterSignal_ARAM_2_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_2_D2_PT_3_IN3,
      I4 => NlwBufferSignal_ARAM_2_D2_PT_3_IN4,
      O => ARAM_2_D2_PT_3_798
    );
  ARAM_2_D2_PT_4 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_2_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_2_D2_PT_4_IN1,
      I2 => NlwBufferSignal_ARAM_2_D2_PT_4_IN2,
      I3 => NlwInverterSignal_ARAM_2_D2_PT_4_IN3,
      I4 => NlwBufferSignal_ARAM_2_D2_PT_4_IN4,
      O => ARAM_2_D2_PT_4_799
    );
  ARAM_2_D2_PT_5 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_2_D2_PT_5_IN0,
      I1 => NlwInverterSignal_ARAM_2_D2_PT_5_IN1,
      I2 => NlwInverterSignal_ARAM_2_D2_PT_5_IN2,
      I3 => NlwBufferSignal_ARAM_2_D2_PT_5_IN3,
      I4 => NlwBufferSignal_ARAM_2_D2_PT_5_IN4,
      I5 => NlwInverterSignal_ARAM_2_D2_PT_5_IN5,
      O => ARAM_2_D2_PT_5_801
    );
  ARAM_2_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_ARAM_2_D2_IN0,
      I1 => NlwBufferSignal_ARAM_2_D2_IN1,
      I2 => NlwBufferSignal_ARAM_2_D2_IN2,
      I3 => NlwBufferSignal_ARAM_2_D2_IN3,
      I4 => NlwBufferSignal_ARAM_2_D2_IN4,
      I5 => NlwBufferSignal_ARAM_2_D2_IN5,
      O => ARAM_2_D2_792
    );
  ARAM_2_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_2_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_2_CLKF_IN1,
      O => ARAM_2_CLKF_790
    );
  ARAM_3_Q_767 : X_BUF
    port map (
      I => ARAM_3_Q_802,
      O => ARAM_3_Q_140
    );
  ARAM_3 : X_BUF
    port map (
      I => ARAM_3_Q_802,
      O => ARAM_3_293
    );
  ARAM_3_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_3_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_ARAM_3_tsimcreated_xor_IN1,
      O => ARAM_3_tsimcreated_xor_Q_804
    );
  ARAM_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_3_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_3_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_3_Q_802
    );
  ARAM_3_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_3_D_IN0,
      I1 => NlwBufferSignal_ARAM_3_D_IN1,
      O => ARAM_3_D_803
    );
  ARAM_3_D1 : X_ZERO
    port map (
      O => ARAM_3_D1_806
    );
  ARAM_3_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_3_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_3_D2_PT_0_IN1,
      O => ARAM_3_D2_PT_0_808
    );
  ARAM_3_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_3_D2_PT_1_IN0,
      I1 => NlwBufferSignal_ARAM_3_D2_PT_1_IN1,
      I2 => NlwBufferSignal_ARAM_3_D2_PT_1_IN2,
      I3 => NlwInverterSignal_ARAM_3_D2_PT_1_IN3,
      O => ARAM_3_D2_PT_1_809
    );
  ARAM_3_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_3_D2_PT_2_IN0,
      I1 => NlwBufferSignal_ARAM_3_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_3_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_3_D2_PT_2_IN3,
      I4 => NlwInverterSignal_ARAM_3_D2_PT_2_IN4,
      O => ARAM_3_D2_PT_2_810
    );
  ARAM_3_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_3_D2_PT_3_IN0,
      I1 => NlwBufferSignal_ARAM_3_D2_PT_3_IN1,
      I2 => NlwInverterSignal_ARAM_3_D2_PT_3_IN2,
      I3 => NlwBufferSignal_ARAM_3_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_3_D2_PT_3_IN4,
      O => ARAM_3_D2_PT_3_811
    );
  ARAM_3_D2_PT_4 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_3_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_3_D2_PT_4_IN1,
      I2 => NlwBufferSignal_ARAM_3_D2_PT_4_IN2,
      I3 => NlwInverterSignal_ARAM_3_D2_PT_4_IN3,
      I4 => NlwBufferSignal_ARAM_3_D2_PT_4_IN4,
      I5 => NlwInverterSignal_ARAM_3_D2_PT_4_IN5,
      O => ARAM_3_D2_PT_4_812
    );
  ARAM_3_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_3_D2_IN0,
      I1 => NlwBufferSignal_ARAM_3_D2_IN1,
      I2 => NlwBufferSignal_ARAM_3_D2_IN2,
      I3 => NlwBufferSignal_ARAM_3_D2_IN3,
      I4 => NlwBufferSignal_ARAM_3_D2_IN4,
      O => ARAM_3_D2_807
    );
  ARAM_3_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_3_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_3_CLKF_IN1,
      O => ARAM_3_CLKF_805
    );
  ARAM_4_Q_780 : X_BUF
    port map (
      I => ARAM_4_Q_813,
      O => ARAM_4_Q_142
    );
  ARAM_4 : X_BUF
    port map (
      I => ARAM_4_Q_813,
      O => ARAM_4_814
    );
  ARAM_4_EXP : X_BUF
    port map (
      I => ARAM_4_EXP_tsimrenamed_net_Q_815,
      O => ARAM_4_EXP_795
    );
  ARAM_4_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_4_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_ARAM_4_tsimcreated_xor_IN1,
      O => ARAM_4_tsimcreated_xor_Q_817
    );
  ARAM_4_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_4_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_4_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_4_Q_813
    );
  ARAM_4_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_4_D_IN0,
      I1 => NlwBufferSignal_ARAM_4_D_IN1,
      O => ARAM_4_D_816
    );
  ARAM_4_D1 : X_ZERO
    port map (
      O => ARAM_4_D1_819
    );
  ARAM_4_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_4_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_4_D2_PT_0_IN1,
      O => ARAM_4_D2_PT_0_822
    );
  ARAM_4_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_4_D2_PT_1_IN0,
      I1 => NlwBufferSignal_ARAM_4_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_4_D2_PT_1_IN2,
      I3 => NlwBufferSignal_ARAM_4_D2_PT_1_IN3,
      O => ARAM_4_D2_PT_1_823
    );
  ARAM_4_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_4_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_4_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_4_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_4_D2_PT_2_IN3,
      I4 => NlwBufferSignal_ARAM_4_D2_PT_2_IN4,
      O => ARAM_4_D2_PT_2_824
    );
  ARAM_4_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_4_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_4_D2_PT_3_IN1,
      I2 => NlwBufferSignal_ARAM_4_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_4_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_4_D2_PT_3_IN4,
      O => ARAM_4_D2_PT_3_825
    );
  ARAM_4_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_ARAM_4_D2_IN0,
      I1 => NlwBufferSignal_ARAM_4_D2_IN1,
      I2 => NlwBufferSignal_ARAM_4_D2_IN2,
      I3 => NlwBufferSignal_ARAM_4_D2_IN3,
      O => ARAM_4_D2_820
    );
  ARAM_4_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_4_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_4_CLKF_IN1,
      O => ARAM_4_CLKF_818
    );
  ARAM_4_EXP_tsimrenamed_net_Q : X_AND7
    port map (
      I0 => NlwInverterSignal_ARAM_4_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_ARAM_4_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN2,
      I3 => NlwInverterSignal_ARAM_4_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN5,
      I6 => NlwInverterSignal_ARAM_4_EXP_tsimrenamed_net_IN6,
      O => ARAM_4_EXP_tsimrenamed_net_Q_815
    );
  ARAM_5_Q_794 : X_BUF
    port map (
      I => ARAM_5_Q_826,
      O => ARAM_5_Q_144
    );
  ARAM_5 : X_BUF
    port map (
      I => ARAM_5_Q_826,
      O => ARAM_5_827
    );
  ARAM_5_EXP : X_BUF
    port map (
      I => ARAM_5_EXP_tsimrenamed_net_Q_828,
      O => ARAM_5_EXP_793
    );
  ARAM_5_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_5_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_ARAM_5_tsimcreated_xor_IN1,
      O => ARAM_5_tsimcreated_xor_Q_830
    );
  ARAM_5_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_5_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_5_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_5_Q_826
    );
  ARAM_5_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_5_D_IN0,
      I1 => NlwBufferSignal_ARAM_5_D_IN1,
      O => ARAM_5_D_829
    );
  ARAM_5_D1 : X_ZERO
    port map (
      O => ARAM_5_D1_832
    );
  ARAM_5_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_5_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_5_D2_PT_0_IN1,
      O => ARAM_5_D2_PT_0_835
    );
  ARAM_5_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_5_D2_PT_1_IN0,
      I1 => NlwBufferSignal_ARAM_5_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_5_D2_PT_1_IN2,
      I3 => NlwBufferSignal_ARAM_5_D2_PT_1_IN3,
      O => ARAM_5_D2_PT_1_836
    );
  ARAM_5_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_5_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_5_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_5_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_5_D2_PT_2_IN3,
      I4 => NlwBufferSignal_ARAM_5_D2_PT_2_IN4,
      O => ARAM_5_D2_PT_2_837
    );
  ARAM_5_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_ARAM_5_D2_IN0,
      I1 => NlwBufferSignal_ARAM_5_D2_IN1,
      I2 => NlwBufferSignal_ARAM_5_D2_IN2,
      O => ARAM_5_D2_833
    );
  ARAM_5_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_5_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_5_CLKF_IN1,
      O => ARAM_5_CLKF_831
    );
  ARAM_5_EXP_PT_0 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_5_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_5_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_ARAM_5_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_ARAM_5_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_ARAM_5_EXP_PT_0_IN4,
      I5 => NlwBufferSignal_ARAM_5_EXP_PT_0_IN5,
      O => ARAM_5_EXP_PT_0_838
    );
  ARAM_5_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwInverterSignal_ARAM_5_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_ARAM_5_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_5_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_ARAM_5_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_ARAM_5_EXP_PT_1_IN4,
      I5 => NlwInverterSignal_ARAM_5_EXP_PT_1_IN5,
      I6 => NlwBufferSignal_ARAM_5_EXP_PT_1_IN6,
      O => ARAM_5_EXP_PT_1_839
    );
  ARAM_5_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN1,
      O => ARAM_5_EXP_tsimrenamed_net_Q_828
    );
  ARAM_6_Q_809 : X_BUF
    port map (
      I => ARAM_6_Q_840,
      O => ARAM_6_Q_146
    );
  ARAM_6 : X_BUF
    port map (
      I => ARAM_6_Q_840,
      O => ARAM_6_841
    );
  ARAM_6_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_6_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_ARAM_6_tsimcreated_xor_IN1,
      O => ARAM_6_tsimcreated_xor_Q_843
    );
  ARAM_6_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_6_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_6_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_6_Q_840
    );
  ARAM_6_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_6_D_IN0,
      I1 => NlwBufferSignal_ARAM_6_D_IN1,
      O => ARAM_6_D_842
    );
  ARAM_6_D1 : X_ZERO
    port map (
      O => ARAM_6_D1_845
    );
  ARAM_6_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_6_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_6_D2_PT_0_IN1,
      O => ARAM_6_D2_PT_0_848
    );
  ARAM_6_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_6_D2_PT_1_IN0,
      I1 => NlwBufferSignal_ARAM_6_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_6_D2_PT_1_IN2,
      I3 => NlwBufferSignal_ARAM_6_D2_PT_1_IN3,
      O => ARAM_6_D2_PT_1_849
    );
  ARAM_6_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_6_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_6_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_6_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_6_D2_PT_2_IN3,
      I4 => NlwBufferSignal_ARAM_6_D2_PT_2_IN4,
      O => ARAM_6_D2_PT_2_850
    );
  ARAM_6_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_6_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_6_D2_PT_3_IN1,
      I2 => NlwBufferSignal_ARAM_6_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_6_D2_PT_3_IN3,
      I4 => NlwBufferSignal_ARAM_6_D2_PT_3_IN4,
      O => ARAM_6_D2_PT_3_851
    );
  ARAM_6_D2_PT_4 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_6_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_6_D2_PT_4_IN1,
      I2 => NlwInverterSignal_ARAM_6_D2_PT_4_IN2,
      I3 => NlwBufferSignal_ARAM_6_D2_PT_4_IN3,
      I4 => NlwBufferSignal_ARAM_6_D2_PT_4_IN4,
      I5 => NlwInverterSignal_ARAM_6_D2_PT_4_IN5,
      O => ARAM_6_D2_PT_4_853
    );
  ARAM_6_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_6_D2_IN0,
      I1 => NlwBufferSignal_ARAM_6_D2_IN1,
      I2 => NlwBufferSignal_ARAM_6_D2_IN2,
      I3 => NlwBufferSignal_ARAM_6_D2_IN3,
      I4 => NlwBufferSignal_ARAM_6_D2_IN4,
      O => ARAM_6_D2_846
    );
  ARAM_6_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_6_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_6_CLKF_IN1,
      O => ARAM_6_CLKF_844
    );
  ARAM_7_Q_822 : X_BUF
    port map (
      I => ARAM_7_Q_854,
      O => ARAM_7_Q_148
    );
  ARAM_7 : X_BUF
    port map (
      I => ARAM_7_Q_854,
      O => ARAM_7_481
    );
  ARAM_7_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_7_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_ARAM_7_tsimcreated_xor_IN1,
      O => ARAM_7_tsimcreated_xor_Q_856
    );
  ARAM_7_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_7_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_7_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_7_Q_854
    );
  ARAM_7_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_7_D_IN0,
      I1 => NlwBufferSignal_ARAM_7_D_IN1,
      O => ARAM_7_D_855
    );
  ARAM_7_D1 : X_ZERO
    port map (
      O => ARAM_7_D1_858
    );
  ARAM_7_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_7_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_7_D2_PT_0_IN1,
      O => ARAM_7_D2_PT_0_860
    );
  ARAM_7_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_7_D2_PT_1_IN0,
      I1 => NlwBufferSignal_ARAM_7_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_7_D2_PT_1_IN2,
      I3 => NlwBufferSignal_ARAM_7_D2_PT_1_IN3,
      O => ARAM_7_D2_PT_1_861
    );
  ARAM_7_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_7_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_7_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_7_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_7_D2_PT_2_IN3,
      I4 => NlwBufferSignal_ARAM_7_D2_PT_2_IN4,
      O => ARAM_7_D2_PT_2_862
    );
  ARAM_7_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_7_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_7_D2_PT_3_IN1,
      I2 => NlwBufferSignal_ARAM_7_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_7_D2_PT_3_IN3,
      I4 => NlwBufferSignal_ARAM_7_D2_PT_3_IN4,
      O => ARAM_7_D2_PT_3_863
    );
  ARAM_7_D2_PT_4 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_7_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_7_D2_PT_4_IN1,
      I2 => NlwInverterSignal_ARAM_7_D2_PT_4_IN2,
      I3 => NlwBufferSignal_ARAM_7_D2_PT_4_IN3,
      I4 => NlwBufferSignal_ARAM_7_D2_PT_4_IN4,
      I5 => NlwInverterSignal_ARAM_7_D2_PT_4_IN5,
      O => ARAM_7_D2_PT_4_864
    );
  ARAM_7_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_7_D2_IN0,
      I1 => NlwBufferSignal_ARAM_7_D2_IN1,
      I2 => NlwBufferSignal_ARAM_7_D2_IN2,
      I3 => NlwBufferSignal_ARAM_7_D2_IN3,
      I4 => NlwBufferSignal_ARAM_7_D2_IN4,
      O => ARAM_7_D2_859
    );
  ARAM_7_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_7_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_7_CLKF_IN1,
      O => ARAM_7_CLKF_857
    );
  ARAM_8_Q_835 : X_BUF
    port map (
      I => ARAM_8_Q_865,
      O => ARAM_8_Q_150
    );
  ARAM_8 : X_BUF
    port map (
      I => ARAM_8_Q_865,
      O => ARAM_8_757
    );
  ARAM_8_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_8_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_ARAM_8_tsimcreated_xor_IN1,
      O => ARAM_8_tsimcreated_xor_Q_867
    );
  ARAM_8_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_8_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_8_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_8_Q_865
    );
  ARAM_8_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_8_D_IN0,
      I1 => NlwBufferSignal_ARAM_8_D_IN1,
      O => ARAM_8_D_866
    );
  ARAM_8_D1 : X_ZERO
    port map (
      O => ARAM_8_D1_869
    );
  ARAM_8_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_8_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_8_D2_PT_0_IN1,
      O => ARAM_8_D2_PT_0_871
    );
  ARAM_8_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_8_D2_PT_1_IN0,
      I1 => NlwBufferSignal_ARAM_8_D2_PT_1_IN1,
      O => ARAM_8_D2_PT_1_873
    );
  ARAM_8_D2_PT_2 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_8_D2_PT_2_IN0,
      I1 => NlwBufferSignal_ARAM_8_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_8_D2_PT_2_IN2,
      I3 => NlwBufferSignal_ARAM_8_D2_PT_2_IN3,
      O => ARAM_8_D2_PT_2_874
    );
  ARAM_8_D2_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_8_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_8_D2_PT_3_IN1,
      I2 => NlwInverterSignal_ARAM_8_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_8_D2_PT_3_IN3,
      I4 => NlwBufferSignal_ARAM_8_D2_PT_3_IN4,
      O => ARAM_8_D2_PT_3_875
    );
  ARAM_8_D2_PT_4 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_8_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_8_D2_PT_4_IN1,
      I2 => NlwBufferSignal_ARAM_8_D2_PT_4_IN2,
      I3 => NlwInverterSignal_ARAM_8_D2_PT_4_IN3,
      I4 => NlwBufferSignal_ARAM_8_D2_PT_4_IN4,
      O => ARAM_8_D2_PT_4_876
    );
  ARAM_8_D2_PT_5 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_8_D2_PT_5_IN0,
      I1 => NlwInverterSignal_ARAM_8_D2_PT_5_IN1,
      I2 => NlwInverterSignal_ARAM_8_D2_PT_5_IN2,
      I3 => NlwBufferSignal_ARAM_8_D2_PT_5_IN3,
      I4 => NlwBufferSignal_ARAM_8_D2_PT_5_IN4,
      I5 => NlwInverterSignal_ARAM_8_D2_PT_5_IN5,
      O => ARAM_8_D2_PT_5_878
    );
  ARAM_8_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_ARAM_8_D2_IN0,
      I1 => NlwBufferSignal_ARAM_8_D2_IN1,
      I2 => NlwBufferSignal_ARAM_8_D2_IN2,
      I3 => NlwBufferSignal_ARAM_8_D2_IN3,
      I4 => NlwBufferSignal_ARAM_8_D2_IN4,
      I5 => NlwBufferSignal_ARAM_8_D2_IN5,
      O => ARAM_8_D2_870
    );
  ARAM_8_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_8_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_8_CLKF_IN1,
      O => ARAM_8_CLKF_868
    );
  ARAM_9_Q_849 : X_BUF
    port map (
      I => ARAM_9_Q_879,
      O => ARAM_9_Q_152
    );
  ARAM_9 : X_BUF
    port map (
      I => ARAM_9_Q_879,
      O => ARAM_9_468
    );
  ARAM_9_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_9_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_ARAM_9_tsimcreated_xor_IN1,
      O => ARAM_9_tsimcreated_xor_Q_881
    );
  ARAM_9_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_9_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_9_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_9_Q_879
    );
  ARAM_9_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_9_D_IN0,
      I1 => NlwBufferSignal_ARAM_9_D_IN1,
      O => ARAM_9_D_880
    );
  ARAM_9_D1 : X_ZERO
    port map (
      O => ARAM_9_D1_883
    );
  ARAM_9_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_9_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ARAM_9_D2_PT_0_IN1,
      O => ARAM_9_D2_PT_0_885
    );
  ARAM_9_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_ARAM_9_D2_PT_1_IN0,
      I1 => NlwBufferSignal_ARAM_9_D2_PT_1_IN1,
      I2 => NlwInverterSignal_ARAM_9_D2_PT_1_IN2,
      I3 => NlwBufferSignal_ARAM_9_D2_PT_1_IN3,
      O => ARAM_9_D2_PT_1_886
    );
  ARAM_9_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_ARAM_9_D2_PT_2_IN0,
      I1 => NlwInverterSignal_ARAM_9_D2_PT_2_IN1,
      I2 => NlwInverterSignal_ARAM_9_D2_PT_2_IN2,
      I3 => NlwInverterSignal_ARAM_9_D2_PT_2_IN3,
      I4 => NlwBufferSignal_ARAM_9_D2_PT_2_IN4,
      O => ARAM_9_D2_PT_2_887
    );
  ARAM_9_D2_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_ARAM_9_D2_PT_3_IN0,
      I1 => NlwInverterSignal_ARAM_9_D2_PT_3_IN1,
      I2 => NlwBufferSignal_ARAM_9_D2_PT_3_IN2,
      I3 => NlwInverterSignal_ARAM_9_D2_PT_3_IN3,
      I4 => NlwInverterSignal_ARAM_9_D2_PT_3_IN4,
      O => ARAM_9_D2_PT_3_888
    );
  ARAM_9_D2_PT_4 : X_AND6
    port map (
      I0 => NlwInverterSignal_ARAM_9_D2_PT_4_IN0,
      I1 => NlwInverterSignal_ARAM_9_D2_PT_4_IN1,
      I2 => NlwInverterSignal_ARAM_9_D2_PT_4_IN2,
      I3 => NlwBufferSignal_ARAM_9_D2_PT_4_IN3,
      I4 => NlwBufferSignal_ARAM_9_D2_PT_4_IN4,
      I5 => NlwBufferSignal_ARAM_9_D2_PT_4_IN5,
      O => ARAM_9_D2_PT_4_889
    );
  ARAM_9_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_ARAM_9_D2_IN0,
      I1 => NlwBufferSignal_ARAM_9_D2_IN1,
      I2 => NlwBufferSignal_ARAM_9_D2_IN2,
      I3 => NlwBufferSignal_ARAM_9_D2_IN3,
      I4 => NlwBufferSignal_ARAM_9_D2_IN4,
      O => ARAM_9_D2_884
    );
  ARAM_9_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_9_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_9_CLKF_IN1,
      O => ARAM_9_CLKF_882
    );
  CQ_FSM_FFd3 : X_BUF
    port map (
      I => CQ_FSM_FFd3_Q,
      O => CQ_FSM_FFd3_294
    );
  CQ_FSM_FFd3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd3_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_CQ_FSM_FFd3_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd3_Q
    );
  CQ_FSM_FFd3_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd3_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd3_D_IN1,
      O => CQ_FSM_FFd3_D_891
    );
  CQ_FSM_FFd3_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd3_D1_893
    );
  CQ_FSM_FFd3_D2_PT_0 : X_AND3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_0_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_0_IN2,
      O => CQ_FSM_FFd3_D2_PT_0_895
    );
  CQ_FSM_FFd3_D2_PT_1 : X_AND3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_1_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_1_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd3_D2_PT_1_IN2,
      O => CQ_FSM_FFd3_D2_PT_1_896
    );
  CQ_FSM_FFd3_D2_PT_2 : X_AND4
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_2_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd3_D2_PT_2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_2_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_2_IN3,
      O => CQ_FSM_FFd3_D2_PT_2_897
    );
  CQ_FSM_FFd3_D2_PT_3 : X_AND4
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_3_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd3_D2_PT_3_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_3_IN2,
      I3 => NlwInverterSignal_CQ_FSM_FFd3_D2_PT_3_IN3,
      O => CQ_FSM_FFd3_D2_PT_3_898
    );
  CQ_FSM_FFd3_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd3_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd3_D2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd3_D2_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd3_D2_IN3,
      O => CQ_FSM_FFd3_D2_894
    );
  CQ_FSM_FFd3_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd3_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd3_CLKF_IN1,
      O => CQ_FSM_FFd3_CLKF_892
    );
  CQ_FSM_FFd4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_Q,
      O => CQ_FSM_FFd4_295
    );
  CQ_FSM_FFd4_EXP : X_BUF
    port map (
      I => CQ_FSM_FFd4_EXP_tsimrenamed_net_Q_900,
      O => CQ_FSM_FFd4_EXP_872
    );
  CQ_FSM_FFd4_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd4_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_CQ_FSM_FFd4_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd4_Q
    );
  CQ_FSM_FFd4_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd4_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd4_D_IN1,
      O => CQ_FSM_FFd4_D_901
    );
  CQ_FSM_FFd4_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd4_D1_903
    );
  CQ_FSM_FFd4_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_0_IN1,
      O => CQ_FSM_FFd4_D2_PT_0_906
    );
  CQ_FSM_FFd4_D2_PT_1 : X_AND3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_1_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd4_D2_PT_1_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_1_IN2,
      O => CQ_FSM_FFd4_D2_PT_1_907
    );
  CQ_FSM_FFd4_D2_PT_2 : X_AND3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_2_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd4_D2_PT_2_IN2,
      O => CQ_FSM_FFd4_D2_PT_2_908
    );
  CQ_FSM_FFd4_D2 : X_OR3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd4_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd4_D2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd4_D2_IN2,
      O => CQ_FSM_FFd4_D2_904
    );
  CQ_FSM_FFd4_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd4_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd4_CLKF_IN1,
      O => CQ_FSM_FFd4_CLKF_902
    );
  CQ_FSM_FFd4_EXP_PT_0 : X_AND6
    port map (
      I0 => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN4,
      I5 => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_0_IN5,
      O => CQ_FSM_FFd4_EXP_PT_0_909
    );
  CQ_FSM_FFd4_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN4,
      I5 => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_1_IN5,
      I6 => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN6,
      O => CQ_FSM_FFd4_EXP_PT_1_910
    );
  CQ_FSM_FFd4_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN1,
      O => CQ_FSM_FFd4_EXP_tsimrenamed_net_Q_900
    );
  CQ_FSM_FFd5 : X_BUF
    port map (
      I => CQ_FSM_FFd5_Q,
      O => CQ_FSM_FFd5_245
    );
  CQ_FSM_FFd5_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd5_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_CQ_FSM_FFd5_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd5_Q
    );
  CQ_FSM_FFd5_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_CQ_FSM_FFd5_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd5_D_IN1,
      O => CQ_FSM_FFd5_D_912
    );
  CQ_FSM_FFd5_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd5_D1_914
    );
  CQ_FSM_FFd5_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_0_IN1,
      O => CQ_FSM_FFd5_D2_PT_0_917
    );
  CQ_FSM_FFd5_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_1_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_1_IN1,
      O => CQ_FSM_FFd5_D2_PT_1_919
    );
  CQ_FSM_FFd5_D2_PT_2 : X_AND6
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN2,
      I3 => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_2_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN4,
      I5 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN5,
      O => CQ_FSM_FFd5_D2_PT_2_920
    );
  CQ_FSM_FFd5_D2_PT_3 : X_AND8
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN4,
      I5 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN5,
      I6 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN6,
      I7 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN7,
      O => CQ_FSM_FFd5_D2_PT_3_921
    );
  CQ_FSM_FFd5_D2_PT_4 : X_AND8
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN4,
      I5 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN5,
      I6 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN6,
      I7 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN7,
      O => CQ_FSM_FFd5_D2_PT_4_922
    );
  CQ_FSM_FFd5_D2_PT_5 : X_AND8
    port map (
      I0 => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN3,
      I4 => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN4,
      I5 => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN5,
      I6 => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN6,
      I7 => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN7,
      O => CQ_FSM_FFd5_D2_PT_5_923
    );
  CQ_FSM_FFd5_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd5_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd5_D2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd5_D2_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd5_D2_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd5_D2_IN4,
      I5 => NlwBufferSignal_CQ_FSM_FFd5_D2_IN5,
      O => CQ_FSM_FFd5_D2_915
    );
  CQ_FSM_FFd5_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd5_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd5_CLKF_IN1,
      O => CQ_FSM_FFd5_CLKF_913
    );
  CQ_FSM_FFd2 : X_BUF
    port map (
      I => CQ_FSM_FFd2_Q,
      O => CQ_FSM_FFd2_296
    );
  CQ_FSM_FFd2_tsimcreated_xor_Q : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd2_tsimcreated_xor_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd2_tsimcreated_xor_IN1,
      O => CQ_FSM_FFd2_tsimcreated_xor_Q_926
    );
  CQ_FSM_FFd2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd2_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_CQ_FSM_FFd2_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd2_Q
    );
  CQ_FSM_FFd2_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd2_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd2_D_IN1,
      O => CQ_FSM_FFd2_D_925
    );
  CQ_FSM_FFd2_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd2_D1_928
    );
  CQ_FSM_FFd2_D2_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_CQ_FSM_FFd2_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_0_IN1,
      O => CQ_FSM_FFd2_D2_PT_0_930
    );
  CQ_FSM_FFd2_D2_PT_1 : X_AND3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_1_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_1_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd2_D2_PT_1_IN2,
      O => CQ_FSM_FFd2_D2_PT_1_931
    );
  CQ_FSM_FFd2_D2_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_2_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd2_D2_PT_2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_2_IN2,
      I3 => NlwInverterSignal_CQ_FSM_FFd2_D2_PT_2_IN3,
      I4 => NlwInverterSignal_CQ_FSM_FFd2_D2_PT_2_IN4,
      O => CQ_FSM_FFd2_D2_PT_2_932
    );
  CQ_FSM_FFd2_D2_PT_3 : X_AND6
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd2_D2_PT_3_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN2,
      I3 => NlwInverterSignal_CQ_FSM_FFd2_D2_PT_3_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN4,
      I5 => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN5,
      O => CQ_FSM_FFd2_D2_PT_3_933
    );
  CQ_FSM_FFd2_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd2_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd2_D2_IN1,
      I2 => NlwBufferSignal_CQ_FSM_FFd2_D2_IN2,
      I3 => NlwBufferSignal_CQ_FSM_FFd2_D2_IN3,
      O => CQ_FSM_FFd2_D2_929
    );
  CQ_FSM_FFd2_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd2_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd2_CLKF_IN1,
      O => CQ_FSM_FFd2_CLKF_927
    );
  CQ_FSM_FFd1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_Q,
      O => CQ_FSM_FFd1_247
    );
  CQ_FSM_FFd1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd1_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_CQ_FSM_FFd1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CQ_FSM_FFd1_Q
    );
  CQ_FSM_FFd1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd1_D_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd1_D_IN1,
      O => CQ_FSM_FFd1_D_935
    );
  CQ_FSM_FFd1_D1 : X_ZERO
    port map (
      O => CQ_FSM_FFd1_D1_937
    );
  CQ_FSM_FFd1_D2_PT_0 : X_AND3
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_0_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd1_D2_PT_0_IN2,
      O => CQ_FSM_FFd1_D2_PT_0_939
    );
  CQ_FSM_FFd1_D2_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_1_IN0,
      I1 => NlwInverterSignal_CQ_FSM_FFd1_D2_PT_1_IN1,
      I2 => NlwInverterSignal_CQ_FSM_FFd1_D2_PT_1_IN2,
      I3 => NlwInverterSignal_CQ_FSM_FFd1_D2_PT_1_IN3,
      I4 => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_1_IN4,
      O => CQ_FSM_FFd1_D2_PT_1_940
    );
  CQ_FSM_FFd1_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd1_D2_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd1_D2_IN1,
      O => CQ_FSM_FFd1_D2_938
    );
  CQ_FSM_FFd1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CQ_FSM_FFd1_CLKF_IN0,
      I1 => NlwBufferSignal_CQ_FSM_FFd1_CLKF_IN1,
      O => CQ_FSM_FFd1_CLKF_936
    );
  ADR_AC_HIT : X_BUF
    port map (
      I => ADR_AC_HIT_Q,
      O => ADR_AC_HIT_219
    );
  ADR_AC_HIT_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ADR_AC_HIT_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ADR_AC_HIT_Q
    );
  ADR_AC_HIT_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ADR_AC_HIT_D_IN0,
      I1 => NlwBufferSignal_ADR_AC_HIT_D_IN1,
      O => ADR_AC_HIT_D_942
    );
  ADR_AC_HIT_D1 : X_ZERO
    port map (
      O => ADR_AC_HIT_D1_944
    );
  ADR_AC_HIT_D2 : X_AND32
    port map (
      I0 => NlwInverterSignal_ADR_AC_HIT_D2_IN0,
      I1 => NlwInverterSignal_ADR_AC_HIT_D2_IN1,
      I2 => NlwInverterSignal_ADR_AC_HIT_D2_IN2,
      I3 => NlwInverterSignal_ADR_AC_HIT_D2_IN3,
      I4 => NlwInverterSignal_ADR_AC_HIT_D2_IN4,
      I5 => NlwInverterSignal_ADR_AC_HIT_D2_IN5,
      I6 => NlwInverterSignal_ADR_AC_HIT_D2_IN6,
      I7 => NlwInverterSignal_ADR_AC_HIT_D2_IN7,
      I8 => NlwBufferSignal_ADR_AC_HIT_D2_IN8,
      I9 => NlwBufferSignal_ADR_AC_HIT_D2_IN9,
      I10 => NlwBufferSignal_ADR_AC_HIT_D2_IN10,
      I11 => NlwInverterSignal_ADR_AC_HIT_D2_IN11,
      I12 => NlwBufferSignal_ADR_AC_HIT_D2_IN12,
      I13 => NlwInverterSignal_ADR_AC_HIT_D2_IN13,
      I14 => NlwInverterSignal_ADR_AC_HIT_D2_IN14,
      I15 => NlwInverterSignal_ADR_AC_HIT_D2_IN15,
      I16 => NlwInverterSignal_ADR_AC_HIT_D2_IN16,
      I17 => NlwBufferSignal_ADR_AC_HIT_D2_IN17,
      I18 => NlwBufferSignal_ADR_AC_HIT_D2_IN18,
      I19 => NlwBufferSignal_ADR_AC_HIT_D2_IN19,
      I20 => NlwBufferSignal_ADR_AC_HIT_D2_IN20,
      I21 => NlwBufferSignal_ADR_AC_HIT_D2_IN21,
      I22 => NlwBufferSignal_ADR_AC_HIT_D2_IN22,
      I23 => NlwBufferSignal_ADR_AC_HIT_D2_IN23,
      I24 => NlwBufferSignal_ADR_AC_HIT_D2_IN24,
      I25 => NlwBufferSignal_ADR_AC_HIT_D2_IN25,
      I26 => NlwBufferSignal_ADR_AC_HIT_D2_IN26,
      I27 => NlwBufferSignal_ADR_AC_HIT_D2_IN27,
      I28 => NlwBufferSignal_ADR_AC_HIT_D2_IN28,
      I29 => NlwBufferSignal_ADR_AC_HIT_D2_IN29,
      I30 => NlwBufferSignal_ADR_AC_HIT_D2_IN30,
      I31 => NlwBufferSignal_ADR_AC_HIT_D2_IN31,
      O => ADR_AC_HIT_D2_945
    );
  ADR_AC_HIT_CLKF : X_AND2
    port map (
      I0 => NlwInverterSignal_ADR_AC_HIT_CLKF_IN0,
      I1 => NlwInverterSignal_ADR_AC_HIT_CLKF_IN1,
      O => ADR_AC_HIT_CLKF_943
    );
  TRANSFER_IN_PROGRES : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_Q,
      O => TRANSFER_IN_PROGRES_249
    );
  TRANSFER_IN_PROGRES_REG : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => NlwBufferSignal_TRANSFER_IN_PROGRES_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_TRANSFER_IN_PROGRES_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => TRANSFER_IN_PROGRES_Q
    );
  TRANSFER_IN_PROGRES_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_TRANSFER_IN_PROGRES_D_IN0,
      I1 => NlwBufferSignal_TRANSFER_IN_PROGRES_D_IN1,
      O => TRANSFER_IN_PROGRES_D_947
    );
  TRANSFER_IN_PROGRES_D1 : X_ZERO
    port map (
      O => TRANSFER_IN_PROGRES_D1_949
    );
  TRANSFER_IN_PROGRES_D2_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN0,
      I1 => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN1,
      O => TRANSFER_IN_PROGRES_D2_PT_0_951
    );
  TRANSFER_IN_PROGRES_D2_PT_1 : X_AND2
    port map (
      I0 => NlwInverterSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN0,
      I1 => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN1,
      O => TRANSFER_IN_PROGRES_D2_PT_1_952
    );
  TRANSFER_IN_PROGRES_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_IN0,
      I1 => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_IN1,
      O => TRANSFER_IN_PROGRES_D2_950
    );
  TRANSFER_IN_PROGRES_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_TRANSFER_IN_PROGRES_CLKF_IN0,
      I1 => NlwBufferSignal_TRANSFER_IN_PROGRES_CLKF_IN1,
      O => TRANSFER_IN_PROGRES_CLKF_948
    );
  TRANSFER : X_BUF
    port map (
      I => TRANSFER_Q,
      O => TRANSFER_397
    );
  TRANSFER_REG : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => NlwBufferSignal_TRANSFER_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_TRANSFER_REG_CLK,
      SET => Gnd_210,
      RST => TRANSFER_RSTF_956,
      O => TRANSFER_Q
    );
  TRANSFER_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_TRANSFER_D_IN0,
      I1 => NlwBufferSignal_TRANSFER_D_IN1,
      O => TRANSFER_D_954
    );
  TRANSFER_D1 : X_ZERO
    port map (
      O => TRANSFER_D1_957
    );
  TRANSFER_D2 : X_ONE
    port map (
      O => TRANSFER_D2_958
    );
  TRANSFER_CLKF : X_AND2
    port map (
      I0 => NlwInverterSignal_TRANSFER_CLKF_IN0,
      I1 => NlwInverterSignal_TRANSFER_CLKF_IN1,
      O => TRANSFER_CLKF_955
    );
  TRANSFER_RSTF : X_AND2
    port map (
      I0 => NlwBufferSignal_TRANSFER_RSTF_IN0,
      I1 => NlwBufferSignal_TRANSFER_RSTF_IN1,
      O => TRANSFER_RSTF_956
    );
  ADR_IDE_HIT : X_BUF
    port map (
      I => ADR_IDE_HIT_Q,
      O => ADR_IDE_HIT_385
    );
  ADR_IDE_HIT_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ADR_IDE_HIT_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ADR_IDE_HIT_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ADR_IDE_HIT_Q
    );
  ADR_IDE_HIT_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ADR_IDE_HIT_D_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D_IN1,
      O => ADR_IDE_HIT_D_962
    );
  ADR_IDE_HIT_D1 : X_ZERO
    port map (
      O => ADR_IDE_HIT_D1_964
    );
  ADR_IDE_HIT_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_0_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_0_IN1,
      O => ADR_IDE_HIT_D2_PT_0_966
    );
  ADR_IDE_HIT_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_1_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_1_IN1,
      O => ADR_IDE_HIT_D2_PT_1_967
    );
  ADR_IDE_HIT_D2_PT_2 : X_AND2
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_2_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_2_IN1,
      O => ADR_IDE_HIT_D2_PT_2_968
    );
  ADR_IDE_HIT_D2_PT_3 : X_AND2
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_3_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_3_IN1,
      O => ADR_IDE_HIT_D2_PT_3_969
    );
  ADR_IDE_HIT_D2_PT_4 : X_AND2
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_4_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_4_IN1,
      O => ADR_IDE_HIT_D2_PT_4_971
    );
  ADR_IDE_HIT_D2_PT_5 : X_AND2
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_5_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D2_PT_5_IN1,
      O => ADR_IDE_HIT_D2_PT_5_973
    );
  ADR_IDE_HIT_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_D2_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_D2_IN1,
      I2 => NlwBufferSignal_ADR_IDE_HIT_D2_IN2,
      I3 => NlwBufferSignal_ADR_IDE_HIT_D2_IN3,
      I4 => NlwBufferSignal_ADR_IDE_HIT_D2_IN4,
      I5 => NlwBufferSignal_ADR_IDE_HIT_D2_IN5,
      O => ADR_IDE_HIT_D2_965
    );
  ADR_IDE_HIT_CLKF : X_AND2
    port map (
      I0 => NlwInverterSignal_ADR_IDE_HIT_CLKF_IN0,
      I1 => NlwInverterSignal_ADR_IDE_HIT_CLKF_IN1,
      O => ADR_IDE_HIT_CLKF_963
    );
  CLK_PE_3_Q : X_BUF
    port map (
      I => CLK_PE_3_Q_974,
      O => CLK_PE(3)
    );
  CLK_PE_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CLK_PE_3_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_CLK_PE_3_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CLK_PE_3_Q_974
    );
  CLK_PE_3_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CLK_PE_3_D_IN0,
      I1 => NlwBufferSignal_CLK_PE_3_D_IN1,
      O => CLK_PE_3_D_975
    );
  CLK_PE_3_D1 : X_ZERO
    port map (
      O => CLK_PE_3_D1_977
    );
  CLK_PE_3_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_3_D2_IN0,
      I1 => NlwBufferSignal_CLK_PE_3_D2_IN1,
      O => CLK_PE_3_D2_978
    );
  CLK_PE_3_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_3_CLKF_IN0,
      I1 => NlwBufferSignal_CLK_PE_3_CLKF_IN1,
      O => CLK_PE_3_CLKF_976
    );
  nAS_PLL_C_N : X_BUF
    port map (
      I => nAS_PLL_C_N_Q,
      O => nAS_PLL_C_N_640
    );
  nAS_PLL_C_N_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_nAS_PLL_C_N_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_nAS_PLL_C_N_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => nAS_PLL_C_N_Q
    );
  nAS_PLL_C_N_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_nAS_PLL_C_N_D_IN0,
      I1 => NlwBufferSignal_nAS_PLL_C_N_D_IN1,
      O => nAS_PLL_C_N_D_981
    );
  nAS_PLL_C_N_D1 : X_ZERO
    port map (
      O => nAS_PLL_C_N_D1_983
    );
  nAS_PLL_C_N_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_nAS_PLL_C_N_D2_IN0,
      I1 => NlwBufferSignal_nAS_PLL_C_N_D2_IN1,
      O => nAS_PLL_C_N_D2_984
    );
  nAS_PLL_C_N_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_nAS_PLL_C_N_CLKF_IN0,
      I1 => NlwBufferSignal_nAS_PLL_C_N_CLKF_IN1,
      O => nAS_PLL_C_N_CLKF_982
    );
  IDE_CYCLE : X_BUF
    port map (
      I => IDE_CYCLE_Q,
      O => IDE_CYCLE_270
    );
  IDE_CYCLE_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_CYCLE_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_IDE_CYCLE_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_CYCLE_Q
    );
  IDE_CYCLE_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_CYCLE_D_IN0,
      I1 => NlwBufferSignal_IDE_CYCLE_D_IN1,
      O => IDE_CYCLE_D_986
    );
  IDE_CYCLE_D1 : X_ZERO
    port map (
      O => IDE_CYCLE_D1_987
    );
  IDE_CYCLE_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_IDE_CYCLE_D2_IN0,
      I1 => NlwBufferSignal_IDE_CYCLE_D2_IN1,
      O => IDE_CYCLE_D2_988
    );
  IDE_DSACK_D_2_Q : X_BUF
    port map (
      I => IDE_DSACK_D_2_Q_989,
      O => IDE_DSACK_D(2)
    );
  IDE_DSACK_D_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_2_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_IDE_DSACK_D_2_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_DSACK_D_2_Q_989
    );
  IDE_DSACK_D_2_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_2_D_IN0,
      I1 => NlwBufferSignal_IDE_DSACK_D_2_D_IN1,
      O => IDE_DSACK_D_2_D_990
    );
  IDE_DSACK_D_2_D1 : X_ZERO
    port map (
      O => IDE_DSACK_D_2_D1_991
    );
  IDE_DSACK_D_2_D2 : X_AND3
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_2_D2_IN0,
      I1 => NlwBufferSignal_IDE_DSACK_D_2_D2_IN1,
      I2 => NlwInverterSignal_IDE_DSACK_D_2_D2_IN2,
      O => IDE_DSACK_D_2_D2_992
    );
  ARAM_LOW_0_Q : X_BUF
    port map (
      I => ARAM_LOW_0_Q_994,
      O => ARAM_LOW(0)
    );
  ARAM_LOW_0_EXP : X_BUF
    port map (
      I => ARAM_LOW_0_EXP_tsimrenamed_net_Q_995,
      O => ARAM_LOW_0_EXP_636
    );
  ARAM_LOW_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_0_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_LOW_0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_0_Q_994
    );
  ARAM_LOW_0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_0_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_0_D_IN1,
      O => ARAM_LOW_0_D_996
    );
  ARAM_LOW_0_D1 : X_ZERO
    port map (
      O => ARAM_LOW_0_D1_998
    );
  ARAM_LOW_0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_0_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_0_D2_IN1,
      O => ARAM_LOW_0_D2_999
    );
  ARAM_LOW_0_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_0_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_0_CLKF_IN1,
      O => ARAM_LOW_0_CLKF_997
    );
  ARAM_LOW_0_EXP_tsimrenamed_net_Q : X_AND16
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN3,
      I4 => NlwInverterSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN5,
      I6 => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN6,
      I7 => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN7,
      I8 => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN8,
      I9 => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN9,
      I10 => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN10,
      I11 => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN11,
      I12 => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN12,
      I13 => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN13,
      I14 => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN14,
      I15 => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN15,
      O => ARAM_LOW_0_EXP_tsimrenamed_net_Q_995
    );
  ARAM_LOW_1_Q : X_BUF
    port map (
      I => ARAM_LOW_1_Q_1000,
      O => ARAM_LOW(1)
    );
  ARAM_LOW_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_1_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_LOW_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_1_Q_1000
    );
  ARAM_LOW_1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_1_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_1_D_IN1,
      O => ARAM_LOW_1_D_1002
    );
  ARAM_LOW_1_D1 : X_ZERO
    port map (
      O => ARAM_LOW_1_D1_1004
    );
  ARAM_LOW_1_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_1_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_1_D2_IN1,
      O => ARAM_LOW_1_D2_1005
    );
  ARAM_LOW_1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_1_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_1_CLKF_IN1,
      O => ARAM_LOW_1_CLKF_1003
    );
  ARAM_LOW_2_Q : X_BUF
    port map (
      I => ARAM_LOW_2_Q_1006,
      O => ARAM_LOW(2)
    );
  ARAM_LOW_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_2_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_LOW_2_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_2_Q_1006
    );
  ARAM_LOW_2_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_2_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_2_D_IN1,
      O => ARAM_LOW_2_D_1007
    );
  ARAM_LOW_2_D1 : X_ZERO
    port map (
      O => ARAM_LOW_2_D1_1009
    );
  ARAM_LOW_2_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_2_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_2_D2_IN1,
      O => ARAM_LOW_2_D2_1010
    );
  ARAM_LOW_2_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_2_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_2_CLKF_IN1,
      O => ARAM_LOW_2_CLKF_1008
    );
  ARAM_LOW_3_Q : X_BUF
    port map (
      I => ARAM_LOW_3_Q_1011,
      O => ARAM_LOW(3)
    );
  ARAM_LOW_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_3_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_LOW_3_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_3_Q_1011
    );
  ARAM_LOW_3_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_3_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_3_D_IN1,
      O => ARAM_LOW_3_D_1012
    );
  ARAM_LOW_3_D1 : X_ZERO
    port map (
      O => ARAM_LOW_3_D1_1014
    );
  ARAM_LOW_3_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_3_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_3_D2_IN1,
      O => ARAM_LOW_3_D2_1015
    );
  ARAM_LOW_3_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_3_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_3_CLKF_IN1,
      O => ARAM_LOW_3_CLKF_1013
    );
  ARAM_LOW_4_Q : X_BUF
    port map (
      I => ARAM_LOW_4_Q_1016,
      O => ARAM_LOW(4)
    );
  ARAM_LOW_4_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_4_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_LOW_4_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_4_Q_1016
    );
  ARAM_LOW_4_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_4_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_4_D_IN1,
      O => ARAM_LOW_4_D_1018
    );
  ARAM_LOW_4_D1 : X_ZERO
    port map (
      O => ARAM_LOW_4_D1_1020
    );
  ARAM_LOW_4_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_4_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_4_D2_IN1,
      O => ARAM_LOW_4_D2_1021
    );
  ARAM_LOW_4_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_4_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_4_CLKF_IN1,
      O => ARAM_LOW_4_CLKF_1019
    );
  ARAM_LOW_5_Q : X_BUF
    port map (
      I => ARAM_LOW_5_Q_1022,
      O => ARAM_LOW(5)
    );
  ARAM_LOW_5_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_5_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_LOW_5_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_5_Q_1022
    );
  ARAM_LOW_5_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_5_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_5_D_IN1,
      O => ARAM_LOW_5_D_1024
    );
  ARAM_LOW_5_D1 : X_ZERO
    port map (
      O => ARAM_LOW_5_D1_1026
    );
  ARAM_LOW_5_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_5_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_5_D2_IN1,
      O => ARAM_LOW_5_D2_1027
    );
  ARAM_LOW_5_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_5_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_5_CLKF_IN1,
      O => ARAM_LOW_5_CLKF_1025
    );
  ARAM_LOW_6_Q : X_BUF
    port map (
      I => ARAM_LOW_6_Q_1028,
      O => ARAM_LOW(6)
    );
  ARAM_LOW_6_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_6_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_LOW_6_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_6_Q_1028
    );
  ARAM_LOW_6_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_6_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_6_D_IN1,
      O => ARAM_LOW_6_D_1029
    );
  ARAM_LOW_6_D1 : X_ZERO
    port map (
      O => ARAM_LOW_6_D1_1031
    );
  ARAM_LOW_6_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_6_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_6_D2_IN1,
      O => ARAM_LOW_6_D2_1032
    );
  ARAM_LOW_6_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_6_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_6_CLKF_IN1,
      O => ARAM_LOW_6_CLKF_1030
    );
  ARAM_LOW_7_Q : X_BUF
    port map (
      I => ARAM_LOW_7_Q_1033,
      O => ARAM_LOW(7)
    );
  ARAM_LOW_7_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_7_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_LOW_7_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_7_Q_1033
    );
  ARAM_LOW_7_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_7_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_7_D_IN1,
      O => ARAM_LOW_7_D_1034
    );
  ARAM_LOW_7_D1 : X_ZERO
    port map (
      O => ARAM_LOW_7_D1_1036
    );
  ARAM_LOW_7_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_7_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_7_D2_IN1,
      O => ARAM_LOW_7_D2_1037
    );
  ARAM_LOW_7_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_7_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_7_CLKF_IN1,
      O => ARAM_LOW_7_CLKF_1035
    );
  ARAM_LOW_8_Q : X_BUF
    port map (
      I => ARAM_LOW_8_Q_1038,
      O => ARAM_LOW(8)
    );
  ARAM_LOW_8_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ARAM_LOW_8_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ARAM_LOW_8_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ARAM_LOW_8_Q_1038
    );
  ARAM_LOW_8_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_8_D_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_8_D_IN1,
      O => ARAM_LOW_8_D_1039
    );
  ARAM_LOW_8_D1 : X_ZERO
    port map (
      O => ARAM_LOW_8_D1_1041
    );
  ARAM_LOW_8_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_ARAM_LOW_8_D2_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_8_D2_IN1,
      O => ARAM_LOW_8_D2_1042
    );
  ARAM_LOW_8_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_ARAM_LOW_8_CLKF_IN0,
      I1 => NlwBufferSignal_ARAM_LOW_8_CLKF_IN1,
      O => ARAM_LOW_8_CLKF_1040
    );
  CLK_D : X_BUF
    port map (
      I => CLK_D_Q,
      O => CLK_D_1044
    );
  CLK_D_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CLK_D_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_CLK_D_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CLK_D_Q
    );
  CLK_D_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CLK_D_D_IN0,
      I1 => NlwBufferSignal_CLK_D_D_IN1,
      O => CLK_D_D_1045
    );
  CLK_D_D1 : X_ZERO
    port map (
      O => CLK_D_D1_1047
    );
  CLK_D_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_D_D2_IN0,
      I1 => NlwBufferSignal_CLK_D_D2_IN1,
      O => CLK_D_D2_1048
    );
  CLK_D_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_D_CLKF_IN0,
      I1 => NlwBufferSignal_CLK_D_CLKF_IN1,
      O => CLK_D_CLKF_1046
    );
  CLK_PE_0_Q : X_BUF
    port map (
      I => CLK_PE_0_Q_1049,
      O => CLK_PE(0)
    );
  CLK_PE_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CLK_PE_0_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_CLK_PE_0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CLK_PE_0_Q_1049
    );
  CLK_PE_0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CLK_PE_0_D_IN0,
      I1 => NlwBufferSignal_CLK_PE_0_D_IN1,
      O => CLK_PE_0_D_1051
    );
  CLK_PE_0_D1 : X_ZERO
    port map (
      O => CLK_PE_0_D1_1053
    );
  CLK_PE_0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_0_D2_IN0,
      I1 => NlwInverterSignal_CLK_PE_0_D2_IN1,
      O => CLK_PE_0_D2_1054
    );
  CLK_PE_0_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_0_CLKF_IN0,
      I1 => NlwBufferSignal_CLK_PE_0_CLKF_IN1,
      O => CLK_PE_0_CLKF_1052
    );
  CLK_PE_1_Q : X_BUF
    port map (
      I => CLK_PE_1_Q_1055,
      O => CLK_PE(1)
    );
  CLK_PE_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CLK_PE_1_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_CLK_PE_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CLK_PE_1_Q_1055
    );
  CLK_PE_1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CLK_PE_1_D_IN0,
      I1 => NlwBufferSignal_CLK_PE_1_D_IN1,
      O => CLK_PE_1_D_1057
    );
  CLK_PE_1_D1 : X_ZERO
    port map (
      O => CLK_PE_1_D1_1059
    );
  CLK_PE_1_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_1_D2_IN0,
      I1 => NlwBufferSignal_CLK_PE_1_D2_IN1,
      O => CLK_PE_1_D2_1060
    );
  CLK_PE_1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_1_CLKF_IN0,
      I1 => NlwBufferSignal_CLK_PE_1_CLKF_IN1,
      O => CLK_PE_1_CLKF_1058
    );
  CLK_PE_2_Q : X_BUF
    port map (
      I => CLK_PE_2_Q_1061,
      O => CLK_PE(2)
    );
  CLK_PE_2_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CLK_PE_2_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_CLK_PE_2_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CLK_PE_2_Q_1061
    );
  CLK_PE_2_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_CLK_PE_2_D_IN0,
      I1 => NlwBufferSignal_CLK_PE_2_D_IN1,
      O => CLK_PE_2_D_1062
    );
  CLK_PE_2_D1 : X_ZERO
    port map (
      O => CLK_PE_2_D1_1064
    );
  CLK_PE_2_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_2_D2_IN0,
      I1 => NlwBufferSignal_CLK_PE_2_D2_IN1,
      O => CLK_PE_2_D2_1065
    );
  CLK_PE_2_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CLK_PE_2_CLKF_IN0,
      I1 => NlwBufferSignal_CLK_PE_2_CLKF_IN1,
      O => CLK_PE_2_CLKF_1063
    );
  IDE_BUF_S : X_BUF
    port map (
      I => IDE_BUF_S_Q,
      O => IDE_BUF_S_1067
    );
  IDE_BUF_S_EXP : X_BUF
    port map (
      I => IDE_BUF_S_EXP_tsimrenamed_net_Q_1068,
      O => IDE_BUF_S_EXP_767
    );
  IDE_BUF_S_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_BUF_S_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_IDE_BUF_S_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_BUF_S_Q
    );
  IDE_BUF_S_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_BUF_S_D_IN0,
      I1 => NlwBufferSignal_IDE_BUF_S_D_IN1,
      O => IDE_BUF_S_D_1069
    );
  IDE_BUF_S_D1 : X_ZERO
    port map (
      O => IDE_BUF_S_D1_1070
    );
  IDE_BUF_S_D2 : X_AND3
    port map (
      I0 => NlwBufferSignal_IDE_BUF_S_D2_IN0,
      I1 => NlwInverterSignal_IDE_BUF_S_D2_IN1,
      I2 => NlwBufferSignal_IDE_BUF_S_D2_IN2,
      O => IDE_BUF_S_D2_1071
    );
  IDE_BUF_S_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwInverterSignal_IDE_BUF_S_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_IDE_BUF_S_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_IDE_BUF_S_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_IDE_BUF_S_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_IDE_BUF_S_EXP_PT_0_IN4,
      O => IDE_BUF_S_EXP_PT_0_1072
    );
  IDE_BUF_S_EXP_PT_1 : X_AND5
    port map (
      I0 => NlwInverterSignal_IDE_BUF_S_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_IDE_BUF_S_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_IDE_BUF_S_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_IDE_BUF_S_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_IDE_BUF_S_EXP_PT_1_IN4,
      O => IDE_BUF_S_EXP_PT_1_1073
    );
  IDE_BUF_S_EXP_PT_2 : X_AND6
    port map (
      I0 => NlwInverterSignal_IDE_BUF_S_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_IDE_BUF_S_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN3,
      I4 => NlwInverterSignal_IDE_BUF_S_EXP_PT_2_IN4,
      I5 => NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN5,
      O => IDE_BUF_S_EXP_PT_2_1074
    );
  IDE_BUF_S_EXP_PT_3 : X_AND7
    port map (
      I0 => NlwInverterSignal_IDE_BUF_S_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_IDE_BUF_S_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN2,
      I3 => NlwInverterSignal_IDE_BUF_S_EXP_PT_3_IN3,
      I4 => NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN4,
      I5 => NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN5,
      I6 => NlwInverterSignal_IDE_BUF_S_EXP_PT_3_IN6,
      O => IDE_BUF_S_EXP_PT_3_1075
    );
  IDE_BUF_S_EXP_tsimrenamed_net_Q : X_OR4
    port map (
      I0 => NlwBufferSignal_IDE_BUF_S_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_IDE_BUF_S_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_IDE_BUF_S_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_IDE_BUF_S_EXP_tsimrenamed_net_IN3,
      O => IDE_BUF_S_EXP_tsimrenamed_net_Q_1068
    );
  IDE_DSACK_D_1_Q : X_BUF
    port map (
      I => IDE_DSACK_D_1_Q_1076,
      O => IDE_DSACK_D(1)
    );
  IDE_DSACK_D_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_1_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_IDE_DSACK_D_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_DSACK_D_1_Q_1076
    );
  IDE_DSACK_D_1_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_1_D_IN0,
      I1 => NlwBufferSignal_IDE_DSACK_D_1_D_IN1,
      O => IDE_DSACK_D_1_D_1077
    );
  IDE_DSACK_D_1_D1 : X_ZERO
    port map (
      O => IDE_DSACK_D_1_D1_1078
    );
  IDE_DSACK_D_1_D2 : X_AND3
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_1_D2_IN0,
      I1 => NlwInverterSignal_IDE_DSACK_D_1_D2_IN1,
      I2 => NlwBufferSignal_IDE_DSACK_D_1_D2_IN2,
      O => IDE_DSACK_D_1_D2_1079
    );
  IDE_DSACK_D_3_Q : X_BUF
    port map (
      I => IDE_DSACK_D_3_Q_1080,
      O => IDE_DSACK_D(3)
    );
  IDE_DSACK_D_3_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_3_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_IDE_DSACK_D_3_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_DSACK_D_3_Q_1080
    );
  IDE_DSACK_D_3_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_3_D_IN0,
      I1 => NlwBufferSignal_IDE_DSACK_D_3_D_IN1,
      O => IDE_DSACK_D_3_D_1082
    );
  IDE_DSACK_D_3_D1 : X_ZERO
    port map (
      O => IDE_DSACK_D_3_D1_1083
    );
  IDE_DSACK_D_3_D2 : X_AND3
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_3_D2_IN0,
      I1 => NlwBufferSignal_IDE_DSACK_D_3_D2_IN1,
      I2 => NlwInverterSignal_IDE_DSACK_D_3_D2_IN2,
      O => IDE_DSACK_D_3_D2_1084
    );
  IDE_DSACK_D_4_Q : X_BUF
    port map (
      I => IDE_DSACK_D_4_Q_1085,
      O => IDE_DSACK_D(4)
    );
  IDE_DSACK_D_4_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_4_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_IDE_DSACK_D_4_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_DSACK_D_4_Q_1085
    );
  IDE_DSACK_D_4_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_4_D_IN0,
      I1 => NlwBufferSignal_IDE_DSACK_D_4_D_IN1,
      O => IDE_DSACK_D_4_D_1086
    );
  IDE_DSACK_D_4_D1 : X_ZERO
    port map (
      O => IDE_DSACK_D_4_D1_1087
    );
  IDE_DSACK_D_4_D2 : X_AND3
    port map (
      I0 => NlwInverterSignal_IDE_DSACK_D_4_D2_IN0,
      I1 => NlwBufferSignal_IDE_DSACK_D_4_D2_IN1,
      I2 => NlwInverterSignal_IDE_DSACK_D_4_D2_IN2,
      O => IDE_DSACK_D_4_D2_1088
    );
  IDE_W_S : X_BUF
    port map (
      I => IDE_W_S_Q,
      O => IDE_W_S_1090
    );
  IDE_W_S_EXP : X_BUF
    port map (
      I => IDE_W_S_EXP_tsimrenamed_net_Q_1091,
      O => IDE_W_S_EXP_780
    );
  IDE_W_S_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_W_S_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_IDE_W_S_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_W_S_Q
    );
  IDE_W_S_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_W_S_D_IN0,
      I1 => NlwBufferSignal_IDE_W_S_D_IN1,
      O => IDE_W_S_D_1092
    );
  IDE_W_S_D1 : X_ZERO
    port map (
      O => IDE_W_S_D1_1093
    );
  IDE_W_S_D2 : X_AND3
    port map (
      I0 => NlwInverterSignal_IDE_W_S_D2_IN0,
      I1 => NlwInverterSignal_IDE_W_S_D2_IN1,
      I2 => NlwBufferSignal_IDE_W_S_D2_IN2,
      O => IDE_W_S_D2_1094
    );
  IDE_W_S_EXP_PT_0 : X_AND6
    port map (
      I0 => NlwInverterSignal_IDE_W_S_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_IDE_W_S_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_IDE_W_S_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_IDE_W_S_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_IDE_W_S_EXP_PT_0_IN4,
      I5 => NlwBufferSignal_IDE_W_S_EXP_PT_0_IN5,
      O => IDE_W_S_EXP_PT_0_1095
    );
  IDE_W_S_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwInverterSignal_IDE_W_S_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_IDE_W_S_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_IDE_W_S_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_IDE_W_S_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_IDE_W_S_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_IDE_W_S_EXP_PT_1_IN5,
      I6 => NlwInverterSignal_IDE_W_S_EXP_PT_1_IN6,
      O => IDE_W_S_EXP_PT_1_1096
    );
  IDE_W_S_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_IDE_W_S_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_IDE_W_S_EXP_tsimrenamed_net_IN1,
      O => IDE_W_S_EXP_tsimrenamed_net_Q_1091
    );
  BA_0 : X_BUF
    port map (
      I => BA_0_Q_1097,
      O => BA_0_154
    );
  BA_0_EXP : X_BUF
    port map (
      I => BA_0_EXP_tsimrenamed_net_Q_1098,
      O => BA_0_EXP_1099
    );
  BA_0_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_BA_0_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_BA_0_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => BA_0_Q_1097
    );
  BA_0_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_BA_0_D_IN0,
      I1 => NlwBufferSignal_BA_0_D_IN1,
      O => BA_0_D_1100
    );
  BA_0_D1 : X_ZERO
    port map (
      O => BA_0_D1_1102
    );
  BA_0_D2_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_BA_0_D2_PT_0_IN0,
      I1 => NlwInverterSignal_BA_0_D2_PT_0_IN1,
      O => BA_0_D2_PT_0_1104
    );
  BA_0_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_BA_0_D2_PT_1_IN0,
      I1 => NlwInverterSignal_BA_0_D2_PT_1_IN1,
      I2 => NlwBufferSignal_BA_0_D2_PT_1_IN2,
      I3 => NlwInverterSignal_BA_0_D2_PT_1_IN3,
      O => BA_0_D2_PT_1_1105
    );
  BA_0_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_BA_0_D2_IN0,
      I1 => NlwBufferSignal_BA_0_D2_IN1,
      O => BA_0_D2_1103
    );
  BA_0_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_BA_0_CLKF_IN0,
      I1 => NlwBufferSignal_BA_0_CLKF_IN1,
      O => BA_0_CLKF_1101
    );
  BA_0_EXP_PT_0 : X_AND7
    port map (
      I0 => NlwBufferSignal_BA_0_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_BA_0_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_BA_0_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_BA_0_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_BA_0_EXP_PT_0_IN4,
      I5 => NlwBufferSignal_BA_0_EXP_PT_0_IN5,
      I6 => NlwBufferSignal_BA_0_EXP_PT_0_IN6,
      O => BA_0_EXP_PT_0_1106
    );
  BA_0_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwInverterSignal_BA_0_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_BA_0_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_BA_0_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_BA_0_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_BA_0_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_BA_0_EXP_PT_1_IN5,
      I6 => NlwBufferSignal_BA_0_EXP_PT_1_IN6,
      O => BA_0_EXP_PT_1_1107
    );
  BA_0_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_BA_0_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_BA_0_EXP_tsimrenamed_net_IN1,
      O => BA_0_EXP_tsimrenamed_net_Q_1098
    );
  BA_1 : X_BUF
    port map (
      I => BA_1_Q_1108,
      O => BA_1_156
    );
  BA_1_EXP : X_BUF
    port map (
      I => BA_1_EXP_tsimrenamed_net_Q_1109,
      O => BA_1_EXP_451
    );
  BA_1_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_BA_1_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_BA_1_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => BA_1_Q_1108
    );
  BA_1_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_BA_1_D_IN0,
      I1 => NlwBufferSignal_BA_1_D_IN1,
      O => BA_1_D_1110
    );
  BA_1_D1 : X_ZERO
    port map (
      O => BA_1_D1_1112
    );
  BA_1_D2_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_BA_1_D2_PT_0_IN0,
      I1 => NlwInverterSignal_BA_1_D2_PT_0_IN1,
      O => BA_1_D2_PT_0_1114
    );
  BA_1_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_BA_1_D2_PT_1_IN0,
      I1 => NlwInverterSignal_BA_1_D2_PT_1_IN1,
      I2 => NlwBufferSignal_BA_1_D2_PT_1_IN2,
      I3 => NlwInverterSignal_BA_1_D2_PT_1_IN3,
      O => BA_1_D2_PT_1_1115
    );
  BA_1_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_BA_1_D2_IN0,
      I1 => NlwBufferSignal_BA_1_D2_IN1,
      O => BA_1_D2_1113
    );
  BA_1_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_BA_1_CLKF_IN0,
      I1 => NlwBufferSignal_BA_1_CLKF_IN1,
      O => BA_1_CLKF_1111
    );
  BA_1_EXP_tsimrenamed_net_Q : X_AND4
    port map (
      I0 => NlwBufferSignal_BA_1_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_BA_1_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_BA_1_EXP_tsimrenamed_net_IN2,
      I3 => NlwInverterSignal_BA_1_EXP_tsimrenamed_net_IN3,
      O => BA_1_EXP_tsimrenamed_net_Q_1109
    );
  CAS_OBUF : X_BUF
    port map (
      I => CAS_OBUF_Q,
      O => CAS_OBUF_158
    );
  CAS_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_CAS_OBUF_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_CAS_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => CAS_OBUF_Q
    );
  CAS_OBUF_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_CAS_OBUF_D_IN0,
      I1 => NlwBufferSignal_CAS_OBUF_D_IN1,
      O => CAS_OBUF_D_1117
    );
  CAS_OBUF_D1 : X_ZERO
    port map (
      O => CAS_OBUF_D1_1119
    );
  CAS_OBUF_D2_PT_0 : X_AND4
    port map (
      I0 => NlwBufferSignal_CAS_OBUF_D2_PT_0_IN0,
      I1 => NlwBufferSignal_CAS_OBUF_D2_PT_0_IN1,
      I2 => NlwBufferSignal_CAS_OBUF_D2_PT_0_IN2,
      I3 => NlwInverterSignal_CAS_OBUF_D2_PT_0_IN3,
      O => CAS_OBUF_D2_PT_0_1121
    );
  CAS_OBUF_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_CAS_OBUF_D2_PT_1_IN0,
      I1 => NlwInverterSignal_CAS_OBUF_D2_PT_1_IN1,
      I2 => NlwInverterSignal_CAS_OBUF_D2_PT_1_IN2,
      I3 => NlwBufferSignal_CAS_OBUF_D2_PT_1_IN3,
      O => CAS_OBUF_D2_PT_1_1122
    );
  CAS_OBUF_D2_PT_2 : X_AND4
    port map (
      I0 => NlwInverterSignal_CAS_OBUF_D2_PT_2_IN0,
      I1 => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN1,
      I2 => NlwInverterSignal_CAS_OBUF_D2_PT_2_IN2,
      I3 => NlwInverterSignal_CAS_OBUF_D2_PT_2_IN3,
      O => CAS_OBUF_D2_PT_2_1123
    );
  CAS_OBUF_D2_PT_3 : X_AND4
    port map (
      I0 => NlwInverterSignal_CAS_OBUF_D2_PT_3_IN0,
      I1 => NlwInverterSignal_CAS_OBUF_D2_PT_3_IN1,
      I2 => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN2,
      I3 => NlwInverterSignal_CAS_OBUF_D2_PT_3_IN3,
      O => CAS_OBUF_D2_PT_3_1124
    );
  CAS_OBUF_D2 : X_OR4
    port map (
      I0 => NlwBufferSignal_CAS_OBUF_D2_IN0,
      I1 => NlwBufferSignal_CAS_OBUF_D2_IN1,
      I2 => NlwBufferSignal_CAS_OBUF_D2_IN2,
      I3 => NlwBufferSignal_CAS_OBUF_D2_IN3,
      O => CAS_OBUF_D2_1120
    );
  CAS_OBUF_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_CAS_OBUF_CLKF_IN0,
      I1 => NlwBufferSignal_CAS_OBUF_CLKF_IN1,
      O => CAS_OBUF_CLKF_1118
    );
  MEM_WE_OBUF : X_BUF
    port map (
      I => MEM_WE_OBUF_Q,
      O => MEM_WE_OBUF_160
    );
  MEM_WE_OBUF_EXP : X_BUF
    port map (
      I => MEM_WE_OBUF_EXP_tsimrenamed_net_Q_1126,
      O => MEM_WE_OBUF_EXP_1127
    );
  MEM_WE_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_MEM_WE_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => MEM_WE_OBUF_Q
    );
  MEM_WE_OBUF_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_MEM_WE_OBUF_D_IN0,
      I1 => NlwBufferSignal_MEM_WE_OBUF_D_IN1,
      O => MEM_WE_OBUF_D_1128
    );
  MEM_WE_OBUF_D1 : X_ZERO
    port map (
      O => MEM_WE_OBUF_D1_1130
    );
  MEM_WE_OBUF_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN0,
      I1 => NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN1,
      O => MEM_WE_OBUF_D2_PT_0_1133
    );
  MEM_WE_OBUF_D2_PT_1 : X_AND3
    port map (
      I0 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN0,
      I1 => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN1,
      I2 => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN2,
      O => MEM_WE_OBUF_D2_PT_1_1134
    );
  MEM_WE_OBUF_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_MEM_WE_OBUF_D2_IN0,
      I1 => NlwBufferSignal_MEM_WE_OBUF_D2_IN1,
      O => MEM_WE_OBUF_D2_1131
    );
  MEM_WE_OBUF_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_MEM_WE_OBUF_CLKF_IN0,
      I1 => NlwBufferSignal_MEM_WE_OBUF_CLKF_IN1,
      O => MEM_WE_OBUF_CLKF_1129
    );
  MEM_WE_OBUF_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_0_IN1,
      O => MEM_WE_OBUF_EXP_PT_0_1135
    );
  MEM_WE_OBUF_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN5,
      I6 => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN6,
      O => MEM_WE_OBUF_EXP_PT_1_1136
    );
  MEM_WE_OBUF_EXP_PT_2 : X_AND7
    port map (
      I0 => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_2_IN3,
      I4 => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_2_IN4,
      I5 => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN5,
      I6 => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN6,
      O => MEM_WE_OBUF_EXP_PT_2_1137
    );
  MEM_WE_OBUF_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_MEM_WE_OBUF_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_MEM_WE_OBUF_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_MEM_WE_OBUF_EXP_tsimrenamed_net_IN2,
      O => MEM_WE_OBUF_EXP_tsimrenamed_net_Q_1126
    );
  RAS_OBUF : X_BUF
    port map (
      I => RAS_OBUF_Q,
      O => RAS_OBUF_162
    );
  RAS_OBUF_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_RAS_OBUF_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_RAS_OBUF_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => RAS_OBUF_Q
    );
  RAS_OBUF_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_RAS_OBUF_D_IN0,
      I1 => NlwBufferSignal_RAS_OBUF_D_IN1,
      O => RAS_OBUF_D_1139
    );
  RAS_OBUF_D1 : X_ZERO
    port map (
      O => RAS_OBUF_D1_1141
    );
  RAS_OBUF_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_RAS_OBUF_D2_PT_0_IN0,
      I1 => NlwBufferSignal_RAS_OBUF_D2_PT_0_IN1,
      O => RAS_OBUF_D2_PT_0_1143
    );
  RAS_OBUF_D2_PT_1 : X_AND3
    port map (
      I0 => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN0,
      I1 => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN1,
      I2 => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN2,
      O => RAS_OBUF_D2_PT_1_1144
    );
  RAS_OBUF_D2_PT_2 : X_AND3
    port map (
      I0 => NlwInverterSignal_RAS_OBUF_D2_PT_2_IN0,
      I1 => NlwBufferSignal_RAS_OBUF_D2_PT_2_IN1,
      I2 => NlwInverterSignal_RAS_OBUF_D2_PT_2_IN2,
      O => RAS_OBUF_D2_PT_2_1145
    );
  RAS_OBUF_D2_PT_3 : X_AND4
    port map (
      I0 => NlwBufferSignal_RAS_OBUF_D2_PT_3_IN0,
      I1 => NlwBufferSignal_RAS_OBUF_D2_PT_3_IN1,
      I2 => NlwBufferSignal_RAS_OBUF_D2_PT_3_IN2,
      I3 => NlwInverterSignal_RAS_OBUF_D2_PT_3_IN3,
      O => RAS_OBUF_D2_PT_3_1146
    );
  RAS_OBUF_D2_PT_4 : X_AND4
    port map (
      I0 => NlwBufferSignal_RAS_OBUF_D2_PT_4_IN0,
      I1 => NlwInverterSignal_RAS_OBUF_D2_PT_4_IN1,
      I2 => NlwInverterSignal_RAS_OBUF_D2_PT_4_IN2,
      I3 => NlwInverterSignal_RAS_OBUF_D2_PT_4_IN3,
      O => RAS_OBUF_D2_PT_4_1147
    );
  RAS_OBUF_D2 : X_OR5
    port map (
      I0 => NlwBufferSignal_RAS_OBUF_D2_IN0,
      I1 => NlwBufferSignal_RAS_OBUF_D2_IN1,
      I2 => NlwBufferSignal_RAS_OBUF_D2_IN2,
      I3 => NlwBufferSignal_RAS_OBUF_D2_IN3,
      I4 => NlwBufferSignal_RAS_OBUF_D2_IN4,
      O => RAS_OBUF_D2_1142
    );
  RAS_OBUF_CLKF : X_AND2
    port map (
      I0 => NlwBufferSignal_RAS_OBUF_CLKF_IN0,
      I1 => NlwBufferSignal_RAS_OBUF_CLKF_IN1,
      O => RAS_OBUF_CLKF_1140
    );
  IDE_BUFFER_DIR_OBUF : X_BUF
    port map (
      I => IDE_BUFFER_DIR_OBUF_Q_1148,
      O => IDE_BUFFER_DIR_OBUF_164
    );
  IDE_BUFFER_DIR_OBUF_Q : X_BUF
    port map (
      I => IDE_BUFFER_DIR_OBUF_D_1149,
      O => IDE_BUFFER_DIR_OBUF_Q_1148
    );
  IDE_BUFFER_DIR_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D_IN0,
      I1 => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D_IN1,
      O => IDE_BUFFER_DIR_OBUF_D_1149
    );
  IDE_BUFFER_DIR_OBUF_D1 : X_ZERO
    port map (
      O => IDE_BUFFER_DIR_OBUF_D1_1150
    );
  IDE_BUFFER_DIR_OBUF_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_PT_0_IN0,
      I1 => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_PT_0_IN1,
      O => IDE_BUFFER_DIR_OBUF_D2_PT_0_1152
    );
  IDE_BUFFER_DIR_OBUF_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_PT_1_IN0,
      I1 => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_PT_1_IN1,
      O => IDE_BUFFER_DIR_OBUF_D2_PT_1_1153
    );
  IDE_BUFFER_DIR_OBUF_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_IN0,
      I1 => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_IN1,
      O => IDE_BUFFER_DIR_OBUF_D2_1151
    );
  IDE_W_OBUF : X_BUF
    port map (
      I => IDE_W_OBUF_Q_1154,
      O => IDE_W_OBUF_166
    );
  IDE_W_OBUF_Q : X_BUF
    port map (
      I => IDE_W_OBUF_D_1155,
      O => IDE_W_OBUF_Q_1154
    );
  IDE_W_OBUF_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_W_OBUF_D_IN0,
      I1 => NlwBufferSignal_IDE_W_OBUF_D_IN1,
      O => IDE_W_OBUF_D_1155
    );
  IDE_W_OBUF_D1 : X_ZERO
    port map (
      O => IDE_W_OBUF_D1_1156
    );
  IDE_W_OBUF_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_IDE_W_OBUF_D2_IN0,
      I1 => NlwInverterSignal_IDE_W_OBUF_D2_IN1,
      O => IDE_W_OBUF_D2_1157
    );
  IDE_R_S : X_BUF
    port map (
      I => IDE_R_S_Q,
      O => IDE_R_S_168
    );
  IDE_R_S_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_IDE_R_S_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_IDE_R_S_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => IDE_R_S_Q
    );
  IDE_R_S_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_IDE_R_S_D_IN0,
      I1 => NlwBufferSignal_IDE_R_S_D_IN1,
      O => IDE_R_S_D_1159
    );
  IDE_R_S_D1 : X_ZERO
    port map (
      O => IDE_R_S_D1_1160
    );
  IDE_R_S_D2 : X_AND4
    port map (
      I0 => NlwBufferSignal_IDE_R_S_D2_IN0,
      I1 => NlwInverterSignal_IDE_R_S_D2_IN1,
      I2 => NlwBufferSignal_IDE_R_S_D2_IN2,
      I3 => NlwBufferSignal_IDE_R_S_D2_IN3,
      O => IDE_R_S_D2_1161
    );
  OE_30_RAM_S : X_BUF
    port map (
      I => OE_30_RAM_S_Q,
      O => OE_30_RAM_S_170
    );
  OE_30_RAM_S_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_OE_30_RAM_S_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_OE_30_RAM_S_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => OE_30_RAM_S_Q
    );
  OE_30_RAM_S_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_OE_30_RAM_S_D_IN0,
      I1 => NlwBufferSignal_OE_30_RAM_S_D_IN1,
      O => OE_30_RAM_S_D_1163
    );
  OE_30_RAM_S_D1 : X_ZERO
    port map (
      O => OE_30_RAM_S_D1_1164
    );
  OE_30_RAM_S_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_OE_30_RAM_S_D2_IN0,
      I1 => NlwBufferSignal_OE_30_RAM_S_D2_IN1,
      O => OE_30_RAM_S_D2_1165
    );
  OE_RAM_30_S : X_BUF
    port map (
      I => OE_RAM_30_S_Q,
      O => OE_RAM_30_S_172
    );
  OE_RAM_30_S_EXP : X_BUF
    port map (
      I => OE_RAM_30_S_EXP_tsimrenamed_net_Q_1167,
      O => OE_RAM_30_S_EXP_263
    );
  OE_RAM_30_S_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_OE_RAM_30_S_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_OE_RAM_30_S_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => OE_RAM_30_S_Q
    );
  OE_RAM_30_S_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_OE_RAM_30_S_D_IN0,
      I1 => NlwBufferSignal_OE_RAM_30_S_D_IN1,
      O => OE_RAM_30_S_D_1168
    );
  OE_RAM_30_S_D1 : X_ZERO
    port map (
      O => OE_RAM_30_S_D1_1169
    );
  OE_RAM_30_S_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_OE_RAM_30_S_D2_IN0,
      I1 => NlwBufferSignal_OE_RAM_30_S_D2_IN1,
      O => OE_RAM_30_S_D2_1170
    );
  OE_RAM_30_S_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_OE_RAM_30_S_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_OE_RAM_30_S_EXP_PT_0_IN1,
      O => OE_RAM_30_S_EXP_PT_0_1171
    );
  OE_RAM_30_S_EXP_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_OE_RAM_30_S_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_OE_RAM_30_S_EXP_PT_1_IN1,
      O => OE_RAM_30_S_EXP_PT_1_1172
    );
  OE_RAM_30_S_EXP_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_OE_RAM_30_S_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_OE_RAM_30_S_EXP_PT_2_IN1,
      O => OE_RAM_30_S_EXP_PT_2_1173
    );
  OE_RAM_30_S_EXP_PT_3 : X_AND6
    port map (
      I0 => NlwInverterSignal_OE_RAM_30_S_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_OE_RAM_30_S_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN2,
      I3 => NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN3,
      I4 => NlwInverterSignal_OE_RAM_30_S_EXP_PT_3_IN4,
      I5 => NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN5,
      O => OE_RAM_30_S_EXP_PT_3_1174
    );
  OE_RAM_30_S_EXP_tsimrenamed_net_Q : X_OR4
    port map (
      I0 => NlwBufferSignal_OE_RAM_30_S_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_OE_RAM_30_S_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_OE_RAM_30_S_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_OE_RAM_30_S_EXP_tsimrenamed_net_IN3,
      O => OE_RAM_30_S_EXP_tsimrenamed_net_Q_1167
    );
  ROM_OE_S : X_BUF
    port map (
      I => ROM_OE_S_Q,
      O => ROM_OE_S_174
    );
  ROM_OE_S_REG : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => NlwBufferSignal_ROM_OE_S_REG_IN,
      CE => Vcc_240,
      CLK => NlwBufferSignal_ROM_OE_S_REG_CLK,
      SET => Gnd_210,
      RST => Gnd_210,
      O => ROM_OE_S_Q
    );
  ROM_OE_S_D : X_XOR2
    port map (
      I0 => NlwInverterSignal_ROM_OE_S_D_IN0,
      I1 => NlwBufferSignal_ROM_OE_S_D_IN1,
      O => ROM_OE_S_D_1176
    );
  ROM_OE_S_D1 : X_ZERO
    port map (
      O => ROM_OE_S_D1_1177
    );
  ROM_OE_S_D2 : X_AND4
    port map (
      I0 => NlwBufferSignal_ROM_OE_S_D2_IN0,
      I1 => NlwInverterSignal_ROM_OE_S_D2_IN1,
      I2 => NlwBufferSignal_ROM_OE_S_D2_IN2,
      I3 => NlwInverterSignal_ROM_OE_S_D2_IN3,
      O => ROM_OE_S_D2_1178
    );
  S_0_OBUF_Q : X_BUF
    port map (
      I => S_0_OBUF_Q_1179,
      O => S_0_OBUF_Q_176
    );
  S_0_OBUF_OE : X_BUF
    port map (
      I => S_0_OBUF_BUFOE_OUT_1180,
      O => S_0_OBUF_OE_177
    );
  S_0_OBUF_BUFOE_OUT : X_INV
    port map (
      I => S_0_OBUF_TRST_1181,
      O => S_0_OBUF_BUFOE_OUT_1180
    );
  S_0_OBUF_Q_1183 : X_BUF
    port map (
      I => S_0_OBUF_D_1182,
      O => S_0_OBUF_Q_1179
    );
  S_0_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_S_0_OBUF_D_IN0,
      I1 => NlwBufferSignal_S_0_OBUF_D_IN1,
      O => S_0_OBUF_D_1182
    );
  S_0_OBUF_D1 : X_ZERO
    port map (
      O => S_0_OBUF_D1_1183
    );
  S_0_OBUF_D2 : X_ONE
    port map (
      O => S_0_OBUF_D2_1184
    );
  S_0_OBUF_TRST : X_AND4
    port map (
      I0 => NlwInverterSignal_S_0_OBUF_TRST_IN0,
      I1 => NlwInverterSignal_S_0_OBUF_TRST_IN1,
      I2 => NlwBufferSignal_S_0_OBUF_TRST_IN2,
      I3 => NlwInverterSignal_S_0_OBUF_TRST_IN3,
      O => S_0_OBUF_TRST_1181
    );
  ADR_IDE_HIT_0_not0000_Q : X_BUF
    port map (
      I => ADR_IDE_HIT_0_not0000_Q_1185,
      O => ADR_IDE_HIT_0_not0000_Q_179
    );
  ADR_IDE_HIT_0_not0000_Q_1189 : X_BUF
    port map (
      I => ADR_IDE_HIT_0_not0000_D_1186,
      O => ADR_IDE_HIT_0_not0000_Q_1185
    );
  ADR_IDE_HIT_0_not0000_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D_IN0,
      I1 => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D_IN1,
      O => ADR_IDE_HIT_0_not0000_D_1186
    );
  ADR_IDE_HIT_0_not0000_D1 : X_ZERO
    port map (
      O => ADR_IDE_HIT_0_not0000_D1_1187
    );
  ADR_IDE_HIT_0_not0000_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_ADR_IDE_HIT_0_not0000_D2_IN0,
      I1 => NlwInverterSignal_ADR_IDE_HIT_0_not0000_D2_IN1,
      O => ADR_IDE_HIT_0_not0000_D2_1188
    );
  IDE_A_0_OBUF_BUF0 : X_BUF
    port map (
      I => IDE_A_0_OBUF_BUF0_Q_1189,
      O => IDE_A_0_OBUF_BUF0_181
    );
  IDE_A_0_OBUF_BUF0_Q : X_BUF
    port map (
      I => IDE_A_0_OBUF_BUF0_D_1190,
      O => IDE_A_0_OBUF_BUF0_Q_1189
    );
  IDE_A_0_OBUF_BUF0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D_IN0,
      I1 => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D_IN1,
      O => IDE_A_0_OBUF_BUF0_D_1190
    );
  IDE_A_0_OBUF_BUF0_D1 : X_ZERO
    port map (
      O => IDE_A_0_OBUF_BUF0_D1_1191
    );
  IDE_A_0_OBUF_BUF0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D2_IN0,
      I1 => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D2_IN1,
      O => IDE_A_0_OBUF_BUF0_D2_1192
    );
  IDE_A_1_OBUF_BUF0 : X_BUF
    port map (
      I => IDE_A_1_OBUF_BUF0_Q_1193,
      O => IDE_A_1_OBUF_BUF0_183
    );
  IDE_A_1_OBUF_BUF0_Q : X_BUF
    port map (
      I => IDE_A_1_OBUF_BUF0_D_1194,
      O => IDE_A_1_OBUF_BUF0_Q_1193
    );
  IDE_A_1_OBUF_BUF0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D_IN0,
      I1 => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D_IN1,
      O => IDE_A_1_OBUF_BUF0_D_1194
    );
  IDE_A_1_OBUF_BUF0_D1 : X_ZERO
    port map (
      O => IDE_A_1_OBUF_BUF0_D1_1195
    );
  IDE_A_1_OBUF_BUF0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D2_IN0,
      I1 => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D2_IN1,
      O => IDE_A_1_OBUF_BUF0_D2_1196
    );
  IDE_A_2_OBUF_BUF0 : X_BUF
    port map (
      I => IDE_A_2_OBUF_BUF0_Q_1197,
      O => IDE_A_2_OBUF_BUF0_185
    );
  IDE_A_2_OBUF_BUF0_Q : X_BUF
    port map (
      I => IDE_A_2_OBUF_BUF0_D_1198,
      O => IDE_A_2_OBUF_BUF0_Q_1197
    );
  IDE_A_2_OBUF_BUF0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D_IN0,
      I1 => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D_IN1,
      O => IDE_A_2_OBUF_BUF0_D_1198
    );
  IDE_A_2_OBUF_BUF0_D1 : X_ZERO
    port map (
      O => IDE_A_2_OBUF_BUF0_D1_1199
    );
  IDE_A_2_OBUF_BUF0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D2_IN0,
      I1 => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D2_IN1,
      O => IDE_A_2_OBUF_BUF0_D2_1200
    );
  IDE_CS_0_OBUF : X_BUF
    port map (
      I => IDE_CS_0_OBUF_Q_1201,
      O => IDE_CS_0_OBUF_187
    );
  IDE_CS_0_OBUF_Q : X_BUF
    port map (
      I => IDE_CS_0_OBUF_D_1202,
      O => IDE_CS_0_OBUF_Q_1201
    );
  IDE_CS_0_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_CS_0_OBUF_D_IN0,
      I1 => NlwBufferSignal_IDE_CS_0_OBUF_D_IN1,
      O => IDE_CS_0_OBUF_D_1202
    );
  IDE_CS_0_OBUF_D1 : X_ZERO
    port map (
      O => IDE_CS_0_OBUF_D1_1203
    );
  IDE_CS_0_OBUF_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_IDE_CS_0_OBUF_D2_IN0,
      I1 => NlwInverterSignal_IDE_CS_0_OBUF_D2_IN1,
      O => IDE_CS_0_OBUF_D2_1204
    );
  IDE_CS_1_OBUF : X_BUF
    port map (
      I => IDE_CS_1_OBUF_Q_1205,
      O => IDE_CS_1_OBUF_189
    );
  IDE_CS_1_OBUF_Q : X_BUF
    port map (
      I => IDE_CS_1_OBUF_D_1206,
      O => IDE_CS_1_OBUF_Q_1205
    );
  IDE_CS_1_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_CS_1_OBUF_D_IN0,
      I1 => NlwBufferSignal_IDE_CS_1_OBUF_D_IN1,
      O => IDE_CS_1_OBUF_D_1206
    );
  IDE_CS_1_OBUF_D1 : X_ZERO
    port map (
      O => IDE_CS_1_OBUF_D1_1207
    );
  IDE_CS_1_OBUF_D2 : X_AND2
    port map (
      I0 => NlwInverterSignal_IDE_CS_1_OBUF_D2_IN0,
      I1 => NlwInverterSignal_IDE_CS_1_OBUF_D2_IN1,
      O => IDE_CS_1_OBUF_D2_1208
    );
  IDE_RESET_OBUF_BUF0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_BUF0_Q_1209,
      O => IDE_RESET_OBUF_BUF0_191
    );
  IDE_RESET_OBUF_BUF0_Q : X_BUF
    port map (
      I => IDE_RESET_OBUF_BUF0_D_1210,
      O => IDE_RESET_OBUF_BUF0_Q_1209
    );
  IDE_RESET_OBUF_BUF0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D_IN0,
      I1 => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D_IN1,
      O => IDE_RESET_OBUF_BUF0_D_1210
    );
  IDE_RESET_OBUF_BUF0_D1 : X_ZERO
    port map (
      O => IDE_RESET_OBUF_BUF0_D1_1211
    );
  IDE_RESET_OBUF_BUF0_D2 : X_AND2
    port map (
      I0 => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D2_IN0,
      I1 => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D2_IN1,
      O => IDE_RESET_OBUF_BUF0_D2_1212
    );
  nRAM_SEL_OBUF : X_BUF
    port map (
      I => nRAM_SEL_OBUF_Q_1213,
      O => nRAM_SEL_OBUF_193
    );
  nRAM_SEL_OBUF_Q : X_BUF
    port map (
      I => nRAM_SEL_OBUF_D_1214,
      O => nRAM_SEL_OBUF_Q_1213
    );
  nRAM_SEL_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_nRAM_SEL_OBUF_D_IN0,
      I1 => NlwBufferSignal_nRAM_SEL_OBUF_D_IN1,
      O => nRAM_SEL_OBUF_D_1214
    );
  nRAM_SEL_OBUF_D1 : X_ZERO
    port map (
      O => nRAM_SEL_OBUF_D1_1215
    );
  nRAM_SEL_OBUF_D2 : X_AND4
    port map (
      I0 => NlwInverterSignal_nRAM_SEL_OBUF_D2_IN0,
      I1 => NlwInverterSignal_nRAM_SEL_OBUF_D2_IN1,
      I2 => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN2,
      I3 => NlwInverterSignal_nRAM_SEL_OBUF_D2_IN3,
      O => nRAM_SEL_OBUF_D2_1216
    );
  ROM_B_0_OBUF_Q : X_BUF
    port map (
      I => ROM_B_0_OBUF_Q_1217,
      O => ROM_B_0_OBUF_Q_195
    );
  ROM_B_0_OBUF_EXP : X_BUF
    port map (
      I => ROM_B_0_OBUF_EXP_tsimrenamed_net_Q_1218,
      O => ROM_B_0_OBUF_EXP_595
    );
  ROM_B_0_OBUF_Q_1230 : X_BUF
    port map (
      I => ROM_B_0_OBUF_D_1219,
      O => ROM_B_0_OBUF_Q_1217
    );
  ROM_B_0_OBUF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ROM_B_0_OBUF_D_IN0,
      I1 => NlwBufferSignal_ROM_B_0_OBUF_D_IN1,
      O => ROM_B_0_OBUF_D_1219
    );
  ROM_B_0_OBUF_D1 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_D1_1220
    );
  ROM_B_0_OBUF_D2 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_D2_1221
    );
  ROM_B_0_OBUF_EXP_PT_0 : X_AND16
    port map (
      I0 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_ROM_B_0_OBUF_EXP_PT_0_IN4,
      I5 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN5,
      I6 => NlwInverterSignal_ROM_B_0_OBUF_EXP_PT_0_IN6,
      I7 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN7,
      I8 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN8,
      I9 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN9,
      I10 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN10,
      I11 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN11,
      I12 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN12,
      I13 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN13,
      I14 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN14,
      I15 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN15,
      O => ROM_B_0_OBUF_EXP_PT_0_1222
    );
  ROM_B_0_OBUF_EXP_PT_1 : X_AND16
    port map (
      I0 => NlwInverterSignal_ROM_B_0_OBUF_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_ROM_B_0_OBUF_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN5,
      I6 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN6,
      I7 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN7,
      I8 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN8,
      I9 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN9,
      I10 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN10,
      I11 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN11,
      I12 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN12,
      I13 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN13,
      I14 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN14,
      I15 => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN15,
      O => ROM_B_0_OBUF_EXP_PT_1_1223
    );
  ROM_B_0_OBUF_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_ROM_B_0_OBUF_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_ROM_B_0_OBUF_EXP_tsimrenamed_net_IN1,
      O => ROM_B_0_OBUF_EXP_tsimrenamed_net_Q_1218
    );
  ROM_B_0_OBUF_BUF0 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF0_Q_1224,
      O => ROM_B_0_OBUF_BUF0_197
    );
  ROM_B_0_OBUF_BUF0_Q : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF0_D_1225,
      O => ROM_B_0_OBUF_BUF0_Q_1224
    );
  ROM_B_0_OBUF_BUF0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ROM_B_0_OBUF_BUF0_D_IN0,
      I1 => NlwBufferSignal_ROM_B_0_OBUF_BUF0_D_IN1,
      O => ROM_B_0_OBUF_BUF0_D_1225
    );
  ROM_B_0_OBUF_BUF0_D1 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_BUF0_D1_1226
    );
  ROM_B_0_OBUF_BUF0_D2 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_BUF0_D2_1227
    );
  ROM_B_0_OBUF_BUF1 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF1_Q_1228,
      O => ROM_B_0_OBUF_BUF1_199
    );
  ROM_B_0_OBUF_BUF1_Q : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF1_D_1229,
      O => ROM_B_0_OBUF_BUF1_Q_1228
    );
  ROM_B_0_OBUF_BUF1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ROM_B_0_OBUF_BUF1_D_IN0,
      I1 => NlwBufferSignal_ROM_B_0_OBUF_BUF1_D_IN1,
      O => ROM_B_0_OBUF_BUF1_D_1229
    );
  ROM_B_0_OBUF_BUF1_D1 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_BUF1_D1_1230
    );
  ROM_B_0_OBUF_BUF1_D2 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_BUF1_D2_1231
    );
  ROM_B_0_OBUF_BUF2 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF2_Q_1232,
      O => ROM_B_0_OBUF_BUF2_201
    );
  ROM_B_0_OBUF_BUF2_Q : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF2_D_1233,
      O => ROM_B_0_OBUF_BUF2_Q_1232
    );
  ROM_B_0_OBUF_BUF2_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_ROM_B_0_OBUF_BUF2_D_IN0,
      I1 => NlwBufferSignal_ROM_B_0_OBUF_BUF2_D_IN1,
      O => ROM_B_0_OBUF_BUF2_D_1233
    );
  ROM_B_0_OBUF_BUF2_D1 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_BUF2_D1_1234
    );
  ROM_B_0_OBUF_BUF2_D2 : X_ZERO
    port map (
      O => ROM_B_0_OBUF_BUF2_D2_1235
    );
  S_0_OBUF_BUF0 : X_BUF
    port map (
      I => S_0_OBUF_BUF0_Q_1236,
      O => S_0_OBUF_BUF0_203
    );
  S_0_OBUF_BUF0_Q : X_BUF
    port map (
      I => S_0_OBUF_BUF0_D_1237,
      O => S_0_OBUF_BUF0_Q_1236
    );
  S_0_OBUF_BUF0_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_S_0_OBUF_BUF0_D_IN0,
      I1 => NlwBufferSignal_S_0_OBUF_BUF0_D_IN1,
      O => S_0_OBUF_BUF0_D_1237
    );
  S_0_OBUF_BUF0_D1 : X_ZERO
    port map (
      O => S_0_OBUF_BUF0_D1_1238
    );
  S_0_OBUF_BUF0_D2 : X_ONE
    port map (
      O => S_0_OBUF_BUF0_D2_1239
    );
  S_0_OBUF_BUF1 : X_BUF
    port map (
      I => S_0_OBUF_BUF1_Q_1240,
      O => S_0_OBUF_BUF1_205
    );
  S_0_OBUF_BUF1_Q : X_BUF
    port map (
      I => S_0_OBUF_BUF1_D_1241,
      O => S_0_OBUF_BUF1_Q_1240
    );
  S_0_OBUF_BUF1_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_S_0_OBUF_BUF1_D_IN0,
      I1 => NlwBufferSignal_S_0_OBUF_BUF1_D_IN1,
      O => S_0_OBUF_BUF1_D_1241
    );
  S_0_OBUF_BUF1_D1 : X_ZERO
    port map (
      O => S_0_OBUF_BUF1_D1_1242
    );
  S_0_OBUF_BUF1_D2 : X_ONE
    port map (
      O => S_0_OBUF_BUF1_D2_1243
    );
  Q_OpTx_INV_117_INT_UIM : X_BUF
    port map (
      I => Q_OpTx_INV_117_INT_Q_1244,
      O => Q_OpTx_INV_117_INT_UIM_959
    );
  Q_OpTx_INV_117_INT_Q : X_BUF
    port map (
      I => Q_OpTx_INV_117_INT_D_1245,
      O => Q_OpTx_INV_117_INT_Q_1244
    );
  Q_OpTx_INV_117_INT_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_OpTx_INV_117_INT_D_IN0,
      I1 => NlwBufferSignal_OpTx_INV_117_INT_D_IN1,
      O => Q_OpTx_INV_117_INT_D_1245
    );
  Q_OpTx_INV_117_INT_D1 : X_ZERO
    port map (
      O => Q_OpTx_INV_117_INT_D1_1246
    );
  Q_OpTx_INV_117_INT_D2_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_0_IN0,
      I1 => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_0_IN1,
      O => Q_OpTx_INV_117_INT_D2_PT_0_1248
    );
  Q_OpTx_INV_117_INT_D2_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_1_IN0,
      I1 => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_1_IN1,
      O => Q_OpTx_INV_117_INT_D2_PT_1_1249
    );
  Q_OpTx_INV_117_INT_D2_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_OpTx_INV_117_INT_D2_PT_2_IN0,
      I1 => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_2_IN1,
      O => Q_OpTx_INV_117_INT_D2_PT_2_1250
    );
  Q_OpTx_INV_117_INT_D2_PT_3 : X_AND2
    port map (
      I0 => NlwInverterSignal_OpTx_INV_117_INT_D2_PT_3_IN0,
      I1 => NlwInverterSignal_OpTx_INV_117_INT_D2_PT_3_IN1,
      O => Q_OpTx_INV_117_INT_D2_PT_3_1251
    );
  Q_OpTx_INV_117_INT_D2_PT_4 : X_AND2
    port map (
      I0 => NlwInverterSignal_OpTx_INV_117_INT_D2_PT_4_IN0,
      I1 => NlwInverterSignal_OpTx_INV_117_INT_D2_PT_4_IN1,
      O => Q_OpTx_INV_117_INT_D2_PT_4_1252
    );
  Q_OpTx_INV_117_INT_D2_PT_5 : X_AND2
    port map (
      I0 => NlwInverterSignal_OpTx_INV_117_INT_D2_PT_5_IN0,
      I1 => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_5_IN1,
      O => Q_OpTx_INV_117_INT_D2_PT_5_1253
    );
  Q_OpTx_INV_117_INT_D2 : X_OR6
    port map (
      I0 => NlwBufferSignal_OpTx_INV_117_INT_D2_IN0,
      I1 => NlwBufferSignal_OpTx_INV_117_INT_D2_IN1,
      I2 => NlwBufferSignal_OpTx_INV_117_INT_D2_IN2,
      I3 => NlwBufferSignal_OpTx_INV_117_INT_D2_IN3,
      I4 => NlwBufferSignal_OpTx_INV_117_INT_D2_IN4,
      I5 => NlwBufferSignal_OpTx_INV_117_INT_D2_IN5,
      O => Q_OpTx_INV_117_INT_D2_1247
    );
  TRANSFER_TRANSFER_RSTF_UIM : X_BUF
    port map (
      I => TRANSFER_TRANSFER_RSTF_Q_1254,
      O => TRANSFER_TRANSFER_RSTF_UIM_960
    );
  TRANSFER_TRANSFER_RSTF_EXP : X_BUF
    port map (
      I => TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_Q_1255,
      O => TRANSFER_TRANSFER_RSTF_EXP_1132
    );
  TRANSFER_TRANSFER_RSTF_Q : X_BUF
    port map (
      I => TRANSFER_TRANSFER_RSTF_D_1256,
      O => TRANSFER_TRANSFER_RSTF_Q_1254
    );
  TRANSFER_TRANSFER_RSTF_D : X_XOR2
    port map (
      I0 => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D_IN0,
      I1 => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D_IN1,
      O => TRANSFER_TRANSFER_RSTF_D_1256
    );
  TRANSFER_TRANSFER_RSTF_D1 : X_ZERO
    port map (
      O => TRANSFER_TRANSFER_RSTF_D1_1257
    );
  TRANSFER_TRANSFER_RSTF_D2_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN0,
      I1 => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN1,
      O => TRANSFER_TRANSFER_RSTF_D2_PT_0_1259
    );
  TRANSFER_TRANSFER_RSTF_D2_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN0,
      I1 => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN1,
      I2 => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN2,
      I3 => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN3,
      O => TRANSFER_TRANSFER_RSTF_D2_PT_1_1260
    );
  TRANSFER_TRANSFER_RSTF_D2 : X_OR2
    port map (
      I0 => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_IN0,
      I1 => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_IN1,
      O => TRANSFER_TRANSFER_RSTF_D2_1258
    );
  TRANSFER_TRANSFER_RSTF_EXP_PT_0 : X_AND4
    port map (
      I0 => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN3,
      O => TRANSFER_TRANSFER_RSTF_EXP_PT_0_1261
    );
  TRANSFER_TRANSFER_RSTF_EXP_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN3,
      O => TRANSFER_TRANSFER_RSTF_EXP_PT_1_1262
    );
  TRANSFER_TRANSFER_RSTF_EXP_PT_2 : X_AND5
    port map (
      I0 => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN4,
      O => TRANSFER_TRANSFER_RSTF_EXP_PT_2_1263
    );
  TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_IN2,
      O => TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_Q_1255
    );
  EXP22_EXP : X_BUF
    port map (
      I => EXP22_EXP_tsimrenamed_net_Q_1264,
      O => EXP22_EXP_1265
    );
  EXP22_EXP_tsimrenamed_net_Q : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP22_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP22_EXP_tsimrenamed_net_IN1,
      O => EXP22_EXP_tsimrenamed_net_Q_1264
    );
  EXP23_EXP : X_BUF
    port map (
      I => EXP23_EXP_tsimrenamed_net_Q_1266,
      O => EXP23_EXP_1267
    );
  EXP23_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP23_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP23_EXP_PT_0_IN1,
      O => EXP23_EXP_PT_0_1268
    );
  EXP23_EXP_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP23_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP23_EXP_PT_1_IN1,
      O => EXP23_EXP_PT_1_1269
    );
  EXP23_EXP_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP23_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP23_EXP_PT_2_IN1,
      O => EXP23_EXP_PT_2_1270
    );
  EXP23_EXP_PT_3 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP23_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP23_EXP_PT_3_IN1,
      O => EXP23_EXP_PT_3_1271
    );
  EXP23_EXP_PT_4 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP23_EXP_PT_4_IN0,
      I1 => NlwInverterSignal_EXP23_EXP_PT_4_IN1,
      O => EXP23_EXP_PT_4_1272
    );
  EXP23_EXP_PT_5 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP23_EXP_PT_5_IN0,
      I1 => NlwBufferSignal_EXP23_EXP_PT_5_IN1,
      O => EXP23_EXP_PT_5_1273
    );
  EXP23_EXP_tsimrenamed_net_Q : X_OR6
    port map (
      I0 => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN5,
      O => EXP23_EXP_tsimrenamed_net_Q_1266
    );
  EXP24_EXP : X_BUF
    port map (
      I => EXP24_EXP_tsimrenamed_net_Q_1274,
      O => EXP24_EXP_970
    );
  EXP24_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP24_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP24_EXP_PT_0_IN1,
      O => EXP24_EXP_PT_0_1275
    );
  EXP24_EXP_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP24_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP24_EXP_PT_1_IN1,
      O => EXP24_EXP_PT_1_1276
    );
  EXP24_EXP_PT_2 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP24_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP24_EXP_PT_2_IN1,
      O => EXP24_EXP_PT_2_1277
    );
  EXP24_EXP_PT_3 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP24_EXP_PT_3_IN0,
      I1 => NlwBufferSignal_EXP24_EXP_PT_3_IN1,
      O => EXP24_EXP_PT_3_1278
    );
  EXP24_EXP_PT_4 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP24_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP24_EXP_PT_4_IN1,
      O => EXP24_EXP_PT_4_1279
    );
  EXP24_EXP_PT_5 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP24_EXP_PT_5_IN0,
      I1 => NlwBufferSignal_EXP24_EXP_PT_5_IN1,
      O => EXP24_EXP_PT_5_1280
    );
  EXP24_EXP_tsimrenamed_net_Q : X_OR6
    port map (
      I0 => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN5,
      O => EXP24_EXP_tsimrenamed_net_Q_1274
    );
  EXP25_EXP : X_BUF
    port map (
      I => EXP25_EXP_tsimrenamed_net_Q_1281,
      O => EXP25_EXP_972
    );
  EXP25_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP25_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP25_EXP_PT_0_IN1,
      O => EXP25_EXP_PT_0_1283
    );
  EXP25_EXP_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP25_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP25_EXP_PT_1_IN1,
      O => EXP25_EXP_PT_1_1284
    );
  EXP25_EXP_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP25_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP25_EXP_PT_2_IN1,
      O => EXP25_EXP_PT_2_1285
    );
  EXP25_EXP_PT_3 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP25_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP25_EXP_PT_3_IN1,
      O => EXP25_EXP_PT_3_1286
    );
  EXP25_EXP_PT_4 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP25_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP25_EXP_PT_4_IN1,
      O => EXP25_EXP_PT_4_1287
    );
  EXP25_EXP_PT_5 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP25_EXP_PT_5_IN0,
      I1 => NlwBufferSignal_EXP25_EXP_PT_5_IN1,
      O => EXP25_EXP_PT_5_1288
    );
  EXP25_EXP_tsimrenamed_net_Q : X_OR6
    port map (
      I0 => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN5,
      O => EXP25_EXP_tsimrenamed_net_Q_1281
    );
  EXP26_EXP : X_BUF
    port map (
      I => EXP26_EXP_tsimrenamed_net_Q_1289,
      O => EXP26_EXP_1282
    );
  EXP26_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP26_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP26_EXP_PT_0_IN1,
      O => EXP26_EXP_PT_0_1290
    );
  EXP26_EXP_PT_1 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP26_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP26_EXP_PT_1_IN1,
      O => EXP26_EXP_PT_1_1291
    );
  EXP26_EXP_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP26_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP26_EXP_PT_2_IN1,
      O => EXP26_EXP_PT_2_1292
    );
  EXP26_EXP_PT_3 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP26_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP26_EXP_PT_3_IN1,
      O => EXP26_EXP_PT_3_1293
    );
  EXP26_EXP_PT_4 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP26_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP26_EXP_PT_4_IN1,
      O => EXP26_EXP_PT_4_1294
    );
  EXP26_EXP_tsimrenamed_net_Q : X_OR5
    port map (
      I0 => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN4,
      O => EXP26_EXP_tsimrenamed_net_Q_1289
    );
  EXP27_EXP : X_BUF
    port map (
      I => EXP27_EXP_tsimrenamed_net_Q_1295,
      O => EXP27_EXP_584
    );
  EXP27_EXP_PT_0 : X_AND8
    port map (
      I0 => NlwInverterSignal_EXP27_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP27_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP27_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_EXP27_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_EXP27_EXP_PT_0_IN4,
      I5 => NlwInverterSignal_EXP27_EXP_PT_0_IN5,
      I6 => NlwBufferSignal_EXP27_EXP_PT_0_IN6,
      I7 => NlwInverterSignal_EXP27_EXP_PT_0_IN7,
      O => EXP27_EXP_PT_0_1296
    );
  EXP27_EXP_PT_1 : X_AND8
    port map (
      I0 => NlwInverterSignal_EXP27_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP27_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP27_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP27_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP27_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_EXP27_EXP_PT_1_IN5,
      I6 => NlwBufferSignal_EXP27_EXP_PT_1_IN6,
      I7 => NlwInverterSignal_EXP27_EXP_PT_1_IN7,
      O => EXP27_EXP_PT_1_1297
    );
  EXP27_EXP_PT_2 : X_AND16
    port map (
      I0 => NlwBufferSignal_EXP27_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP27_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP27_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_EXP27_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_EXP27_EXP_PT_2_IN4,
      I5 => NlwInverterSignal_EXP27_EXP_PT_2_IN5,
      I6 => NlwBufferSignal_EXP27_EXP_PT_2_IN6,
      I7 => NlwInverterSignal_EXP27_EXP_PT_2_IN7,
      I8 => NlwInverterSignal_EXP27_EXP_PT_2_IN8,
      I9 => NlwBufferSignal_EXP27_EXP_PT_2_IN9,
      I10 => NlwBufferSignal_EXP27_EXP_PT_2_IN10,
      I11 => NlwBufferSignal_EXP27_EXP_PT_2_IN11,
      I12 => NlwBufferSignal_EXP27_EXP_PT_2_IN12,
      I13 => NlwBufferSignal_EXP27_EXP_PT_2_IN13,
      I14 => NlwBufferSignal_EXP27_EXP_PT_2_IN14,
      I15 => NlwBufferSignal_EXP27_EXP_PT_2_IN15,
      O => EXP27_EXP_PT_2_1298
    );
  EXP27_EXP_PT_3 : X_AND16
    port map (
      I0 => NlwInverterSignal_EXP27_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP27_EXP_PT_3_IN1,
      I2 => NlwInverterSignal_EXP27_EXP_PT_3_IN2,
      I3 => NlwBufferSignal_EXP27_EXP_PT_3_IN3,
      I4 => NlwBufferSignal_EXP27_EXP_PT_3_IN4,
      I5 => NlwBufferSignal_EXP27_EXP_PT_3_IN5,
      I6 => NlwInverterSignal_EXP27_EXP_PT_3_IN6,
      I7 => NlwBufferSignal_EXP27_EXP_PT_3_IN7,
      I8 => NlwInverterSignal_EXP27_EXP_PT_3_IN8,
      I9 => NlwBufferSignal_EXP27_EXP_PT_3_IN9,
      I10 => NlwBufferSignal_EXP27_EXP_PT_3_IN10,
      I11 => NlwBufferSignal_EXP27_EXP_PT_3_IN11,
      I12 => NlwBufferSignal_EXP27_EXP_PT_3_IN12,
      I13 => NlwBufferSignal_EXP27_EXP_PT_3_IN13,
      I14 => NlwBufferSignal_EXP27_EXP_PT_3_IN14,
      I15 => NlwBufferSignal_EXP27_EXP_PT_3_IN15,
      O => EXP27_EXP_PT_3_1299
    );
  EXP27_EXP_PT_4 : X_AND16
    port map (
      I0 => NlwInverterSignal_EXP27_EXP_PT_4_IN0,
      I1 => NlwInverterSignal_EXP27_EXP_PT_4_IN1,
      I2 => NlwInverterSignal_EXP27_EXP_PT_4_IN2,
      I3 => NlwBufferSignal_EXP27_EXP_PT_4_IN3,
      I4 => NlwBufferSignal_EXP27_EXP_PT_4_IN4,
      I5 => NlwInverterSignal_EXP27_EXP_PT_4_IN5,
      I6 => NlwBufferSignal_EXP27_EXP_PT_4_IN6,
      I7 => NlwInverterSignal_EXP27_EXP_PT_4_IN7,
      I8 => NlwBufferSignal_EXP27_EXP_PT_4_IN8,
      I9 => NlwBufferSignal_EXP27_EXP_PT_4_IN9,
      I10 => NlwBufferSignal_EXP27_EXP_PT_4_IN10,
      I11 => NlwBufferSignal_EXP27_EXP_PT_4_IN11,
      I12 => NlwBufferSignal_EXP27_EXP_PT_4_IN12,
      I13 => NlwBufferSignal_EXP27_EXP_PT_4_IN13,
      I14 => NlwBufferSignal_EXP27_EXP_PT_4_IN14,
      I15 => NlwBufferSignal_EXP27_EXP_PT_4_IN15,
      O => EXP27_EXP_PT_4_1300
    );
  EXP27_EXP_tsimrenamed_net_Q : X_OR5
    port map (
      I0 => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN4,
      O => EXP27_EXP_tsimrenamed_net_Q_1295
    );
  EXP28_EXP : X_BUF
    port map (
      I => EXP28_EXP_tsimrenamed_net_Q_1301,
      O => EXP28_EXP_534
    );
  EXP28_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP28_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP28_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_EXP28_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP28_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_EXP28_EXP_PT_0_IN4,
      O => EXP28_EXP_PT_0_1302
    );
  EXP28_EXP_PT_1 : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP28_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP28_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP28_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP28_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_EXP28_EXP_PT_1_IN4,
      O => EXP28_EXP_PT_1_1303
    );
  EXP28_EXP_PT_2 : X_AND8
    port map (
      I0 => NlwBufferSignal_EXP28_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP28_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_EXP28_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_EXP28_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_EXP28_EXP_PT_2_IN4,
      I5 => NlwBufferSignal_EXP28_EXP_PT_2_IN5,
      I6 => NlwBufferSignal_EXP28_EXP_PT_2_IN6,
      I7 => NlwBufferSignal_EXP28_EXP_PT_2_IN7,
      O => EXP28_EXP_PT_2_1304
    );
  EXP28_EXP_PT_3 : X_AND8
    port map (
      I0 => NlwBufferSignal_EXP28_EXP_PT_3_IN0,
      I1 => NlwBufferSignal_EXP28_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP28_EXP_PT_3_IN2,
      I3 => NlwBufferSignal_EXP28_EXP_PT_3_IN3,
      I4 => NlwBufferSignal_EXP28_EXP_PT_3_IN4,
      I5 => NlwBufferSignal_EXP28_EXP_PT_3_IN5,
      I6 => NlwBufferSignal_EXP28_EXP_PT_3_IN6,
      I7 => NlwInverterSignal_EXP28_EXP_PT_3_IN7,
      O => EXP28_EXP_PT_3_1305
    );
  EXP28_EXP_PT_4 : X_AND16
    port map (
      I0 => NlwInverterSignal_EXP28_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP28_EXP_PT_4_IN1,
      I2 => NlwBufferSignal_EXP28_EXP_PT_4_IN2,
      I3 => NlwBufferSignal_EXP28_EXP_PT_4_IN3,
      I4 => NlwBufferSignal_EXP28_EXP_PT_4_IN4,
      I5 => NlwBufferSignal_EXP28_EXP_PT_4_IN5,
      I6 => NlwBufferSignal_EXP28_EXP_PT_4_IN6,
      I7 => NlwInverterSignal_EXP28_EXP_PT_4_IN7,
      I8 => NlwBufferSignal_EXP28_EXP_PT_4_IN8,
      I9 => NlwBufferSignal_EXP28_EXP_PT_4_IN9,
      I10 => NlwBufferSignal_EXP28_EXP_PT_4_IN10,
      I11 => NlwBufferSignal_EXP28_EXP_PT_4_IN11,
      I12 => NlwBufferSignal_EXP28_EXP_PT_4_IN12,
      I13 => NlwBufferSignal_EXP28_EXP_PT_4_IN13,
      I14 => NlwBufferSignal_EXP28_EXP_PT_4_IN14,
      I15 => NlwBufferSignal_EXP28_EXP_PT_4_IN15,
      O => EXP28_EXP_PT_4_1306
    );
  EXP28_EXP_tsimrenamed_net_Q : X_OR5
    port map (
      I0 => NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN4,
      O => EXP28_EXP_tsimrenamed_net_Q_1301
    );
  EXP29_EXP : X_BUF
    port map (
      I => EXP29_EXP_tsimrenamed_net_Q_1307,
      O => EXP29_EXP_559
    );
  EXP29_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP29_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP29_EXP_PT_0_IN1,
      O => EXP29_EXP_PT_0_1308
    );
  EXP29_EXP_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP29_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP29_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_EXP29_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP29_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_EXP29_EXP_PT_1_IN4,
      O => EXP29_EXP_PT_1_1309
    );
  EXP29_EXP_PT_2 : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP29_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP29_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP29_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_EXP29_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_EXP29_EXP_PT_2_IN4,
      O => EXP29_EXP_PT_2_1310
    );
  EXP29_EXP_PT_3 : X_AND7
    port map (
      I0 => NlwBufferSignal_EXP29_EXP_PT_3_IN0,
      I1 => NlwBufferSignal_EXP29_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP29_EXP_PT_3_IN2,
      I3 => NlwBufferSignal_EXP29_EXP_PT_3_IN3,
      I4 => NlwInverterSignal_EXP29_EXP_PT_3_IN4,
      I5 => NlwBufferSignal_EXP29_EXP_PT_3_IN5,
      I6 => NlwInverterSignal_EXP29_EXP_PT_3_IN6,
      O => EXP29_EXP_PT_3_1311
    );
  EXP29_EXP_PT_4 : X_AND7
    port map (
      I0 => NlwBufferSignal_EXP29_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP29_EXP_PT_4_IN1,
      I2 => NlwBufferSignal_EXP29_EXP_PT_4_IN2,
      I3 => NlwBufferSignal_EXP29_EXP_PT_4_IN3,
      I4 => NlwBufferSignal_EXP29_EXP_PT_4_IN4,
      I5 => NlwBufferSignal_EXP29_EXP_PT_4_IN5,
      I6 => NlwInverterSignal_EXP29_EXP_PT_4_IN6,
      O => EXP29_EXP_PT_4_1312
    );
  EXP29_EXP_PT_5 : X_AND8
    port map (
      I0 => NlwBufferSignal_EXP29_EXP_PT_5_IN0,
      I1 => NlwBufferSignal_EXP29_EXP_PT_5_IN1,
      I2 => NlwBufferSignal_EXP29_EXP_PT_5_IN2,
      I3 => NlwBufferSignal_EXP29_EXP_PT_5_IN3,
      I4 => NlwBufferSignal_EXP29_EXP_PT_5_IN4,
      I5 => NlwInverterSignal_EXP29_EXP_PT_5_IN5,
      I6 => NlwBufferSignal_EXP29_EXP_PT_5_IN6,
      I7 => NlwInverterSignal_EXP29_EXP_PT_5_IN7,
      O => EXP29_EXP_PT_5_1313
    );
  EXP29_EXP_tsimrenamed_net_Q : X_OR6
    port map (
      I0 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN5,
      O => EXP29_EXP_tsimrenamed_net_Q_1307
    );
  EXP30_EXP : X_BUF
    port map (
      I => EXP30_EXP_tsimrenamed_net_Q_1314,
      O => EXP30_EXP_519
    );
  EXP30_EXP_PT_0 : X_AND4
    port map (
      I0 => NlwInverterSignal_EXP30_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP30_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP30_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP30_EXP_PT_0_IN3,
      O => EXP30_EXP_PT_0_1315
    );
  EXP30_EXP_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP30_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP30_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_EXP30_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP30_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_EXP30_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_EXP30_EXP_PT_1_IN5,
      O => EXP30_EXP_PT_1_1316
    );
  EXP30_EXP_PT_2 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP30_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP30_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_EXP30_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_EXP30_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_EXP30_EXP_PT_2_IN4,
      I5 => NlwInverterSignal_EXP30_EXP_PT_2_IN5,
      O => EXP30_EXP_PT_2_1317
    );
  EXP30_EXP_PT_3 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP30_EXP_PT_3_IN0,
      I1 => NlwBufferSignal_EXP30_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP30_EXP_PT_3_IN2,
      I3 => NlwBufferSignal_EXP30_EXP_PT_3_IN3,
      I4 => NlwBufferSignal_EXP30_EXP_PT_3_IN4,
      I5 => NlwInverterSignal_EXP30_EXP_PT_3_IN5,
      O => EXP30_EXP_PT_3_1318
    );
  EXP30_EXP_PT_4 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP30_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP30_EXP_PT_4_IN1,
      I2 => NlwBufferSignal_EXP30_EXP_PT_4_IN2,
      I3 => NlwBufferSignal_EXP30_EXP_PT_4_IN3,
      I4 => NlwBufferSignal_EXP30_EXP_PT_4_IN4,
      I5 => NlwInverterSignal_EXP30_EXP_PT_4_IN5,
      O => EXP30_EXP_PT_4_1319
    );
  EXP30_EXP_tsimrenamed_net_Q : X_OR5
    port map (
      I0 => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN4,
      O => EXP30_EXP_tsimrenamed_net_Q_1314
    );
  EXP31_EXP : X_BUF
    port map (
      I => EXP31_EXP_tsimrenamed_net_Q_1320,
      O => EXP31_EXP_546
    );
  EXP31_EXP_PT_0 : X_AND4
    port map (
      I0 => NlwInverterSignal_EXP31_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP31_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP31_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP31_EXP_PT_0_IN3,
      O => EXP31_EXP_PT_0_1321
    );
  EXP31_EXP_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP31_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP31_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_EXP31_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP31_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP31_EXP_PT_1_IN4,
      O => EXP31_EXP_PT_1_1322
    );
  EXP31_EXP_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP31_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP31_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_EXP31_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_EXP31_EXP_PT_2_IN3,
      I4 => NlwInverterSignal_EXP31_EXP_PT_2_IN4,
      O => EXP31_EXP_PT_2_1323
    );
  EXP31_EXP_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP31_EXP_PT_3_IN0,
      I1 => NlwBufferSignal_EXP31_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP31_EXP_PT_3_IN2,
      I3 => NlwBufferSignal_EXP31_EXP_PT_3_IN3,
      I4 => NlwInverterSignal_EXP31_EXP_PT_3_IN4,
      O => EXP31_EXP_PT_3_1324
    );
  EXP31_EXP_PT_4 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP31_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP31_EXP_PT_4_IN1,
      I2 => NlwBufferSignal_EXP31_EXP_PT_4_IN2,
      I3 => NlwBufferSignal_EXP31_EXP_PT_4_IN3,
      I4 => NlwInverterSignal_EXP31_EXP_PT_4_IN4,
      O => EXP31_EXP_PT_4_1325
    );
  EXP31_EXP_tsimrenamed_net_Q : X_OR5
    port map (
      I0 => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN4,
      O => EXP31_EXP_tsimrenamed_net_Q_1320
    );
  EXP32_EXP : X_BUF
    port map (
      I => EXP32_EXP_tsimrenamed_net_Q_1326,
      O => EXP32_EXP_506
    );
  EXP32_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP32_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP32_EXP_PT_0_IN1,
      O => EXP32_EXP_PT_0_1328
    );
  EXP32_EXP_PT_1 : X_AND4
    port map (
      I0 => NlwBufferSignal_EXP32_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP32_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP32_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP32_EXP_PT_1_IN3,
      O => EXP32_EXP_PT_1_1329
    );
  EXP32_EXP_PT_2 : X_AND4
    port map (
      I0 => NlwBufferSignal_EXP32_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP32_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_EXP32_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_EXP32_EXP_PT_2_IN3,
      O => EXP32_EXP_PT_2_1330
    );
  EXP32_EXP_PT_3 : X_AND4
    port map (
      I0 => NlwBufferSignal_EXP32_EXP_PT_3_IN0,
      I1 => NlwBufferSignal_EXP32_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP32_EXP_PT_3_IN2,
      I3 => NlwInverterSignal_EXP32_EXP_PT_3_IN3,
      O => EXP32_EXP_PT_3_1331
    );
  EXP32_EXP_PT_4 : X_AND4
    port map (
      I0 => NlwBufferSignal_EXP32_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP32_EXP_PT_4_IN1,
      I2 => NlwBufferSignal_EXP32_EXP_PT_4_IN2,
      I3 => NlwInverterSignal_EXP32_EXP_PT_4_IN3,
      O => EXP32_EXP_PT_4_1332
    );
  EXP32_EXP_PT_5 : X_AND4
    port map (
      I0 => NlwBufferSignal_EXP32_EXP_PT_5_IN0,
      I1 => NlwBufferSignal_EXP32_EXP_PT_5_IN1,
      I2 => NlwBufferSignal_EXP32_EXP_PT_5_IN2,
      I3 => NlwInverterSignal_EXP32_EXP_PT_5_IN3,
      O => EXP32_EXP_PT_5_1333
    );
  EXP32_EXP_tsimrenamed_net_Q : X_OR6
    port map (
      I0 => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN5,
      O => EXP32_EXP_tsimrenamed_net_Q_1326
    );
  EXP33_EXP : X_BUF
    port map (
      I => EXP33_EXP_tsimrenamed_net_Q_1334,
      O => EXP33_EXP_1327
    );
  EXP33_EXP_PT_0 : X_AND4
    port map (
      I0 => NlwBufferSignal_EXP33_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP33_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_EXP33_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP33_EXP_PT_0_IN3,
      O => EXP33_EXP_PT_0_1335
    );
  EXP33_EXP_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_EXP33_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP33_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP33_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP33_EXP_PT_1_IN3,
      O => EXP33_EXP_PT_1_1336
    );
  EXP33_EXP_PT_2 : X_AND4
    port map (
      I0 => NlwBufferSignal_EXP33_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP33_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP33_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_EXP33_EXP_PT_2_IN3,
      O => EXP33_EXP_PT_2_1337
    );
  EXP33_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_EXP33_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP33_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP33_EXP_tsimrenamed_net_IN2,
      O => EXP33_EXP_tsimrenamed_net_Q_1334
    );
  EXP34_EXP : X_BUF
    port map (
      I => EXP34_EXP_tsimrenamed_net_Q_1338,
      O => EXP34_EXP_607
    );
  EXP34_EXP_PT_0 : X_AND16
    port map (
      I0 => NlwInverterSignal_EXP34_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP34_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP34_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_EXP34_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_EXP34_EXP_PT_0_IN4,
      I5 => NlwBufferSignal_EXP34_EXP_PT_0_IN5,
      I6 => NlwInverterSignal_EXP34_EXP_PT_0_IN6,
      I7 => NlwBufferSignal_EXP34_EXP_PT_0_IN7,
      I8 => NlwInverterSignal_EXP34_EXP_PT_0_IN8,
      I9 => NlwBufferSignal_EXP34_EXP_PT_0_IN9,
      I10 => NlwBufferSignal_EXP34_EXP_PT_0_IN10,
      I11 => NlwBufferSignal_EXP34_EXP_PT_0_IN11,
      I12 => NlwBufferSignal_EXP34_EXP_PT_0_IN12,
      I13 => NlwBufferSignal_EXP34_EXP_PT_0_IN13,
      I14 => NlwBufferSignal_EXP34_EXP_PT_0_IN14,
      I15 => NlwBufferSignal_EXP34_EXP_PT_0_IN15,
      O => EXP34_EXP_PT_0_1339
    );
  EXP34_EXP_PT_1 : X_AND16
    port map (
      I0 => NlwInverterSignal_EXP34_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP34_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP34_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP34_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_EXP34_EXP_PT_1_IN4,
      I5 => NlwInverterSignal_EXP34_EXP_PT_1_IN5,
      I6 => NlwBufferSignal_EXP34_EXP_PT_1_IN6,
      I7 => NlwInverterSignal_EXP34_EXP_PT_1_IN7,
      I8 => NlwBufferSignal_EXP34_EXP_PT_1_IN8,
      I9 => NlwBufferSignal_EXP34_EXP_PT_1_IN9,
      I10 => NlwBufferSignal_EXP34_EXP_PT_1_IN10,
      I11 => NlwBufferSignal_EXP34_EXP_PT_1_IN11,
      I12 => NlwBufferSignal_EXP34_EXP_PT_1_IN12,
      I13 => NlwBufferSignal_EXP34_EXP_PT_1_IN13,
      I14 => NlwBufferSignal_EXP34_EXP_PT_1_IN14,
      I15 => NlwBufferSignal_EXP34_EXP_PT_1_IN15,
      O => EXP34_EXP_PT_1_1340
    );
  EXP34_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN1,
      O => EXP34_EXP_tsimrenamed_net_Q_1338
    );
  EXP35_EXP : X_BUF
    port map (
      I => EXP35_EXP_tsimrenamed_net_Q_1341,
      O => EXP35_EXP_493
    );
  EXP35_EXP_PT_0 : X_AND3
    port map (
      I0 => NlwBufferSignal_EXP35_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP35_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_EXP35_EXP_PT_0_IN2,
      O => EXP35_EXP_PT_0_1342
    );
  EXP35_EXP_PT_1 : X_AND3
    port map (
      I0 => NlwBufferSignal_EXP35_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP35_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP35_EXP_PT_1_IN2,
      O => EXP35_EXP_PT_1_1343
    );
  EXP35_EXP_PT_2 : X_AND3
    port map (
      I0 => NlwBufferSignal_EXP35_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP35_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP35_EXP_PT_2_IN2,
      O => EXP35_EXP_PT_2_1344
    );
  EXP35_EXP_PT_3 : X_AND3
    port map (
      I0 => NlwBufferSignal_EXP35_EXP_PT_3_IN0,
      I1 => NlwBufferSignal_EXP35_EXP_PT_3_IN1,
      I2 => NlwInverterSignal_EXP35_EXP_PT_3_IN2,
      O => EXP35_EXP_PT_3_1345
    );
  EXP35_EXP_PT_4 : X_AND4
    port map (
      I0 => NlwBufferSignal_EXP35_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP35_EXP_PT_4_IN1,
      I2 => NlwBufferSignal_EXP35_EXP_PT_4_IN2,
      I3 => NlwInverterSignal_EXP35_EXP_PT_4_IN3,
      O => EXP35_EXP_PT_4_1346
    );
  EXP35_EXP_tsimrenamed_net_Q : X_OR5
    port map (
      I0 => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN4,
      O => EXP35_EXP_tsimrenamed_net_Q_1341
    );
  EXP36_EXP : X_BUF
    port map (
      I => EXP36_EXP_tsimrenamed_net_Q_1347,
      O => EXP36_EXP_392
    );
  EXP36_EXP_PT_0 : X_AND16
    port map (
      I0 => NlwInverterSignal_EXP36_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP36_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP36_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_EXP36_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_EXP36_EXP_PT_0_IN4,
      I5 => NlwInverterSignal_EXP36_EXP_PT_0_IN5,
      I6 => NlwBufferSignal_EXP36_EXP_PT_0_IN6,
      I7 => NlwBufferSignal_EXP36_EXP_PT_0_IN7,
      I8 => NlwInverterSignal_EXP36_EXP_PT_0_IN8,
      I9 => NlwBufferSignal_EXP36_EXP_PT_0_IN9,
      I10 => NlwBufferSignal_EXP36_EXP_PT_0_IN10,
      I11 => NlwBufferSignal_EXP36_EXP_PT_0_IN11,
      I12 => NlwBufferSignal_EXP36_EXP_PT_0_IN12,
      I13 => NlwBufferSignal_EXP36_EXP_PT_0_IN13,
      I14 => NlwBufferSignal_EXP36_EXP_PT_0_IN14,
      I15 => NlwBufferSignal_EXP36_EXP_PT_0_IN15,
      O => EXP36_EXP_PT_0_1348
    );
  EXP36_EXP_PT_1 : X_AND16
    port map (
      I0 => NlwInverterSignal_EXP36_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP36_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP36_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP36_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_EXP36_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_EXP36_EXP_PT_1_IN5,
      I6 => NlwInverterSignal_EXP36_EXP_PT_1_IN6,
      I7 => NlwBufferSignal_EXP36_EXP_PT_1_IN7,
      I8 => NlwBufferSignal_EXP36_EXP_PT_1_IN8,
      I9 => NlwInverterSignal_EXP36_EXP_PT_1_IN9,
      I10 => NlwBufferSignal_EXP36_EXP_PT_1_IN10,
      I11 => NlwBufferSignal_EXP36_EXP_PT_1_IN11,
      I12 => NlwBufferSignal_EXP36_EXP_PT_1_IN12,
      I13 => NlwBufferSignal_EXP36_EXP_PT_1_IN13,
      I14 => NlwBufferSignal_EXP36_EXP_PT_1_IN14,
      I15 => NlwBufferSignal_EXP36_EXP_PT_1_IN15,
      O => EXP36_EXP_PT_1_1349
    );
  EXP36_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_EXP36_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP36_EXP_tsimrenamed_net_IN1,
      O => EXP36_EXP_tsimrenamed_net_Q_1347
    );
  EXP37_EXP : X_BUF
    port map (
      I => EXP37_EXP_tsimrenamed_net_Q_1350,
      O => EXP37_EXP_394
    );
  EXP37_EXP_tsimrenamed_net_Q : X_AND16
    port map (
      I0 => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN1,
      I2 => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN4,
      I5 => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN5,
      I6 => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN6,
      I7 => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN7,
      I8 => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN8,
      I9 => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN9,
      I10 => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN10,
      I11 => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN11,
      I12 => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN12,
      I13 => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN13,
      I14 => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN14,
      I15 => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN15,
      O => EXP37_EXP_tsimrenamed_net_Q_1350
    );
  EXP38_EXP : X_BUF
    port map (
      I => EXP38_EXP_tsimrenamed_net_Q_1351,
      O => EXP38_EXP_410
    );
  EXP38_EXP_tsimrenamed_net_Q : X_AND6
    port map (
      I0 => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN2,
      I3 => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN4,
      I5 => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN5,
      O => EXP38_EXP_tsimrenamed_net_Q_1351
    );
  EXP39_EXP : X_BUF
    port map (
      I => EXP39_EXP_tsimrenamed_net_Q_1352,
      O => EXP39_EXP_701
    );
  EXP39_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP39_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP39_EXP_PT_0_IN1,
      O => EXP39_EXP_PT_0_1353
    );
  EXP39_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwInverterSignal_EXP39_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP39_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP39_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP39_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP39_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_EXP39_EXP_PT_1_IN5,
      I6 => NlwInverterSignal_EXP39_EXP_PT_1_IN6,
      O => EXP39_EXP_PT_1_1354
    );
  EXP39_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN1,
      O => EXP39_EXP_tsimrenamed_net_Q_1352
    );
  EXP40_EXP : X_BUF
    port map (
      I => EXP40_EXP_tsimrenamed_net_Q_1355,
      O => EXP40_EXP_689
    );
  EXP40_EXP_tsimrenamed_net_Q : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP40_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_EXP40_EXP_tsimrenamed_net_IN1,
      O => EXP40_EXP_tsimrenamed_net_Q_1355
    );
  EXP41_EXP : X_BUF
    port map (
      I => EXP41_EXP_tsimrenamed_net_Q_1356,
      O => EXP41_EXP_675
    );
  EXP41_EXP_PT_0 : X_AND6
    port map (
      I0 => NlwInverterSignal_EXP41_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP41_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP41_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_EXP41_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_EXP41_EXP_PT_0_IN4,
      I5 => NlwInverterSignal_EXP41_EXP_PT_0_IN5,
      O => EXP41_EXP_PT_0_1357
    );
  EXP41_EXP_PT_1 : X_AND6
    port map (
      I0 => NlwInverterSignal_EXP41_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP41_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP41_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP41_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP41_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_EXP41_EXP_PT_1_IN5,
      O => EXP41_EXP_PT_1_1358
    );
  EXP41_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN1,
      O => EXP41_EXP_tsimrenamed_net_Q_1356
    );
  EXP42_EXP : X_BUF
    port map (
      I => EXP42_EXP_tsimrenamed_net_Q_1359,
      O => EXP42_EXP_677
    );
  EXP42_EXP_tsimrenamed_net_Q : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP42_EXP_tsimrenamed_net_IN0,
      I1 => NlwInverterSignal_EXP42_EXP_tsimrenamed_net_IN1,
      O => EXP42_EXP_tsimrenamed_net_Q_1359
    );
  EXP43_EXP : X_BUF
    port map (
      I => EXP43_EXP_tsimrenamed_net_Q_1360,
      O => EXP43_EXP_916
    );
  EXP43_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP43_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP43_EXP_PT_0_IN1,
      O => EXP43_EXP_PT_0_1361
    );
  EXP43_EXP_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_EXP43_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP43_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP43_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP43_EXP_PT_1_IN3,
      O => EXP43_EXP_PT_1_1362
    );
  EXP43_EXP_PT_2 : X_AND4
    port map (
      I0 => NlwInverterSignal_EXP43_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP43_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_EXP43_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_EXP43_EXP_PT_2_IN3,
      O => EXP43_EXP_PT_2_1363
    );
  EXP43_EXP_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP43_EXP_PT_3_IN0,
      I1 => NlwBufferSignal_EXP43_EXP_PT_3_IN1,
      I2 => NlwInverterSignal_EXP43_EXP_PT_3_IN2,
      I3 => NlwBufferSignal_EXP43_EXP_PT_3_IN3,
      I4 => NlwBufferSignal_EXP43_EXP_PT_3_IN4,
      O => EXP43_EXP_PT_3_1364
    );
  EXP43_EXP_PT_4 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP43_EXP_PT_4_IN0,
      I1 => NlwInverterSignal_EXP43_EXP_PT_4_IN1,
      I2 => NlwInverterSignal_EXP43_EXP_PT_4_IN2,
      I3 => NlwInverterSignal_EXP43_EXP_PT_4_IN3,
      I4 => NlwBufferSignal_EXP43_EXP_PT_4_IN4,
      O => EXP43_EXP_PT_4_1365
    );
  EXP43_EXP_PT_5 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP43_EXP_PT_5_IN0,
      I1 => NlwInverterSignal_EXP43_EXP_PT_5_IN1,
      I2 => NlwBufferSignal_EXP43_EXP_PT_5_IN2,
      I3 => NlwInverterSignal_EXP43_EXP_PT_5_IN3,
      I4 => NlwBufferSignal_EXP43_EXP_PT_5_IN4,
      O => EXP43_EXP_PT_5_1366
    );
  EXP43_EXP_tsimrenamed_net_Q : X_OR6
    port map (
      I0 => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN5,
      O => EXP43_EXP_tsimrenamed_net_Q_1360
    );
  EXP44_EXP : X_BUF
    port map (
      I => EXP44_EXP_tsimrenamed_net_Q_1367,
      O => EXP44_EXP_918
    );
  EXP44_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP44_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP44_EXP_PT_0_IN1,
      O => EXP44_EXP_PT_0_1368
    );
  EXP44_EXP_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_EXP44_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP44_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_EXP44_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP44_EXP_PT_1_IN3,
      O => EXP44_EXP_PT_1_1369
    );
  EXP44_EXP_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP44_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP44_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP44_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_EXP44_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_EXP44_EXP_PT_2_IN4,
      O => EXP44_EXP_PT_2_1370
    );
  EXP44_EXP_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP44_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP44_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP44_EXP_PT_3_IN2,
      I3 => NlwInverterSignal_EXP44_EXP_PT_3_IN3,
      I4 => NlwBufferSignal_EXP44_EXP_PT_3_IN4,
      O => EXP44_EXP_PT_3_1371
    );
  EXP44_EXP_PT_4 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP44_EXP_PT_4_IN0,
      I1 => NlwInverterSignal_EXP44_EXP_PT_4_IN1,
      I2 => NlwBufferSignal_EXP44_EXP_PT_4_IN2,
      I3 => NlwInverterSignal_EXP44_EXP_PT_4_IN3,
      I4 => NlwBufferSignal_EXP44_EXP_PT_4_IN4,
      I5 => NlwBufferSignal_EXP44_EXP_PT_4_IN5,
      O => EXP44_EXP_PT_4_1372
    );
  EXP44_EXP_PT_5 : X_AND8
    port map (
      I0 => NlwBufferSignal_EXP44_EXP_PT_5_IN0,
      I1 => NlwBufferSignal_EXP44_EXP_PT_5_IN1,
      I2 => NlwBufferSignal_EXP44_EXP_PT_5_IN2,
      I3 => NlwBufferSignal_EXP44_EXP_PT_5_IN3,
      I4 => NlwBufferSignal_EXP44_EXP_PT_5_IN4,
      I5 => NlwBufferSignal_EXP44_EXP_PT_5_IN5,
      I6 => NlwBufferSignal_EXP44_EXP_PT_5_IN6,
      I7 => NlwBufferSignal_EXP44_EXP_PT_5_IN7,
      O => EXP44_EXP_PT_5_1373
    );
  EXP44_EXP_tsimrenamed_net_Q : X_OR6
    port map (
      I0 => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN5,
      O => EXP44_EXP_tsimrenamed_net_Q_1367
    );
  EXP45_EXP : X_BUF
    port map (
      I => EXP45_EXP_tsimrenamed_net_Q_1374,
      O => EXP45_EXP_478
    );
  EXP45_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP45_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP45_EXP_PT_0_IN1,
      O => EXP45_EXP_PT_0_1375
    );
  EXP45_EXP_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP45_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP45_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP45_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP45_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_EXP45_EXP_PT_1_IN4,
      O => EXP45_EXP_PT_1_1376
    );
  EXP45_EXP_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP45_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP45_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_EXP45_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_EXP45_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_EXP45_EXP_PT_2_IN4,
      O => EXP45_EXP_PT_2_1377
    );
  EXP45_EXP_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP45_EXP_PT_3_IN0,
      I1 => NlwBufferSignal_EXP45_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP45_EXP_PT_3_IN2,
      I3 => NlwInverterSignal_EXP45_EXP_PT_3_IN3,
      I4 => NlwBufferSignal_EXP45_EXP_PT_3_IN4,
      O => EXP45_EXP_PT_3_1378
    );
  EXP45_EXP_PT_4 : X_AND7
    port map (
      I0 => NlwBufferSignal_EXP45_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP45_EXP_PT_4_IN1,
      I2 => NlwBufferSignal_EXP45_EXP_PT_4_IN2,
      I3 => NlwBufferSignal_EXP45_EXP_PT_4_IN3,
      I4 => NlwBufferSignal_EXP45_EXP_PT_4_IN4,
      I5 => NlwBufferSignal_EXP45_EXP_PT_4_IN5,
      I6 => NlwBufferSignal_EXP45_EXP_PT_4_IN6,
      O => EXP45_EXP_PT_4_1379
    );
  EXP45_EXP_PT_5 : X_AND7
    port map (
      I0 => NlwBufferSignal_EXP45_EXP_PT_5_IN0,
      I1 => NlwBufferSignal_EXP45_EXP_PT_5_IN1,
      I2 => NlwInverterSignal_EXP45_EXP_PT_5_IN2,
      I3 => NlwInverterSignal_EXP45_EXP_PT_5_IN3,
      I4 => NlwBufferSignal_EXP45_EXP_PT_5_IN4,
      I5 => NlwBufferSignal_EXP45_EXP_PT_5_IN5,
      I6 => NlwBufferSignal_EXP45_EXP_PT_5_IN6,
      O => EXP45_EXP_PT_5_1380
    );
  EXP45_EXP_tsimrenamed_net_Q : X_OR6
    port map (
      I0 => NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN5,
      O => EXP45_EXP_tsimrenamed_net_Q_1374
    );
  EXP46_EXP : X_BUF
    port map (
      I => EXP46_EXP_tsimrenamed_net_Q_1381,
      O => EXP46_EXP_1382
    );
  EXP46_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP46_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP46_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_EXP46_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP46_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_EXP46_EXP_PT_0_IN4,
      O => EXP46_EXP_PT_0_1383
    );
  EXP46_EXP_PT_1 : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP46_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP46_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_EXP46_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP46_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP46_EXP_PT_1_IN4,
      O => EXP46_EXP_PT_1_1384
    );
  EXP46_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_EXP46_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP46_EXP_tsimrenamed_net_IN1,
      O => EXP46_EXP_tsimrenamed_net_Q_1381
    );
  EXP47_EXP : X_BUF
    port map (
      I => EXP47_EXP_tsimrenamed_net_Q_1385,
      O => EXP47_EXP_435
    );
  EXP47_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP47_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP47_EXP_PT_0_IN1,
      O => EXP47_EXP_PT_0_1386
    );
  EXP47_EXP_PT_1 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP47_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP47_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_EXP47_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP47_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP47_EXP_PT_1_IN4,
      O => EXP47_EXP_PT_1_1387
    );
  EXP47_EXP_PT_2 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP47_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP47_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP47_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_EXP47_EXP_PT_2_IN3,
      I4 => NlwInverterSignal_EXP47_EXP_PT_2_IN4,
      O => EXP47_EXP_PT_2_1388
    );
  EXP47_EXP_PT_3 : X_AND7
    port map (
      I0 => NlwBufferSignal_EXP47_EXP_PT_3_IN0,
      I1 => NlwBufferSignal_EXP47_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP47_EXP_PT_3_IN2,
      I3 => NlwBufferSignal_EXP47_EXP_PT_3_IN3,
      I4 => NlwBufferSignal_EXP47_EXP_PT_3_IN4,
      I5 => NlwBufferSignal_EXP47_EXP_PT_3_IN5,
      I6 => NlwBufferSignal_EXP47_EXP_PT_3_IN6,
      O => EXP47_EXP_PT_3_1389
    );
  EXP47_EXP_PT_4 : X_AND7
    port map (
      I0 => NlwBufferSignal_EXP47_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP47_EXP_PT_4_IN1,
      I2 => NlwInverterSignal_EXP47_EXP_PT_4_IN2,
      I3 => NlwInverterSignal_EXP47_EXP_PT_4_IN3,
      I4 => NlwBufferSignal_EXP47_EXP_PT_4_IN4,
      I5 => NlwBufferSignal_EXP47_EXP_PT_4_IN5,
      I6 => NlwBufferSignal_EXP47_EXP_PT_4_IN6,
      O => EXP47_EXP_PT_4_1390
    );
  EXP47_EXP_PT_5 : X_AND7
    port map (
      I0 => NlwInverterSignal_EXP47_EXP_PT_5_IN0,
      I1 => NlwBufferSignal_EXP47_EXP_PT_5_IN1,
      I2 => NlwBufferSignal_EXP47_EXP_PT_5_IN2,
      I3 => NlwInverterSignal_EXP47_EXP_PT_5_IN3,
      I4 => NlwBufferSignal_EXP47_EXP_PT_5_IN4,
      I5 => NlwBufferSignal_EXP47_EXP_PT_5_IN5,
      I6 => NlwBufferSignal_EXP47_EXP_PT_5_IN6,
      O => EXP47_EXP_PT_5_1391
    );
  EXP47_EXP_tsimrenamed_net_Q : X_OR6
    port map (
      I0 => NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN5,
      O => EXP47_EXP_tsimrenamed_net_Q_1385
    );
  EXP48_EXP : X_BUF
    port map (
      I => EXP48_EXP_tsimrenamed_net_Q_1392,
      O => EXP48_EXP_464
    );
  EXP48_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwBufferSignal_EXP48_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP48_EXP_PT_0_IN1,
      O => EXP48_EXP_PT_0_1393
    );
  EXP48_EXP_PT_1 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP48_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP48_EXP_PT_1_IN1,
      O => EXP48_EXP_PT_1_1394
    );
  EXP48_EXP_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP48_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP48_EXP_PT_2_IN1,
      O => EXP48_EXP_PT_2_1395
    );
  EXP48_EXP_PT_3 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP48_EXP_PT_3_IN0,
      I1 => NlwBufferSignal_EXP48_EXP_PT_3_IN1,
      O => EXP48_EXP_PT_3_1396
    );
  EXP48_EXP_PT_4 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP48_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP48_EXP_PT_4_IN1,
      O => EXP48_EXP_PT_4_1397
    );
  EXP48_EXP_PT_5 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP48_EXP_PT_5_IN0,
      I1 => NlwInverterSignal_EXP48_EXP_PT_5_IN1,
      O => EXP48_EXP_PT_5_1398
    );
  EXP48_EXP_tsimrenamed_net_Q : X_OR6
    port map (
      I0 => NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN4,
      I5 => NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN5,
      O => EXP48_EXP_tsimrenamed_net_Q_1392
    );
  EXP49_EXP : X_BUF
    port map (
      I => EXP49_EXP_tsimrenamed_net_Q_1399,
      O => EXP49_EXP_449
    );
  EXP49_EXP_PT_0 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP49_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP49_EXP_PT_0_IN1,
      O => EXP49_EXP_PT_0_1400
    );
  EXP49_EXP_PT_1 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP49_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP49_EXP_PT_1_IN1,
      O => EXP49_EXP_PT_1_1401
    );
  EXP49_EXP_PT_2 : X_AND2
    port map (
      I0 => NlwInverterSignal_EXP49_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP49_EXP_PT_2_IN1,
      O => EXP49_EXP_PT_2_1402
    );
  EXP49_EXP_PT_3 : X_AND3
    port map (
      I0 => NlwBufferSignal_EXP49_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP49_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP49_EXP_PT_3_IN2,
      O => EXP49_EXP_PT_3_1403
    );
  EXP49_EXP_PT_4 : X_AND3
    port map (
      I0 => NlwBufferSignal_EXP49_EXP_PT_4_IN0,
      I1 => NlwInverterSignal_EXP49_EXP_PT_4_IN1,
      I2 => NlwBufferSignal_EXP49_EXP_PT_4_IN2,
      O => EXP49_EXP_PT_4_1404
    );
  EXP49_EXP_tsimrenamed_net_Q : X_OR5
    port map (
      I0 => NlwBufferSignal_EXP49_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP49_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP49_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP49_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP49_EXP_tsimrenamed_net_IN4,
      O => EXP49_EXP_tsimrenamed_net_Q_1399
    );
  EXP50_EXP : X_BUF
    port map (
      I => EXP50_EXP_tsimrenamed_net_Q_1405,
      O => EXP50_EXP_905
    );
  EXP50_EXP_PT_0 : X_AND4
    port map (
      I0 => NlwBufferSignal_EXP50_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP50_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP50_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP50_EXP_PT_0_IN3,
      O => EXP50_EXP_PT_0_1406
    );
  EXP50_EXP_PT_1 : X_AND4
    port map (
      I0 => NlwBufferSignal_EXP50_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP50_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP50_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP50_EXP_PT_1_IN3,
      O => EXP50_EXP_PT_1_1407
    );
  EXP50_EXP_PT_2 : X_AND4
    port map (
      I0 => NlwBufferSignal_EXP50_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP50_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_EXP50_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_EXP50_EXP_PT_2_IN3,
      O => EXP50_EXP_PT_2_1408
    );
  EXP50_EXP_PT_3 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP50_EXP_PT_3_IN0,
      I1 => NlwBufferSignal_EXP50_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP50_EXP_PT_3_IN2,
      I3 => NlwBufferSignal_EXP50_EXP_PT_3_IN3,
      I4 => NlwInverterSignal_EXP50_EXP_PT_3_IN4,
      O => EXP50_EXP_PT_3_1409
    );
  EXP50_EXP_PT_4 : X_AND7
    port map (
      I0 => NlwBufferSignal_EXP50_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP50_EXP_PT_4_IN1,
      I2 => NlwBufferSignal_EXP50_EXP_PT_4_IN2,
      I3 => NlwBufferSignal_EXP50_EXP_PT_4_IN3,
      I4 => NlwInverterSignal_EXP50_EXP_PT_4_IN4,
      I5 => NlwInverterSignal_EXP50_EXP_PT_4_IN5,
      I6 => NlwInverterSignal_EXP50_EXP_PT_4_IN6,
      O => EXP50_EXP_PT_4_1410
    );
  EXP50_EXP_tsimrenamed_net_Q : X_OR5
    port map (
      I0 => NlwBufferSignal_EXP50_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP50_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP50_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP50_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP50_EXP_tsimrenamed_net_IN4,
      O => EXP50_EXP_tsimrenamed_net_Q_1405
    );
  EXP51_EXP : X_BUF
    port map (
      I => EXP51_EXP_tsimrenamed_net_Q_1411,
      O => EXP51_EXP_752
    );
  EXP51_EXP_PT_0 : X_AND3
    port map (
      I0 => NlwBufferSignal_EXP51_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP51_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP51_EXP_PT_0_IN2,
      O => EXP51_EXP_PT_0_1412
    );
  EXP51_EXP_PT_1 : X_AND4
    port map (
      I0 => NlwInverterSignal_EXP51_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP51_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP51_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP51_EXP_PT_1_IN3,
      O => EXP51_EXP_PT_1_1413
    );
  EXP51_EXP_PT_2 : X_AND4
    port map (
      I0 => NlwInverterSignal_EXP51_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP51_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_EXP51_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_EXP51_EXP_PT_2_IN3,
      O => EXP51_EXP_PT_2_1414
    );
  EXP51_EXP_PT_3 : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP51_EXP_PT_3_IN0,
      I1 => NlwBufferSignal_EXP51_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP51_EXP_PT_3_IN2,
      I3 => NlwInverterSignal_EXP51_EXP_PT_3_IN3,
      I4 => NlwInverterSignal_EXP51_EXP_PT_3_IN4,
      O => EXP51_EXP_PT_3_1415
    );
  EXP51_EXP_PT_4 : X_AND6
    port map (
      I0 => NlwInverterSignal_EXP51_EXP_PT_4_IN0,
      I1 => NlwInverterSignal_EXP51_EXP_PT_4_IN1,
      I2 => NlwBufferSignal_EXP51_EXP_PT_4_IN2,
      I3 => NlwInverterSignal_EXP51_EXP_PT_4_IN3,
      I4 => NlwBufferSignal_EXP51_EXP_PT_4_IN4,
      I5 => NlwInverterSignal_EXP51_EXP_PT_4_IN5,
      O => EXP51_EXP_PT_4_1416
    );
  EXP51_EXP_tsimrenamed_net_Q : X_OR5
    port map (
      I0 => NlwBufferSignal_EXP51_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP51_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP51_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP51_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP51_EXP_tsimrenamed_net_IN4,
      O => EXP51_EXP_tsimrenamed_net_Q_1411
    );
  EXP52_EXP : X_BUF
    port map (
      I => EXP52_EXP_tsimrenamed_net_Q_1417,
      O => EXP52_EXP_625
    );
  EXP52_EXP_PT_0 : X_AND16
    port map (
      I0 => NlwBufferSignal_EXP52_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP52_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_EXP52_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_EXP52_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_EXP52_EXP_PT_0_IN4,
      I5 => NlwInverterSignal_EXP52_EXP_PT_0_IN5,
      I6 => NlwBufferSignal_EXP52_EXP_PT_0_IN6,
      I7 => NlwBufferSignal_EXP52_EXP_PT_0_IN7,
      I8 => NlwBufferSignal_EXP52_EXP_PT_0_IN8,
      I9 => NlwBufferSignal_EXP52_EXP_PT_0_IN9,
      I10 => NlwInverterSignal_EXP52_EXP_PT_0_IN10,
      I11 => NlwBufferSignal_EXP52_EXP_PT_0_IN11,
      I12 => NlwBufferSignal_EXP52_EXP_PT_0_IN12,
      I13 => NlwBufferSignal_EXP52_EXP_PT_0_IN13,
      I14 => NlwBufferSignal_EXP52_EXP_PT_0_IN14,
      I15 => NlwBufferSignal_EXP52_EXP_PT_0_IN15,
      O => EXP52_EXP_PT_0_1418
    );
  EXP52_EXP_PT_1 : X_AND16
    port map (
      I0 => NlwInverterSignal_EXP52_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP52_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_EXP52_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP52_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_EXP52_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_EXP52_EXP_PT_1_IN5,
      I6 => NlwBufferSignal_EXP52_EXP_PT_1_IN6,
      I7 => NlwBufferSignal_EXP52_EXP_PT_1_IN7,
      I8 => NlwBufferSignal_EXP52_EXP_PT_1_IN8,
      I9 => NlwBufferSignal_EXP52_EXP_PT_1_IN9,
      I10 => NlwInverterSignal_EXP52_EXP_PT_1_IN10,
      I11 => NlwBufferSignal_EXP52_EXP_PT_1_IN11,
      I12 => NlwBufferSignal_EXP52_EXP_PT_1_IN12,
      I13 => NlwBufferSignal_EXP52_EXP_PT_1_IN13,
      I14 => NlwBufferSignal_EXP52_EXP_PT_1_IN14,
      I15 => NlwBufferSignal_EXP52_EXP_PT_1_IN15,
      O => EXP52_EXP_PT_1_1419
    );
  EXP52_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_EXP52_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP52_EXP_tsimrenamed_net_IN1,
      O => EXP52_EXP_tsimrenamed_net_Q_1417
    );
  EXP53_EXP : X_BUF
    port map (
      I => EXP53_EXP_tsimrenamed_net_Q_1420,
      O => EXP53_EXP_571
    );
  EXP53_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP53_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP53_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_EXP53_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP53_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_EXP53_EXP_PT_0_IN4,
      O => EXP53_EXP_PT_0_1421
    );
  EXP53_EXP_PT_1 : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP53_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP53_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP53_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP53_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_EXP53_EXP_PT_1_IN4,
      O => EXP53_EXP_PT_1_1422
    );
  EXP53_EXP_PT_2 : X_AND16
    port map (
      I0 => NlwInverterSignal_EXP53_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP53_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_EXP53_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_EXP53_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_EXP53_EXP_PT_2_IN4,
      I5 => NlwBufferSignal_EXP53_EXP_PT_2_IN5,
      I6 => NlwBufferSignal_EXP53_EXP_PT_2_IN6,
      I7 => NlwBufferSignal_EXP53_EXP_PT_2_IN7,
      I8 => NlwBufferSignal_EXP53_EXP_PT_2_IN8,
      I9 => NlwInverterSignal_EXP53_EXP_PT_2_IN9,
      I10 => NlwBufferSignal_EXP53_EXP_PT_2_IN10,
      I11 => NlwBufferSignal_EXP53_EXP_PT_2_IN11,
      I12 => NlwBufferSignal_EXP53_EXP_PT_2_IN12,
      I13 => NlwBufferSignal_EXP53_EXP_PT_2_IN13,
      I14 => NlwBufferSignal_EXP53_EXP_PT_2_IN14,
      I15 => NlwBufferSignal_EXP53_EXP_PT_2_IN15,
      O => EXP53_EXP_PT_2_1423
    );
  EXP53_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_EXP53_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP53_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP53_EXP_tsimrenamed_net_IN2,
      O => EXP53_EXP_tsimrenamed_net_Q_1420
    );
  EXP54_EXP : X_BUF
    port map (
      I => EXP54_EXP_tsimrenamed_net_Q_1424,
      O => EXP54_EXP_724
    );
  EXP54_EXP_PT_0 : X_AND6
    port map (
      I0 => NlwInverterSignal_EXP54_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP54_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_EXP54_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP54_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_EXP54_EXP_PT_0_IN4,
      I5 => NlwBufferSignal_EXP54_EXP_PT_0_IN5,
      O => EXP54_EXP_PT_0_1425
    );
  EXP54_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwBufferSignal_EXP54_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP54_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP54_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP54_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP54_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_EXP54_EXP_PT_1_IN5,
      I6 => NlwInverterSignal_EXP54_EXP_PT_1_IN6,
      O => EXP54_EXP_PT_1_1426
    );
  EXP54_EXP_PT_2 : X_AND7
    port map (
      I0 => NlwInverterSignal_EXP54_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP54_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP54_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_EXP54_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_EXP54_EXP_PT_2_IN4,
      I5 => NlwInverterSignal_EXP54_EXP_PT_2_IN5,
      I6 => NlwBufferSignal_EXP54_EXP_PT_2_IN6,
      O => EXP54_EXP_PT_2_1427
    );
  EXP54_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_EXP54_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP54_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP54_EXP_tsimrenamed_net_IN2,
      O => EXP54_EXP_tsimrenamed_net_Q_1424
    );
  EXP55_EXP : X_BUF
    port map (
      I => EXP55_EXP_tsimrenamed_net_Q_1428,
      O => EXP55_EXP_847
    );
  EXP55_EXP_PT_0 : X_AND6
    port map (
      I0 => NlwInverterSignal_EXP55_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP55_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP55_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_EXP55_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_EXP55_EXP_PT_0_IN4,
      I5 => NlwBufferSignal_EXP55_EXP_PT_0_IN5,
      O => EXP55_EXP_PT_0_1429
    );
  EXP55_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwInverterSignal_EXP55_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP55_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_EXP55_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP55_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_EXP55_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_EXP55_EXP_PT_1_IN5,
      I6 => NlwInverterSignal_EXP55_EXP_PT_1_IN6,
      O => EXP55_EXP_PT_1_1430
    );
  EXP55_EXP_PT_2 : X_AND7
    port map (
      I0 => NlwInverterSignal_EXP55_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP55_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP55_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_EXP55_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_EXP55_EXP_PT_2_IN4,
      I5 => NlwInverterSignal_EXP55_EXP_PT_2_IN5,
      I6 => NlwBufferSignal_EXP55_EXP_PT_2_IN6,
      O => EXP55_EXP_PT_2_1431
    );
  EXP55_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_EXP55_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP55_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP55_EXP_tsimrenamed_net_IN2,
      O => EXP55_EXP_tsimrenamed_net_Q_1428
    );
  EXP56_EXP : X_BUF
    port map (
      I => EXP56_EXP_tsimrenamed_net_Q_1432,
      O => EXP56_EXP_738
    );
  EXP56_EXP_PT_0 : X_AND6
    port map (
      I0 => NlwInverterSignal_EXP56_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP56_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP56_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_EXP56_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_EXP56_EXP_PT_0_IN4,
      I5 => NlwBufferSignal_EXP56_EXP_PT_0_IN5,
      O => EXP56_EXP_PT_0_1433
    );
  EXP56_EXP_PT_1 : X_AND7
    port map (
      I0 => NlwBufferSignal_EXP56_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP56_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP56_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP56_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP56_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_EXP56_EXP_PT_1_IN5,
      I6 => NlwInverterSignal_EXP56_EXP_PT_1_IN6,
      O => EXP56_EXP_PT_1_1434
    );
  EXP56_EXP_PT_2 : X_AND7
    port map (
      I0 => NlwInverterSignal_EXP56_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP56_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP56_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_EXP56_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_EXP56_EXP_PT_2_IN4,
      I5 => NlwBufferSignal_EXP56_EXP_PT_2_IN5,
      I6 => NlwInverterSignal_EXP56_EXP_PT_2_IN6,
      O => EXP56_EXP_PT_2_1435
    );
  EXP56_EXP_tsimrenamed_net_Q : X_OR3
    port map (
      I0 => NlwBufferSignal_EXP56_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP56_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP56_EXP_tsimrenamed_net_IN2,
      O => EXP56_EXP_tsimrenamed_net_Q_1432
    );
  EXP57_EXP : X_BUF
    port map (
      I => EXP57_EXP_tsimrenamed_net_Q_1436,
      O => EXP57_EXP_834
    );
  EXP57_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP57_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP57_EXP_PT_0_IN1,
      I2 => NlwBufferSignal_EXP57_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP57_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_EXP57_EXP_PT_0_IN4,
      O => EXP57_EXP_PT_0_1437
    );
  EXP57_EXP_PT_1 : X_AND6
    port map (
      I0 => NlwInverterSignal_EXP57_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP57_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP57_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP57_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP57_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_EXP57_EXP_PT_1_IN5,
      O => EXP57_EXP_PT_1_1438
    );
  EXP57_EXP_PT_2 : X_AND6
    port map (
      I0 => NlwInverterSignal_EXP57_EXP_PT_2_IN0,
      I1 => NlwBufferSignal_EXP57_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP57_EXP_PT_2_IN2,
      I3 => NlwBufferSignal_EXP57_EXP_PT_2_IN3,
      I4 => NlwInverterSignal_EXP57_EXP_PT_2_IN4,
      I5 => NlwBufferSignal_EXP57_EXP_PT_2_IN5,
      O => EXP57_EXP_PT_2_1439
    );
  EXP57_EXP_PT_3 : X_AND7
    port map (
      I0 => NlwInverterSignal_EXP57_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP57_EXP_PT_3_IN1,
      I2 => NlwBufferSignal_EXP57_EXP_PT_3_IN2,
      I3 => NlwInverterSignal_EXP57_EXP_PT_3_IN3,
      I4 => NlwBufferSignal_EXP57_EXP_PT_3_IN4,
      I5 => NlwBufferSignal_EXP57_EXP_PT_3_IN5,
      I6 => NlwInverterSignal_EXP57_EXP_PT_3_IN6,
      O => EXP57_EXP_PT_3_1440
    );
  EXP57_EXP_PT_4 : X_AND7
    port map (
      I0 => NlwInverterSignal_EXP57_EXP_PT_4_IN0,
      I1 => NlwInverterSignal_EXP57_EXP_PT_4_IN1,
      I2 => NlwInverterSignal_EXP57_EXP_PT_4_IN2,
      I3 => NlwBufferSignal_EXP57_EXP_PT_4_IN3,
      I4 => NlwBufferSignal_EXP57_EXP_PT_4_IN4,
      I5 => NlwBufferSignal_EXP57_EXP_PT_4_IN5,
      I6 => NlwInverterSignal_EXP57_EXP_PT_4_IN6,
      O => EXP57_EXP_PT_4_1441
    );
  EXP57_EXP_tsimrenamed_net_Q : X_OR5
    port map (
      I0 => NlwBufferSignal_EXP57_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP57_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP57_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP57_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP57_EXP_tsimrenamed_net_IN4,
      O => EXP57_EXP_tsimrenamed_net_Q_1436
    );
  EXP58_EXP : X_BUF
    port map (
      I => EXP58_EXP_tsimrenamed_net_Q_1442,
      O => EXP58_EXP_821
    );
  EXP58_EXP_PT_0 : X_AND6
    port map (
      I0 => NlwInverterSignal_EXP58_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP58_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP58_EXP_PT_0_IN2,
      I3 => NlwBufferSignal_EXP58_EXP_PT_0_IN3,
      I4 => NlwInverterSignal_EXP58_EXP_PT_0_IN4,
      I5 => NlwBufferSignal_EXP58_EXP_PT_0_IN5,
      O => EXP58_EXP_PT_0_1443
    );
  EXP58_EXP_PT_1 : X_AND6
    port map (
      I0 => NlwInverterSignal_EXP58_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP58_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP58_EXP_PT_1_IN2,
      I3 => NlwBufferSignal_EXP58_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP58_EXP_PT_1_IN4,
      I5 => NlwBufferSignal_EXP58_EXP_PT_1_IN5,
      O => EXP58_EXP_PT_1_1444
    );
  EXP58_EXP_PT_2 : X_AND7
    port map (
      I0 => NlwInverterSignal_EXP58_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP58_EXP_PT_2_IN1,
      I2 => NlwBufferSignal_EXP58_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_EXP58_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_EXP58_EXP_PT_2_IN4,
      I5 => NlwBufferSignal_EXP58_EXP_PT_2_IN5,
      I6 => NlwInverterSignal_EXP58_EXP_PT_2_IN6,
      O => EXP58_EXP_PT_2_1445
    );
  EXP58_EXP_PT_3 : X_AND7
    port map (
      I0 => NlwInverterSignal_EXP58_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP58_EXP_PT_3_IN1,
      I2 => NlwInverterSignal_EXP58_EXP_PT_3_IN2,
      I3 => NlwBufferSignal_EXP58_EXP_PT_3_IN3,
      I4 => NlwBufferSignal_EXP58_EXP_PT_3_IN4,
      I5 => NlwBufferSignal_EXP58_EXP_PT_3_IN5,
      I6 => NlwInverterSignal_EXP58_EXP_PT_3_IN6,
      O => EXP58_EXP_PT_3_1446
    );
  EXP58_EXP_tsimrenamed_net_Q : X_OR4
    port map (
      I0 => NlwBufferSignal_EXP58_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP58_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP58_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP58_EXP_tsimrenamed_net_IN3,
      O => EXP58_EXP_tsimrenamed_net_Q_1442
    );
  EXP59_EXP : X_BUF
    port map (
      I => EXP59_EXP_tsimrenamed_net_Q_1447,
      O => EXP59_EXP_292
    );
  EXP59_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwBufferSignal_EXP59_EXP_PT_0_IN0,
      I1 => NlwBufferSignal_EXP59_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP59_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP59_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_EXP59_EXP_PT_0_IN4,
      O => EXP59_EXP_PT_0_1448
    );
  EXP59_EXP_PT_1 : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP59_EXP_PT_1_IN0,
      I1 => NlwInverterSignal_EXP59_EXP_PT_1_IN1,
      I2 => NlwInverterSignal_EXP59_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP59_EXP_PT_1_IN3,
      I4 => NlwBufferSignal_EXP59_EXP_PT_1_IN4,
      O => EXP59_EXP_PT_1_1449
    );
  EXP59_EXP_PT_2 : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP59_EXP_PT_2_IN0,
      I1 => NlwInverterSignal_EXP59_EXP_PT_2_IN1,
      I2 => NlwInverterSignal_EXP59_EXP_PT_2_IN2,
      I3 => NlwInverterSignal_EXP59_EXP_PT_2_IN3,
      I4 => NlwBufferSignal_EXP59_EXP_PT_2_IN4,
      O => EXP59_EXP_PT_2_1450
    );
  EXP59_EXP_PT_3 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP59_EXP_PT_3_IN0,
      I1 => NlwInverterSignal_EXP59_EXP_PT_3_IN1,
      I2 => NlwInverterSignal_EXP59_EXP_PT_3_IN2,
      I3 => NlwBufferSignal_EXP59_EXP_PT_3_IN3,
      I4 => NlwInverterSignal_EXP59_EXP_PT_3_IN4,
      I5 => NlwInverterSignal_EXP59_EXP_PT_3_IN5,
      O => EXP59_EXP_PT_3_1451
    );
  EXP59_EXP_PT_4 : X_AND6
    port map (
      I0 => NlwInverterSignal_EXP59_EXP_PT_4_IN0,
      I1 => NlwBufferSignal_EXP59_EXP_PT_4_IN1,
      I2 => NlwBufferSignal_EXP59_EXP_PT_4_IN2,
      I3 => NlwInverterSignal_EXP59_EXP_PT_4_IN3,
      I4 => NlwInverterSignal_EXP59_EXP_PT_4_IN4,
      I5 => NlwInverterSignal_EXP59_EXP_PT_4_IN5,
      O => EXP59_EXP_PT_4_1452
    );
  EXP59_EXP_tsimrenamed_net_Q : X_OR5
    port map (
      I0 => NlwBufferSignal_EXP59_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP59_EXP_tsimrenamed_net_IN1,
      I2 => NlwBufferSignal_EXP59_EXP_tsimrenamed_net_IN2,
      I3 => NlwBufferSignal_EXP59_EXP_tsimrenamed_net_IN3,
      I4 => NlwBufferSignal_EXP59_EXP_tsimrenamed_net_IN4,
      O => EXP59_EXP_tsimrenamed_net_Q_1447
    );
  EXP60_EXP : X_BUF
    port map (
      I => EXP60_EXP_tsimrenamed_net_Q_1453,
      O => EXP60_EXP_227
    );
  EXP60_EXP_PT_0 : X_AND5
    port map (
      I0 => NlwInverterSignal_EXP60_EXP_PT_0_IN0,
      I1 => NlwInverterSignal_EXP60_EXP_PT_0_IN1,
      I2 => NlwInverterSignal_EXP60_EXP_PT_0_IN2,
      I3 => NlwInverterSignal_EXP60_EXP_PT_0_IN3,
      I4 => NlwBufferSignal_EXP60_EXP_PT_0_IN4,
      O => EXP60_EXP_PT_0_1454
    );
  EXP60_EXP_PT_1 : X_AND6
    port map (
      I0 => NlwBufferSignal_EXP60_EXP_PT_1_IN0,
      I1 => NlwBufferSignal_EXP60_EXP_PT_1_IN1,
      I2 => NlwBufferSignal_EXP60_EXP_PT_1_IN2,
      I3 => NlwInverterSignal_EXP60_EXP_PT_1_IN3,
      I4 => NlwInverterSignal_EXP60_EXP_PT_1_IN4,
      I5 => NlwInverterSignal_EXP60_EXP_PT_1_IN5,
      O => EXP60_EXP_PT_1_1455
    );
  EXP60_EXP_tsimrenamed_net_Q : X_OR2
    port map (
      I0 => NlwBufferSignal_EXP60_EXP_tsimrenamed_net_IN0,
      I1 => NlwBufferSignal_EXP60_EXP_tsimrenamed_net_IN1,
      O => EXP60_EXP_tsimrenamed_net_Q_1453
    );
  NlwBufferBlock_Dout2_0_REG_IN : X_BUF
    port map (
      I => Dout2_0_D_209,
      O => NlwBufferSignal_Dout2_0_REG_IN
    );
  NlwBufferBlock_Dout2_0_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_Dout2_0_REG_CLK
    );
  NlwBufferBlock_Dout2_0_D_IN0 : X_BUF
    port map (
      I => Dout2_0_D1_212,
      O => NlwBufferSignal_Dout2_0_D_IN0
    );
  NlwBufferBlock_Dout2_0_D_IN1 : X_BUF
    port map (
      I => Dout2_0_D2_213,
      O => NlwBufferSignal_Dout2_0_D_IN1
    );
  NlwBufferBlock_Dout2_0_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_7_EXP_214,
      O => NlwBufferSignal_Dout2_0_D2_PT_0_IN0
    );
  NlwBufferBlock_Dout2_0_D2_PT_0_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_7_EXP_214,
      O => NlwBufferSignal_Dout2_0_D2_PT_0_IN1
    );
  NlwBufferBlock_Dout2_0_D2_PT_1_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_Dout2_0_D2_PT_1_IN0
    );
  NlwBufferBlock_Dout2_0_D2_PT_1_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_Dout2_0_D2_PT_1_IN1
    );
  NlwBufferBlock_Dout2_0_D2_PT_1_IN2 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_Dout2_0_D2_PT_1_IN2
    );
  NlwBufferBlock_Dout2_0_D2_PT_1_IN3 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_Dout2_0_D2_PT_1_IN3
    );
  NlwBufferBlock_Dout2_0_D2_PT_1_IN4 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_Dout2_0_D2_PT_1_IN4
    );
  NlwBufferBlock_Dout2_0_D2_PT_2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_Dout2_0_D2_PT_2_IN0
    );
  NlwBufferBlock_Dout2_0_D2_PT_2_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_Dout2_0_D2_PT_2_IN1
    );
  NlwBufferBlock_Dout2_0_D2_PT_2_IN2 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_Dout2_0_D2_PT_2_IN2
    );
  NlwBufferBlock_Dout2_0_D2_PT_2_IN3 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_Dout2_0_D2_PT_2_IN3
    );
  NlwBufferBlock_Dout2_0_D2_PT_2_IN4 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_Dout2_0_D2_PT_2_IN4
    );
  NlwBufferBlock_Dout2_0_D2_PT_3_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_Dout2_0_D2_PT_3_IN0
    );
  NlwBufferBlock_Dout2_0_D2_PT_3_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_Dout2_0_D2_PT_3_IN1
    );
  NlwBufferBlock_Dout2_0_D2_PT_3_IN2 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_Dout2_0_D2_PT_3_IN2
    );
  NlwBufferBlock_Dout2_0_D2_PT_3_IN3 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_Dout2_0_D2_PT_3_IN3
    );
  NlwBufferBlock_Dout2_0_D2_PT_3_IN4 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_Dout2_0_D2_PT_3_IN4
    );
  NlwBufferBlock_Dout2_0_D2_IN0 : X_BUF
    port map (
      I => Dout2_0_D2_PT_0_215,
      O => NlwBufferSignal_Dout2_0_D2_IN0
    );
  NlwBufferBlock_Dout2_0_D2_IN1 : X_BUF
    port map (
      I => Dout2_0_D2_PT_1_216,
      O => NlwBufferSignal_Dout2_0_D2_IN1
    );
  NlwBufferBlock_Dout2_0_D2_IN2 : X_BUF
    port map (
      I => Dout2_0_D2_PT_2_217,
      O => NlwBufferSignal_Dout2_0_D2_IN2
    );
  NlwBufferBlock_Dout2_0_D2_IN3 : X_BUF
    port map (
      I => Dout2_0_D2_PT_3_218,
      O => NlwBufferSignal_Dout2_0_D2_IN3
    );
  NlwBufferBlock_Dout2_0_TRST_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_Dout2_0_TRST_IN0
    );
  NlwBufferBlock_Dout2_0_TRST_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_Dout2_0_TRST_IN1
    );
  NlwBufferBlock_Dout2_0_TRST_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_0_TRST_IN2
    );
  NlwBufferBlock_Dout2_0_CE_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_Dout2_0_CE_IN0
    );
  NlwBufferBlock_Dout2_0_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_Dout2_0_CE_IN1
    );
  NlwBufferBlock_Dout2_0_CE_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_0_CE_IN2
    );
  NlwBufferBlock_Dout2_2_REG_IN : X_BUF
    port map (
      I => Dout2_2_D_223,
      O => NlwBufferSignal_Dout2_2_REG_IN
    );
  NlwBufferBlock_Dout2_2_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_Dout2_2_REG_CLK
    );
  NlwBufferBlock_Dout2_2_D_IN0 : X_BUF
    port map (
      I => Dout2_2_D1_225,
      O => NlwBufferSignal_Dout2_2_D_IN0
    );
  NlwBufferBlock_Dout2_2_D_IN1 : X_BUF
    port map (
      I => Dout2_2_D2_226,
      O => NlwBufferSignal_Dout2_2_D_IN1
    );
  NlwBufferBlock_Dout2_2_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP60_EXP_227,
      O => NlwBufferSignal_Dout2_2_D2_PT_0_IN0
    );
  NlwBufferBlock_Dout2_2_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP60_EXP_227,
      O => NlwBufferSignal_Dout2_2_D2_PT_0_IN1
    );
  NlwBufferBlock_Dout2_2_D2_PT_1_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_Dout2_2_D2_PT_1_IN0
    );
  NlwBufferBlock_Dout2_2_D2_PT_1_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_Dout2_2_D2_PT_1_IN1
    );
  NlwBufferBlock_Dout2_2_D2_PT_1_IN2 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_Dout2_2_D2_PT_1_IN2
    );
  NlwBufferBlock_Dout2_2_D2_PT_1_IN3 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_Dout2_2_D2_PT_1_IN3
    );
  NlwBufferBlock_Dout2_2_D2_PT_1_IN4 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_Dout2_2_D2_PT_1_IN4
    );
  NlwBufferBlock_Dout2_2_D2_PT_2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_Dout2_2_D2_PT_2_IN0
    );
  NlwBufferBlock_Dout2_2_D2_PT_2_IN1 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_Dout2_2_D2_PT_2_IN1
    );
  NlwBufferBlock_Dout2_2_D2_PT_2_IN2 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_Dout2_2_D2_PT_2_IN2
    );
  NlwBufferBlock_Dout2_2_D2_PT_2_IN3 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_Dout2_2_D2_PT_2_IN3
    );
  NlwBufferBlock_Dout2_2_D2_PT_2_IN4 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_Dout2_2_D2_PT_2_IN4
    );
  NlwBufferBlock_Dout2_2_D2_PT_3_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_Dout2_2_D2_PT_3_IN0
    );
  NlwBufferBlock_Dout2_2_D2_PT_3_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_Dout2_2_D2_PT_3_IN1
    );
  NlwBufferBlock_Dout2_2_D2_PT_3_IN2 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_Dout2_2_D2_PT_3_IN2
    );
  NlwBufferBlock_Dout2_2_D2_PT_3_IN3 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_Dout2_2_D2_PT_3_IN3
    );
  NlwBufferBlock_Dout2_2_D2_PT_3_IN4 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_Dout2_2_D2_PT_3_IN4
    );
  NlwBufferBlock_Dout2_2_D2_IN0 : X_BUF
    port map (
      I => Dout2_2_D2_PT_0_228,
      O => NlwBufferSignal_Dout2_2_D2_IN0
    );
  NlwBufferBlock_Dout2_2_D2_IN1 : X_BUF
    port map (
      I => Dout2_2_D2_PT_1_229,
      O => NlwBufferSignal_Dout2_2_D2_IN1
    );
  NlwBufferBlock_Dout2_2_D2_IN2 : X_BUF
    port map (
      I => Dout2_2_D2_PT_2_230,
      O => NlwBufferSignal_Dout2_2_D2_IN2
    );
  NlwBufferBlock_Dout2_2_D2_IN3 : X_BUF
    port map (
      I => Dout2_2_D2_PT_3_231,
      O => NlwBufferSignal_Dout2_2_D2_IN3
    );
  NlwBufferBlock_Dout2_2_TRST_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_Dout2_2_TRST_IN0
    );
  NlwBufferBlock_Dout2_2_TRST_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_Dout2_2_TRST_IN1
    );
  NlwBufferBlock_Dout2_2_TRST_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_2_TRST_IN2
    );
  NlwBufferBlock_Dout2_2_CE_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_Dout2_2_CE_IN0
    );
  NlwBufferBlock_Dout2_2_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_Dout2_2_CE_IN1
    );
  NlwBufferBlock_Dout2_2_CE_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_2_CE_IN2
    );
  NlwBufferBlock_STERM_S_REG_IN : X_BUF
    port map (
      I => STERM_S_D_238,
      O => NlwBufferSignal_STERM_S_REG_IN
    );
  NlwBufferBlock_STERM_S_REG_CLK : X_BUF
    port map (
      I => STERM_S_CLKF_239,
      O => NlwBufferSignal_STERM_S_REG_CLK
    );
  NlwBufferBlock_STERM_S_D_IN0 : X_BUF
    port map (
      I => STERM_S_D1_241,
      O => NlwBufferSignal_STERM_S_D_IN0
    );
  NlwBufferBlock_STERM_S_D_IN1 : X_BUF
    port map (
      I => STERM_S_D2_242,
      O => NlwBufferSignal_STERM_S_D_IN1
    );
  NlwBufferBlock_STERM_S_D2_PT_0_IN0 : X_BUF
    port map (
      I => RQ_1_EXP_243,
      O => NlwBufferSignal_STERM_S_D2_PT_0_IN0
    );
  NlwBufferBlock_STERM_S_D2_PT_0_IN1 : X_BUF
    port map (
      I => RQ_1_EXP_243,
      O => NlwBufferSignal_STERM_S_D2_PT_0_IN1
    );
  NlwBufferBlock_STERM_S_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_STERM_S_D2_PT_1_IN0
    );
  NlwBufferBlock_STERM_S_D2_PT_1_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_STERM_S_D2_PT_1_IN1
    );
  NlwBufferBlock_STERM_S_D2_PT_1_IN2 : X_BUF
    port map (
      I => STERM_S_UIM_233,
      O => NlwBufferSignal_STERM_S_D2_PT_1_IN2
    );
  NlwBufferBlock_STERM_S_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_STERM_S_D2_PT_1_IN3
    );
  NlwBufferBlock_STERM_S_D2_PT_2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_STERM_S_D2_PT_2_IN0
    );
  NlwBufferBlock_STERM_S_D2_PT_2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_STERM_S_D2_PT_2_IN1
    );
  NlwBufferBlock_STERM_S_D2_PT_2_IN2 : X_BUF
    port map (
      I => STERM_S_UIM_233,
      O => NlwBufferSignal_STERM_S_D2_PT_2_IN2
    );
  NlwBufferBlock_STERM_S_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_STERM_S_D2_PT_2_IN3
    );
  NlwBufferBlock_STERM_S_D2_IN0 : X_BUF
    port map (
      I => STERM_S_D2_PT_0_244,
      O => NlwBufferSignal_STERM_S_D2_IN0
    );
  NlwBufferBlock_STERM_S_D2_IN1 : X_BUF
    port map (
      I => STERM_S_D2_PT_1_246,
      O => NlwBufferSignal_STERM_S_D2_IN1
    );
  NlwBufferBlock_STERM_S_D2_IN2 : X_BUF
    port map (
      I => STERM_S_D2_PT_2_248,
      O => NlwBufferSignal_STERM_S_D2_IN2
    );
  NlwBufferBlock_STERM_S_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_STERM_S_CLKF_IN0
    );
  NlwBufferBlock_STERM_S_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_STERM_S_CLKF_IN1
    );
  NlwBufferBlock_STERM_S_TRST_IN0 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_STERM_S_TRST_IN0
    );
  NlwBufferBlock_STERM_S_TRST_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_STERM_S_TRST_IN1
    );
  NlwBufferBlock_STERM_S_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_STERM_S_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_STERM_S_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_STERM_S_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_STERM_S_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_STERM_S_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_STERM_S_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_STERM_S_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_STERM_S_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_STERM_S_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_RAM_ACCESS_REG_IN : X_BUF
    port map (
      I => RAM_ACCESS_D_259,
      O => NlwBufferSignal_RAM_ACCESS_REG_IN
    );
  NlwBufferBlock_RAM_ACCESS_REG_CLK : X_BUF
    port map (
      I => RAM_ACCESS_CLKF_260,
      O => NlwBufferSignal_RAM_ACCESS_REG_CLK
    );
  NlwBufferBlock_RAM_ACCESS_D_IN0 : X_BUF
    port map (
      I => RAM_ACCESS_D1_261,
      O => NlwBufferSignal_RAM_ACCESS_D_IN0
    );
  NlwBufferBlock_RAM_ACCESS_D_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_D2_262,
      O => NlwBufferSignal_RAM_ACCESS_D_IN1
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_0_IN0 : X_BUF
    port map (
      I => OE_RAM_30_S_EXP_263,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_0_IN0
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_0_IN1 : X_BUF
    port map (
      I => OE_RAM_30_S_EXP_263,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_0_IN1
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_1_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_1_IN0
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_1_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_1_IN1
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_2_IN0 : X_BUF
    port map (
      I => A_26_IBUF_9,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_2_IN0
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_2_IN1
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_3_IN0 : X_BUF
    port map (
      I => A_25_IBUF_11,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN0
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_3_IN1 : X_BUF
    port map (
      I => A_24_IBUF_13,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN1
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_3_IN2 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN2
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_3_IN3 : X_BUF
    port map (
      I => A_23_IBUF_41,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN3
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_3_IN4 : X_BUF
    port map (
      I => A_22_IBUF_43,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN4
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_3_IN5 : X_BUF
    port map (
      I => A_21_IBUF_45,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN5
    );
  NlwBufferBlock_RAM_ACCESS_D2_PT_3_IN6 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN6
    );
  NlwBufferBlock_RAM_ACCESS_D2_IN0 : X_BUF
    port map (
      I => RAM_ACCESS_D2_PT_0_264,
      O => NlwBufferSignal_RAM_ACCESS_D2_IN0
    );
  NlwBufferBlock_RAM_ACCESS_D2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_D2_PT_1_265,
      O => NlwBufferSignal_RAM_ACCESS_D2_IN1
    );
  NlwBufferBlock_RAM_ACCESS_D2_IN2 : X_BUF
    port map (
      I => RAM_ACCESS_D2_PT_2_266,
      O => NlwBufferSignal_RAM_ACCESS_D2_IN2
    );
  NlwBufferBlock_RAM_ACCESS_D2_IN3 : X_BUF
    port map (
      I => RAM_ACCESS_D2_PT_3_267,
      O => NlwBufferSignal_RAM_ACCESS_D2_IN3
    );
  NlwBufferBlock_RAM_ACCESS_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RAM_ACCESS_CLKF_IN0
    );
  NlwBufferBlock_RAM_ACCESS_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RAM_ACCESS_CLKF_IN1
    );
  NlwBufferBlock_RAM_ACCESS_TRST_IN0 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_RAM_ACCESS_TRST_IN0
    );
  NlwBufferBlock_RAM_ACCESS_TRST_IN1 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_268,
      O => NlwBufferSignal_RAM_ACCESS_TRST_IN1
    );
  NlwBufferBlock_RAM_ACCESS_TRST_IN2 : X_BUF
    port map (
      I => RANGER_ACCESS_269,
      O => NlwBufferSignal_RAM_ACCESS_TRST_IN2
    );
  NlwBufferBlock_RAM_ACCESS_TRST_IN3 : X_BUF
    port map (
      I => IDE_CYCLE_270,
      O => NlwBufferSignal_RAM_ACCESS_TRST_IN3
    );
  NlwBufferBlock_Dout2_1_REG_IN : X_BUF
    port map (
      I => Dout2_1_D_274,
      O => NlwBufferSignal_Dout2_1_REG_IN
    );
  NlwBufferBlock_Dout2_1_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_Dout2_1_REG_CLK
    );
  NlwBufferBlock_Dout2_1_D_IN0 : X_BUF
    port map (
      I => Dout2_1_D1_276,
      O => NlwBufferSignal_Dout2_1_D_IN0
    );
  NlwBufferBlock_Dout2_1_D_IN1 : X_BUF
    port map (
      I => Dout2_1_D2_277,
      O => NlwBufferSignal_Dout2_1_D_IN1
    );
  NlwBufferBlock_Dout2_1_D2_PT_0_IN0 : X_BUF
    port map (
      I => SHUT_UP_EXP_278,
      O => NlwBufferSignal_Dout2_1_D2_PT_0_IN0
    );
  NlwBufferBlock_Dout2_1_D2_PT_0_IN1 : X_BUF
    port map (
      I => SHUT_UP_EXP_278,
      O => NlwBufferSignal_Dout2_1_D2_PT_0_IN1
    );
  NlwBufferBlock_Dout2_1_D2_PT_1_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_Dout2_1_D2_PT_1_IN0
    );
  NlwBufferBlock_Dout2_1_D2_PT_1_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_Dout2_1_D2_PT_1_IN1
    );
  NlwBufferBlock_Dout2_1_D2_PT_1_IN2 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_Dout2_1_D2_PT_1_IN2
    );
  NlwBufferBlock_Dout2_1_D2_PT_1_IN3 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_Dout2_1_D2_PT_1_IN3
    );
  NlwBufferBlock_Dout2_1_D2_PT_2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_Dout2_1_D2_PT_2_IN0
    );
  NlwBufferBlock_Dout2_1_D2_PT_2_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_Dout2_1_D2_PT_2_IN1
    );
  NlwBufferBlock_Dout2_1_D2_PT_2_IN2 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_Dout2_1_D2_PT_2_IN2
    );
  NlwBufferBlock_Dout2_1_D2_PT_2_IN3 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_Dout2_1_D2_PT_2_IN3
    );
  NlwBufferBlock_Dout2_1_D2_PT_2_IN4 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_Dout2_1_D2_PT_2_IN4
    );
  NlwBufferBlock_Dout2_1_D2_PT_3_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_Dout2_1_D2_PT_3_IN0
    );
  NlwBufferBlock_Dout2_1_D2_PT_3_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_Dout2_1_D2_PT_3_IN1
    );
  NlwBufferBlock_Dout2_1_D2_PT_3_IN2 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_Dout2_1_D2_PT_3_IN2
    );
  NlwBufferBlock_Dout2_1_D2_PT_3_IN3 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_Dout2_1_D2_PT_3_IN3
    );
  NlwBufferBlock_Dout2_1_D2_PT_3_IN4 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_Dout2_1_D2_PT_3_IN4
    );
  NlwBufferBlock_Dout2_1_D2_IN0 : X_BUF
    port map (
      I => Dout2_1_D2_PT_0_279,
      O => NlwBufferSignal_Dout2_1_D2_IN0
    );
  NlwBufferBlock_Dout2_1_D2_IN1 : X_BUF
    port map (
      I => Dout2_1_D2_PT_1_280,
      O => NlwBufferSignal_Dout2_1_D2_IN1
    );
  NlwBufferBlock_Dout2_1_D2_IN2 : X_BUF
    port map (
      I => Dout2_1_D2_PT_2_281,
      O => NlwBufferSignal_Dout2_1_D2_IN2
    );
  NlwBufferBlock_Dout2_1_D2_IN3 : X_BUF
    port map (
      I => Dout2_1_D2_PT_3_282,
      O => NlwBufferSignal_Dout2_1_D2_IN3
    );
  NlwBufferBlock_Dout2_1_TRST_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_Dout2_1_TRST_IN0
    );
  NlwBufferBlock_Dout2_1_TRST_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_Dout2_1_TRST_IN1
    );
  NlwBufferBlock_Dout2_1_TRST_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_1_TRST_IN2
    );
  NlwBufferBlock_Dout2_1_CE_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_Dout2_1_CE_IN0
    );
  NlwBufferBlock_Dout2_1_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_Dout2_1_CE_IN1
    );
  NlwBufferBlock_Dout2_1_CE_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_1_CE_IN2
    );
  NlwBufferBlock_Dout2_3_REG_IN : X_BUF
    port map (
      I => Dout2_3_D_288,
      O => NlwBufferSignal_Dout2_3_REG_IN
    );
  NlwBufferBlock_Dout2_3_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_Dout2_3_REG_CLK
    );
  NlwBufferBlock_Dout2_3_D_IN0 : X_BUF
    port map (
      I => Dout2_3_D1_290,
      O => NlwBufferSignal_Dout2_3_D_IN0
    );
  NlwBufferBlock_Dout2_3_D_IN1 : X_BUF
    port map (
      I => Dout2_3_D2_291,
      O => NlwBufferSignal_Dout2_3_D_IN1
    );
  NlwBufferBlock_Dout2_3_D2_IN0 : X_BUF
    port map (
      I => EXP59_EXP_292,
      O => NlwBufferSignal_Dout2_3_D2_IN0
    );
  NlwBufferBlock_Dout2_3_D2_IN1 : X_BUF
    port map (
      I => EXP59_EXP_292,
      O => NlwBufferSignal_Dout2_3_D2_IN1
    );
  NlwBufferBlock_Dout2_3_TRST_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_Dout2_3_TRST_IN0
    );
  NlwBufferBlock_Dout2_3_TRST_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_Dout2_3_TRST_IN1
    );
  NlwBufferBlock_Dout2_3_TRST_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_3_TRST_IN2
    );
  NlwBufferBlock_Dout2_3_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_Dout2_3_EXP_PT_0_IN0
    );
  NlwBufferBlock_Dout2_3_EXP_PT_0_IN1 : X_BUF
    port map (
      I => ARAM_3_293,
      O => NlwBufferSignal_Dout2_3_EXP_PT_0_IN1
    );
  NlwBufferBlock_Dout2_3_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_Dout2_3_EXP_PT_0_IN2
    );
  NlwBufferBlock_Dout2_3_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_Dout2_3_EXP_PT_0_IN3
    );
  NlwBufferBlock_Dout2_3_EXP_PT_0_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_Dout2_3_EXP_PT_0_IN4
    );
  NlwBufferBlock_Dout2_3_EXP_PT_0_IN5 : X_BUF
    port map (
      I => A_8_IBUF_79,
      O => NlwBufferSignal_Dout2_3_EXP_PT_0_IN5
    );
  NlwBufferBlock_Dout2_3_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_Dout2_3_EXP_PT_1_IN0
    );
  NlwBufferBlock_Dout2_3_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_Dout2_3_EXP_PT_1_IN1
    );
  NlwBufferBlock_Dout2_3_EXP_PT_1_IN2 : X_BUF
    port map (
      I => ARAM_3_293,
      O => NlwBufferSignal_Dout2_3_EXP_PT_1_IN2
    );
  NlwBufferBlock_Dout2_3_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_Dout2_3_EXP_PT_1_IN3
    );
  NlwBufferBlock_Dout2_3_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_Dout2_3_EXP_PT_1_IN4
    );
  NlwBufferBlock_Dout2_3_EXP_PT_1_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_Dout2_3_EXP_PT_1_IN5
    );
  NlwBufferBlock_Dout2_3_EXP_PT_1_IN6 : X_BUF
    port map (
      I => A_8_IBUF_79,
      O => NlwBufferSignal_Dout2_3_EXP_PT_1_IN6
    );
  NlwBufferBlock_Dout2_3_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_Dout2_3_EXP_PT_2_IN0
    );
  NlwBufferBlock_Dout2_3_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_Dout2_3_EXP_PT_2_IN1
    );
  NlwBufferBlock_Dout2_3_EXP_PT_2_IN2 : X_BUF
    port map (
      I => ARAM_3_293,
      O => NlwBufferSignal_Dout2_3_EXP_PT_2_IN2
    );
  NlwBufferBlock_Dout2_3_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_Dout2_3_EXP_PT_2_IN3
    );
  NlwBufferBlock_Dout2_3_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_Dout2_3_EXP_PT_2_IN4
    );
  NlwBufferBlock_Dout2_3_EXP_PT_2_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_Dout2_3_EXP_PT_2_IN5
    );
  NlwBufferBlock_Dout2_3_EXP_PT_2_IN6 : X_BUF
    port map (
      I => ARAM_LOW(3),
      O => NlwBufferSignal_Dout2_3_EXP_PT_2_IN6
    );
  NlwBufferBlock_Dout2_3_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => Dout2_3_EXP_PT_0_297,
      O => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_Dout2_3_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => Dout2_3_EXP_PT_1_298,
      O => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_Dout2_3_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => Dout2_3_EXP_PT_2_300,
      O => NlwBufferSignal_Dout2_3_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_Dout2_3_CE_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_Dout2_3_CE_IN0
    );
  NlwBufferBlock_Dout2_3_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_Dout2_3_CE_IN1
    );
  NlwBufferBlock_Dout2_3_CE_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_Dout2_3_CE_IN2
    );
  NlwBufferBlock_CLK_EN_OBUF_D_IN0 : X_BUF
    port map (
      I => CLK_EN_OBUF_D1_305,
      O => NlwBufferSignal_CLK_EN_OBUF_D_IN0
    );
  NlwBufferBlock_CLK_EN_OBUF_D_IN1 : X_BUF
    port map (
      I => CLK_EN_OBUF_D2_306,
      O => NlwBufferSignal_CLK_EN_OBUF_D_IN1
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN2
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN3
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_0_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN4
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN2
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN3
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_1_IN4 : X_BUF
    port map (
      I => CBACK_S_308,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN4
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN0
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN1
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN2
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN3
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN4
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_PT_2_IN5 : X_BUF
    port map (
      I => CBACK_S_308,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN5
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_IN0 : X_BUF
    port map (
      I => CLK_EN_OBUF_D2_PT_0_307,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_IN0
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_IN1 : X_BUF
    port map (
      I => CLK_EN_OBUF_D2_PT_1_309,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_IN1
    );
  NlwBufferBlock_CLK_EN_OBUF_D2_IN2 : X_BUF
    port map (
      I => CLK_EN_OBUF_D2_PT_2_310,
      O => NlwBufferSignal_CLK_EN_OBUF_D2_IN2
    );
  NlwBufferBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_tsimcreated_prld_IN0 : X_BUF
    port map (
      I => FSR_IO_0_21,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_tsimcreated_prld_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_tsimcreated_prld_IN1 : X_BUF
    port map (
      I => Gnd_210,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_tsimcreated_prld_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_REG_IN : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_D_314,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_REG_IN
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_REG_CLK
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_D_IN0 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_D1_316,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_D_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_D_IN1 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_D2_317,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_D_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_D2_IN0 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_318,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_D2_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_D2_IN1 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_318,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_D2_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CE_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CE_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CE_IN1 : X_BUF
    port map (
      I => nAS_D0_319,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CE_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_D_321,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_Q,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN0 : X_BUF
    port map (
      I => FSR_IO_0_21,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN1 : X_BUF
    port map (
      I => Gnd_210,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_tsimcreated_prld_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_REG_IN : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_tsimcreated_xor_Q_322,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_REG_IN
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_REG_CLK
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D_IN0 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_D1_325,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D_IN1 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_D2_326,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN0 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN1 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN2 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN2
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN3 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN3
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN4 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN4
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN5 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_CYCLE_318,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN5
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN2 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN2
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN3 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN3
    );
  NlwBufferBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN4 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_312,
      O => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_0_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_0_D_329,
      O => NlwBufferSignal_IDE_BASEADR_0_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_0_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_BASEADR_0_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_0_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_0_D1_331,
      O => NlwBufferSignal_IDE_BASEADR_0_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_0_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_0_D2_332,
      O => NlwBufferSignal_IDE_BASEADR_0_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_0_D2_IN0 : X_BUF
    port map (
      I => N3_49,
      O => NlwBufferSignal_IDE_BASEADR_0_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_0_D2_IN1 : X_BUF
    port map (
      I => N3_49,
      O => NlwBufferSignal_IDE_BASEADR_0_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_312,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_0_CE_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_0_CE_IN15
    );
  NlwBufferBlock_IDE_BASEADR_1_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_1_D_335,
      O => NlwBufferSignal_IDE_BASEADR_1_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_1_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_BASEADR_1_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_1_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_1_D1_337,
      O => NlwBufferSignal_IDE_BASEADR_1_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_1_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_1_D2_338,
      O => NlwBufferSignal_IDE_BASEADR_1_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_1_D2_IN0 : X_BUF
    port map (
      I => N2_51,
      O => NlwBufferSignal_IDE_BASEADR_1_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_1_D2_IN1 : X_BUF
    port map (
      I => N2_51,
      O => NlwBufferSignal_IDE_BASEADR_1_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_312,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_1_CE_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_1_CE_IN15
    );
  NlwBufferBlock_IDE_BASEADR_2_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_2_D_341,
      O => NlwBufferSignal_IDE_BASEADR_2_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_2_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_BASEADR_2_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_2_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_2_D1_343,
      O => NlwBufferSignal_IDE_BASEADR_2_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_2_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_2_D2_344,
      O => NlwBufferSignal_IDE_BASEADR_2_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_2_D2_IN0 : X_BUF
    port map (
      I => N1_53,
      O => NlwBufferSignal_IDE_BASEADR_2_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_2_D2_IN1 : X_BUF
    port map (
      I => N1_53,
      O => NlwBufferSignal_IDE_BASEADR_2_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_312,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_2_CE_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_2_CE_IN15
    );
  NlwBufferBlock_IDE_BASEADR_3_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_3_D_347,
      O => NlwBufferSignal_IDE_BASEADR_3_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_3_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_BASEADR_3_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_3_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_3_D1_349,
      O => NlwBufferSignal_IDE_BASEADR_3_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_3_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_3_D2_350,
      O => NlwBufferSignal_IDE_BASEADR_3_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_3_D2_IN0 : X_BUF
    port map (
      I => N0_55,
      O => NlwBufferSignal_IDE_BASEADR_3_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_3_D2_IN1 : X_BUF
    port map (
      I => N0_55,
      O => NlwBufferSignal_IDE_BASEADR_3_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_312,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_3_CE_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_3_CE_IN15
    );
  NlwBufferBlock_IDE_BASEADR_4_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_4_D_353,
      O => NlwBufferSignal_IDE_BASEADR_4_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_4_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_BASEADR_4_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_4_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_4_D1_355,
      O => NlwBufferSignal_IDE_BASEADR_4_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_4_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_4_D2_356,
      O => NlwBufferSignal_IDE_BASEADR_4_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_4_D2_IN0 : X_BUF
    port map (
      I => N3_49,
      O => NlwBufferSignal_IDE_BASEADR_4_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_4_D2_IN1 : X_BUF
    port map (
      I => N3_49,
      O => NlwBufferSignal_IDE_BASEADR_4_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_312,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_4_CE_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_4_CE_IN15
    );
  NlwBufferBlock_IDE_BASEADR_5_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_5_D_359,
      O => NlwBufferSignal_IDE_BASEADR_5_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_5_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_BASEADR_5_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_5_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_5_D1_361,
      O => NlwBufferSignal_IDE_BASEADR_5_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_5_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_5_D2_362,
      O => NlwBufferSignal_IDE_BASEADR_5_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_5_D2_IN0 : X_BUF
    port map (
      I => N2_51,
      O => NlwBufferSignal_IDE_BASEADR_5_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_5_D2_IN1 : X_BUF
    port map (
      I => N2_51,
      O => NlwBufferSignal_IDE_BASEADR_5_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_312,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_5_CE_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_5_CE_IN15
    );
  NlwBufferBlock_IDE_BASEADR_6_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_6_D_365,
      O => NlwBufferSignal_IDE_BASEADR_6_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_6_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_BASEADR_6_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_6_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_6_D1_367,
      O => NlwBufferSignal_IDE_BASEADR_6_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_6_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_6_D2_368,
      O => NlwBufferSignal_IDE_BASEADR_6_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_6_D2_IN0 : X_BUF
    port map (
      I => N1_53,
      O => NlwBufferSignal_IDE_BASEADR_6_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_6_D2_IN1 : X_BUF
    port map (
      I => N1_53,
      O => NlwBufferSignal_IDE_BASEADR_6_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_312,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_6_CE_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_6_CE_IN15
    );
  NlwBufferBlock_IDE_BASEADR_7_REG_IN : X_BUF
    port map (
      I => IDE_BASEADR_7_D_372,
      O => NlwBufferSignal_IDE_BASEADR_7_REG_IN
    );
  NlwBufferBlock_IDE_BASEADR_7_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_BASEADR_7_REG_CLK
    );
  NlwBufferBlock_IDE_BASEADR_7_D_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_7_D1_374,
      O => NlwBufferSignal_IDE_BASEADR_7_D_IN0
    );
  NlwBufferBlock_IDE_BASEADR_7_D_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_7_D2_375,
      O => NlwBufferSignal_IDE_BASEADR_7_D_IN1
    );
  NlwBufferBlock_IDE_BASEADR_7_D2_IN0 : X_BUF
    port map (
      I => N0_55,
      O => NlwBufferSignal_IDE_BASEADR_7_D2_IN0
    );
  NlwBufferBlock_IDE_BASEADR_7_D2_IN1 : X_BUF
    port map (
      I => N0_55,
      O => NlwBufferSignal_IDE_BASEADR_7_D2_IN1
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN0
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_0_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN1
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_0_IN2 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN2
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_0_IN3 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN3
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_0_IN4 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN4
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN0
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN1
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_1_IN2 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN2
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_1_IN3 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN3
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_PT_1_IN4 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN4
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => IDE_BASEADR_7_EXP_PT_0_376,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_IDE_BASEADR_7_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => IDE_BASEADR_7_EXP_PT_1_377,
      O => NlwBufferSignal_IDE_BASEADR_7_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN0
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN1
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN2
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN3
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN4
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN5
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN6
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN7
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN8
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN9
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_312,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN10
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN11
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN12
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN13
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN14
    );
  NlwBufferBlock_IDE_BASEADR_7_CE_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_IDE_BASEADR_7_CE_IN15
    );
  NlwBufferBlock_IDE_ENABLE_tsimcreated_prld_IN0 : X_BUF
    port map (
      I => FSR_IO_0_21,
      O => NlwBufferSignal_IDE_ENABLE_tsimcreated_prld_IN0
    );
  NlwBufferBlock_IDE_ENABLE_tsimcreated_prld_IN1 : X_BUF
    port map (
      I => Gnd_210,
      O => NlwBufferSignal_IDE_ENABLE_tsimcreated_prld_IN1
    );
  NlwBufferBlock_IDE_ENABLE_REG_IN : X_BUF
    port map (
      I => IDE_ENABLE_D_381,
      O => NlwBufferSignal_IDE_ENABLE_REG_IN
    );
  NlwBufferBlock_IDE_ENABLE_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_ENABLE_REG_CLK
    );
  NlwBufferBlock_IDE_ENABLE_D_IN0 : X_BUF
    port map (
      I => IDE_ENABLE_D1_383,
      O => NlwBufferSignal_IDE_ENABLE_D_IN0
    );
  NlwBufferBlock_IDE_ENABLE_D_IN1 : X_BUF
    port map (
      I => IDE_ENABLE_D2_384,
      O => NlwBufferSignal_IDE_ENABLE_D_IN1
    );
  NlwBufferBlock_IDE_ENABLE_CE_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_IDE_ENABLE_CE_IN0
    );
  NlwBufferBlock_IDE_ENABLE_CE_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_ENABLE_CE_IN1
    );
  NlwBufferBlock_IDE_ENABLE_CE_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_385,
      O => NlwBufferSignal_IDE_ENABLE_CE_IN2
    );
  NlwBufferBlock_CBACK_S_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => CBACK_S_D_387,
      O => NlwBufferSignal_CBACK_S_tsimcreated_xor_IN0
    );
  NlwBufferBlock_CBACK_S_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => CBACK_S_Q_386,
      O => NlwBufferSignal_CBACK_S_tsimcreated_xor_IN1
    );
  NlwBufferBlock_CBACK_S_REG_IN : X_BUF
    port map (
      I => CBACK_S_tsimcreated_xor_Q_388,
      O => NlwBufferSignal_CBACK_S_REG_IN
    );
  NlwBufferBlock_CBACK_S_REG_CLK : X_BUF
    port map (
      I => CBACK_S_CLKF_389,
      O => NlwBufferSignal_CBACK_S_REG_CLK
    );
  NlwBufferBlock_CBACK_S_D_IN0 : X_BUF
    port map (
      I => CBACK_S_D1_390,
      O => NlwBufferSignal_CBACK_S_D_IN0
    );
  NlwBufferBlock_CBACK_S_D_IN1 : X_BUF
    port map (
      I => CBACK_S_D2_391,
      O => NlwBufferSignal_CBACK_S_D_IN1
    );
  NlwBufferBlock_CBACK_S_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP36_EXP_392,
      O => NlwBufferSignal_CBACK_S_D2_PT_0_IN0
    );
  NlwBufferBlock_CBACK_S_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP36_EXP_392,
      O => NlwBufferSignal_CBACK_S_D2_PT_0_IN1
    );
  NlwBufferBlock_CBACK_S_D2_PT_1_IN0 : X_BUF
    port map (
      I => EXP37_EXP_394,
      O => NlwBufferSignal_CBACK_S_D2_PT_1_IN0
    );
  NlwBufferBlock_CBACK_S_D2_PT_1_IN1 : X_BUF
    port map (
      I => EXP37_EXP_394,
      O => NlwBufferSignal_CBACK_S_D2_PT_1_IN1
    );
  NlwBufferBlock_CBACK_S_D2_PT_2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_CBACK_S_D2_PT_2_IN0
    );
  NlwBufferBlock_CBACK_S_D2_PT_2_IN1 : X_BUF
    port map (
      I => CBACK_S_308,
      O => NlwBufferSignal_CBACK_S_D2_PT_2_IN1
    );
  NlwBufferBlock_CBACK_S_D2_PT_3_IN0 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_CBACK_S_D2_PT_3_IN0
    );
  NlwBufferBlock_CBACK_S_D2_PT_3_IN1 : X_BUF
    port map (
      I => CBACK_S_308,
      O => NlwBufferSignal_CBACK_S_D2_PT_3_IN1
    );
  NlwBufferBlock_CBACK_S_D2_PT_3_IN2 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_CBACK_S_D2_PT_3_IN2
    );
  NlwBufferBlock_CBACK_S_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CBACK_S_D2_PT_4_IN0
    );
  NlwBufferBlock_CBACK_S_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_CBACK_S_D2_PT_4_IN1
    );
  NlwBufferBlock_CBACK_S_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CBACK_S_D2_PT_4_IN2
    );
  NlwBufferBlock_CBACK_S_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CBACK_S_D2_PT_4_IN3
    );
  NlwBufferBlock_CBACK_S_D2_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CBACK_S_D2_PT_4_IN4
    );
  NlwBufferBlock_CBACK_S_D2_PT_4_IN5 : X_BUF
    port map (
      I => CBACK_S_308,
      O => NlwBufferSignal_CBACK_S_D2_PT_4_IN5
    );
  NlwBufferBlock_CBACK_S_D2_PT_4_IN6 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_CBACK_S_D2_PT_4_IN6
    );
  NlwBufferBlock_CBACK_S_D2_PT_4_IN7 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_CBACK_S_D2_PT_4_IN7
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN0
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN1
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN2
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN3 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN3
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN4 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN4
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN5
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN6
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN7 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN7
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN8 : X_BUF
    port map (
      I => CBACK_S_308,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN8
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN9 : X_BUF
    port map (
      I => CBREQ_IBUF_65,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN9
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN10
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN11
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN12
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN13
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN14
    );
  NlwBufferBlock_CBACK_S_D2_PT_5_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_CBACK_S_D2_PT_5_IN15
    );
  NlwBufferBlock_CBACK_S_D2_IN0 : X_BUF
    port map (
      I => CBACK_S_D2_PT_0_393,
      O => NlwBufferSignal_CBACK_S_D2_IN0
    );
  NlwBufferBlock_CBACK_S_D2_IN1 : X_BUF
    port map (
      I => CBACK_S_D2_PT_1_395,
      O => NlwBufferSignal_CBACK_S_D2_IN1
    );
  NlwBufferBlock_CBACK_S_D2_IN2 : X_BUF
    port map (
      I => CBACK_S_D2_PT_2_396,
      O => NlwBufferSignal_CBACK_S_D2_IN2
    );
  NlwBufferBlock_CBACK_S_D2_IN3 : X_BUF
    port map (
      I => CBACK_S_D2_PT_3_398,
      O => NlwBufferSignal_CBACK_S_D2_IN3
    );
  NlwBufferBlock_CBACK_S_D2_IN4 : X_BUF
    port map (
      I => CBACK_S_D2_PT_4_401,
      O => NlwBufferSignal_CBACK_S_D2_IN4
    );
  NlwBufferBlock_CBACK_S_D2_IN5 : X_BUF
    port map (
      I => CBACK_S_D2_PT_5_402,
      O => NlwBufferSignal_CBACK_S_D2_IN5
    );
  NlwBufferBlock_CBACK_S_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CBACK_S_CLKF_IN0
    );
  NlwBufferBlock_CBACK_S_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CBACK_S_CLKF_IN1
    );
  NlwBufferBlock_LATCH_RAM_030_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => LATCH_RAM_030_D_405,
      O => NlwBufferSignal_LATCH_RAM_030_tsimcreated_xor_IN0
    );
  NlwBufferBlock_LATCH_RAM_030_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => LATCH_RAM_030_Q_403,
      O => NlwBufferSignal_LATCH_RAM_030_tsimcreated_xor_IN1
    );
  NlwBufferBlock_LATCH_RAM_030_REG_IN : X_BUF
    port map (
      I => LATCH_RAM_030_tsimcreated_xor_Q_406,
      O => NlwBufferSignal_LATCH_RAM_030_REG_IN
    );
  NlwBufferBlock_LATCH_RAM_030_REG_CLK : X_BUF
    port map (
      I => LATCH_RAM_030_CLKF_407,
      O => NlwBufferSignal_LATCH_RAM_030_REG_CLK
    );
  NlwBufferBlock_LATCH_RAM_030_D_IN0 : X_BUF
    port map (
      I => LATCH_RAM_030_D1_408,
      O => NlwBufferSignal_LATCH_RAM_030_D_IN0
    );
  NlwBufferBlock_LATCH_RAM_030_D_IN1 : X_BUF
    port map (
      I => LATCH_RAM_030_D2_409,
      O => NlwBufferSignal_LATCH_RAM_030_D_IN1
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP38_EXP_410,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_0_IN0
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP38_EXP_410,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_0_IN1
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_1_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_1_IN0
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_1_IN1
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_1_IN2
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_1_IN3
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_1_IN4 : X_BUF
    port map (
      I => LATCH_RAM_030_404,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_1_IN4
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_2_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_2_IN0
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_2_IN1
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_2_IN2
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_2_IN3
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_2_IN4 : X_BUF
    port map (
      I => LATCH_RAM_030_404,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_2_IN4
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_3_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN0
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN1
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN2
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN3
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN4
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_3_IN5 : X_BUF
    port map (
      I => LATCH_RAM_030_404,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN5
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN0
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN1
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN2
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN3
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN4
    );
  NlwBufferBlock_LATCH_RAM_030_D2_PT_4_IN5 : X_BUF
    port map (
      I => LATCH_RAM_030_404,
      O => NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN5
    );
  NlwBufferBlock_LATCH_RAM_030_D2_IN0 : X_BUF
    port map (
      I => LATCH_RAM_030_D2_PT_0_411,
      O => NlwBufferSignal_LATCH_RAM_030_D2_IN0
    );
  NlwBufferBlock_LATCH_RAM_030_D2_IN1 : X_BUF
    port map (
      I => LATCH_RAM_030_D2_PT_1_412,
      O => NlwBufferSignal_LATCH_RAM_030_D2_IN1
    );
  NlwBufferBlock_LATCH_RAM_030_D2_IN2 : X_BUF
    port map (
      I => LATCH_RAM_030_D2_PT_2_413,
      O => NlwBufferSignal_LATCH_RAM_030_D2_IN2
    );
  NlwBufferBlock_LATCH_RAM_030_D2_IN3 : X_BUF
    port map (
      I => LATCH_RAM_030_D2_PT_3_414,
      O => NlwBufferSignal_LATCH_RAM_030_D2_IN3
    );
  NlwBufferBlock_LATCH_RAM_030_D2_IN4 : X_BUF
    port map (
      I => LATCH_RAM_030_D2_PT_4_415,
      O => NlwBufferSignal_LATCH_RAM_030_D2_IN4
    );
  NlwBufferBlock_LATCH_RAM_030_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_LATCH_RAM_030_CLKF_IN0
    );
  NlwBufferBlock_LATCH_RAM_030_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_LATCH_RAM_030_CLKF_IN1
    );
  NlwBufferBlock_nDSACK_1_OBUFE_D_IN0 : X_BUF
    port map (
      I => nDSACK_1_OBUFE_D1_422,
      O => NlwBufferSignal_nDSACK_1_OBUFE_D_IN0
    );
  NlwBufferBlock_nDSACK_1_OBUFE_D_IN1 : X_BUF
    port map (
      I => nDSACK_1_OBUFE_D2_423,
      O => NlwBufferSignal_nDSACK_1_OBUFE_D_IN1
    );
  NlwBufferBlock_nDSACK_1_OBUFE_D2_IN0 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_268,
      O => NlwBufferSignal_nDSACK_1_OBUFE_D2_IN0
    );
  NlwBufferBlock_nDSACK_1_OBUFE_D2_IN1 : X_BUF
    port map (
      I => DSACK_16BIT_424,
      O => NlwBufferSignal_nDSACK_1_OBUFE_D2_IN1
    );
  NlwBufferBlock_nDSACK_1_OBUFE_TRST_IN0 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN0
    );
  NlwBufferBlock_nDSACK_1_OBUFE_TRST_IN1 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_268,
      O => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN1
    );
  NlwBufferBlock_nDSACK_1_OBUFE_TRST_IN2 : X_BUF
    port map (
      I => IDE_CYCLE_270,
      O => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN2
    );
  NlwBufferBlock_nDSACK_1_OBUFE_TRST_IN3 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN3
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_0_IN0
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_PT_0_IN1 : X_BUF
    port map (
      I => A_26_IBUF_9,
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_0_IN1
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_25_IBUF_11,
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN0
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_24_IBUF_13,
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN1
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_PT_1_IN2 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN2
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_PT_1_IN3 : X_BUF
    port map (
      I => A_23_IBUF_41,
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN3
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_PT_1_IN4 : X_BUF
    port map (
      I => A_22_IBUF_43,
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN4
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_PT_1_IN5 : X_BUF
    port map (
      I => A_21_IBUF_45,
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_PT_1_IN5
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => nDSACK_1_OBUFE_EXP_PT_0_425,
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => nDSACK_1_OBUFE_EXP_PT_1_426,
      O => NlwBufferSignal_nDSACK_1_OBUFE_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_NQ_0_REG_IN : X_BUF
    port map (
      I => NQ_0_D_431,
      O => NlwBufferSignal_NQ_0_REG_IN
    );
  NlwBufferBlock_NQ_0_REG_CLK : X_BUF
    port map (
      I => NQ_0_CLKF_432,
      O => NlwBufferSignal_NQ_0_REG_CLK
    );
  NlwBufferBlock_NQ_0_D_IN0 : X_BUF
    port map (
      I => NQ_0_D1_433,
      O => NlwBufferSignal_NQ_0_D_IN0
    );
  NlwBufferBlock_NQ_0_D_IN1 : X_BUF
    port map (
      I => NQ_0_D2_434,
      O => NlwBufferSignal_NQ_0_D_IN1
    );
  NlwBufferBlock_NQ_0_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP47_EXP_435,
      O => NlwBufferSignal_NQ_0_D2_PT_0_IN0
    );
  NlwBufferBlock_NQ_0_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP47_EXP_435,
      O => NlwBufferSignal_NQ_0_D2_PT_0_IN1
    );
  NlwBufferBlock_NQ_0_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_NQ_0_D2_PT_1_IN0
    );
  NlwBufferBlock_NQ_0_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_NQ_0_D2_PT_1_IN1
    );
  NlwBufferBlock_NQ_0_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_NQ_0_D2_PT_1_IN2
    );
  NlwBufferBlock_NQ_0_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_NQ_0_D2_PT_1_IN3
    );
  NlwBufferBlock_NQ_0_D2_PT_1_IN4 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_NQ_0_D2_PT_1_IN4
    );
  NlwBufferBlock_NQ_0_D2_PT_1_IN5 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_NQ_0_D2_PT_1_IN5
    );
  NlwBufferBlock_NQ_0_D2_PT_1_IN6 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_NQ_0_D2_PT_1_IN6
    );
  NlwBufferBlock_NQ_0_D2_IN0 : X_BUF
    port map (
      I => NQ_0_D2_PT_0_436,
      O => NlwBufferSignal_NQ_0_D2_IN0
    );
  NlwBufferBlock_NQ_0_D2_IN1 : X_BUF
    port map (
      I => NQ_0_D2_PT_1_440,
      O => NlwBufferSignal_NQ_0_D2_IN1
    );
  NlwBufferBlock_NQ_0_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_NQ_0_CLKF_IN0
    );
  NlwBufferBlock_NQ_0_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_NQ_0_CLKF_IN1
    );
  NlwBufferBlock_NQ_0_EXP_PT_0_IN0 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_NQ_0_EXP_PT_0_IN0
    );
  NlwBufferBlock_NQ_0_EXP_PT_0_IN1 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_NQ_0_EXP_PT_0_IN1
    );
  NlwBufferBlock_NQ_0_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_NQ_0_EXP_PT_1_IN0
    );
  NlwBufferBlock_NQ_0_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_NQ_0_EXP_PT_1_IN1
    );
  NlwBufferBlock_NQ_0_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_NQ_0_EXP_PT_1_IN2
    );
  NlwBufferBlock_NQ_0_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_NQ_0_EXP_PT_1_IN3
    );
  NlwBufferBlock_NQ_0_EXP_PT_2_IN0 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_NQ_0_EXP_PT_2_IN0
    );
  NlwBufferBlock_NQ_0_EXP_PT_2_IN1 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_NQ_0_EXP_PT_2_IN1
    );
  NlwBufferBlock_NQ_0_EXP_PT_2_IN2 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_NQ_0_EXP_PT_2_IN2
    );
  NlwBufferBlock_NQ_0_EXP_PT_2_IN3 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_NQ_0_EXP_PT_2_IN3
    );
  NlwBufferBlock_NQ_0_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => NQ_0_EXP_PT_0_441,
      O => NlwBufferSignal_NQ_0_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_NQ_0_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => NQ_0_EXP_PT_1_442,
      O => NlwBufferSignal_NQ_0_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_NQ_0_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => NQ_0_EXP_PT_2_443,
      O => NlwBufferSignal_NQ_0_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_NQ_1_REG_IN : X_BUF
    port map (
      I => NQ_1_D_445,
      O => NlwBufferSignal_NQ_1_REG_IN
    );
  NlwBufferBlock_NQ_1_REG_CLK : X_BUF
    port map (
      I => NQ_1_CLKF_446,
      O => NlwBufferSignal_NQ_1_REG_CLK
    );
  NlwBufferBlock_NQ_1_D_IN0 : X_BUF
    port map (
      I => NQ_1_D1_447,
      O => NlwBufferSignal_NQ_1_D_IN0
    );
  NlwBufferBlock_NQ_1_D_IN1 : X_BUF
    port map (
      I => NQ_1_D2_448,
      O => NlwBufferSignal_NQ_1_D_IN1
    );
  NlwBufferBlock_NQ_1_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP49_EXP_449,
      O => NlwBufferSignal_NQ_1_D2_PT_0_IN0
    );
  NlwBufferBlock_NQ_1_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP49_EXP_449,
      O => NlwBufferSignal_NQ_1_D2_PT_0_IN1
    );
  NlwBufferBlock_NQ_1_D2_PT_1_IN0 : X_BUF
    port map (
      I => BA_1_EXP_451,
      O => NlwBufferSignal_NQ_1_D2_PT_1_IN0
    );
  NlwBufferBlock_NQ_1_D2_PT_1_IN1 : X_BUF
    port map (
      I => BA_1_EXP_451,
      O => NlwBufferSignal_NQ_1_D2_PT_1_IN1
    );
  NlwBufferBlock_NQ_1_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_NQ_1_D2_PT_2_IN0
    );
  NlwBufferBlock_NQ_1_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_NQ_1_D2_PT_2_IN1
    );
  NlwBufferBlock_NQ_1_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_NQ_1_D2_PT_3_IN0
    );
  NlwBufferBlock_NQ_1_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_NQ_1_D2_PT_3_IN1
    );
  NlwBufferBlock_NQ_1_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_NQ_1_D2_PT_4_IN0
    );
  NlwBufferBlock_NQ_1_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_NQ_1_D2_PT_4_IN1
    );
  NlwBufferBlock_NQ_1_D2_PT_5_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_NQ_1_D2_PT_5_IN0
    );
  NlwBufferBlock_NQ_1_D2_PT_5_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_NQ_1_D2_PT_5_IN1
    );
  NlwBufferBlock_NQ_1_D2_IN0 : X_BUF
    port map (
      I => NQ_1_D2_PT_0_450,
      O => NlwBufferSignal_NQ_1_D2_IN0
    );
  NlwBufferBlock_NQ_1_D2_IN1 : X_BUF
    port map (
      I => NQ_1_D2_PT_1_452,
      O => NlwBufferSignal_NQ_1_D2_IN1
    );
  NlwBufferBlock_NQ_1_D2_IN2 : X_BUF
    port map (
      I => NQ_1_D2_PT_2_453,
      O => NlwBufferSignal_NQ_1_D2_IN2
    );
  NlwBufferBlock_NQ_1_D2_IN3 : X_BUF
    port map (
      I => NQ_1_D2_PT_3_454,
      O => NlwBufferSignal_NQ_1_D2_IN3
    );
  NlwBufferBlock_NQ_1_D2_IN4 : X_BUF
    port map (
      I => NQ_1_D2_PT_4_455,
      O => NlwBufferSignal_NQ_1_D2_IN4
    );
  NlwBufferBlock_NQ_1_D2_IN5 : X_BUF
    port map (
      I => NQ_1_D2_PT_5_456,
      O => NlwBufferSignal_NQ_1_D2_IN5
    );
  NlwBufferBlock_NQ_1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_NQ_1_CLKF_IN0
    );
  NlwBufferBlock_NQ_1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_NQ_1_CLKF_IN1
    );
  NlwBufferBlock_NQ_2_REG_IN : X_BUF
    port map (
      I => NQ_2_D_460,
      O => NlwBufferSignal_NQ_2_REG_IN
    );
  NlwBufferBlock_NQ_2_REG_CLK : X_BUF
    port map (
      I => NQ_2_CLKF_461,
      O => NlwBufferSignal_NQ_2_REG_CLK
    );
  NlwBufferBlock_NQ_2_D_IN0 : X_BUF
    port map (
      I => NQ_2_D1_462,
      O => NlwBufferSignal_NQ_2_D_IN0
    );
  NlwBufferBlock_NQ_2_D_IN1 : X_BUF
    port map (
      I => NQ_2_D2_463,
      O => NlwBufferSignal_NQ_2_D_IN1
    );
  NlwBufferBlock_NQ_2_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP48_EXP_464,
      O => NlwBufferSignal_NQ_2_D2_PT_0_IN0
    );
  NlwBufferBlock_NQ_2_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP48_EXP_464,
      O => NlwBufferSignal_NQ_2_D2_PT_0_IN1
    );
  NlwBufferBlock_NQ_2_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_NQ_2_D2_PT_1_IN0
    );
  NlwBufferBlock_NQ_2_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_NQ_2_D2_PT_1_IN1
    );
  NlwBufferBlock_NQ_2_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_NQ_2_D2_PT_2_IN0
    );
  NlwBufferBlock_NQ_2_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_NQ_2_D2_PT_2_IN1
    );
  NlwBufferBlock_NQ_2_D2_IN0 : X_BUF
    port map (
      I => NQ_2_D2_PT_0_465,
      O => NlwBufferSignal_NQ_2_D2_IN0
    );
  NlwBufferBlock_NQ_2_D2_IN1 : X_BUF
    port map (
      I => NQ_2_D2_PT_1_466,
      O => NlwBufferSignal_NQ_2_D2_IN1
    );
  NlwBufferBlock_NQ_2_D2_IN2 : X_BUF
    port map (
      I => NQ_2_D2_PT_2_467,
      O => NlwBufferSignal_NQ_2_D2_IN2
    );
  NlwBufferBlock_NQ_2_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_NQ_2_CLKF_IN0
    );
  NlwBufferBlock_NQ_2_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_NQ_2_CLKF_IN1
    );
  NlwBufferBlock_NQ_2_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_NQ_2_EXP_PT_0_IN0
    );
  NlwBufferBlock_NQ_2_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_NQ_2_EXP_PT_0_IN1
    );
  NlwBufferBlock_NQ_2_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_NQ_2_EXP_PT_0_IN2
    );
  NlwBufferBlock_NQ_2_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_NQ_2_EXP_PT_0_IN3
    );
  NlwBufferBlock_NQ_2_EXP_PT_0_IN4 : X_BUF
    port map (
      I => ARAM_9_468,
      O => NlwBufferSignal_NQ_2_EXP_PT_0_IN4
    );
  NlwBufferBlock_NQ_2_EXP_PT_0_IN5 : X_BUF
    port map (
      I => A_14_IBUF_91,
      O => NlwBufferSignal_NQ_2_EXP_PT_0_IN5
    );
  NlwBufferBlock_NQ_2_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_NQ_2_EXP_PT_1_IN0
    );
  NlwBufferBlock_NQ_2_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_NQ_2_EXP_PT_1_IN1
    );
  NlwBufferBlock_NQ_2_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_NQ_2_EXP_PT_1_IN2
    );
  NlwBufferBlock_NQ_2_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_NQ_2_EXP_PT_1_IN3
    );
  NlwBufferBlock_NQ_2_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_NQ_2_EXP_PT_1_IN4
    );
  NlwBufferBlock_NQ_2_EXP_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_9_468,
      O => NlwBufferSignal_NQ_2_EXP_PT_1_IN5
    );
  NlwBufferBlock_NQ_2_EXP_PT_1_IN6 : X_BUF
    port map (
      I => A_14_IBUF_91,
      O => NlwBufferSignal_NQ_2_EXP_PT_1_IN6
    );
  NlwBufferBlock_NQ_2_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => NQ_2_EXP_PT_0_469,
      O => NlwBufferSignal_NQ_2_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_NQ_2_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => NQ_2_EXP_PT_1_470,
      O => NlwBufferSignal_NQ_2_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_NQ_3_REG_IN : X_BUF
    port map (
      I => NQ_3_D_474,
      O => NlwBufferSignal_NQ_3_REG_IN
    );
  NlwBufferBlock_NQ_3_REG_CLK : X_BUF
    port map (
      I => NQ_3_CLKF_475,
      O => NlwBufferSignal_NQ_3_REG_CLK
    );
  NlwBufferBlock_NQ_3_D_IN0 : X_BUF
    port map (
      I => NQ_3_D1_476,
      O => NlwBufferSignal_NQ_3_D_IN0
    );
  NlwBufferBlock_NQ_3_D_IN1 : X_BUF
    port map (
      I => NQ_3_D2_477,
      O => NlwBufferSignal_NQ_3_D_IN1
    );
  NlwBufferBlock_NQ_3_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP45_EXP_478,
      O => NlwBufferSignal_NQ_3_D2_PT_0_IN0
    );
  NlwBufferBlock_NQ_3_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP45_EXP_478,
      O => NlwBufferSignal_NQ_3_D2_PT_0_IN1
    );
  NlwBufferBlock_NQ_3_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_NQ_3_D2_PT_1_IN0
    );
  NlwBufferBlock_NQ_3_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_NQ_3_D2_PT_1_IN1
    );
  NlwBufferBlock_NQ_3_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_NQ_3_D2_PT_1_IN2
    );
  NlwBufferBlock_NQ_3_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_NQ_3_D2_PT_1_IN3
    );
  NlwBufferBlock_NQ_3_D2_PT_1_IN4 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_NQ_3_D2_PT_1_IN4
    );
  NlwBufferBlock_NQ_3_D2_IN0 : X_BUF
    port map (
      I => NQ_3_D2_PT_0_479,
      O => NlwBufferSignal_NQ_3_D2_IN0
    );
  NlwBufferBlock_NQ_3_D2_IN1 : X_BUF
    port map (
      I => NQ_3_D2_PT_1_480,
      O => NlwBufferSignal_NQ_3_D2_IN1
    );
  NlwBufferBlock_NQ_3_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_NQ_3_CLKF_IN0
    );
  NlwBufferBlock_NQ_3_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_NQ_3_CLKF_IN1
    );
  NlwBufferBlock_NQ_3_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_NQ_3_EXP_PT_0_IN0
    );
  NlwBufferBlock_NQ_3_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_NQ_3_EXP_PT_0_IN1
    );
  NlwBufferBlock_NQ_3_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_NQ_3_EXP_PT_0_IN2
    );
  NlwBufferBlock_NQ_3_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_NQ_3_EXP_PT_0_IN3
    );
  NlwBufferBlock_NQ_3_EXP_PT_0_IN4 : X_BUF
    port map (
      I => ARAM_7_481,
      O => NlwBufferSignal_NQ_3_EXP_PT_0_IN4
    );
  NlwBufferBlock_NQ_3_EXP_PT_0_IN5 : X_BUF
    port map (
      I => A_12_IBUF_87,
      O => NlwBufferSignal_NQ_3_EXP_PT_0_IN5
    );
  NlwBufferBlock_NQ_3_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_NQ_3_EXP_PT_1_IN0
    );
  NlwBufferBlock_NQ_3_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_NQ_3_EXP_PT_1_IN1
    );
  NlwBufferBlock_NQ_3_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_NQ_3_EXP_PT_1_IN2
    );
  NlwBufferBlock_NQ_3_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_NQ_3_EXP_PT_1_IN3
    );
  NlwBufferBlock_NQ_3_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_NQ_3_EXP_PT_1_IN4
    );
  NlwBufferBlock_NQ_3_EXP_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_7_481,
      O => NlwBufferSignal_NQ_3_EXP_PT_1_IN5
    );
  NlwBufferBlock_NQ_3_EXP_PT_1_IN6 : X_BUF
    port map (
      I => A_12_IBUF_87,
      O => NlwBufferSignal_NQ_3_EXP_PT_1_IN6
    );
  NlwBufferBlock_NQ_3_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_NQ_3_EXP_PT_2_IN0
    );
  NlwBufferBlock_NQ_3_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_NQ_3_EXP_PT_2_IN1
    );
  NlwBufferBlock_NQ_3_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_NQ_3_EXP_PT_2_IN2
    );
  NlwBufferBlock_NQ_3_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_NQ_3_EXP_PT_2_IN3
    );
  NlwBufferBlock_NQ_3_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_NQ_3_EXP_PT_2_IN4
    );
  NlwBufferBlock_NQ_3_EXP_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_7_481,
      O => NlwBufferSignal_NQ_3_EXP_PT_2_IN5
    );
  NlwBufferBlock_NQ_3_EXP_PT_2_IN6 : X_BUF
    port map (
      I => ARAM_LOW(7),
      O => NlwBufferSignal_NQ_3_EXP_PT_2_IN6
    );
  NlwBufferBlock_NQ_3_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => NQ_3_EXP_PT_0_482,
      O => NlwBufferSignal_NQ_3_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_NQ_3_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => NQ_3_EXP_PT_1_483,
      O => NlwBufferSignal_NQ_3_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_NQ_3_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => NQ_3_EXP_PT_2_485,
      O => NlwBufferSignal_NQ_3_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_RQ_0_REG_IN : X_BUF
    port map (
      I => RQ_0_D_487,
      O => NlwBufferSignal_RQ_0_REG_IN
    );
  NlwBufferBlock_RQ_0_REG_CLK : X_BUF
    port map (
      I => RQ_0_CLKF_488,
      O => NlwBufferSignal_RQ_0_REG_CLK
    );
  NlwBufferBlock_RQ_0_D_IN0 : X_BUF
    port map (
      I => RQ_0_D1_489,
      O => NlwBufferSignal_RQ_0_D_IN0
    );
  NlwBufferBlock_RQ_0_D_IN1 : X_BUF
    port map (
      I => RQ_0_D2_490,
      O => NlwBufferSignal_RQ_0_D_IN1
    );
  NlwBufferBlock_RQ_0_D2_PT_0_IN0 : X_BUF
    port map (
      I => burst_counter_0_EXP_491,
      O => NlwBufferSignal_RQ_0_D2_PT_0_IN0
    );
  NlwBufferBlock_RQ_0_D2_PT_0_IN1 : X_BUF
    port map (
      I => burst_counter_0_EXP_491,
      O => NlwBufferSignal_RQ_0_D2_PT_0_IN1
    );
  NlwBufferBlock_RQ_0_D2_PT_1_IN0 : X_BUF
    port map (
      I => EXP35_EXP_493,
      O => NlwBufferSignal_RQ_0_D2_PT_1_IN0
    );
  NlwBufferBlock_RQ_0_D2_PT_1_IN1 : X_BUF
    port map (
      I => EXP35_EXP_493,
      O => NlwBufferSignal_RQ_0_D2_PT_1_IN1
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN0
    );
  NlwBufferBlock_RQ_0_D2_PT_2_IN1 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_0_D2_PT_2_IN1
    );
  NlwBufferBlock_RQ_0_D2_PT_3_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_0_D2_PT_3_IN0
    );
  NlwBufferBlock_RQ_0_D2_PT_3_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_0_D2_PT_3_IN1
    );
  NlwBufferBlock_RQ_0_D2_PT_3_IN2 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_0_D2_PT_3_IN2
    );
  NlwBufferBlock_RQ_0_D2_PT_4_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_0_D2_PT_4_IN0
    );
  NlwBufferBlock_RQ_0_D2_PT_4_IN1 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_0_D2_PT_4_IN1
    );
  NlwBufferBlock_RQ_0_D2_PT_4_IN2 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_0_D2_PT_4_IN2
    );
  NlwBufferBlock_RQ_0_D2_PT_5_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_0_D2_PT_5_IN0
    );
  NlwBufferBlock_RQ_0_D2_PT_5_IN1 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_0_D2_PT_5_IN1
    );
  NlwBufferBlock_RQ_0_D2_PT_5_IN2 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_0_D2_PT_5_IN2
    );
  NlwBufferBlock_RQ_0_D2_IN0 : X_BUF
    port map (
      I => RQ_0_D2_PT_0_492,
      O => NlwBufferSignal_RQ_0_D2_IN0
    );
  NlwBufferBlock_RQ_0_D2_IN1 : X_BUF
    port map (
      I => RQ_0_D2_PT_1_494,
      O => NlwBufferSignal_RQ_0_D2_IN1
    );
  NlwBufferBlock_RQ_0_D2_IN2 : X_BUF
    port map (
      I => RQ_0_D2_PT_2_495,
      O => NlwBufferSignal_RQ_0_D2_IN2
    );
  NlwBufferBlock_RQ_0_D2_IN3 : X_BUF
    port map (
      I => RQ_0_D2_PT_3_496,
      O => NlwBufferSignal_RQ_0_D2_IN3
    );
  NlwBufferBlock_RQ_0_D2_IN4 : X_BUF
    port map (
      I => RQ_0_D2_PT_4_497,
      O => NlwBufferSignal_RQ_0_D2_IN4
    );
  NlwBufferBlock_RQ_0_D2_IN5 : X_BUF
    port map (
      I => RQ_0_D2_PT_5_499,
      O => NlwBufferSignal_RQ_0_D2_IN5
    );
  NlwBufferBlock_RQ_0_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_0_CLKF_IN0
    );
  NlwBufferBlock_RQ_0_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_0_CLKF_IN1
    );
  NlwBufferBlock_RQ_1_REG_IN : X_BUF
    port map (
      I => RQ_1_D_502,
      O => NlwBufferSignal_RQ_1_REG_IN
    );
  NlwBufferBlock_RQ_1_REG_CLK : X_BUF
    port map (
      I => RQ_1_CLKF_503,
      O => NlwBufferSignal_RQ_1_REG_CLK
    );
  NlwBufferBlock_RQ_1_D_IN0 : X_BUF
    port map (
      I => RQ_1_D1_504,
      O => NlwBufferSignal_RQ_1_D_IN0
    );
  NlwBufferBlock_RQ_1_D_IN1 : X_BUF
    port map (
      I => RQ_1_D2_505,
      O => NlwBufferSignal_RQ_1_D_IN1
    );
  NlwBufferBlock_RQ_1_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP32_EXP_506,
      O => NlwBufferSignal_RQ_1_D2_PT_0_IN0
    );
  NlwBufferBlock_RQ_1_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP32_EXP_506,
      O => NlwBufferSignal_RQ_1_D2_PT_0_IN1
    );
  NlwBufferBlock_RQ_1_D2_PT_1_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_1_D2_PT_1_IN0
    );
  NlwBufferBlock_RQ_1_D2_PT_1_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_1_D2_PT_1_IN1
    );
  NlwBufferBlock_RQ_1_D2_PT_2_IN0 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_1_D2_PT_2_IN0
    );
  NlwBufferBlock_RQ_1_D2_PT_2_IN1 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_1_D2_PT_2_IN1
    );
  NlwBufferBlock_RQ_1_D2_IN0 : X_BUF
    port map (
      I => RQ_1_D2_PT_0_507,
      O => NlwBufferSignal_RQ_1_D2_IN0
    );
  NlwBufferBlock_RQ_1_D2_IN1 : X_BUF
    port map (
      I => RQ_1_D2_PT_1_508,
      O => NlwBufferSignal_RQ_1_D2_IN1
    );
  NlwBufferBlock_RQ_1_D2_IN2 : X_BUF
    port map (
      I => RQ_1_D2_PT_2_509,
      O => NlwBufferSignal_RQ_1_D2_IN2
    );
  NlwBufferBlock_RQ_1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_1_CLKF_IN0
    );
  NlwBufferBlock_RQ_1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_1_CLKF_IN1
    );
  NlwBufferBlock_RQ_1_EXP_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_RQ_1_EXP_PT_0_IN0
    );
  NlwBufferBlock_RQ_1_EXP_PT_0_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_RQ_1_EXP_PT_0_IN1
    );
  NlwBufferBlock_RQ_1_EXP_PT_0_IN2 : X_BUF
    port map (
      I => STERM_S_UIM_233,
      O => NlwBufferSignal_RQ_1_EXP_PT_0_IN2
    );
  NlwBufferBlock_RQ_1_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_RQ_1_EXP_PT_0_IN3
    );
  NlwBufferBlock_RQ_1_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_RQ_1_EXP_PT_1_IN0
    );
  NlwBufferBlock_RQ_1_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_RQ_1_EXP_PT_1_IN1
    );
  NlwBufferBlock_RQ_1_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_RQ_1_EXP_PT_1_IN2
    );
  NlwBufferBlock_RQ_1_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_RQ_1_EXP_PT_1_IN3
    );
  NlwBufferBlock_RQ_1_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_RQ_1_EXP_PT_1_IN4
    );
  NlwBufferBlock_RQ_1_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => RQ_1_EXP_PT_0_510,
      O => NlwBufferSignal_RQ_1_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_RQ_1_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => RQ_1_EXP_PT_1_511,
      O => NlwBufferSignal_RQ_1_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_RQ_3_REG_IN : X_BUF
    port map (
      I => RQ_3_D_513,
      O => NlwBufferSignal_RQ_3_REG_IN
    );
  NlwBufferBlock_RQ_3_REG_CLK : X_BUF
    port map (
      I => RQ_3_CLKF_514,
      O => NlwBufferSignal_RQ_3_REG_CLK
    );
  NlwBufferBlock_RQ_3_D_IN0 : X_BUF
    port map (
      I => RQ_3_D1_515,
      O => NlwBufferSignal_RQ_3_D_IN0
    );
  NlwBufferBlock_RQ_3_D_IN1 : X_BUF
    port map (
      I => RQ_3_D2_516,
      O => NlwBufferSignal_RQ_3_D_IN1
    );
  NlwBufferBlock_RQ_3_D2_PT_0_IN0 : X_BUF
    port map (
      I => RQ_4_EXP_517,
      O => NlwBufferSignal_RQ_3_D2_PT_0_IN0
    );
  NlwBufferBlock_RQ_3_D2_PT_0_IN1 : X_BUF
    port map (
      I => RQ_4_EXP_517,
      O => NlwBufferSignal_RQ_3_D2_PT_0_IN1
    );
  NlwBufferBlock_RQ_3_D2_PT_1_IN0 : X_BUF
    port map (
      I => EXP30_EXP_519,
      O => NlwBufferSignal_RQ_3_D2_PT_1_IN0
    );
  NlwBufferBlock_RQ_3_D2_PT_1_IN1 : X_BUF
    port map (
      I => EXP30_EXP_519,
      O => NlwBufferSignal_RQ_3_D2_PT_1_IN1
    );
  NlwBufferBlock_RQ_3_D2_PT_2_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_3_D2_PT_2_IN0
    );
  NlwBufferBlock_RQ_3_D2_PT_2_IN1 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_3_D2_PT_2_IN1
    );
  NlwBufferBlock_RQ_3_D2_PT_3_IN0 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_3_D2_PT_3_IN0
    );
  NlwBufferBlock_RQ_3_D2_PT_3_IN1 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_3_D2_PT_3_IN1
    );
  NlwBufferBlock_RQ_3_D2_PT_4_IN0 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_3_D2_PT_4_IN0
    );
  NlwBufferBlock_RQ_3_D2_PT_4_IN1 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_3_D2_PT_4_IN1
    );
  NlwBufferBlock_RQ_3_D2_PT_5_IN0 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_3_D2_PT_5_IN0
    );
  NlwBufferBlock_RQ_3_D2_PT_5_IN1 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_3_D2_PT_5_IN1
    );
  NlwBufferBlock_RQ_3_D2_IN0 : X_BUF
    port map (
      I => RQ_3_D2_PT_0_518,
      O => NlwBufferSignal_RQ_3_D2_IN0
    );
  NlwBufferBlock_RQ_3_D2_IN1 : X_BUF
    port map (
      I => RQ_3_D2_PT_1_520,
      O => NlwBufferSignal_RQ_3_D2_IN1
    );
  NlwBufferBlock_RQ_3_D2_IN2 : X_BUF
    port map (
      I => RQ_3_D2_PT_2_521,
      O => NlwBufferSignal_RQ_3_D2_IN2
    );
  NlwBufferBlock_RQ_3_D2_IN3 : X_BUF
    port map (
      I => RQ_3_D2_PT_3_522,
      O => NlwBufferSignal_RQ_3_D2_IN3
    );
  NlwBufferBlock_RQ_3_D2_IN4 : X_BUF
    port map (
      I => RQ_3_D2_PT_4_523,
      O => NlwBufferSignal_RQ_3_D2_IN4
    );
  NlwBufferBlock_RQ_3_D2_IN5 : X_BUF
    port map (
      I => RQ_3_D2_PT_5_524,
      O => NlwBufferSignal_RQ_3_D2_IN5
    );
  NlwBufferBlock_RQ_3_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_3_CLKF_IN0
    );
  NlwBufferBlock_RQ_3_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_3_CLKF_IN1
    );
  NlwBufferBlock_RQ_5_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => RQ_5_D_529,
      O => NlwBufferSignal_RQ_5_tsimcreated_xor_IN0
    );
  NlwBufferBlock_RQ_5_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => RQ_5_Q_525,
      O => NlwBufferSignal_RQ_5_tsimcreated_xor_IN1
    );
  NlwBufferBlock_RQ_5_REG_IN : X_BUF
    port map (
      I => RQ_5_tsimcreated_xor_Q_530,
      O => NlwBufferSignal_RQ_5_REG_IN
    );
  NlwBufferBlock_RQ_5_REG_CLK : X_BUF
    port map (
      I => RQ_5_CLKF_531,
      O => NlwBufferSignal_RQ_5_REG_CLK
    );
  NlwBufferBlock_RQ_5_D_IN0 : X_BUF
    port map (
      I => RQ_5_D1_532,
      O => NlwBufferSignal_RQ_5_D_IN0
    );
  NlwBufferBlock_RQ_5_D_IN1 : X_BUF
    port map (
      I => RQ_5_D2_533,
      O => NlwBufferSignal_RQ_5_D_IN1
    );
  NlwBufferBlock_RQ_5_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP28_EXP_534,
      O => NlwBufferSignal_RQ_5_D2_PT_0_IN0
    );
  NlwBufferBlock_RQ_5_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP28_EXP_534,
      O => NlwBufferSignal_RQ_5_D2_PT_0_IN1
    );
  NlwBufferBlock_RQ_5_D2_PT_1_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_5_D2_PT_1_IN0
    );
  NlwBufferBlock_RQ_5_D2_PT_1_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_5_D2_PT_1_IN1
    );
  NlwBufferBlock_RQ_5_D2_PT_1_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_5_D2_PT_1_IN2
    );
  NlwBufferBlock_RQ_5_D2_PT_1_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_5_D2_PT_1_IN3
    );
  NlwBufferBlock_RQ_5_D2_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_RQ_5_D2_PT_1_IN4
    );
  NlwBufferBlock_RQ_5_D2_PT_1_IN5 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_5_D2_PT_1_IN5
    );
  NlwBufferBlock_RQ_5_D2_PT_1_IN6 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_5_D2_PT_1_IN6
    );
  NlwBufferBlock_RQ_5_D2_PT_1_IN7 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_5_D2_PT_1_IN7
    );
  NlwBufferBlock_RQ_5_D2_PT_2_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_5_D2_PT_2_IN0
    );
  NlwBufferBlock_RQ_5_D2_PT_2_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_5_D2_PT_2_IN1
    );
  NlwBufferBlock_RQ_5_D2_PT_2_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_5_D2_PT_2_IN2
    );
  NlwBufferBlock_RQ_5_D2_PT_2_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_5_D2_PT_2_IN3
    );
  NlwBufferBlock_RQ_5_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_RQ_5_D2_PT_2_IN4
    );
  NlwBufferBlock_RQ_5_D2_PT_2_IN5 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_5_D2_PT_2_IN5
    );
  NlwBufferBlock_RQ_5_D2_PT_2_IN6 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_5_D2_PT_2_IN6
    );
  NlwBufferBlock_RQ_5_D2_PT_2_IN7 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_5_D2_PT_2_IN7
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN0
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN1 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN1
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN2 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN2
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN3
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN4
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN5
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN6 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN6
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN7 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN7
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN8 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN8
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN9 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN9
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN10
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN11
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN12
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN13
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN14
    );
  NlwBufferBlock_RQ_5_D2_PT_3_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_5_D2_PT_3_IN15
    );
  NlwBufferBlock_RQ_5_D2_IN0 : X_BUF
    port map (
      I => RQ_5_D2_PT_0_535,
      O => NlwBufferSignal_RQ_5_D2_IN0
    );
  NlwBufferBlock_RQ_5_D2_IN1 : X_BUF
    port map (
      I => RQ_5_D2_PT_1_537,
      O => NlwBufferSignal_RQ_5_D2_IN1
    );
  NlwBufferBlock_RQ_5_D2_IN2 : X_BUF
    port map (
      I => RQ_5_D2_PT_2_538,
      O => NlwBufferSignal_RQ_5_D2_IN2
    );
  NlwBufferBlock_RQ_5_D2_IN3 : X_BUF
    port map (
      I => RQ_5_D2_PT_3_539,
      O => NlwBufferSignal_RQ_5_D2_IN3
    );
  NlwBufferBlock_RQ_5_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_5_CLKF_IN0
    );
  NlwBufferBlock_RQ_5_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_5_CLKF_IN1
    );
  NlwBufferBlock_RQ_5_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_RQ_5_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_RQ_5_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_RQ_5_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_RQ_5_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_RQ_5_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_RQ_5_EXP_tsimrenamed_net_IN6 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN6
    );
  NlwBufferBlock_RQ_5_EXP_tsimrenamed_net_IN7 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN7
    );
  NlwBufferBlock_RQ_2_REG_IN : X_BUF
    port map (
      I => RQ_2_D_541,
      O => NlwBufferSignal_RQ_2_REG_IN
    );
  NlwBufferBlock_RQ_2_REG_CLK : X_BUF
    port map (
      I => RQ_2_CLKF_542,
      O => NlwBufferSignal_RQ_2_REG_CLK
    );
  NlwBufferBlock_RQ_2_D_IN0 : X_BUF
    port map (
      I => RQ_2_D1_543,
      O => NlwBufferSignal_RQ_2_D_IN0
    );
  NlwBufferBlock_RQ_2_D_IN1 : X_BUF
    port map (
      I => RQ_2_D2_544,
      O => NlwBufferSignal_RQ_2_D_IN1
    );
  NlwBufferBlock_RQ_2_D2_PT_0_IN0 : X_BUF
    port map (
      I => STERM_S_EXP_235,
      O => NlwBufferSignal_RQ_2_D2_PT_0_IN0
    );
  NlwBufferBlock_RQ_2_D2_PT_0_IN1 : X_BUF
    port map (
      I => STERM_S_EXP_235,
      O => NlwBufferSignal_RQ_2_D2_PT_0_IN1
    );
  NlwBufferBlock_RQ_2_D2_PT_1_IN0 : X_BUF
    port map (
      I => EXP31_EXP_546,
      O => NlwBufferSignal_RQ_2_D2_PT_1_IN0
    );
  NlwBufferBlock_RQ_2_D2_PT_1_IN1 : X_BUF
    port map (
      I => EXP31_EXP_546,
      O => NlwBufferSignal_RQ_2_D2_PT_1_IN1
    );
  NlwBufferBlock_RQ_2_D2_PT_2_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_2_D2_PT_2_IN0
    );
  NlwBufferBlock_RQ_2_D2_PT_2_IN1 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_2_D2_PT_2_IN1
    );
  NlwBufferBlock_RQ_2_D2_PT_3_IN0 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_2_D2_PT_3_IN0
    );
  NlwBufferBlock_RQ_2_D2_PT_3_IN1 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_2_D2_PT_3_IN1
    );
  NlwBufferBlock_RQ_2_D2_PT_4_IN0 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_2_D2_PT_4_IN0
    );
  NlwBufferBlock_RQ_2_D2_PT_4_IN1 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_2_D2_PT_4_IN1
    );
  NlwBufferBlock_RQ_2_D2_PT_5_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_RQ_2_D2_PT_5_IN0
    );
  NlwBufferBlock_RQ_2_D2_PT_5_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_RQ_2_D2_PT_5_IN1
    );
  NlwBufferBlock_RQ_2_D2_PT_5_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_RQ_2_D2_PT_5_IN2
    );
  NlwBufferBlock_RQ_2_D2_PT_5_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_RQ_2_D2_PT_5_IN3
    );
  NlwBufferBlock_RQ_2_D2_IN0 : X_BUF
    port map (
      I => RQ_2_D2_PT_0_545,
      O => NlwBufferSignal_RQ_2_D2_IN0
    );
  NlwBufferBlock_RQ_2_D2_IN1 : X_BUF
    port map (
      I => RQ_2_D2_PT_1_547,
      O => NlwBufferSignal_RQ_2_D2_IN1
    );
  NlwBufferBlock_RQ_2_D2_IN2 : X_BUF
    port map (
      I => RQ_2_D2_PT_2_548,
      O => NlwBufferSignal_RQ_2_D2_IN2
    );
  NlwBufferBlock_RQ_2_D2_IN3 : X_BUF
    port map (
      I => RQ_2_D2_PT_3_549,
      O => NlwBufferSignal_RQ_2_D2_IN3
    );
  NlwBufferBlock_RQ_2_D2_IN4 : X_BUF
    port map (
      I => RQ_2_D2_PT_4_550,
      O => NlwBufferSignal_RQ_2_D2_IN4
    );
  NlwBufferBlock_RQ_2_D2_IN5 : X_BUF
    port map (
      I => RQ_2_D2_PT_5_551,
      O => NlwBufferSignal_RQ_2_D2_IN5
    );
  NlwBufferBlock_RQ_2_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_2_CLKF_IN0
    );
  NlwBufferBlock_RQ_2_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_2_CLKF_IN1
    );
  NlwBufferBlock_RQ_4_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => RQ_4_D_554,
      O => NlwBufferSignal_RQ_4_tsimcreated_xor_IN0
    );
  NlwBufferBlock_RQ_4_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => RQ_4_Q_552,
      O => NlwBufferSignal_RQ_4_tsimcreated_xor_IN1
    );
  NlwBufferBlock_RQ_4_REG_IN : X_BUF
    port map (
      I => RQ_4_tsimcreated_xor_Q_555,
      O => NlwBufferSignal_RQ_4_REG_IN
    );
  NlwBufferBlock_RQ_4_REG_CLK : X_BUF
    port map (
      I => RQ_4_CLKF_556,
      O => NlwBufferSignal_RQ_4_REG_CLK
    );
  NlwBufferBlock_RQ_4_D_IN0 : X_BUF
    port map (
      I => RQ_4_D1_557,
      O => NlwBufferSignal_RQ_4_D_IN0
    );
  NlwBufferBlock_RQ_4_D_IN1 : X_BUF
    port map (
      I => RQ_4_D2_558,
      O => NlwBufferSignal_RQ_4_D_IN1
    );
  NlwBufferBlock_RQ_4_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP29_EXP_559,
      O => NlwBufferSignal_RQ_4_D2_PT_0_IN0
    );
  NlwBufferBlock_RQ_4_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP29_EXP_559,
      O => NlwBufferSignal_RQ_4_D2_PT_0_IN1
    );
  NlwBufferBlock_RQ_4_D2_PT_1_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_4_D2_PT_1_IN0
    );
  NlwBufferBlock_RQ_4_D2_PT_1_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_4_D2_PT_1_IN1
    );
  NlwBufferBlock_RQ_4_D2_PT_1_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_4_D2_PT_1_IN2
    );
  NlwBufferBlock_RQ_4_D2_PT_1_IN3 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_RQ_4_D2_PT_1_IN3
    );
  NlwBufferBlock_RQ_4_D2_PT_1_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_4_D2_PT_1_IN4
    );
  NlwBufferBlock_RQ_4_D2_PT_1_IN5 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_4_D2_PT_1_IN5
    );
  NlwBufferBlock_RQ_4_D2_PT_1_IN6 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_4_D2_PT_1_IN6
    );
  NlwBufferBlock_RQ_4_D2_PT_2_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_4_D2_PT_2_IN0
    );
  NlwBufferBlock_RQ_4_D2_PT_2_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_4_D2_PT_2_IN1
    );
  NlwBufferBlock_RQ_4_D2_PT_2_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_4_D2_PT_2_IN2
    );
  NlwBufferBlock_RQ_4_D2_PT_2_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_4_D2_PT_2_IN3
    );
  NlwBufferBlock_RQ_4_D2_PT_2_IN4 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_4_D2_PT_2_IN4
    );
  NlwBufferBlock_RQ_4_D2_PT_2_IN5 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_4_D2_PT_2_IN5
    );
  NlwBufferBlock_RQ_4_D2_PT_2_IN6 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_4_D2_PT_2_IN6
    );
  NlwBufferBlock_RQ_4_D2_PT_3_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_4_D2_PT_3_IN0
    );
  NlwBufferBlock_RQ_4_D2_PT_3_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_4_D2_PT_3_IN1
    );
  NlwBufferBlock_RQ_4_D2_PT_3_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_4_D2_PT_3_IN2
    );
  NlwBufferBlock_RQ_4_D2_PT_3_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_4_D2_PT_3_IN3
    );
  NlwBufferBlock_RQ_4_D2_PT_3_IN4 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_4_D2_PT_3_IN4
    );
  NlwBufferBlock_RQ_4_D2_PT_3_IN5 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_4_D2_PT_3_IN5
    );
  NlwBufferBlock_RQ_4_D2_PT_3_IN6 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_4_D2_PT_3_IN6
    );
  NlwBufferBlock_RQ_4_D2_IN0 : X_BUF
    port map (
      I => RQ_4_D2_PT_0_560,
      O => NlwBufferSignal_RQ_4_D2_IN0
    );
  NlwBufferBlock_RQ_4_D2_IN1 : X_BUF
    port map (
      I => RQ_4_D2_PT_1_561,
      O => NlwBufferSignal_RQ_4_D2_IN1
    );
  NlwBufferBlock_RQ_4_D2_IN2 : X_BUF
    port map (
      I => RQ_4_D2_PT_2_562,
      O => NlwBufferSignal_RQ_4_D2_IN2
    );
  NlwBufferBlock_RQ_4_D2_IN3 : X_BUF
    port map (
      I => RQ_4_D2_PT_3_564,
      O => NlwBufferSignal_RQ_4_D2_IN3
    );
  NlwBufferBlock_RQ_4_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_4_CLKF_IN0
    );
  NlwBufferBlock_RQ_4_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_4_CLKF_IN1
    );
  NlwBufferBlock_RQ_4_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_RQ_4_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_RQ_4_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_RQ_4_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_RQ_6_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => RQ_6_D_566,
      O => NlwBufferSignal_RQ_6_tsimcreated_xor_IN0
    );
  NlwBufferBlock_RQ_6_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => RQ_6_Q_565,
      O => NlwBufferSignal_RQ_6_tsimcreated_xor_IN1
    );
  NlwBufferBlock_RQ_6_REG_IN : X_BUF
    port map (
      I => RQ_6_tsimcreated_xor_Q_567,
      O => NlwBufferSignal_RQ_6_REG_IN
    );
  NlwBufferBlock_RQ_6_REG_CLK : X_BUF
    port map (
      I => RQ_6_CLKF_568,
      O => NlwBufferSignal_RQ_6_REG_CLK
    );
  NlwBufferBlock_RQ_6_D_IN0 : X_BUF
    port map (
      I => RQ_6_D1_569,
      O => NlwBufferSignal_RQ_6_D_IN0
    );
  NlwBufferBlock_RQ_6_D_IN1 : X_BUF
    port map (
      I => RQ_6_D2_570,
      O => NlwBufferSignal_RQ_6_D_IN1
    );
  NlwBufferBlock_RQ_6_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP53_EXP_571,
      O => NlwBufferSignal_RQ_6_D2_PT_0_IN0
    );
  NlwBufferBlock_RQ_6_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP53_EXP_571,
      O => NlwBufferSignal_RQ_6_D2_PT_0_IN1
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN0
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN1
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN2
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN3 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN3
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN4
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN5 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN5
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN6 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN6
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN7 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN7
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN8 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN8
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN9 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN9
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN10
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN11
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN12
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN13
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN14
    );
  NlwBufferBlock_RQ_6_D2_PT_1_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_1_IN15
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN0
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN1
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN2
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN3
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN4
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN5 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN5
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN6 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN6
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN7 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN7
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN8 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN8
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN9 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN9
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN10
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN11
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN12
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN13
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN14
    );
  NlwBufferBlock_RQ_6_D2_PT_2_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_2_IN15
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN0
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN1
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN2
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN3
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN4
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN5 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN5
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN6 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN6
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN7 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN7
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN8 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN8
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN9 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN9
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN10
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN11
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN12
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN13
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN14
    );
  NlwBufferBlock_RQ_6_D2_PT_3_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_3_IN15
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN0
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN1 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN1
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN2 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN2
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN3
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN4
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN5
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN6 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN6
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN7 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN7
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN8 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN8
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN9 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN9
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN10
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN11
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN12
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN13
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN14
    );
  NlwBufferBlock_RQ_6_D2_PT_4_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_6_D2_PT_4_IN15
    );
  NlwBufferBlock_RQ_6_D2_IN0 : X_BUF
    port map (
      I => RQ_6_D2_PT_0_572,
      O => NlwBufferSignal_RQ_6_D2_IN0
    );
  NlwBufferBlock_RQ_6_D2_IN1 : X_BUF
    port map (
      I => RQ_6_D2_PT_1_573,
      O => NlwBufferSignal_RQ_6_D2_IN1
    );
  NlwBufferBlock_RQ_6_D2_IN2 : X_BUF
    port map (
      I => RQ_6_D2_PT_2_574,
      O => NlwBufferSignal_RQ_6_D2_IN2
    );
  NlwBufferBlock_RQ_6_D2_IN3 : X_BUF
    port map (
      I => RQ_6_D2_PT_3_575,
      O => NlwBufferSignal_RQ_6_D2_IN3
    );
  NlwBufferBlock_RQ_6_D2_IN4 : X_BUF
    port map (
      I => RQ_6_D2_PT_4_576,
      O => NlwBufferSignal_RQ_6_D2_IN4
    );
  NlwBufferBlock_RQ_6_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_6_CLKF_IN0
    );
  NlwBufferBlock_RQ_6_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_6_CLKF_IN1
    );
  NlwBufferBlock_burst_counter_0_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => burst_counter_0_D_579,
      O => NlwBufferSignal_burst_counter_0_tsimcreated_xor_IN0
    );
  NlwBufferBlock_burst_counter_0_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => burst_counter_0_Q_577,
      O => NlwBufferSignal_burst_counter_0_tsimcreated_xor_IN1
    );
  NlwBufferBlock_burst_counter_0_REG_IN : X_BUF
    port map (
      I => burst_counter_0_tsimcreated_xor_Q_580,
      O => NlwBufferSignal_burst_counter_0_REG_IN
    );
  NlwBufferBlock_burst_counter_0_REG_CLK : X_BUF
    port map (
      I => burst_counter_0_CLKF_581,
      O => NlwBufferSignal_burst_counter_0_REG_CLK
    );
  NlwBufferBlock_burst_counter_0_D_IN0 : X_BUF
    port map (
      I => burst_counter_0_D1_582,
      O => NlwBufferSignal_burst_counter_0_D_IN0
    );
  NlwBufferBlock_burst_counter_0_D_IN1 : X_BUF
    port map (
      I => burst_counter_0_D2_583,
      O => NlwBufferSignal_burst_counter_0_D_IN1
    );
  NlwBufferBlock_burst_counter_0_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP27_EXP_584,
      O => NlwBufferSignal_burst_counter_0_D2_PT_0_IN0
    );
  NlwBufferBlock_burst_counter_0_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP27_EXP_584,
      O => NlwBufferSignal_burst_counter_0_D2_PT_0_IN1
    );
  NlwBufferBlock_burst_counter_0_D2_PT_1_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_burst_counter_0_D2_PT_1_IN0
    );
  NlwBufferBlock_burst_counter_0_D2_PT_1_IN1 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_burst_counter_0_D2_PT_1_IN1
    );
  NlwBufferBlock_burst_counter_0_D2_PT_2_IN0 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_burst_counter_0_D2_PT_2_IN0
    );
  NlwBufferBlock_burst_counter_0_D2_PT_2_IN1 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_burst_counter_0_D2_PT_2_IN1
    );
  NlwBufferBlock_burst_counter_0_D2_PT_2_IN2 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_burst_counter_0_D2_PT_2_IN2
    );
  NlwBufferBlock_burst_counter_0_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_burst_counter_0_D2_PT_3_IN0
    );
  NlwBufferBlock_burst_counter_0_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_burst_counter_0_D2_PT_3_IN1
    );
  NlwBufferBlock_burst_counter_0_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_burst_counter_0_D2_PT_3_IN2
    );
  NlwBufferBlock_burst_counter_0_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_burst_counter_0_D2_PT_3_IN3
    );
  NlwBufferBlock_burst_counter_0_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_burst_counter_0_D2_PT_3_IN4
    );
  NlwBufferBlock_burst_counter_0_D2_PT_3_IN5 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_burst_counter_0_D2_PT_3_IN5
    );
  NlwBufferBlock_burst_counter_0_D2_IN0 : X_BUF
    port map (
      I => burst_counter_0_D2_PT_0_585,
      O => NlwBufferSignal_burst_counter_0_D2_IN0
    );
  NlwBufferBlock_burst_counter_0_D2_IN1 : X_BUF
    port map (
      I => burst_counter_0_D2_PT_1_586,
      O => NlwBufferSignal_burst_counter_0_D2_IN1
    );
  NlwBufferBlock_burst_counter_0_D2_IN2 : X_BUF
    port map (
      I => burst_counter_0_D2_PT_2_587,
      O => NlwBufferSignal_burst_counter_0_D2_IN2
    );
  NlwBufferBlock_burst_counter_0_D2_IN3 : X_BUF
    port map (
      I => burst_counter_0_D2_PT_3_588,
      O => NlwBufferSignal_burst_counter_0_D2_IN3
    );
  NlwBufferBlock_burst_counter_0_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_burst_counter_0_CLKF_IN0
    );
  NlwBufferBlock_burst_counter_0_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_burst_counter_0_CLKF_IN1
    );
  NlwBufferBlock_burst_counter_0_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_burst_counter_0_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_burst_counter_0_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_burst_counter_0_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_burst_counter_0_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_burst_counter_0_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_burst_counter_0_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_burst_counter_0_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_RQ_7_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => RQ_7_D_590,
      O => NlwBufferSignal_RQ_7_tsimcreated_xor_IN0
    );
  NlwBufferBlock_RQ_7_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => RQ_7_Q_589,
      O => NlwBufferSignal_RQ_7_tsimcreated_xor_IN1
    );
  NlwBufferBlock_RQ_7_REG_IN : X_BUF
    port map (
      I => RQ_7_tsimcreated_xor_Q_591,
      O => NlwBufferSignal_RQ_7_REG_IN
    );
  NlwBufferBlock_RQ_7_REG_CLK : X_BUF
    port map (
      I => RQ_7_CLKF_592,
      O => NlwBufferSignal_RQ_7_REG_CLK
    );
  NlwBufferBlock_RQ_7_D_IN0 : X_BUF
    port map (
      I => RQ_7_D1_593,
      O => NlwBufferSignal_RQ_7_D_IN0
    );
  NlwBufferBlock_RQ_7_D_IN1 : X_BUF
    port map (
      I => RQ_7_D2_594,
      O => NlwBufferSignal_RQ_7_D_IN1
    );
  NlwBufferBlock_RQ_7_D2_PT_0_IN0 : X_BUF
    port map (
      I => ROM_B_0_OBUF_EXP_595,
      O => NlwBufferSignal_RQ_7_D2_PT_0_IN0
    );
  NlwBufferBlock_RQ_7_D2_PT_0_IN1 : X_BUF
    port map (
      I => ROM_B_0_OBUF_EXP_595,
      O => NlwBufferSignal_RQ_7_D2_PT_0_IN1
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN0
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN1 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN1
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN2
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN3
    );
  NlwBufferBlock_RQ_7_D2_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_RQ_7_D2_PT_1_IN4
    );
  NlwBufferBlock_RQ_7_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_RQ_7_D2_PT_2_IN0
    );
  NlwBufferBlock_RQ_7_D2_PT_2_IN1 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_RQ_7_D2_PT_2_IN1
    );
  NlwBufferBlock_RQ_7_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_RQ_7_D2_PT_2_IN2
    );
  NlwBufferBlock_RQ_7_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_RQ_7_D2_PT_2_IN3
    );
  NlwBufferBlock_RQ_7_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_RQ_7_D2_PT_2_IN4
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN0
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN1
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN2
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN3 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN3
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN4
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN5
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN6 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN6
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN7 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN7
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN8 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN8
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN9 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN9
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN10
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN11
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN12
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN13
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN14
    );
  NlwBufferBlock_RQ_7_D2_PT_3_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_7_D2_PT_3_IN15
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN0
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN1
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN2
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN3 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN3
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN4
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN5
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN6 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN6
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN7 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN7
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN8 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN8
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN9 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN9
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN10
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN11
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN12
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN13
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN14
    );
  NlwBufferBlock_RQ_7_D2_PT_4_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_RQ_7_D2_PT_4_IN15
    );
  NlwBufferBlock_RQ_7_D2_IN0 : X_BUF
    port map (
      I => RQ_7_D2_PT_0_596,
      O => NlwBufferSignal_RQ_7_D2_IN0
    );
  NlwBufferBlock_RQ_7_D2_IN1 : X_BUF
    port map (
      I => RQ_7_D2_PT_1_597,
      O => NlwBufferSignal_RQ_7_D2_IN1
    );
  NlwBufferBlock_RQ_7_D2_IN2 : X_BUF
    port map (
      I => RQ_7_D2_PT_2_598,
      O => NlwBufferSignal_RQ_7_D2_IN2
    );
  NlwBufferBlock_RQ_7_D2_IN3 : X_BUF
    port map (
      I => RQ_7_D2_PT_3_599,
      O => NlwBufferSignal_RQ_7_D2_IN3
    );
  NlwBufferBlock_RQ_7_D2_IN4 : X_BUF
    port map (
      I => RQ_7_D2_PT_4_600,
      O => NlwBufferSignal_RQ_7_D2_IN4
    );
  NlwBufferBlock_RQ_7_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_7_CLKF_IN0
    );
  NlwBufferBlock_RQ_7_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RQ_7_CLKF_IN1
    );
  NlwBufferBlock_burst_counter_1_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => burst_counter_1_D_602,
      O => NlwBufferSignal_burst_counter_1_tsimcreated_xor_IN0
    );
  NlwBufferBlock_burst_counter_1_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => burst_counter_1_Q_601,
      O => NlwBufferSignal_burst_counter_1_tsimcreated_xor_IN1
    );
  NlwBufferBlock_burst_counter_1_REG_IN : X_BUF
    port map (
      I => burst_counter_1_tsimcreated_xor_Q_603,
      O => NlwBufferSignal_burst_counter_1_REG_IN
    );
  NlwBufferBlock_burst_counter_1_REG_CLK : X_BUF
    port map (
      I => burst_counter_1_CLKF_604,
      O => NlwBufferSignal_burst_counter_1_REG_CLK
    );
  NlwBufferBlock_burst_counter_1_D_IN0 : X_BUF
    port map (
      I => burst_counter_1_D1_605,
      O => NlwBufferSignal_burst_counter_1_D_IN0
    );
  NlwBufferBlock_burst_counter_1_D_IN1 : X_BUF
    port map (
      I => burst_counter_1_D2_606,
      O => NlwBufferSignal_burst_counter_1_D_IN1
    );
  NlwBufferBlock_burst_counter_1_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP34_EXP_607,
      O => NlwBufferSignal_burst_counter_1_D2_PT_0_IN0
    );
  NlwBufferBlock_burst_counter_1_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP34_EXP_607,
      O => NlwBufferSignal_burst_counter_1_D2_PT_0_IN1
    );
  NlwBufferBlock_burst_counter_1_D2_PT_1_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_burst_counter_1_D2_PT_1_IN0
    );
  NlwBufferBlock_burst_counter_1_D2_PT_1_IN1 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_burst_counter_1_D2_PT_1_IN1
    );
  NlwBufferBlock_burst_counter_1_D2_PT_2_IN0 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_burst_counter_1_D2_PT_2_IN0
    );
  NlwBufferBlock_burst_counter_1_D2_PT_2_IN1 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_burst_counter_1_D2_PT_2_IN1
    );
  NlwBufferBlock_burst_counter_1_D2_PT_2_IN2 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_burst_counter_1_D2_PT_2_IN2
    );
  NlwBufferBlock_burst_counter_1_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_burst_counter_1_D2_PT_3_IN0
    );
  NlwBufferBlock_burst_counter_1_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_burst_counter_1_D2_PT_3_IN1
    );
  NlwBufferBlock_burst_counter_1_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_burst_counter_1_D2_PT_3_IN2
    );
  NlwBufferBlock_burst_counter_1_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_burst_counter_1_D2_PT_3_IN3
    );
  NlwBufferBlock_burst_counter_1_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_burst_counter_1_D2_PT_3_IN4
    );
  NlwBufferBlock_burst_counter_1_D2_PT_3_IN5 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_burst_counter_1_D2_PT_3_IN5
    );
  NlwBufferBlock_burst_counter_1_D2_PT_3_IN6 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_burst_counter_1_D2_PT_3_IN6
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN0
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN1 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN1
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN2
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN3 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN3
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN4
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN5
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN6
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN7 : X_BUF
    port map (
      I => CBREQ_IBUF_65,
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN7
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN8 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN8
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN9 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN9
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN10
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN11
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN12
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN13
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN14
    );
  NlwBufferBlock_burst_counter_1_D2_PT_4_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_burst_counter_1_D2_PT_4_IN15
    );
  NlwBufferBlock_burst_counter_1_D2_IN0 : X_BUF
    port map (
      I => burst_counter_1_D2_PT_0_608,
      O => NlwBufferSignal_burst_counter_1_D2_IN0
    );
  NlwBufferBlock_burst_counter_1_D2_IN1 : X_BUF
    port map (
      I => burst_counter_1_D2_PT_1_609,
      O => NlwBufferSignal_burst_counter_1_D2_IN1
    );
  NlwBufferBlock_burst_counter_1_D2_IN2 : X_BUF
    port map (
      I => burst_counter_1_D2_PT_2_610,
      O => NlwBufferSignal_burst_counter_1_D2_IN2
    );
  NlwBufferBlock_burst_counter_1_D2_IN3 : X_BUF
    port map (
      I => burst_counter_1_D2_PT_3_611,
      O => NlwBufferSignal_burst_counter_1_D2_IN3
    );
  NlwBufferBlock_burst_counter_1_D2_IN4 : X_BUF
    port map (
      I => burst_counter_1_D2_PT_4_612,
      O => NlwBufferSignal_burst_counter_1_D2_IN4
    );
  NlwBufferBlock_burst_counter_1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_burst_counter_1_CLKF_IN0
    );
  NlwBufferBlock_burst_counter_1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_burst_counter_1_CLKF_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_D0_tsimcreated_prld_IN0 : X_BUF
    port map (
      I => FSR_IO_0_21,
      O => NlwBufferSignal_AUTO_CONFIG_D0_tsimcreated_prld_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_D0_tsimcreated_prld_IN1 : X_BUF
    port map (
      I => Gnd_210,
      O => NlwBufferSignal_AUTO_CONFIG_D0_tsimcreated_prld_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_D0_REG_IN : X_BUF
    port map (
      I => AUTO_CONFIG_D0_D_615,
      O => NlwBufferSignal_AUTO_CONFIG_D0_REG_IN
    );
  NlwBufferBlock_AUTO_CONFIG_D0_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_AUTO_CONFIG_D0_REG_CLK
    );
  NlwBufferBlock_AUTO_CONFIG_D0_D_IN0 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_D1_616,
      O => NlwBufferSignal_AUTO_CONFIG_D0_D_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_D0_D_IN1 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_D2_617,
      O => NlwBufferSignal_AUTO_CONFIG_D0_D_IN1
    );
  NlwBufferBlock_AUTO_CONFIG_D0_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_AUTO_CONFIG_D0_D2_IN0
    );
  NlwBufferBlock_AUTO_CONFIG_D0_D2_IN1 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_AUTO_CONFIG_D0_D2_IN1
    );
  NlwBufferBlock_REFRESH_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => REFRESH_D_620,
      O => NlwBufferSignal_REFRESH_tsimcreated_xor_IN0
    );
  NlwBufferBlock_REFRESH_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => REFRESH_Q,
      O => NlwBufferSignal_REFRESH_tsimcreated_xor_IN1
    );
  NlwBufferBlock_REFRESH_REG_IN : X_BUF
    port map (
      I => REFRESH_tsimcreated_xor_Q_621,
      O => NlwBufferSignal_REFRESH_REG_IN
    );
  NlwBufferBlock_REFRESH_REG_CLK : X_BUF
    port map (
      I => REFRESH_CLKF_622,
      O => NlwBufferSignal_REFRESH_REG_CLK
    );
  NlwBufferBlock_REFRESH_D_IN0 : X_BUF
    port map (
      I => REFRESH_D1_623,
      O => NlwBufferSignal_REFRESH_D_IN0
    );
  NlwBufferBlock_REFRESH_D_IN1 : X_BUF
    port map (
      I => REFRESH_D2_624,
      O => NlwBufferSignal_REFRESH_D_IN1
    );
  NlwBufferBlock_REFRESH_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP52_EXP_625,
      O => NlwBufferSignal_REFRESH_D2_PT_0_IN0
    );
  NlwBufferBlock_REFRESH_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP52_EXP_625,
      O => NlwBufferSignal_REFRESH_D2_PT_0_IN1
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN0
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN1
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN2
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN3
    );
  NlwBufferBlock_REFRESH_D2_PT_1_IN4 : X_BUF
    port map (
      I => REFRESH_619,
      O => NlwBufferSignal_REFRESH_D2_PT_1_IN4
    );
  NlwBufferBlock_REFRESH_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_REFRESH_D2_PT_2_IN0
    );
  NlwBufferBlock_REFRESH_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_REFRESH_D2_PT_2_IN1
    );
  NlwBufferBlock_REFRESH_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_REFRESH_D2_PT_2_IN2
    );
  NlwBufferBlock_REFRESH_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_REFRESH_D2_PT_2_IN3
    );
  NlwBufferBlock_REFRESH_D2_PT_2_IN4 : X_BUF
    port map (
      I => REFRESH_619,
      O => NlwBufferSignal_REFRESH_D2_PT_2_IN4
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN0
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN1
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN2
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN3 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN3
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN4
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN5 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN5
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN6 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN6
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN7 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN7
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN8 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN8
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN9 : X_BUF
    port map (
      I => REFRESH_619,
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN9
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN10
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN11
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN12
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN13
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN14
    );
  NlwBufferBlock_REFRESH_D2_PT_3_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_REFRESH_D2_PT_3_IN15
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN0
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN1
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN2
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN3 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN3
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN4
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN5 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN5
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN6 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN6
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN7 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN7
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN8 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN8
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN9 : X_BUF
    port map (
      I => REFRESH_619,
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN9
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN10
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN11
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN12
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN13
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN14
    );
  NlwBufferBlock_REFRESH_D2_PT_4_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_REFRESH_D2_PT_4_IN15
    );
  NlwBufferBlock_REFRESH_D2_IN0 : X_BUF
    port map (
      I => REFRESH_D2_PT_0_626,
      O => NlwBufferSignal_REFRESH_D2_IN0
    );
  NlwBufferBlock_REFRESH_D2_IN1 : X_BUF
    port map (
      I => REFRESH_D2_PT_1_627,
      O => NlwBufferSignal_REFRESH_D2_IN1
    );
  NlwBufferBlock_REFRESH_D2_IN2 : X_BUF
    port map (
      I => REFRESH_D2_PT_2_628,
      O => NlwBufferSignal_REFRESH_D2_IN2
    );
  NlwBufferBlock_REFRESH_D2_IN3 : X_BUF
    port map (
      I => REFRESH_D2_PT_3_629,
      O => NlwBufferSignal_REFRESH_D2_IN3
    );
  NlwBufferBlock_REFRESH_D2_IN4 : X_BUF
    port map (
      I => REFRESH_D2_PT_4_630,
      O => NlwBufferSignal_REFRESH_D2_IN4
    );
  NlwBufferBlock_REFRESH_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_REFRESH_CLKF_IN0
    );
  NlwBufferBlock_REFRESH_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_REFRESH_CLKF_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_REG_IN : X_BUF
    port map (
      I => RANGER_ACCESS_D_632,
      O => NlwBufferSignal_RANGER_ACCESS_REG_IN
    );
  NlwBufferBlock_RANGER_ACCESS_REG_CLK : X_BUF
    port map (
      I => RANGER_ACCESS_CLKF_633,
      O => NlwBufferSignal_RANGER_ACCESS_REG_CLK
    );
  NlwBufferBlock_RANGER_ACCESS_D_IN0 : X_BUF
    port map (
      I => RANGER_ACCESS_D1_634,
      O => NlwBufferSignal_RANGER_ACCESS_D_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_D_IN1 : X_BUF
    port map (
      I => RANGER_ACCESS_D2_635,
      O => NlwBufferSignal_RANGER_ACCESS_D_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_0_IN0 : X_BUF
    port map (
      I => ARAM_LOW_0_EXP_636,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_0_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_0_IN1 : X_BUF
    port map (
      I => ARAM_LOW_0_EXP_636,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_0_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_1_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_1_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_1_IN2 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN2
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_1_IN3 : X_BUF
    port map (
      I => RANGER_ACCESS_269,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN3
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_2_IN0 : X_BUF
    port map (
      I => A_26_IBUF_9,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_2_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_2_IN2 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN2
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_2_IN3 : X_BUF
    port map (
      I => RANGER_ACCESS_269,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN3
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_3_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_3_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_3_IN2 : X_BUF
    port map (
      I => RANGER_ACCESS_269,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN2
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_3_IN3 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN3
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN1 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN2 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN2
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN3 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN3
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN4 : X_BUF
    port map (
      I => A_23_IBUF_41,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN4
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN5 : X_BUF
    port map (
      I => A_22_IBUF_43,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN5
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN6 : X_BUF
    port map (
      I => A_21_IBUF_45,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN6
    );
  NlwBufferBlock_RANGER_ACCESS_D2_PT_4_IN7 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN7
    );
  NlwBufferBlock_RANGER_ACCESS_D2_IN0 : X_BUF
    port map (
      I => RANGER_ACCESS_D2_PT_0_637,
      O => NlwBufferSignal_RANGER_ACCESS_D2_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_D2_IN1 : X_BUF
    port map (
      I => RANGER_ACCESS_D2_PT_1_638,
      O => NlwBufferSignal_RANGER_ACCESS_D2_IN1
    );
  NlwBufferBlock_RANGER_ACCESS_D2_IN2 : X_BUF
    port map (
      I => RANGER_ACCESS_D2_PT_2_639,
      O => NlwBufferSignal_RANGER_ACCESS_D2_IN2
    );
  NlwBufferBlock_RANGER_ACCESS_D2_IN3 : X_BUF
    port map (
      I => RANGER_ACCESS_D2_PT_3_641,
      O => NlwBufferSignal_RANGER_ACCESS_D2_IN3
    );
  NlwBufferBlock_RANGER_ACCESS_D2_IN4 : X_BUF
    port map (
      I => RANGER_ACCESS_D2_PT_4_642,
      O => NlwBufferSignal_RANGER_ACCESS_D2_IN4
    );
  NlwBufferBlock_RANGER_ACCESS_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RANGER_ACCESS_CLKF_IN0
    );
  NlwBufferBlock_RANGER_ACCESS_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RANGER_ACCESS_CLKF_IN1
    );
  NlwBufferBlock_SHUT_UP_REG_IN : X_BUF
    port map (
      I => SHUT_UP_D_646,
      O => NlwBufferSignal_SHUT_UP_REG_IN
    );
  NlwBufferBlock_SHUT_UP_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_SHUT_UP_REG_CLK
    );
  NlwBufferBlock_SHUT_UP_D_IN0 : X_BUF
    port map (
      I => SHUT_UP_D1_648,
      O => NlwBufferSignal_SHUT_UP_D_IN0
    );
  NlwBufferBlock_SHUT_UP_D_IN1 : X_BUF
    port map (
      I => SHUT_UP_D2_649,
      O => NlwBufferSignal_SHUT_UP_D_IN1
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN0
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_0_IN1 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN1
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_0_IN2 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN2
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_0_IN3 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN3
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_0_IN4 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN4
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN0
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN1
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_1_IN2 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN2
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_1_IN3 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN3
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_1_IN4 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN4
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN0
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_2_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN1
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_2_IN2 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN2
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_2_IN3 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN3
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_2_IN4 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN4
    );
  NlwBufferBlock_SHUT_UP_EXP_PT_2_IN5 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN5
    );
  NlwBufferBlock_SHUT_UP_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => SHUT_UP_EXP_PT_0_650,
      O => NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_SHUT_UP_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => SHUT_UP_EXP_PT_1_651,
      O => NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_SHUT_UP_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => SHUT_UP_EXP_PT_2_652,
      O => NlwBufferSignal_SHUT_UP_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_SHUT_UP_CE_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_SHUT_UP_CE_IN0
    );
  NlwBufferBlock_SHUT_UP_CE_IN1 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_SHUT_UP_CE_IN1
    );
  NlwBufferBlock_SHUT_UP_CE_IN2 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_SHUT_UP_CE_IN2
    );
  NlwBufferBlock_SHUT_UP_CE_IN3 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_SHUT_UP_CE_IN3
    );
  NlwBufferBlock_SHUT_UP_CE_IN4 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_SHUT_UP_CE_IN4
    );
  NlwBufferBlock_SHUT_UP_CE_IN5 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_SHUT_UP_CE_IN5
    );
  NlwBufferBlock_SHUT_UP_CE_IN6 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_SHUT_UP_CE_IN6
    );
  NlwBufferBlock_SHUT_UP_CE_IN7 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_SHUT_UP_CE_IN7
    );
  NlwBufferBlock_SHUT_UP_CE_IN8 : X_BUF
    port map (
      I => ADR_AC_HIT_219,
      O => NlwBufferSignal_SHUT_UP_CE_IN8
    );
  NlwBufferBlock_SHUT_UP_CE_IN9 : X_BUF
    port map (
      I => nDS_IBUF_47,
      O => NlwBufferSignal_SHUT_UP_CE_IN9
    );
  NlwBufferBlock_SHUT_UP_CE_IN10 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_312,
      O => NlwBufferSignal_SHUT_UP_CE_IN10
    );
  NlwBufferBlock_SHUT_UP_CE_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_SHUT_UP_CE_IN11
    );
  NlwBufferBlock_SHUT_UP_CE_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_SHUT_UP_CE_IN12
    );
  NlwBufferBlock_SHUT_UP_CE_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_SHUT_UP_CE_IN13
    );
  NlwBufferBlock_SHUT_UP_CE_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_SHUT_UP_CE_IN14
    );
  NlwBufferBlock_SHUT_UP_CE_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_SHUT_UP_CE_IN15
    );
  NlwBufferBlock_DSACK_16BIT_REG_IN : X_BUF
    port map (
      I => DSACK_16BIT_D_654,
      O => NlwBufferSignal_DSACK_16BIT_REG_IN
    );
  NlwBufferBlock_DSACK_16BIT_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_DSACK_16BIT_REG_CLK
    );
  NlwBufferBlock_DSACK_16BIT_D_IN0 : X_BUF
    port map (
      I => DSACK_16BIT_D1_655,
      O => NlwBufferSignal_DSACK_16BIT_D_IN0
    );
  NlwBufferBlock_DSACK_16BIT_D_IN1 : X_BUF
    port map (
      I => DSACK_16BIT_D2_656,
      O => NlwBufferSignal_DSACK_16BIT_D_IN1
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_0_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN0
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_0_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN1
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_0_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_385,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN2
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_0_IN3 : X_BUF
    port map (
      I => IDE_ENABLE_379,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN3
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_0_IN4 : X_BUF
    port map (
      I => IDE_DSACK_D(4),
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN4
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_1_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN0
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_1_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN1
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_1_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_385,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN2
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_1_IN3 : X_BUF
    port map (
      I => DSACK_16BIT_424,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN3
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_1_IN4 : X_BUF
    port map (
      I => IDE_WAIT_IBUF_67,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN4
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_2_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN0
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN1
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_2_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_385,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN2
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_2_IN3 : X_BUF
    port map (
      I => IDE_WAIT_IBUF_67,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN3
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_2_IN4 : X_BUF
    port map (
      I => IDE_DSACK_D(2),
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN4
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_3_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN0
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_3_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_385,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN1
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_3_IN2 : X_BUF
    port map (
      I => IDE_ENABLE_379,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN2
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_3_IN3 : X_BUF
    port map (
      I => DSACK_16BIT_424,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN3
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_3_IN4 : X_BUF
    port map (
      I => IDE_WAIT_IBUF_67,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN4
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_4_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN0
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_4_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_385,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN1
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_4_IN2 : X_BUF
    port map (
      I => IDE_ENABLE_379,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN2
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_4_IN3 : X_BUF
    port map (
      I => IDE_WAIT_IBUF_67,
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN3
    );
  NlwBufferBlock_DSACK_16BIT_D2_PT_4_IN4 : X_BUF
    port map (
      I => IDE_DSACK_D(2),
      O => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN4
    );
  NlwBufferBlock_DSACK_16BIT_D2_IN0 : X_BUF
    port map (
      I => DSACK_16BIT_D2_PT_0_658,
      O => NlwBufferSignal_DSACK_16BIT_D2_IN0
    );
  NlwBufferBlock_DSACK_16BIT_D2_IN1 : X_BUF
    port map (
      I => DSACK_16BIT_D2_PT_1_659,
      O => NlwBufferSignal_DSACK_16BIT_D2_IN1
    );
  NlwBufferBlock_DSACK_16BIT_D2_IN2 : X_BUF
    port map (
      I => DSACK_16BIT_D2_PT_2_661,
      O => NlwBufferSignal_DSACK_16BIT_D2_IN2
    );
  NlwBufferBlock_DSACK_16BIT_D2_IN3 : X_BUF
    port map (
      I => DSACK_16BIT_D2_PT_3_662,
      O => NlwBufferSignal_DSACK_16BIT_D2_IN3
    );
  NlwBufferBlock_DSACK_16BIT_D2_IN4 : X_BUF
    port map (
      I => DSACK_16BIT_D2_PT_4_663,
      O => NlwBufferSignal_DSACK_16BIT_D2_IN4
    );
  NlwBufferBlock_nAS_D0_REG_IN : X_BUF
    port map (
      I => nAS_D0_D_665,
      O => NlwBufferSignal_nAS_D0_REG_IN
    );
  NlwBufferBlock_nAS_D0_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_nAS_D0_REG_CLK
    );
  NlwBufferBlock_nAS_D0_D_IN0 : X_BUF
    port map (
      I => nAS_D0_D1_667,
      O => NlwBufferSignal_nAS_D0_D_IN0
    );
  NlwBufferBlock_nAS_D0_D_IN1 : X_BUF
    port map (
      I => nAS_D0_D2_668,
      O => NlwBufferSignal_nAS_D0_D_IN1
    );
  NlwBufferBlock_nAS_D0_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_nAS_D0_D2_IN0
    );
  NlwBufferBlock_nAS_D0_D2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_nAS_D0_D2_IN1
    );
  NlwBufferBlock_nAS_D0_CE_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_nAS_D0_CE_IN0
    );
  NlwBufferBlock_nAS_D0_CE_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_nAS_D0_CE_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_REG_IN : X_BUF
    port map (
      I => LDQ0_OBUF_D_671,
      O => NlwBufferSignal_LDQ0_OBUF_REG_IN
    );
  NlwBufferBlock_LDQ0_OBUF_REG_CLK : X_BUF
    port map (
      I => LDQ0_OBUF_CLKF_672,
      O => NlwBufferSignal_LDQ0_OBUF_REG_CLK
    );
  NlwBufferBlock_LDQ0_OBUF_D_IN0 : X_BUF
    port map (
      I => LDQ0_OBUF_D1_673,
      O => NlwBufferSignal_LDQ0_OBUF_D_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_D_IN1 : X_BUF
    port map (
      I => LDQ0_OBUF_D2_674,
      O => NlwBufferSignal_LDQ0_OBUF_D_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP41_EXP_675,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP41_EXP_675,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => EXP42_EXP_677,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => EXP42_EXP_677,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_2_IN1 : X_BUF
    port map (
      I => LDQ0_OBUF_UIM_670,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_2_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_3_IN0 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_3_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_3_IN1 : X_BUF
    port map (
      I => LDQ0_OBUF_UIM_670,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_3_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_4_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_4_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_4_IN2 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN2
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_4_IN3 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN3
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_4_IN4 : X_BUF
    port map (
      I => SIZ_1_IBUF_71,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN4
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_4_IN5 : X_BUF
    port map (
      I => A_0_IBUF_73,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN5
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_5_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_5_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_5_IN2 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN2
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_5_IN3 : X_BUF
    port map (
      I => SIZ_0_IBUF_69,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN3
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_5_IN4 : X_BUF
    port map (
      I => SIZ_1_IBUF_71,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN4
    );
  NlwBufferBlock_LDQ0_OBUF_D2_PT_5_IN5 : X_BUF
    port map (
      I => A_0_IBUF_73,
      O => NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN5
    );
  NlwBufferBlock_LDQ0_OBUF_D2_IN0 : X_BUF
    port map (
      I => LDQ0_OBUF_D2_PT_0_676,
      O => NlwBufferSignal_LDQ0_OBUF_D2_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_D2_IN1 : X_BUF
    port map (
      I => LDQ0_OBUF_D2_PT_1_678,
      O => NlwBufferSignal_LDQ0_OBUF_D2_IN1
    );
  NlwBufferBlock_LDQ0_OBUF_D2_IN2 : X_BUF
    port map (
      I => LDQ0_OBUF_D2_PT_2_679,
      O => NlwBufferSignal_LDQ0_OBUF_D2_IN2
    );
  NlwBufferBlock_LDQ0_OBUF_D2_IN3 : X_BUF
    port map (
      I => LDQ0_OBUF_D2_PT_3_680,
      O => NlwBufferSignal_LDQ0_OBUF_D2_IN3
    );
  NlwBufferBlock_LDQ0_OBUF_D2_IN4 : X_BUF
    port map (
      I => LDQ0_OBUF_D2_PT_4_681,
      O => NlwBufferSignal_LDQ0_OBUF_D2_IN4
    );
  NlwBufferBlock_LDQ0_OBUF_D2_IN5 : X_BUF
    port map (
      I => LDQ0_OBUF_D2_PT_5_682,
      O => NlwBufferSignal_LDQ0_OBUF_D2_IN5
    );
  NlwBufferBlock_LDQ0_OBUF_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_LDQ0_OBUF_CLKF_IN0
    );
  NlwBufferBlock_LDQ0_OBUF_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_LDQ0_OBUF_CLKF_IN1
    );
  NlwBufferBlock_LDQ1_OBUF_REG_IN : X_BUF
    port map (
      I => LDQ1_OBUF_D_685,
      O => NlwBufferSignal_LDQ1_OBUF_REG_IN
    );
  NlwBufferBlock_LDQ1_OBUF_REG_CLK : X_BUF
    port map (
      I => LDQ1_OBUF_CLKF_686,
      O => NlwBufferSignal_LDQ1_OBUF_REG_CLK
    );
  NlwBufferBlock_LDQ1_OBUF_D_IN0 : X_BUF
    port map (
      I => LDQ1_OBUF_D1_687,
      O => NlwBufferSignal_LDQ1_OBUF_D_IN0
    );
  NlwBufferBlock_LDQ1_OBUF_D_IN1 : X_BUF
    port map (
      I => LDQ1_OBUF_D2_688,
      O => NlwBufferSignal_LDQ1_OBUF_D_IN1
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP40_EXP_689,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP40_EXP_689,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => LDQ1_OBUF_UIM_684,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_2_IN0 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_2_IN0
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_2_IN1 : X_BUF
    port map (
      I => LDQ1_OBUF_UIM_684,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_2_IN1
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_3_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_3_IN0
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_3_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_3_IN1
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_3_IN2 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_3_IN2
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_3_IN3 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_3_IN3
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_4_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN0
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_4_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN1
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_4_IN2 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN2
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_4_IN3 : X_BUF
    port map (
      I => SIZ_0_IBUF_69,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN3
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_4_IN4 : X_BUF
    port map (
      I => SIZ_1_IBUF_71,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN4
    );
  NlwBufferBlock_LDQ1_OBUF_D2_PT_4_IN5 : X_BUF
    port map (
      I => A_0_IBUF_73,
      O => NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN5
    );
  NlwBufferBlock_LDQ1_OBUF_D2_IN0 : X_BUF
    port map (
      I => LDQ1_OBUF_D2_PT_0_690,
      O => NlwBufferSignal_LDQ1_OBUF_D2_IN0
    );
  NlwBufferBlock_LDQ1_OBUF_D2_IN1 : X_BUF
    port map (
      I => LDQ1_OBUF_D2_PT_1_691,
      O => NlwBufferSignal_LDQ1_OBUF_D2_IN1
    );
  NlwBufferBlock_LDQ1_OBUF_D2_IN2 : X_BUF
    port map (
      I => LDQ1_OBUF_D2_PT_2_692,
      O => NlwBufferSignal_LDQ1_OBUF_D2_IN2
    );
  NlwBufferBlock_LDQ1_OBUF_D2_IN3 : X_BUF
    port map (
      I => LDQ1_OBUF_D2_PT_3_693,
      O => NlwBufferSignal_LDQ1_OBUF_D2_IN3
    );
  NlwBufferBlock_LDQ1_OBUF_D2_IN4 : X_BUF
    port map (
      I => LDQ1_OBUF_D2_PT_4_694,
      O => NlwBufferSignal_LDQ1_OBUF_D2_IN4
    );
  NlwBufferBlock_LDQ1_OBUF_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_LDQ1_OBUF_CLKF_IN0
    );
  NlwBufferBlock_LDQ1_OBUF_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_LDQ1_OBUF_CLKF_IN1
    );
  NlwBufferBlock_UDQ0_OBUF_REG_IN : X_BUF
    port map (
      I => UDQ0_OBUF_D_697,
      O => NlwBufferSignal_UDQ0_OBUF_REG_IN
    );
  NlwBufferBlock_UDQ0_OBUF_REG_CLK : X_BUF
    port map (
      I => UDQ0_OBUF_CLKF_698,
      O => NlwBufferSignal_UDQ0_OBUF_REG_CLK
    );
  NlwBufferBlock_UDQ0_OBUF_D_IN0 : X_BUF
    port map (
      I => UDQ0_OBUF_D1_699,
      O => NlwBufferSignal_UDQ0_OBUF_D_IN0
    );
  NlwBufferBlock_UDQ0_OBUF_D_IN1 : X_BUF
    port map (
      I => UDQ0_OBUF_D2_700,
      O => NlwBufferSignal_UDQ0_OBUF_D_IN1
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP39_EXP_701,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP39_EXP_701,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => UDQ0_OBUF_UIM_696,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_2_IN0 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN0
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_2_IN1 : X_BUF
    port map (
      I => UDQ0_OBUF_UIM_696,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN1
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_3_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_3_IN0
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_3_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_3_IN1
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_3_IN2 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_3_IN2
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_3_IN3 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_3_IN3
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_3_IN4 : X_BUF
    port map (
      I => A_0_IBUF_73,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_3_IN4
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_4_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN0
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_4_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN1
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_4_IN2 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN2
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_4_IN3 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN3
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_4_IN4 : X_BUF
    port map (
      I => SIZ_0_IBUF_69,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN4
    );
  NlwBufferBlock_UDQ0_OBUF_D2_PT_4_IN5 : X_BUF
    port map (
      I => SIZ_1_IBUF_71,
      O => NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN5
    );
  NlwBufferBlock_UDQ0_OBUF_D2_IN0 : X_BUF
    port map (
      I => UDQ0_OBUF_D2_PT_0_702,
      O => NlwBufferSignal_UDQ0_OBUF_D2_IN0
    );
  NlwBufferBlock_UDQ0_OBUF_D2_IN1 : X_BUF
    port map (
      I => UDQ0_OBUF_D2_PT_1_703,
      O => NlwBufferSignal_UDQ0_OBUF_D2_IN1
    );
  NlwBufferBlock_UDQ0_OBUF_D2_IN2 : X_BUF
    port map (
      I => UDQ0_OBUF_D2_PT_2_704,
      O => NlwBufferSignal_UDQ0_OBUF_D2_IN2
    );
  NlwBufferBlock_UDQ0_OBUF_D2_IN3 : X_BUF
    port map (
      I => UDQ0_OBUF_D2_PT_3_705,
      O => NlwBufferSignal_UDQ0_OBUF_D2_IN3
    );
  NlwBufferBlock_UDQ0_OBUF_D2_IN4 : X_BUF
    port map (
      I => UDQ0_OBUF_D2_PT_4_706,
      O => NlwBufferSignal_UDQ0_OBUF_D2_IN4
    );
  NlwBufferBlock_UDQ0_OBUF_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_UDQ0_OBUF_CLKF_IN0
    );
  NlwBufferBlock_UDQ0_OBUF_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_UDQ0_OBUF_CLKF_IN1
    );
  NlwBufferBlock_UDQ1_OBUF_REG_IN : X_BUF
    port map (
      I => UDQ1_OBUF_D_709,
      O => NlwBufferSignal_UDQ1_OBUF_REG_IN
    );
  NlwBufferBlock_UDQ1_OBUF_REG_CLK : X_BUF
    port map (
      I => UDQ1_OBUF_CLKF_710,
      O => NlwBufferSignal_UDQ1_OBUF_REG_CLK
    );
  NlwBufferBlock_UDQ1_OBUF_D_IN0 : X_BUF
    port map (
      I => UDQ1_OBUF_D1_711,
      O => NlwBufferSignal_UDQ1_OBUF_D_IN0
    );
  NlwBufferBlock_UDQ1_OBUF_D_IN1 : X_BUF
    port map (
      I => UDQ1_OBUF_D2_712,
      O => NlwBufferSignal_UDQ1_OBUF_D_IN1
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_0_IN2 : X_BUF
    port map (
      I => UDQ1_OBUF_UIM_708,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_0_IN2
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_1_IN2 : X_BUF
    port map (
      I => UDQ1_OBUF_UIM_708,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_1_IN2
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_2_IN0
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_2_IN1 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_2_IN1
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_2_IN2 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_2_IN2
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_2_IN3 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_2_IN3
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_3_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_3_IN0
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_3_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_3_IN1
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_3_IN2 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_3_IN2
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_3_IN3 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_3_IN3
    );
  NlwBufferBlock_UDQ1_OBUF_D2_PT_3_IN4 : X_BUF
    port map (
      I => A_0_IBUF_73,
      O => NlwBufferSignal_UDQ1_OBUF_D2_PT_3_IN4
    );
  NlwBufferBlock_UDQ1_OBUF_D2_IN0 : X_BUF
    port map (
      I => UDQ1_OBUF_D2_PT_0_713,
      O => NlwBufferSignal_UDQ1_OBUF_D2_IN0
    );
  NlwBufferBlock_UDQ1_OBUF_D2_IN1 : X_BUF
    port map (
      I => UDQ1_OBUF_D2_PT_1_714,
      O => NlwBufferSignal_UDQ1_OBUF_D2_IN1
    );
  NlwBufferBlock_UDQ1_OBUF_D2_IN2 : X_BUF
    port map (
      I => UDQ1_OBUF_D2_PT_2_715,
      O => NlwBufferSignal_UDQ1_OBUF_D2_IN2
    );
  NlwBufferBlock_UDQ1_OBUF_D2_IN3 : X_BUF
    port map (
      I => UDQ1_OBUF_D2_PT_3_716,
      O => NlwBufferSignal_UDQ1_OBUF_D2_IN3
    );
  NlwBufferBlock_UDQ1_OBUF_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_UDQ1_OBUF_CLKF_IN0
    );
  NlwBufferBlock_UDQ1_OBUF_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_UDQ1_OBUF_CLKF_IN1
    );
  NlwBufferBlock_ARAM_0_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => ARAM_0_D_719,
      O => NlwBufferSignal_ARAM_0_tsimcreated_xor_IN0
    );
  NlwBufferBlock_ARAM_0_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => ARAM_0_Q_717,
      O => NlwBufferSignal_ARAM_0_tsimcreated_xor_IN1
    );
  NlwBufferBlock_ARAM_0_REG_IN : X_BUF
    port map (
      I => ARAM_0_tsimcreated_xor_Q_720,
      O => NlwBufferSignal_ARAM_0_REG_IN
    );
  NlwBufferBlock_ARAM_0_REG_CLK : X_BUF
    port map (
      I => ARAM_0_CLKF_721,
      O => NlwBufferSignal_ARAM_0_REG_CLK
    );
  NlwBufferBlock_ARAM_0_D_IN0 : X_BUF
    port map (
      I => ARAM_0_D1_722,
      O => NlwBufferSignal_ARAM_0_D_IN0
    );
  NlwBufferBlock_ARAM_0_D_IN1 : X_BUF
    port map (
      I => ARAM_0_D2_723,
      O => NlwBufferSignal_ARAM_0_D_IN1
    );
  NlwBufferBlock_ARAM_0_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP54_EXP_724,
      O => NlwBufferSignal_ARAM_0_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_0_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP54_EXP_724,
      O => NlwBufferSignal_ARAM_0_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_0_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_0_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_0_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_0_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_0_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_0_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_0_D2_PT_1_IN3 : X_BUF
    port map (
      I => ARAM_0_718,
      O => NlwBufferSignal_ARAM_0_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_0_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_0_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_0_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_0_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_0_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_0_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_0_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_0_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_0_D2_PT_2_IN4 : X_BUF
    port map (
      I => ARAM_0_718,
      O => NlwBufferSignal_ARAM_0_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_0_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_0_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_0_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_0_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_0_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_0_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_0_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_0_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_0_D2_PT_3_IN4 : X_BUF
    port map (
      I => ARAM_0_718,
      O => NlwBufferSignal_ARAM_0_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_0_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_0_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_0_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_0_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_0_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_0_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_0_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_0_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_0_D2_PT_4_IN4 : X_BUF
    port map (
      I => ARAM_0_718,
      O => NlwBufferSignal_ARAM_0_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_0_D2_PT_4_IN5 : X_BUF
    port map (
      I => ARAM_LOW(0),
      O => NlwBufferSignal_ARAM_0_D2_PT_4_IN5
    );
  NlwBufferBlock_ARAM_0_D2_IN0 : X_BUF
    port map (
      I => ARAM_0_D2_PT_0_725,
      O => NlwBufferSignal_ARAM_0_D2_IN0
    );
  NlwBufferBlock_ARAM_0_D2_IN1 : X_BUF
    port map (
      I => ARAM_0_D2_PT_1_726,
      O => NlwBufferSignal_ARAM_0_D2_IN1
    );
  NlwBufferBlock_ARAM_0_D2_IN2 : X_BUF
    port map (
      I => ARAM_0_D2_PT_2_727,
      O => NlwBufferSignal_ARAM_0_D2_IN2
    );
  NlwBufferBlock_ARAM_0_D2_IN3 : X_BUF
    port map (
      I => ARAM_0_D2_PT_3_728,
      O => NlwBufferSignal_ARAM_0_D2_IN3
    );
  NlwBufferBlock_ARAM_0_D2_IN4 : X_BUF
    port map (
      I => ARAM_0_D2_PT_4_730,
      O => NlwBufferSignal_ARAM_0_D2_IN4
    );
  NlwBufferBlock_ARAM_0_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_0_CLKF_IN0
    );
  NlwBufferBlock_ARAM_0_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_0_CLKF_IN1
    );
  NlwBufferBlock_ARAM_1_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => ARAM_1_D_733,
      O => NlwBufferSignal_ARAM_1_tsimcreated_xor_IN0
    );
  NlwBufferBlock_ARAM_1_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => ARAM_1_Q_731,
      O => NlwBufferSignal_ARAM_1_tsimcreated_xor_IN1
    );
  NlwBufferBlock_ARAM_1_REG_IN : X_BUF
    port map (
      I => ARAM_1_tsimcreated_xor_Q_734,
      O => NlwBufferSignal_ARAM_1_REG_IN
    );
  NlwBufferBlock_ARAM_1_REG_CLK : X_BUF
    port map (
      I => ARAM_1_CLKF_735,
      O => NlwBufferSignal_ARAM_1_REG_CLK
    );
  NlwBufferBlock_ARAM_1_D_IN0 : X_BUF
    port map (
      I => ARAM_1_D1_736,
      O => NlwBufferSignal_ARAM_1_D_IN0
    );
  NlwBufferBlock_ARAM_1_D_IN1 : X_BUF
    port map (
      I => ARAM_1_D2_737,
      O => NlwBufferSignal_ARAM_1_D_IN1
    );
  NlwBufferBlock_ARAM_1_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP56_EXP_738,
      O => NlwBufferSignal_ARAM_1_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_1_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP56_EXP_738,
      O => NlwBufferSignal_ARAM_1_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_1_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_1_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_1_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_1_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_1_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_1_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_1_D2_PT_1_IN3 : X_BUF
    port map (
      I => ARAM_1_732,
      O => NlwBufferSignal_ARAM_1_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_1_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_1_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_1_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_1_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_1_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_1_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_1_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_1_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_1_D2_PT_2_IN4 : X_BUF
    port map (
      I => ARAM_1_732,
      O => NlwBufferSignal_ARAM_1_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_1_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_1_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_1_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_1_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_1_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_1_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_1_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_1_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_1_D2_PT_3_IN4 : X_BUF
    port map (
      I => ARAM_1_732,
      O => NlwBufferSignal_ARAM_1_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_1_D2_PT_4_IN0 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_ARAM_1_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_1_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_1_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_1_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_1_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_1_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_1_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_1_D2_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_1_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_1_D2_PT_4_IN5 : X_BUF
    port map (
      I => ARAM_1_732,
      O => NlwBufferSignal_ARAM_1_D2_PT_4_IN5
    );
  NlwBufferBlock_ARAM_1_D2_IN0 : X_BUF
    port map (
      I => ARAM_1_D2_PT_0_739,
      O => NlwBufferSignal_ARAM_1_D2_IN0
    );
  NlwBufferBlock_ARAM_1_D2_IN1 : X_BUF
    port map (
      I => ARAM_1_D2_PT_1_740,
      O => NlwBufferSignal_ARAM_1_D2_IN1
    );
  NlwBufferBlock_ARAM_1_D2_IN2 : X_BUF
    port map (
      I => ARAM_1_D2_PT_2_741,
      O => NlwBufferSignal_ARAM_1_D2_IN2
    );
  NlwBufferBlock_ARAM_1_D2_IN3 : X_BUF
    port map (
      I => ARAM_1_D2_PT_3_742,
      O => NlwBufferSignal_ARAM_1_D2_IN3
    );
  NlwBufferBlock_ARAM_1_D2_IN4 : X_BUF
    port map (
      I => ARAM_1_D2_PT_4_743,
      O => NlwBufferSignal_ARAM_1_D2_IN4
    );
  NlwBufferBlock_ARAM_1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_1_CLKF_IN0
    );
  NlwBufferBlock_ARAM_1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_1_CLKF_IN1
    );
  NlwBufferBlock_ARAM_10_REG_IN : X_BUF
    port map (
      I => ARAM_10_D_748,
      O => NlwBufferSignal_ARAM_10_REG_IN
    );
  NlwBufferBlock_ARAM_10_REG_CLK : X_BUF
    port map (
      I => ARAM_10_CLKF_749,
      O => NlwBufferSignal_ARAM_10_REG_CLK
    );
  NlwBufferBlock_ARAM_10_D_IN0 : X_BUF
    port map (
      I => ARAM_10_D1_750,
      O => NlwBufferSignal_ARAM_10_D_IN0
    );
  NlwBufferBlock_ARAM_10_D_IN1 : X_BUF
    port map (
      I => ARAM_10_D2_751,
      O => NlwBufferSignal_ARAM_10_D_IN1
    );
  NlwBufferBlock_ARAM_10_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP51_EXP_752,
      O => NlwBufferSignal_ARAM_10_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_10_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP51_EXP_752,
      O => NlwBufferSignal_ARAM_10_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_10_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_10_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_10_D2_PT_1_IN1 : X_BUF
    port map (
      I => ARAM_10_745,
      O => NlwBufferSignal_ARAM_10_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_10_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_10_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_10_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_10_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_10_D2_PT_2_IN2 : X_BUF
    port map (
      I => ARAM_10_745,
      O => NlwBufferSignal_ARAM_10_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_10_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_10_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_10_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_10_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_10_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_10_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_10_D2_PT_3_IN3 : X_BUF
    port map (
      I => ARAM_10_745,
      O => NlwBufferSignal_ARAM_10_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_10_D2_IN0 : X_BUF
    port map (
      I => ARAM_10_D2_PT_0_753,
      O => NlwBufferSignal_ARAM_10_D2_IN0
    );
  NlwBufferBlock_ARAM_10_D2_IN1 : X_BUF
    port map (
      I => ARAM_10_D2_PT_1_754,
      O => NlwBufferSignal_ARAM_10_D2_IN1
    );
  NlwBufferBlock_ARAM_10_D2_IN2 : X_BUF
    port map (
      I => ARAM_10_D2_PT_2_755,
      O => NlwBufferSignal_ARAM_10_D2_IN2
    );
  NlwBufferBlock_ARAM_10_D2_IN3 : X_BUF
    port map (
      I => ARAM_10_D2_PT_3_756,
      O => NlwBufferSignal_ARAM_10_D2_IN3
    );
  NlwBufferBlock_ARAM_10_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_10_CLKF_IN0
    );
  NlwBufferBlock_ARAM_10_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_10_CLKF_IN1
    );
  NlwBufferBlock_ARAM_10_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_ARAM_10_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_ARAM_10_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_ARAM_10_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_ARAM_10_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_ARAM_10_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => ARAM_8_757,
      O => NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_ARAM_10_EXP_tsimrenamed_net_IN6 : X_BUF
    port map (
      I => A_13_IBUF_89,
      O => NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN6
    );
  NlwBufferBlock_ARAM_11_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => ARAM_11_D_762,
      O => NlwBufferSignal_ARAM_11_tsimcreated_xor_IN0
    );
  NlwBufferBlock_ARAM_11_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => ARAM_11_Q_758,
      O => NlwBufferSignal_ARAM_11_tsimcreated_xor_IN1
    );
  NlwBufferBlock_ARAM_11_REG_IN : X_BUF
    port map (
      I => ARAM_11_tsimcreated_xor_Q_763,
      O => NlwBufferSignal_ARAM_11_REG_IN
    );
  NlwBufferBlock_ARAM_11_REG_CLK : X_BUF
    port map (
      I => ARAM_11_CLKF_764,
      O => NlwBufferSignal_ARAM_11_REG_CLK
    );
  NlwBufferBlock_ARAM_11_D_IN0 : X_BUF
    port map (
      I => ARAM_11_D1_765,
      O => NlwBufferSignal_ARAM_11_D_IN0
    );
  NlwBufferBlock_ARAM_11_D_IN1 : X_BUF
    port map (
      I => ARAM_11_D2_766,
      O => NlwBufferSignal_ARAM_11_D_IN1
    );
  NlwBufferBlock_ARAM_11_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_BUF_S_EXP_767,
      O => NlwBufferSignal_ARAM_11_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_11_D2_PT_0_IN1 : X_BUF
    port map (
      I => IDE_BUF_S_EXP_767,
      O => NlwBufferSignal_ARAM_11_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_11_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_11_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_11_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_11_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_11_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_11_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_11_D2_PT_1_IN3 : X_BUF
    port map (
      I => ARAM_11_759,
      O => NlwBufferSignal_ARAM_11_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_11_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_11_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_11_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_11_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_11_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_11_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_11_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_11_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_11_D2_PT_2_IN4 : X_BUF
    port map (
      I => ARAM_11_759,
      O => NlwBufferSignal_ARAM_11_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_11_D2_IN0 : X_BUF
    port map (
      I => ARAM_11_D2_PT_0_768,
      O => NlwBufferSignal_ARAM_11_D2_IN0
    );
  NlwBufferBlock_ARAM_11_D2_IN1 : X_BUF
    port map (
      I => ARAM_11_D2_PT_1_769,
      O => NlwBufferSignal_ARAM_11_D2_IN1
    );
  NlwBufferBlock_ARAM_11_D2_IN2 : X_BUF
    port map (
      I => ARAM_11_D2_PT_2_770,
      O => NlwBufferSignal_ARAM_11_D2_IN2
    );
  NlwBufferBlock_ARAM_11_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_11_CLKF_IN0
    );
  NlwBufferBlock_ARAM_11_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_11_CLKF_IN1
    );
  NlwBufferBlock_ARAM_11_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_11_EXP_PT_0_IN0
    );
  NlwBufferBlock_ARAM_11_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_11_EXP_PT_0_IN1
    );
  NlwBufferBlock_ARAM_11_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_11_EXP_PT_0_IN2
    );
  NlwBufferBlock_ARAM_11_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_11_EXP_PT_0_IN3
    );
  NlwBufferBlock_ARAM_11_EXP_PT_0_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_11_EXP_PT_0_IN4
    );
  NlwBufferBlock_ARAM_11_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_11_EXP_PT_1_IN0
    );
  NlwBufferBlock_ARAM_11_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_11_EXP_PT_1_IN1
    );
  NlwBufferBlock_ARAM_11_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_11_EXP_PT_1_IN2
    );
  NlwBufferBlock_ARAM_11_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_11_EXP_PT_1_IN3
    );
  NlwBufferBlock_ARAM_11_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_11_EXP_PT_1_IN4
    );
  NlwBufferBlock_ARAM_11_EXP_PT_1_IN5 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_ARAM_11_EXP_PT_1_IN5
    );
  NlwBufferBlock_ARAM_11_EXP_PT_1_IN6 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_ARAM_11_EXP_PT_1_IN6
    );
  NlwBufferBlock_ARAM_11_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => ARAM_11_EXP_PT_0_771,
      O => NlwBufferSignal_ARAM_11_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_ARAM_11_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => ARAM_11_EXP_PT_1_772,
      O => NlwBufferSignal_ARAM_11_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_ARAM_12_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => ARAM_12_D_775,
      O => NlwBufferSignal_ARAM_12_tsimcreated_xor_IN0
    );
  NlwBufferBlock_ARAM_12_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => ARAM_12_Q_773,
      O => NlwBufferSignal_ARAM_12_tsimcreated_xor_IN1
    );
  NlwBufferBlock_ARAM_12_REG_IN : X_BUF
    port map (
      I => ARAM_12_tsimcreated_xor_Q_776,
      O => NlwBufferSignal_ARAM_12_REG_IN
    );
  NlwBufferBlock_ARAM_12_REG_CLK : X_BUF
    port map (
      I => ARAM_12_CLKF_777,
      O => NlwBufferSignal_ARAM_12_REG_CLK
    );
  NlwBufferBlock_ARAM_12_D_IN0 : X_BUF
    port map (
      I => ARAM_12_D1_778,
      O => NlwBufferSignal_ARAM_12_D_IN0
    );
  NlwBufferBlock_ARAM_12_D_IN1 : X_BUF
    port map (
      I => ARAM_12_D2_779,
      O => NlwBufferSignal_ARAM_12_D_IN1
    );
  NlwBufferBlock_ARAM_12_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_W_S_EXP_780,
      O => NlwBufferSignal_ARAM_12_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_12_D2_PT_0_IN1 : X_BUF
    port map (
      I => IDE_W_S_EXP_780,
      O => NlwBufferSignal_ARAM_12_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_12_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_12_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_12_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_12_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_12_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_12_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_12_D2_PT_1_IN3 : X_BUF
    port map (
      I => ARAM_12_774,
      O => NlwBufferSignal_ARAM_12_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_12_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_12_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_12_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_12_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_12_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_12_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_12_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_12_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_12_D2_PT_2_IN4 : X_BUF
    port map (
      I => ARAM_12_774,
      O => NlwBufferSignal_ARAM_12_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_12_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_12_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_12_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_12_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_12_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_12_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_12_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_12_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_12_D2_PT_3_IN4 : X_BUF
    port map (
      I => ARAM_12_774,
      O => NlwBufferSignal_ARAM_12_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_12_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_12_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_12_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_12_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_12_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_12_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_12_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_12_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_12_D2_PT_4_IN4 : X_BUF
    port map (
      I => ARAM_12_774,
      O => NlwBufferSignal_ARAM_12_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_12_D2_IN0 : X_BUF
    port map (
      I => ARAM_12_D2_PT_0_781,
      O => NlwBufferSignal_ARAM_12_D2_IN0
    );
  NlwBufferBlock_ARAM_12_D2_IN1 : X_BUF
    port map (
      I => ARAM_12_D2_PT_1_782,
      O => NlwBufferSignal_ARAM_12_D2_IN1
    );
  NlwBufferBlock_ARAM_12_D2_IN2 : X_BUF
    port map (
      I => ARAM_12_D2_PT_2_783,
      O => NlwBufferSignal_ARAM_12_D2_IN2
    );
  NlwBufferBlock_ARAM_12_D2_IN3 : X_BUF
    port map (
      I => ARAM_12_D2_PT_3_784,
      O => NlwBufferSignal_ARAM_12_D2_IN3
    );
  NlwBufferBlock_ARAM_12_D2_IN4 : X_BUF
    port map (
      I => ARAM_12_D2_PT_4_785,
      O => NlwBufferSignal_ARAM_12_D2_IN4
    );
  NlwBufferBlock_ARAM_12_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_12_CLKF_IN0
    );
  NlwBufferBlock_ARAM_12_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_12_CLKF_IN1
    );
  NlwBufferBlock_ARAM_2_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => ARAM_2_D_788,
      O => NlwBufferSignal_ARAM_2_tsimcreated_xor_IN0
    );
  NlwBufferBlock_ARAM_2_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => ARAM_2_Q_786,
      O => NlwBufferSignal_ARAM_2_tsimcreated_xor_IN1
    );
  NlwBufferBlock_ARAM_2_REG_IN : X_BUF
    port map (
      I => ARAM_2_tsimcreated_xor_Q_789,
      O => NlwBufferSignal_ARAM_2_REG_IN
    );
  NlwBufferBlock_ARAM_2_REG_CLK : X_BUF
    port map (
      I => ARAM_2_CLKF_790,
      O => NlwBufferSignal_ARAM_2_REG_CLK
    );
  NlwBufferBlock_ARAM_2_D_IN0 : X_BUF
    port map (
      I => ARAM_2_D1_791,
      O => NlwBufferSignal_ARAM_2_D_IN0
    );
  NlwBufferBlock_ARAM_2_D_IN1 : X_BUF
    port map (
      I => ARAM_2_D2_792,
      O => NlwBufferSignal_ARAM_2_D_IN1
    );
  NlwBufferBlock_ARAM_2_D2_PT_0_IN0 : X_BUF
    port map (
      I => ARAM_5_EXP_793,
      O => NlwBufferSignal_ARAM_2_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_2_D2_PT_0_IN1 : X_BUF
    port map (
      I => ARAM_5_EXP_793,
      O => NlwBufferSignal_ARAM_2_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_2_D2_PT_1_IN0 : X_BUF
    port map (
      I => ARAM_4_EXP_795,
      O => NlwBufferSignal_ARAM_2_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_2_D2_PT_1_IN1 : X_BUF
    port map (
      I => ARAM_4_EXP_795,
      O => NlwBufferSignal_ARAM_2_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_2_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_2_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_2_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_2_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_2_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_2_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_2_D2_PT_2_IN3 : X_BUF
    port map (
      I => ARAM_2_787,
      O => NlwBufferSignal_ARAM_2_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_2_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_2_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_2_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_2_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_2_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_2_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_2_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_2_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_2_D2_PT_3_IN4 : X_BUF
    port map (
      I => ARAM_2_787,
      O => NlwBufferSignal_ARAM_2_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_2_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_2_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_2_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_2_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_2_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_2_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_2_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_2_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_2_D2_PT_4_IN4 : X_BUF
    port map (
      I => ARAM_2_787,
      O => NlwBufferSignal_ARAM_2_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_2_D2_PT_5_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_2_D2_PT_5_IN0
    );
  NlwBufferBlock_ARAM_2_D2_PT_5_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_2_D2_PT_5_IN1
    );
  NlwBufferBlock_ARAM_2_D2_PT_5_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_2_D2_PT_5_IN2
    );
  NlwBufferBlock_ARAM_2_D2_PT_5_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_2_D2_PT_5_IN3
    );
  NlwBufferBlock_ARAM_2_D2_PT_5_IN4 : X_BUF
    port map (
      I => ARAM_2_787,
      O => NlwBufferSignal_ARAM_2_D2_PT_5_IN4
    );
  NlwBufferBlock_ARAM_2_D2_PT_5_IN5 : X_BUF
    port map (
      I => ARAM_LOW(2),
      O => NlwBufferSignal_ARAM_2_D2_PT_5_IN5
    );
  NlwBufferBlock_ARAM_2_D2_IN0 : X_BUF
    port map (
      I => ARAM_2_D2_PT_0_794,
      O => NlwBufferSignal_ARAM_2_D2_IN0
    );
  NlwBufferBlock_ARAM_2_D2_IN1 : X_BUF
    port map (
      I => ARAM_2_D2_PT_1_796,
      O => NlwBufferSignal_ARAM_2_D2_IN1
    );
  NlwBufferBlock_ARAM_2_D2_IN2 : X_BUF
    port map (
      I => ARAM_2_D2_PT_2_797,
      O => NlwBufferSignal_ARAM_2_D2_IN2
    );
  NlwBufferBlock_ARAM_2_D2_IN3 : X_BUF
    port map (
      I => ARAM_2_D2_PT_3_798,
      O => NlwBufferSignal_ARAM_2_D2_IN3
    );
  NlwBufferBlock_ARAM_2_D2_IN4 : X_BUF
    port map (
      I => ARAM_2_D2_PT_4_799,
      O => NlwBufferSignal_ARAM_2_D2_IN4
    );
  NlwBufferBlock_ARAM_2_D2_IN5 : X_BUF
    port map (
      I => ARAM_2_D2_PT_5_801,
      O => NlwBufferSignal_ARAM_2_D2_IN5
    );
  NlwBufferBlock_ARAM_2_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_2_CLKF_IN0
    );
  NlwBufferBlock_ARAM_2_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_2_CLKF_IN1
    );
  NlwBufferBlock_ARAM_3_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => ARAM_3_D_803,
      O => NlwBufferSignal_ARAM_3_tsimcreated_xor_IN0
    );
  NlwBufferBlock_ARAM_3_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => ARAM_3_Q_802,
      O => NlwBufferSignal_ARAM_3_tsimcreated_xor_IN1
    );
  NlwBufferBlock_ARAM_3_REG_IN : X_BUF
    port map (
      I => ARAM_3_tsimcreated_xor_Q_804,
      O => NlwBufferSignal_ARAM_3_REG_IN
    );
  NlwBufferBlock_ARAM_3_REG_CLK : X_BUF
    port map (
      I => ARAM_3_CLKF_805,
      O => NlwBufferSignal_ARAM_3_REG_CLK
    );
  NlwBufferBlock_ARAM_3_D_IN0 : X_BUF
    port map (
      I => ARAM_3_D1_806,
      O => NlwBufferSignal_ARAM_3_D_IN0
    );
  NlwBufferBlock_ARAM_3_D_IN1 : X_BUF
    port map (
      I => ARAM_3_D2_807,
      O => NlwBufferSignal_ARAM_3_D_IN1
    );
  NlwBufferBlock_ARAM_3_D2_PT_0_IN0 : X_BUF
    port map (
      I => Dout2_3_EXP_285,
      O => NlwBufferSignal_ARAM_3_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_3_D2_PT_0_IN1 : X_BUF
    port map (
      I => Dout2_3_EXP_285,
      O => NlwBufferSignal_ARAM_3_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_3_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_3_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_3_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_3_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_3_D2_PT_1_IN2 : X_BUF
    port map (
      I => ARAM_3_293,
      O => NlwBufferSignal_ARAM_3_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_3_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_3_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_3_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_3_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_3_D2_PT_2_IN1 : X_BUF
    port map (
      I => ARAM_3_293,
      O => NlwBufferSignal_ARAM_3_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_3_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_3_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_3_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_3_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_3_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_3_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_3_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_3_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_3_D2_PT_3_IN1 : X_BUF
    port map (
      I => ARAM_3_293,
      O => NlwBufferSignal_ARAM_3_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_3_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_3_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_3_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_3_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_3_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_3_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_3_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_3_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_3_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_3_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_3_D2_PT_4_IN2 : X_BUF
    port map (
      I => ARAM_3_293,
      O => NlwBufferSignal_ARAM_3_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_3_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_3_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_3_D2_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_3_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_3_D2_PT_4_IN5 : X_BUF
    port map (
      I => ARAM_LOW(3),
      O => NlwBufferSignal_ARAM_3_D2_PT_4_IN5
    );
  NlwBufferBlock_ARAM_3_D2_IN0 : X_BUF
    port map (
      I => ARAM_3_D2_PT_0_808,
      O => NlwBufferSignal_ARAM_3_D2_IN0
    );
  NlwBufferBlock_ARAM_3_D2_IN1 : X_BUF
    port map (
      I => ARAM_3_D2_PT_1_809,
      O => NlwBufferSignal_ARAM_3_D2_IN1
    );
  NlwBufferBlock_ARAM_3_D2_IN2 : X_BUF
    port map (
      I => ARAM_3_D2_PT_2_810,
      O => NlwBufferSignal_ARAM_3_D2_IN2
    );
  NlwBufferBlock_ARAM_3_D2_IN3 : X_BUF
    port map (
      I => ARAM_3_D2_PT_3_811,
      O => NlwBufferSignal_ARAM_3_D2_IN3
    );
  NlwBufferBlock_ARAM_3_D2_IN4 : X_BUF
    port map (
      I => ARAM_3_D2_PT_4_812,
      O => NlwBufferSignal_ARAM_3_D2_IN4
    );
  NlwBufferBlock_ARAM_3_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_3_CLKF_IN0
    );
  NlwBufferBlock_ARAM_3_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_3_CLKF_IN1
    );
  NlwBufferBlock_ARAM_4_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => ARAM_4_D_816,
      O => NlwBufferSignal_ARAM_4_tsimcreated_xor_IN0
    );
  NlwBufferBlock_ARAM_4_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => ARAM_4_Q_813,
      O => NlwBufferSignal_ARAM_4_tsimcreated_xor_IN1
    );
  NlwBufferBlock_ARAM_4_REG_IN : X_BUF
    port map (
      I => ARAM_4_tsimcreated_xor_Q_817,
      O => NlwBufferSignal_ARAM_4_REG_IN
    );
  NlwBufferBlock_ARAM_4_REG_CLK : X_BUF
    port map (
      I => ARAM_4_CLKF_818,
      O => NlwBufferSignal_ARAM_4_REG_CLK
    );
  NlwBufferBlock_ARAM_4_D_IN0 : X_BUF
    port map (
      I => ARAM_4_D1_819,
      O => NlwBufferSignal_ARAM_4_D_IN0
    );
  NlwBufferBlock_ARAM_4_D_IN1 : X_BUF
    port map (
      I => ARAM_4_D2_820,
      O => NlwBufferSignal_ARAM_4_D_IN1
    );
  NlwBufferBlock_ARAM_4_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP58_EXP_821,
      O => NlwBufferSignal_ARAM_4_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_4_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP58_EXP_821,
      O => NlwBufferSignal_ARAM_4_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_4_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_4_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_4_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_4_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_4_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_4_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_4_D2_PT_1_IN3 : X_BUF
    port map (
      I => ARAM_4_814,
      O => NlwBufferSignal_ARAM_4_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_4_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_4_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_4_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_4_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_4_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_4_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_4_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_4_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_4_D2_PT_2_IN4 : X_BUF
    port map (
      I => ARAM_4_814,
      O => NlwBufferSignal_ARAM_4_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_4_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_4_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_4_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_4_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_4_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_4_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_4_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_4_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_4_D2_PT_3_IN4 : X_BUF
    port map (
      I => ARAM_4_814,
      O => NlwBufferSignal_ARAM_4_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_4_D2_IN0 : X_BUF
    port map (
      I => ARAM_4_D2_PT_0_822,
      O => NlwBufferSignal_ARAM_4_D2_IN0
    );
  NlwBufferBlock_ARAM_4_D2_IN1 : X_BUF
    port map (
      I => ARAM_4_D2_PT_1_823,
      O => NlwBufferSignal_ARAM_4_D2_IN1
    );
  NlwBufferBlock_ARAM_4_D2_IN2 : X_BUF
    port map (
      I => ARAM_4_D2_PT_2_824,
      O => NlwBufferSignal_ARAM_4_D2_IN2
    );
  NlwBufferBlock_ARAM_4_D2_IN3 : X_BUF
    port map (
      I => ARAM_4_D2_PT_3_825,
      O => NlwBufferSignal_ARAM_4_D2_IN3
    );
  NlwBufferBlock_ARAM_4_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_4_CLKF_IN0
    );
  NlwBufferBlock_ARAM_4_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_4_CLKF_IN1
    );
  NlwBufferBlock_ARAM_4_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_ARAM_4_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_ARAM_4_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_ARAM_4_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_ARAM_4_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_ARAM_4_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => A_7_IBUF_77,
      O => NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_ARAM_4_EXP_tsimrenamed_net_IN6 : X_BUF
    port map (
      I => ARAM_2_787,
      O => NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN6
    );
  NlwBufferBlock_ARAM_5_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => ARAM_5_D_829,
      O => NlwBufferSignal_ARAM_5_tsimcreated_xor_IN0
    );
  NlwBufferBlock_ARAM_5_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => ARAM_5_Q_826,
      O => NlwBufferSignal_ARAM_5_tsimcreated_xor_IN1
    );
  NlwBufferBlock_ARAM_5_REG_IN : X_BUF
    port map (
      I => ARAM_5_tsimcreated_xor_Q_830,
      O => NlwBufferSignal_ARAM_5_REG_IN
    );
  NlwBufferBlock_ARAM_5_REG_CLK : X_BUF
    port map (
      I => ARAM_5_CLKF_831,
      O => NlwBufferSignal_ARAM_5_REG_CLK
    );
  NlwBufferBlock_ARAM_5_D_IN0 : X_BUF
    port map (
      I => ARAM_5_D1_832,
      O => NlwBufferSignal_ARAM_5_D_IN0
    );
  NlwBufferBlock_ARAM_5_D_IN1 : X_BUF
    port map (
      I => ARAM_5_D2_833,
      O => NlwBufferSignal_ARAM_5_D_IN1
    );
  NlwBufferBlock_ARAM_5_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP57_EXP_834,
      O => NlwBufferSignal_ARAM_5_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_5_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP57_EXP_834,
      O => NlwBufferSignal_ARAM_5_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_5_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_5_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_5_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_5_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_5_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_5_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_5_D2_PT_1_IN3 : X_BUF
    port map (
      I => ARAM_5_827,
      O => NlwBufferSignal_ARAM_5_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_5_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_5_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_5_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_5_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_5_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_5_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_5_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_5_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_5_D2_PT_2_IN4 : X_BUF
    port map (
      I => ARAM_5_827,
      O => NlwBufferSignal_ARAM_5_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_5_D2_IN0 : X_BUF
    port map (
      I => ARAM_5_D2_PT_0_835,
      O => NlwBufferSignal_ARAM_5_D2_IN0
    );
  NlwBufferBlock_ARAM_5_D2_IN1 : X_BUF
    port map (
      I => ARAM_5_D2_PT_1_836,
      O => NlwBufferSignal_ARAM_5_D2_IN1
    );
  NlwBufferBlock_ARAM_5_D2_IN2 : X_BUF
    port map (
      I => ARAM_5_D2_PT_2_837,
      O => NlwBufferSignal_ARAM_5_D2_IN2
    );
  NlwBufferBlock_ARAM_5_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_5_CLKF_IN0
    );
  NlwBufferBlock_ARAM_5_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_5_CLKF_IN1
    );
  NlwBufferBlock_ARAM_5_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_5_EXP_PT_0_IN0
    );
  NlwBufferBlock_ARAM_5_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_5_EXP_PT_0_IN1
    );
  NlwBufferBlock_ARAM_5_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_5_EXP_PT_0_IN2
    );
  NlwBufferBlock_ARAM_5_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_5_EXP_PT_0_IN3
    );
  NlwBufferBlock_ARAM_5_EXP_PT_0_IN4 : X_BUF
    port map (
      I => A_7_IBUF_77,
      O => NlwBufferSignal_ARAM_5_EXP_PT_0_IN4
    );
  NlwBufferBlock_ARAM_5_EXP_PT_0_IN5 : X_BUF
    port map (
      I => ARAM_2_787,
      O => NlwBufferSignal_ARAM_5_EXP_PT_0_IN5
    );
  NlwBufferBlock_ARAM_5_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_5_EXP_PT_1_IN0
    );
  NlwBufferBlock_ARAM_5_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_5_EXP_PT_1_IN1
    );
  NlwBufferBlock_ARAM_5_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_5_EXP_PT_1_IN2
    );
  NlwBufferBlock_ARAM_5_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_5_EXP_PT_1_IN3
    );
  NlwBufferBlock_ARAM_5_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_5_EXP_PT_1_IN4
    );
  NlwBufferBlock_ARAM_5_EXP_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_2_787,
      O => NlwBufferSignal_ARAM_5_EXP_PT_1_IN5
    );
  NlwBufferBlock_ARAM_5_EXP_PT_1_IN6 : X_BUF
    port map (
      I => ARAM_LOW(2),
      O => NlwBufferSignal_ARAM_5_EXP_PT_1_IN6
    );
  NlwBufferBlock_ARAM_5_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => ARAM_5_EXP_PT_0_838,
      O => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_ARAM_5_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => ARAM_5_EXP_PT_1_839,
      O => NlwBufferSignal_ARAM_5_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_ARAM_6_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => ARAM_6_D_842,
      O => NlwBufferSignal_ARAM_6_tsimcreated_xor_IN0
    );
  NlwBufferBlock_ARAM_6_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => ARAM_6_Q_840,
      O => NlwBufferSignal_ARAM_6_tsimcreated_xor_IN1
    );
  NlwBufferBlock_ARAM_6_REG_IN : X_BUF
    port map (
      I => ARAM_6_tsimcreated_xor_Q_843,
      O => NlwBufferSignal_ARAM_6_REG_IN
    );
  NlwBufferBlock_ARAM_6_REG_CLK : X_BUF
    port map (
      I => ARAM_6_CLKF_844,
      O => NlwBufferSignal_ARAM_6_REG_CLK
    );
  NlwBufferBlock_ARAM_6_D_IN0 : X_BUF
    port map (
      I => ARAM_6_D1_845,
      O => NlwBufferSignal_ARAM_6_D_IN0
    );
  NlwBufferBlock_ARAM_6_D_IN1 : X_BUF
    port map (
      I => ARAM_6_D2_846,
      O => NlwBufferSignal_ARAM_6_D_IN1
    );
  NlwBufferBlock_ARAM_6_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP55_EXP_847,
      O => NlwBufferSignal_ARAM_6_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_6_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP55_EXP_847,
      O => NlwBufferSignal_ARAM_6_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_6_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_6_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_6_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_6_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_6_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_6_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_6_D2_PT_1_IN3 : X_BUF
    port map (
      I => ARAM_6_841,
      O => NlwBufferSignal_ARAM_6_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_6_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_6_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_6_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_6_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_6_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_6_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_6_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_6_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_6_D2_PT_2_IN4 : X_BUF
    port map (
      I => ARAM_6_841,
      O => NlwBufferSignal_ARAM_6_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_6_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_6_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_6_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_6_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_6_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_6_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_6_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_6_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_6_D2_PT_3_IN4 : X_BUF
    port map (
      I => ARAM_6_841,
      O => NlwBufferSignal_ARAM_6_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_6_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_6_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_6_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_6_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_6_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_6_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_6_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_6_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_6_D2_PT_4_IN4 : X_BUF
    port map (
      I => ARAM_6_841,
      O => NlwBufferSignal_ARAM_6_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_6_D2_PT_4_IN5 : X_BUF
    port map (
      I => ARAM_LOW(6),
      O => NlwBufferSignal_ARAM_6_D2_PT_4_IN5
    );
  NlwBufferBlock_ARAM_6_D2_IN0 : X_BUF
    port map (
      I => ARAM_6_D2_PT_0_848,
      O => NlwBufferSignal_ARAM_6_D2_IN0
    );
  NlwBufferBlock_ARAM_6_D2_IN1 : X_BUF
    port map (
      I => ARAM_6_D2_PT_1_849,
      O => NlwBufferSignal_ARAM_6_D2_IN1
    );
  NlwBufferBlock_ARAM_6_D2_IN2 : X_BUF
    port map (
      I => ARAM_6_D2_PT_2_850,
      O => NlwBufferSignal_ARAM_6_D2_IN2
    );
  NlwBufferBlock_ARAM_6_D2_IN3 : X_BUF
    port map (
      I => ARAM_6_D2_PT_3_851,
      O => NlwBufferSignal_ARAM_6_D2_IN3
    );
  NlwBufferBlock_ARAM_6_D2_IN4 : X_BUF
    port map (
      I => ARAM_6_D2_PT_4_853,
      O => NlwBufferSignal_ARAM_6_D2_IN4
    );
  NlwBufferBlock_ARAM_6_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_6_CLKF_IN0
    );
  NlwBufferBlock_ARAM_6_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_6_CLKF_IN1
    );
  NlwBufferBlock_ARAM_7_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => ARAM_7_D_855,
      O => NlwBufferSignal_ARAM_7_tsimcreated_xor_IN0
    );
  NlwBufferBlock_ARAM_7_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => ARAM_7_Q_854,
      O => NlwBufferSignal_ARAM_7_tsimcreated_xor_IN1
    );
  NlwBufferBlock_ARAM_7_REG_IN : X_BUF
    port map (
      I => ARAM_7_tsimcreated_xor_Q_856,
      O => NlwBufferSignal_ARAM_7_REG_IN
    );
  NlwBufferBlock_ARAM_7_REG_CLK : X_BUF
    port map (
      I => ARAM_7_CLKF_857,
      O => NlwBufferSignal_ARAM_7_REG_CLK
    );
  NlwBufferBlock_ARAM_7_D_IN0 : X_BUF
    port map (
      I => ARAM_7_D1_858,
      O => NlwBufferSignal_ARAM_7_D_IN0
    );
  NlwBufferBlock_ARAM_7_D_IN1 : X_BUF
    port map (
      I => ARAM_7_D2_859,
      O => NlwBufferSignal_ARAM_7_D_IN1
    );
  NlwBufferBlock_ARAM_7_D2_PT_0_IN0 : X_BUF
    port map (
      I => NQ_3_EXP_473,
      O => NlwBufferSignal_ARAM_7_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_7_D2_PT_0_IN1 : X_BUF
    port map (
      I => NQ_3_EXP_473,
      O => NlwBufferSignal_ARAM_7_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_7_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_7_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_7_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_7_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_7_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_7_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_7_D2_PT_1_IN3 : X_BUF
    port map (
      I => ARAM_7_481,
      O => NlwBufferSignal_ARAM_7_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_7_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_7_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_7_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_7_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_7_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_7_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_7_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_7_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_7_D2_PT_2_IN4 : X_BUF
    port map (
      I => ARAM_7_481,
      O => NlwBufferSignal_ARAM_7_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_7_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_7_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_7_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_7_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_7_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_7_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_7_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_7_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_7_D2_PT_3_IN4 : X_BUF
    port map (
      I => ARAM_7_481,
      O => NlwBufferSignal_ARAM_7_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_7_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_7_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_7_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_7_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_7_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_7_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_7_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_7_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_7_D2_PT_4_IN4 : X_BUF
    port map (
      I => ARAM_7_481,
      O => NlwBufferSignal_ARAM_7_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_7_D2_PT_4_IN5 : X_BUF
    port map (
      I => ARAM_LOW(7),
      O => NlwBufferSignal_ARAM_7_D2_PT_4_IN5
    );
  NlwBufferBlock_ARAM_7_D2_IN0 : X_BUF
    port map (
      I => ARAM_7_D2_PT_0_860,
      O => NlwBufferSignal_ARAM_7_D2_IN0
    );
  NlwBufferBlock_ARAM_7_D2_IN1 : X_BUF
    port map (
      I => ARAM_7_D2_PT_1_861,
      O => NlwBufferSignal_ARAM_7_D2_IN1
    );
  NlwBufferBlock_ARAM_7_D2_IN2 : X_BUF
    port map (
      I => ARAM_7_D2_PT_2_862,
      O => NlwBufferSignal_ARAM_7_D2_IN2
    );
  NlwBufferBlock_ARAM_7_D2_IN3 : X_BUF
    port map (
      I => ARAM_7_D2_PT_3_863,
      O => NlwBufferSignal_ARAM_7_D2_IN3
    );
  NlwBufferBlock_ARAM_7_D2_IN4 : X_BUF
    port map (
      I => ARAM_7_D2_PT_4_864,
      O => NlwBufferSignal_ARAM_7_D2_IN4
    );
  NlwBufferBlock_ARAM_7_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_7_CLKF_IN0
    );
  NlwBufferBlock_ARAM_7_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_7_CLKF_IN1
    );
  NlwBufferBlock_ARAM_8_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => ARAM_8_D_866,
      O => NlwBufferSignal_ARAM_8_tsimcreated_xor_IN0
    );
  NlwBufferBlock_ARAM_8_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => ARAM_8_Q_865,
      O => NlwBufferSignal_ARAM_8_tsimcreated_xor_IN1
    );
  NlwBufferBlock_ARAM_8_REG_IN : X_BUF
    port map (
      I => ARAM_8_tsimcreated_xor_Q_867,
      O => NlwBufferSignal_ARAM_8_REG_IN
    );
  NlwBufferBlock_ARAM_8_REG_CLK : X_BUF
    port map (
      I => ARAM_8_CLKF_868,
      O => NlwBufferSignal_ARAM_8_REG_CLK
    );
  NlwBufferBlock_ARAM_8_D_IN0 : X_BUF
    port map (
      I => ARAM_8_D1_869,
      O => NlwBufferSignal_ARAM_8_D_IN0
    );
  NlwBufferBlock_ARAM_8_D_IN1 : X_BUF
    port map (
      I => ARAM_8_D2_870,
      O => NlwBufferSignal_ARAM_8_D_IN1
    );
  NlwBufferBlock_ARAM_8_D2_PT_0_IN0 : X_BUF
    port map (
      I => ARAM_10_EXP_747,
      O => NlwBufferSignal_ARAM_8_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_8_D2_PT_0_IN1 : X_BUF
    port map (
      I => ARAM_10_EXP_747,
      O => NlwBufferSignal_ARAM_8_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_8_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd4_EXP_872,
      O => NlwBufferSignal_ARAM_8_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_8_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd4_EXP_872,
      O => NlwBufferSignal_ARAM_8_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_8_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_8_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_8_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_8_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_8_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_8_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_8_D2_PT_2_IN3 : X_BUF
    port map (
      I => ARAM_8_757,
      O => NlwBufferSignal_ARAM_8_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_8_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_8_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_8_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_8_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_8_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_8_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_8_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_8_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_8_D2_PT_3_IN4 : X_BUF
    port map (
      I => ARAM_8_757,
      O => NlwBufferSignal_ARAM_8_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_8_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_8_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_8_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_8_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_8_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_8_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_8_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_8_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_8_D2_PT_4_IN4 : X_BUF
    port map (
      I => ARAM_8_757,
      O => NlwBufferSignal_ARAM_8_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_8_D2_PT_5_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_8_D2_PT_5_IN0
    );
  NlwBufferBlock_ARAM_8_D2_PT_5_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_8_D2_PT_5_IN1
    );
  NlwBufferBlock_ARAM_8_D2_PT_5_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_8_D2_PT_5_IN2
    );
  NlwBufferBlock_ARAM_8_D2_PT_5_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_8_D2_PT_5_IN3
    );
  NlwBufferBlock_ARAM_8_D2_PT_5_IN4 : X_BUF
    port map (
      I => ARAM_8_757,
      O => NlwBufferSignal_ARAM_8_D2_PT_5_IN4
    );
  NlwBufferBlock_ARAM_8_D2_PT_5_IN5 : X_BUF
    port map (
      I => ARAM_LOW(8),
      O => NlwBufferSignal_ARAM_8_D2_PT_5_IN5
    );
  NlwBufferBlock_ARAM_8_D2_IN0 : X_BUF
    port map (
      I => ARAM_8_D2_PT_0_871,
      O => NlwBufferSignal_ARAM_8_D2_IN0
    );
  NlwBufferBlock_ARAM_8_D2_IN1 : X_BUF
    port map (
      I => ARAM_8_D2_PT_1_873,
      O => NlwBufferSignal_ARAM_8_D2_IN1
    );
  NlwBufferBlock_ARAM_8_D2_IN2 : X_BUF
    port map (
      I => ARAM_8_D2_PT_2_874,
      O => NlwBufferSignal_ARAM_8_D2_IN2
    );
  NlwBufferBlock_ARAM_8_D2_IN3 : X_BUF
    port map (
      I => ARAM_8_D2_PT_3_875,
      O => NlwBufferSignal_ARAM_8_D2_IN3
    );
  NlwBufferBlock_ARAM_8_D2_IN4 : X_BUF
    port map (
      I => ARAM_8_D2_PT_4_876,
      O => NlwBufferSignal_ARAM_8_D2_IN4
    );
  NlwBufferBlock_ARAM_8_D2_IN5 : X_BUF
    port map (
      I => ARAM_8_D2_PT_5_878,
      O => NlwBufferSignal_ARAM_8_D2_IN5
    );
  NlwBufferBlock_ARAM_8_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_8_CLKF_IN0
    );
  NlwBufferBlock_ARAM_8_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_8_CLKF_IN1
    );
  NlwBufferBlock_ARAM_9_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => ARAM_9_D_880,
      O => NlwBufferSignal_ARAM_9_tsimcreated_xor_IN0
    );
  NlwBufferBlock_ARAM_9_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => ARAM_9_Q_879,
      O => NlwBufferSignal_ARAM_9_tsimcreated_xor_IN1
    );
  NlwBufferBlock_ARAM_9_REG_IN : X_BUF
    port map (
      I => ARAM_9_tsimcreated_xor_Q_881,
      O => NlwBufferSignal_ARAM_9_REG_IN
    );
  NlwBufferBlock_ARAM_9_REG_CLK : X_BUF
    port map (
      I => ARAM_9_CLKF_882,
      O => NlwBufferSignal_ARAM_9_REG_CLK
    );
  NlwBufferBlock_ARAM_9_D_IN0 : X_BUF
    port map (
      I => ARAM_9_D1_883,
      O => NlwBufferSignal_ARAM_9_D_IN0
    );
  NlwBufferBlock_ARAM_9_D_IN1 : X_BUF
    port map (
      I => ARAM_9_D2_884,
      O => NlwBufferSignal_ARAM_9_D_IN1
    );
  NlwBufferBlock_ARAM_9_D2_PT_0_IN0 : X_BUF
    port map (
      I => NQ_2_EXP_459,
      O => NlwBufferSignal_ARAM_9_D2_PT_0_IN0
    );
  NlwBufferBlock_ARAM_9_D2_PT_0_IN1 : X_BUF
    port map (
      I => NQ_2_EXP_459,
      O => NlwBufferSignal_ARAM_9_D2_PT_0_IN1
    );
  NlwBufferBlock_ARAM_9_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_9_D2_PT_1_IN0
    );
  NlwBufferBlock_ARAM_9_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_9_D2_PT_1_IN1
    );
  NlwBufferBlock_ARAM_9_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_9_D2_PT_1_IN2
    );
  NlwBufferBlock_ARAM_9_D2_PT_1_IN3 : X_BUF
    port map (
      I => ARAM_9_468,
      O => NlwBufferSignal_ARAM_9_D2_PT_1_IN3
    );
  NlwBufferBlock_ARAM_9_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_9_D2_PT_2_IN0
    );
  NlwBufferBlock_ARAM_9_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_9_D2_PT_2_IN1
    );
  NlwBufferBlock_ARAM_9_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_9_D2_PT_2_IN2
    );
  NlwBufferBlock_ARAM_9_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_9_D2_PT_2_IN3
    );
  NlwBufferBlock_ARAM_9_D2_PT_2_IN4 : X_BUF
    port map (
      I => ARAM_9_468,
      O => NlwBufferSignal_ARAM_9_D2_PT_2_IN4
    );
  NlwBufferBlock_ARAM_9_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_9_D2_PT_3_IN0
    );
  NlwBufferBlock_ARAM_9_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_9_D2_PT_3_IN1
    );
  NlwBufferBlock_ARAM_9_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_9_D2_PT_3_IN2
    );
  NlwBufferBlock_ARAM_9_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_9_D2_PT_3_IN3
    );
  NlwBufferBlock_ARAM_9_D2_PT_3_IN4 : X_BUF
    port map (
      I => ARAM_9_468,
      O => NlwBufferSignal_ARAM_9_D2_PT_3_IN4
    );
  NlwBufferBlock_ARAM_9_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ARAM_9_D2_PT_4_IN0
    );
  NlwBufferBlock_ARAM_9_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_ARAM_9_D2_PT_4_IN1
    );
  NlwBufferBlock_ARAM_9_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_ARAM_9_D2_PT_4_IN2
    );
  NlwBufferBlock_ARAM_9_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ARAM_9_D2_PT_4_IN3
    );
  NlwBufferBlock_ARAM_9_D2_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_ARAM_9_D2_PT_4_IN4
    );
  NlwBufferBlock_ARAM_9_D2_PT_4_IN5 : X_BUF
    port map (
      I => ARAM_9_468,
      O => NlwBufferSignal_ARAM_9_D2_PT_4_IN5
    );
  NlwBufferBlock_ARAM_9_D2_IN0 : X_BUF
    port map (
      I => ARAM_9_D2_PT_0_885,
      O => NlwBufferSignal_ARAM_9_D2_IN0
    );
  NlwBufferBlock_ARAM_9_D2_IN1 : X_BUF
    port map (
      I => ARAM_9_D2_PT_1_886,
      O => NlwBufferSignal_ARAM_9_D2_IN1
    );
  NlwBufferBlock_ARAM_9_D2_IN2 : X_BUF
    port map (
      I => ARAM_9_D2_PT_2_887,
      O => NlwBufferSignal_ARAM_9_D2_IN2
    );
  NlwBufferBlock_ARAM_9_D2_IN3 : X_BUF
    port map (
      I => ARAM_9_D2_PT_3_888,
      O => NlwBufferSignal_ARAM_9_D2_IN3
    );
  NlwBufferBlock_ARAM_9_D2_IN4 : X_BUF
    port map (
      I => ARAM_9_D2_PT_4_889,
      O => NlwBufferSignal_ARAM_9_D2_IN4
    );
  NlwBufferBlock_ARAM_9_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_9_CLKF_IN0
    );
  NlwBufferBlock_ARAM_9_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_9_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd3_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd3_D_891,
      O => NlwBufferSignal_CQ_FSM_FFd3_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd3_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd3_CLKF_892,
      O => NlwBufferSignal_CQ_FSM_FFd3_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd3_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd3_D1_893,
      O => NlwBufferSignal_CQ_FSM_FFd3_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd3_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_D2_894,
      O => NlwBufferSignal_CQ_FSM_FFd3_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_0_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_1_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_PT_2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_PT_3_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_3_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_3_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_3_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_3_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd3_D2_PT_0_895,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_D2_PT_1_896,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_D2_PT_2_897,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd3_D2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd3_D2_PT_3_898,
      O => NlwBufferSignal_CQ_FSM_FFd3_D2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd3_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CQ_FSM_FFd3_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd3_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CQ_FSM_FFd3_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd4_D_901,
      O => NlwBufferSignal_CQ_FSM_FFd4_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd4_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd4_CLKF_902,
      O => NlwBufferSignal_CQ_FSM_FFd4_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd4_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd4_D1_903,
      O => NlwBufferSignal_CQ_FSM_FFd4_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd4_D2_904,
      O => NlwBufferSignal_CQ_FSM_FFd4_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP50_EXP_905,
      O => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP50_EXP_905,
      O => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_1_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd4_D2_PT_2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd4_D2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd4_D2_PT_0_906,
      O => NlwBufferSignal_CQ_FSM_FFd4_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd4_D2_PT_1_907,
      O => NlwBufferSignal_CQ_FSM_FFd4_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_D2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_D2_PT_2_908,
      O => NlwBufferSignal_CQ_FSM_FFd4_D2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd4_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CQ_FSM_FFd4_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CQ_FSM_FFd4_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_0_IN4 : X_BUF
    port map (
      I => ARAM_8_757,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_0_IN5 : X_BUF
    port map (
      I => A_13_IBUF_89,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN5
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_8_757,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN5
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_PT_1_IN6 : X_BUF
    port map (
      I => ARAM_LOW(8),
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN6
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd4_EXP_PT_0_909,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd4_EXP_PT_1_910,
      O => NlwBufferSignal_CQ_FSM_FFd4_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd5_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd5_D_912,
      O => NlwBufferSignal_CQ_FSM_FFd5_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd5_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd5_CLKF_913,
      O => NlwBufferSignal_CQ_FSM_FFd5_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd5_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_D1_914,
      O => NlwBufferSignal_CQ_FSM_FFd5_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd5_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_D2_915,
      O => NlwBufferSignal_CQ_FSM_FFd5_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_0_IN0 : X_BUF
    port map (
      I => EXP43_EXP_916,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_0_IN1 : X_BUF
    port map (
      I => EXP43_EXP_916,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_1_IN0 : X_BUF
    port map (
      I => EXP44_EXP_918,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_1_IN1 : X_BUF
    port map (
      I => EXP44_EXP_918,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_2_IN4 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_2_IN5 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN5
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_3_IN1 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_3_IN5 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN5
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_3_IN6 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN6
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_3_IN7 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_3_IN7
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_4_IN1 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_4_IN5 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN5
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_4_IN6 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN6
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_4_IN7 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_4_IN7
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_5_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_5_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_5_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_5_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_5_IN4 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_5_IN5 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN5
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_5_IN6 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN6
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_PT_5_IN7 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN7
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_D2_PT_0_917,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_D2_PT_1_919,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_D2_PT_2_920,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd5_D2_PT_3_921,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd5_D2_PT_4_922,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd5_D2_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd5_D2_PT_5_923,
      O => NlwBufferSignal_CQ_FSM_FFd5_D2_IN5
    );
  NlwBufferBlock_CQ_FSM_FFd5_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CQ_FSM_FFd5_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd5_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CQ_FSM_FFd5_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd2_tsimcreated_xor_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd2_D_925,
      O => NlwBufferSignal_CQ_FSM_FFd2_tsimcreated_xor_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd2_tsimcreated_xor_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd2_Q,
      O => NlwBufferSignal_CQ_FSM_FFd2_tsimcreated_xor_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd2_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd2_tsimcreated_xor_Q_926,
      O => NlwBufferSignal_CQ_FSM_FFd2_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd2_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd2_CLKF_927,
      O => NlwBufferSignal_CQ_FSM_FFd2_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd2_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd2_D1_928,
      O => NlwBufferSignal_CQ_FSM_FFd2_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd2_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd2_D2_929,
      O => NlwBufferSignal_CQ_FSM_FFd2_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_1_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_2_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_PT_3_IN5 : X_BUF
    port map (
      I => REFRESH_619,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN5
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd2_D2_PT_0_930,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd2_D2_PT_1_931,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd2_D2_PT_2_932,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd2_D2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_D2_PT_3_933,
      O => NlwBufferSignal_CQ_FSM_FFd2_D2_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd2_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CQ_FSM_FFd2_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd2_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CQ_FSM_FFd2_CLKF_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd1_REG_IN : X_BUF
    port map (
      I => CQ_FSM_FFd1_D_935,
      O => NlwBufferSignal_CQ_FSM_FFd1_REG_IN
    );
  NlwBufferBlock_CQ_FSM_FFd1_REG_CLK : X_BUF
    port map (
      I => CQ_FSM_FFd1_CLKF_936,
      O => NlwBufferSignal_CQ_FSM_FFd1_REG_CLK
    );
  NlwBufferBlock_CQ_FSM_FFd1_D_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd1_D1_937,
      O => NlwBufferSignal_CQ_FSM_FFd1_D_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd1_D_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_D2_938,
      O => NlwBufferSignal_CQ_FSM_FFd1_D_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd1_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_0_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd1_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_0_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd1_D2_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_0_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd1_D2_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_1_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd1_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_1_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd1_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_1_IN2
    );
  NlwBufferBlock_CQ_FSM_FFd1_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_1_IN3
    );
  NlwBufferBlock_CQ_FSM_FFd1_D2_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_1_IN4
    );
  NlwBufferBlock_CQ_FSM_FFd1_D2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd1_D2_PT_0_939,
      O => NlwBufferSignal_CQ_FSM_FFd1_D2_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd1_D2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_D2_PT_1_940,
      O => NlwBufferSignal_CQ_FSM_FFd1_D2_IN1
    );
  NlwBufferBlock_CQ_FSM_FFd1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CQ_FSM_FFd1_CLKF_IN0
    );
  NlwBufferBlock_CQ_FSM_FFd1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CQ_FSM_FFd1_CLKF_IN1
    );
  NlwBufferBlock_ADR_AC_HIT_REG_IN : X_BUF
    port map (
      I => ADR_AC_HIT_D_942,
      O => NlwBufferSignal_ADR_AC_HIT_REG_IN
    );
  NlwBufferBlock_ADR_AC_HIT_REG_CLK : X_BUF
    port map (
      I => ADR_AC_HIT_CLKF_943,
      O => NlwBufferSignal_ADR_AC_HIT_REG_CLK
    );
  NlwBufferBlock_ADR_AC_HIT_D_IN0 : X_BUF
    port map (
      I => ADR_AC_HIT_D1_944,
      O => NlwBufferSignal_ADR_AC_HIT_D_IN0
    );
  NlwBufferBlock_ADR_AC_HIT_D_IN1 : X_BUF
    port map (
      I => ADR_AC_HIT_D2_945,
      O => NlwBufferSignal_ADR_AC_HIT_D_IN1
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN0 : X_BUF
    port map (
      I => A_30_IBUF_1,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN0
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN1 : X_BUF
    port map (
      I => A_29_IBUF_3,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN1
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN2 : X_BUF
    port map (
      I => A_28_IBUF_5,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN2
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN3 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN3
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN4 : X_BUF
    port map (
      I => A_26_IBUF_9,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN4
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN5 : X_BUF
    port map (
      I => A_25_IBUF_11,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN5
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN6 : X_BUF
    port map (
      I => A_24_IBUF_13,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN6
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN7 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN7
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN8 : X_BUF
    port map (
      I => A_23_IBUF_41,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN8
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN9 : X_BUF
    port map (
      I => A_22_IBUF_43,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN9
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN10 : X_BUF
    port map (
      I => A_21_IBUF_45,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN10
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN11 : X_BUF
    port map (
      I => AUTO_CONFIG_DONE_312,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN11
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN12 : X_BUF
    port map (
      I => A_19_IBUF_57,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN12
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN13 : X_BUF
    port map (
      I => A_18_IBUF_59,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN13
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN14 : X_BUF
    port map (
      I => A_17_IBUF_61,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN14
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN15 : X_BUF
    port map (
      I => A_16_IBUF_63,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN15
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN16 : X_BUF
    port map (
      I => A_31_IBUF_93,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN16
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN17 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN17
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN18 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN18
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN19 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN19
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN20 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN20
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN21 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN21
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN22 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN22
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN23 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN23
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN24 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN24
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN25 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN25
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN26 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN26
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN27 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN27
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN28 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN28
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN29 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN29
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN30 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN30
    );
  NlwBufferBlock_ADR_AC_HIT_D2_IN31 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ADR_AC_HIT_D2_IN31
    );
  NlwBufferBlock_ADR_AC_HIT_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ADR_AC_HIT_CLKF_IN0
    );
  NlwBufferBlock_ADR_AC_HIT_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ADR_AC_HIT_CLKF_IN1
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_REG_IN : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_D_947,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_REG_IN
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_REG_CLK : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_CLKF_948,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_REG_CLK
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D_IN0 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_D1_949,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D_IN0
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_D2_950,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D_IN1
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D2_PT_0_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN0
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D2_PT_0_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN1
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D2_PT_1_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN0
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D2_PT_1_IN1 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN1
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D2_IN0 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_D2_PT_0_951,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_IN0
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_D2_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_D2_PT_1_952,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_IN1
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_CLKF_IN0
    );
  NlwBufferBlock_TRANSFER_IN_PROGRES_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_TRANSFER_IN_PROGRES_CLKF_IN1
    );
  NlwBufferBlock_TRANSFER_REG_IN : X_BUF
    port map (
      I => TRANSFER_D_954,
      O => NlwBufferSignal_TRANSFER_REG_IN
    );
  NlwBufferBlock_TRANSFER_REG_CLK : X_BUF
    port map (
      I => TRANSFER_CLKF_955,
      O => NlwBufferSignal_TRANSFER_REG_CLK
    );
  NlwBufferBlock_TRANSFER_D_IN0 : X_BUF
    port map (
      I => TRANSFER_D1_957,
      O => NlwBufferSignal_TRANSFER_D_IN0
    );
  NlwBufferBlock_TRANSFER_D_IN1 : X_BUF
    port map (
      I => TRANSFER_D2_958,
      O => NlwBufferSignal_TRANSFER_D_IN1
    );
  NlwBufferBlock_TRANSFER_CLKF_IN0 : X_BUF
    port map (
      I => Q_OpTx_INV_117_INT_UIM_959,
      O => NlwBufferSignal_TRANSFER_CLKF_IN0
    );
  NlwBufferBlock_TRANSFER_CLKF_IN1 : X_BUF
    port map (
      I => Q_OpTx_INV_117_INT_UIM_959,
      O => NlwBufferSignal_TRANSFER_CLKF_IN1
    );
  NlwBufferBlock_TRANSFER_RSTF_IN0 : X_BUF
    port map (
      I => TRANSFER_TRANSFER_RSTF_UIM_960,
      O => NlwBufferSignal_TRANSFER_RSTF_IN0
    );
  NlwBufferBlock_TRANSFER_RSTF_IN1 : X_BUF
    port map (
      I => TRANSFER_TRANSFER_RSTF_UIM_960,
      O => NlwBufferSignal_TRANSFER_RSTF_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_REG_IN : X_BUF
    port map (
      I => ADR_IDE_HIT_D_962,
      O => NlwBufferSignal_ADR_IDE_HIT_REG_IN
    );
  NlwBufferBlock_ADR_IDE_HIT_REG_CLK : X_BUF
    port map (
      I => ADR_IDE_HIT_CLKF_963,
      O => NlwBufferSignal_ADR_IDE_HIT_REG_CLK
    );
  NlwBufferBlock_ADR_IDE_HIT_D_IN0 : X_BUF
    port map (
      I => ADR_IDE_HIT_D1_964,
      O => NlwBufferSignal_ADR_IDE_HIT_D_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_D2_965,
      O => NlwBufferSignal_ADR_IDE_HIT_D_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_0_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_0_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_0_IN1 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_0_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_1_IN0 : X_BUF
    port map (
      I => A_25_IBUF_11,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_1_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_1_IN1 : X_BUF
    port map (
      I => A_25_IBUF_11,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_1_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_2_IN0 : X_BUF
    port map (
      I => A_24_IBUF_13,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_2_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_2_IN1 : X_BUF
    port map (
      I => A_24_IBUF_13,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_2_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_3_IN0 : X_BUF
    port map (
      I => SHUT_UP_644,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_3_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_3_IN1 : X_BUF
    port map (
      I => SHUT_UP_644,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_3_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_4_IN0 : X_BUF
    port map (
      I => EXP24_EXP_970,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_4_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_4_IN1 : X_BUF
    port map (
      I => EXP24_EXP_970,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_4_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_5_IN0 : X_BUF
    port map (
      I => EXP25_EXP_972,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_5_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_PT_5_IN1 : X_BUF
    port map (
      I => EXP25_EXP_972,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_PT_5_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_IN0 : X_BUF
    port map (
      I => ADR_IDE_HIT_D2_PT_0_966,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_D2_PT_1_967,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_D2_PT_2_968,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_IN2
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_IN3 : X_BUF
    port map (
      I => ADR_IDE_HIT_D2_PT_3_969,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_IN3
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_IN4 : X_BUF
    port map (
      I => ADR_IDE_HIT_D2_PT_4_971,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_IN4
    );
  NlwBufferBlock_ADR_IDE_HIT_D2_IN5 : X_BUF
    port map (
      I => ADR_IDE_HIT_D2_PT_5_973,
      O => NlwBufferSignal_ADR_IDE_HIT_D2_IN5
    );
  NlwBufferBlock_ADR_IDE_HIT_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ADR_IDE_HIT_CLKF_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ADR_IDE_HIT_CLKF_IN1
    );
  NlwBufferBlock_CLK_PE_3_REG_IN : X_BUF
    port map (
      I => CLK_PE_3_D_975,
      O => NlwBufferSignal_CLK_PE_3_REG_IN
    );
  NlwBufferBlock_CLK_PE_3_REG_CLK : X_BUF
    port map (
      I => CLK_PE_3_CLKF_976,
      O => NlwBufferSignal_CLK_PE_3_REG_CLK
    );
  NlwBufferBlock_CLK_PE_3_D_IN0 : X_BUF
    port map (
      I => CLK_PE_3_D1_977,
      O => NlwBufferSignal_CLK_PE_3_D_IN0
    );
  NlwBufferBlock_CLK_PE_3_D_IN1 : X_BUF
    port map (
      I => CLK_PE_3_D2_978,
      O => NlwBufferSignal_CLK_PE_3_D_IN1
    );
  NlwBufferBlock_CLK_PE_3_D2_IN0 : X_BUF
    port map (
      I => CLK_PE(2),
      O => NlwBufferSignal_CLK_PE_3_D2_IN0
    );
  NlwBufferBlock_CLK_PE_3_D2_IN1 : X_BUF
    port map (
      I => CLK_PE(2),
      O => NlwBufferSignal_CLK_PE_3_D2_IN1
    );
  NlwBufferBlock_CLK_PE_3_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CLK_PE_3_CLKF_IN0
    );
  NlwBufferBlock_CLK_PE_3_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CLK_PE_3_CLKF_IN1
    );
  NlwBufferBlock_nAS_PLL_C_N_REG_IN : X_BUF
    port map (
      I => nAS_PLL_C_N_D_981,
      O => NlwBufferSignal_nAS_PLL_C_N_REG_IN
    );
  NlwBufferBlock_nAS_PLL_C_N_REG_CLK : X_BUF
    port map (
      I => nAS_PLL_C_N_CLKF_982,
      O => NlwBufferSignal_nAS_PLL_C_N_REG_CLK
    );
  NlwBufferBlock_nAS_PLL_C_N_D_IN0 : X_BUF
    port map (
      I => nAS_PLL_C_N_D1_983,
      O => NlwBufferSignal_nAS_PLL_C_N_D_IN0
    );
  NlwBufferBlock_nAS_PLL_C_N_D_IN1 : X_BUF
    port map (
      I => nAS_PLL_C_N_D2_984,
      O => NlwBufferSignal_nAS_PLL_C_N_D_IN1
    );
  NlwBufferBlock_nAS_PLL_C_N_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_nAS_PLL_C_N_D2_IN0
    );
  NlwBufferBlock_nAS_PLL_C_N_D2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_nAS_PLL_C_N_D2_IN1
    );
  NlwBufferBlock_nAS_PLL_C_N_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_nAS_PLL_C_N_CLKF_IN0
    );
  NlwBufferBlock_nAS_PLL_C_N_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_nAS_PLL_C_N_CLKF_IN1
    );
  NlwBufferBlock_IDE_CYCLE_REG_IN : X_BUF
    port map (
      I => IDE_CYCLE_D_986,
      O => NlwBufferSignal_IDE_CYCLE_REG_IN
    );
  NlwBufferBlock_IDE_CYCLE_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_CYCLE_REG_CLK
    );
  NlwBufferBlock_IDE_CYCLE_D_IN0 : X_BUF
    port map (
      I => IDE_CYCLE_D1_987,
      O => NlwBufferSignal_IDE_CYCLE_D_IN0
    );
  NlwBufferBlock_IDE_CYCLE_D_IN1 : X_BUF
    port map (
      I => IDE_CYCLE_D2_988,
      O => NlwBufferSignal_IDE_CYCLE_D_IN1
    );
  NlwBufferBlock_IDE_CYCLE_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_CYCLE_D2_IN0
    );
  NlwBufferBlock_IDE_CYCLE_D2_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_385,
      O => NlwBufferSignal_IDE_CYCLE_D2_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_2_REG_IN : X_BUF
    port map (
      I => IDE_DSACK_D_2_D_990,
      O => NlwBufferSignal_IDE_DSACK_D_2_REG_IN
    );
  NlwBufferBlock_IDE_DSACK_D_2_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_DSACK_D_2_REG_CLK
    );
  NlwBufferBlock_IDE_DSACK_D_2_D_IN0 : X_BUF
    port map (
      I => IDE_DSACK_D_2_D1_991,
      O => NlwBufferSignal_IDE_DSACK_D_2_D_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_2_D_IN1 : X_BUF
    port map (
      I => IDE_DSACK_D_2_D2_992,
      O => NlwBufferSignal_IDE_DSACK_D_2_D_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_2_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_DSACK_D_2_D2_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_2_D2_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_385,
      O => NlwBufferSignal_IDE_DSACK_D_2_D2_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_2_D2_IN2 : X_BUF
    port map (
      I => IDE_DSACK_D(1),
      O => NlwBufferSignal_IDE_DSACK_D_2_D2_IN2
    );
  NlwBufferBlock_ARAM_LOW_0_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_0_D_996,
      O => NlwBufferSignal_ARAM_LOW_0_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_0_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_0_CLKF_997,
      O => NlwBufferSignal_ARAM_LOW_0_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_0_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_0_D1_998,
      O => NlwBufferSignal_ARAM_LOW_0_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_0_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_0_D2_999,
      O => NlwBufferSignal_ARAM_LOW_0_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_0_D2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_ARAM_LOW_0_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_0_D2_IN1 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_ARAM_LOW_0_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_0_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_0_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_0_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_0_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => A_25_IBUF_11,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => A_24_IBUF_13,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => A_23_IBUF_41,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN6 : X_BUF
    port map (
      I => A_22_IBUF_43,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN6
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN7 : X_BUF
    port map (
      I => A_21_IBUF_45,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN7
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN8 : X_BUF
    port map (
      I => RANGER_ACCESS_269,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN8
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN9 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN9
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN10
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN11
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN12
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN13
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN14
    );
  NlwBufferBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN15
    );
  NlwBufferBlock_ARAM_LOW_1_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_1_D_1002,
      O => NlwBufferSignal_ARAM_LOW_1_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_1_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_1_CLKF_1003,
      O => NlwBufferSignal_ARAM_LOW_1_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_1_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_1_D1_1004,
      O => NlwBufferSignal_ARAM_LOW_1_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_1_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_1_D2_1005,
      O => NlwBufferSignal_ARAM_LOW_1_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_1_D2_IN0 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_ARAM_LOW_1_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_1_D2_IN1 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_ARAM_LOW_1_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_1_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_1_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_2_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_2_D_1007,
      O => NlwBufferSignal_ARAM_LOW_2_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_2_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_2_CLKF_1008,
      O => NlwBufferSignal_ARAM_LOW_2_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_2_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_2_D1_1009,
      O => NlwBufferSignal_ARAM_LOW_2_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_2_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_2_D2_1010,
      O => NlwBufferSignal_ARAM_LOW_2_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_2_D2_IN0 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_ARAM_LOW_2_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_2_D2_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_ARAM_LOW_2_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_2_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_2_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_2_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_2_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_3_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_3_D_1012,
      O => NlwBufferSignal_ARAM_LOW_3_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_3_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_3_CLKF_1013,
      O => NlwBufferSignal_ARAM_LOW_3_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_3_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_3_D1_1014,
      O => NlwBufferSignal_ARAM_LOW_3_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_3_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_3_D2_1015,
      O => NlwBufferSignal_ARAM_LOW_3_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_3_D2_IN0 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_ARAM_LOW_3_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_3_D2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_ARAM_LOW_3_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_3_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_3_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_3_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_3_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_4_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_4_D_1018,
      O => NlwBufferSignal_ARAM_LOW_4_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_4_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_4_CLKF_1019,
      O => NlwBufferSignal_ARAM_LOW_4_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_4_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_4_D1_1020,
      O => NlwBufferSignal_ARAM_LOW_4_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_4_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_4_D2_1021,
      O => NlwBufferSignal_ARAM_LOW_4_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_4_D2_IN0 : X_BUF
    port map (
      I => A_21_IBUF_45,
      O => NlwBufferSignal_ARAM_LOW_4_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_4_D2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_ARAM_LOW_4_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_4_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_4_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_4_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_4_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_5_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_5_D_1024,
      O => NlwBufferSignal_ARAM_LOW_5_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_5_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_5_CLKF_1025,
      O => NlwBufferSignal_ARAM_LOW_5_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_5_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_5_D1_1026,
      O => NlwBufferSignal_ARAM_LOW_5_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_5_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_5_D2_1027,
      O => NlwBufferSignal_ARAM_LOW_5_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_5_D2_IN0 : X_BUF
    port map (
      I => A_22_IBUF_43,
      O => NlwBufferSignal_ARAM_LOW_5_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_5_D2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_ARAM_LOW_5_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_5_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_5_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_5_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_5_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_6_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_6_D_1029,
      O => NlwBufferSignal_ARAM_LOW_6_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_6_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_6_CLKF_1030,
      O => NlwBufferSignal_ARAM_LOW_6_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_6_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_6_D1_1031,
      O => NlwBufferSignal_ARAM_LOW_6_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_6_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_6_D2_1032,
      O => NlwBufferSignal_ARAM_LOW_6_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_6_D2_IN0 : X_BUF
    port map (
      I => A_23_IBUF_41,
      O => NlwBufferSignal_ARAM_LOW_6_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_6_D2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_ARAM_LOW_6_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_6_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_6_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_6_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_6_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_7_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_7_D_1034,
      O => NlwBufferSignal_ARAM_LOW_7_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_7_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_7_CLKF_1035,
      O => NlwBufferSignal_ARAM_LOW_7_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_7_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_7_D1_1036,
      O => NlwBufferSignal_ARAM_LOW_7_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_7_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_7_D2_1037,
      O => NlwBufferSignal_ARAM_LOW_7_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_7_D2_IN0 : X_BUF
    port map (
      I => A_24_IBUF_13,
      O => NlwBufferSignal_ARAM_LOW_7_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_7_D2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_ARAM_LOW_7_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_7_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_7_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_7_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_7_CLKF_IN1
    );
  NlwBufferBlock_ARAM_LOW_8_REG_IN : X_BUF
    port map (
      I => ARAM_LOW_8_D_1039,
      O => NlwBufferSignal_ARAM_LOW_8_REG_IN
    );
  NlwBufferBlock_ARAM_LOW_8_REG_CLK : X_BUF
    port map (
      I => ARAM_LOW_8_CLKF_1040,
      O => NlwBufferSignal_ARAM_LOW_8_REG_CLK
    );
  NlwBufferBlock_ARAM_LOW_8_D_IN0 : X_BUF
    port map (
      I => ARAM_LOW_8_D1_1041,
      O => NlwBufferSignal_ARAM_LOW_8_D_IN0
    );
  NlwBufferBlock_ARAM_LOW_8_D_IN1 : X_BUF
    port map (
      I => ARAM_LOW_8_D2_1042,
      O => NlwBufferSignal_ARAM_LOW_8_D_IN1
    );
  NlwBufferBlock_ARAM_LOW_8_D2_IN0 : X_BUF
    port map (
      I => A_25_IBUF_11,
      O => NlwBufferSignal_ARAM_LOW_8_D2_IN0
    );
  NlwBufferBlock_ARAM_LOW_8_D2_IN1 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_ARAM_LOW_8_D2_IN1
    );
  NlwBufferBlock_ARAM_LOW_8_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_8_CLKF_IN0
    );
  NlwBufferBlock_ARAM_LOW_8_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ARAM_LOW_8_CLKF_IN1
    );
  NlwBufferBlock_CLK_D_REG_IN : X_BUF
    port map (
      I => CLK_D_D_1045,
      O => NlwBufferSignal_CLK_D_REG_IN
    );
  NlwBufferBlock_CLK_D_REG_CLK : X_BUF
    port map (
      I => CLK_D_CLKF_1046,
      O => NlwBufferSignal_CLK_D_REG_CLK
    );
  NlwBufferBlock_CLK_D_D_IN0 : X_BUF
    port map (
      I => CLK_D_D1_1047,
      O => NlwBufferSignal_CLK_D_D_IN0
    );
  NlwBufferBlock_CLK_D_D_IN1 : X_BUF
    port map (
      I => CLK_D_D2_1048,
      O => NlwBufferSignal_CLK_D_D_IN1
    );
  NlwBufferBlock_CLK_D_D2_IN0 : X_BUF
    port map (
      I => CLK_IBUF_17,
      O => NlwBufferSignal_CLK_D_D2_IN0
    );
  NlwBufferBlock_CLK_D_D2_IN1 : X_BUF
    port map (
      I => CLK_IBUF_17,
      O => NlwBufferSignal_CLK_D_D2_IN1
    );
  NlwBufferBlock_CLK_D_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CLK_D_CLKF_IN0
    );
  NlwBufferBlock_CLK_D_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CLK_D_CLKF_IN1
    );
  NlwBufferBlock_CLK_PE_0_REG_IN : X_BUF
    port map (
      I => CLK_PE_0_D_1051,
      O => NlwBufferSignal_CLK_PE_0_REG_IN
    );
  NlwBufferBlock_CLK_PE_0_REG_CLK : X_BUF
    port map (
      I => CLK_PE_0_CLKF_1052,
      O => NlwBufferSignal_CLK_PE_0_REG_CLK
    );
  NlwBufferBlock_CLK_PE_0_D_IN0 : X_BUF
    port map (
      I => CLK_PE_0_D1_1053,
      O => NlwBufferSignal_CLK_PE_0_D_IN0
    );
  NlwBufferBlock_CLK_PE_0_D_IN1 : X_BUF
    port map (
      I => CLK_PE_0_D2_1054,
      O => NlwBufferSignal_CLK_PE_0_D_IN1
    );
  NlwBufferBlock_CLK_PE_0_D2_IN0 : X_BUF
    port map (
      I => CLK_IBUF_17,
      O => NlwBufferSignal_CLK_PE_0_D2_IN0
    );
  NlwBufferBlock_CLK_PE_0_D2_IN1 : X_BUF
    port map (
      I => CLK_D_1044,
      O => NlwBufferSignal_CLK_PE_0_D2_IN1
    );
  NlwBufferBlock_CLK_PE_0_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CLK_PE_0_CLKF_IN0
    );
  NlwBufferBlock_CLK_PE_0_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CLK_PE_0_CLKF_IN1
    );
  NlwBufferBlock_CLK_PE_1_REG_IN : X_BUF
    port map (
      I => CLK_PE_1_D_1057,
      O => NlwBufferSignal_CLK_PE_1_REG_IN
    );
  NlwBufferBlock_CLK_PE_1_REG_CLK : X_BUF
    port map (
      I => CLK_PE_1_CLKF_1058,
      O => NlwBufferSignal_CLK_PE_1_REG_CLK
    );
  NlwBufferBlock_CLK_PE_1_D_IN0 : X_BUF
    port map (
      I => CLK_PE_1_D1_1059,
      O => NlwBufferSignal_CLK_PE_1_D_IN0
    );
  NlwBufferBlock_CLK_PE_1_D_IN1 : X_BUF
    port map (
      I => CLK_PE_1_D2_1060,
      O => NlwBufferSignal_CLK_PE_1_D_IN1
    );
  NlwBufferBlock_CLK_PE_1_D2_IN0 : X_BUF
    port map (
      I => CLK_PE(0),
      O => NlwBufferSignal_CLK_PE_1_D2_IN0
    );
  NlwBufferBlock_CLK_PE_1_D2_IN1 : X_BUF
    port map (
      I => CLK_PE(0),
      O => NlwBufferSignal_CLK_PE_1_D2_IN1
    );
  NlwBufferBlock_CLK_PE_1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CLK_PE_1_CLKF_IN0
    );
  NlwBufferBlock_CLK_PE_1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CLK_PE_1_CLKF_IN1
    );
  NlwBufferBlock_CLK_PE_2_REG_IN : X_BUF
    port map (
      I => CLK_PE_2_D_1062,
      O => NlwBufferSignal_CLK_PE_2_REG_IN
    );
  NlwBufferBlock_CLK_PE_2_REG_CLK : X_BUF
    port map (
      I => CLK_PE_2_CLKF_1063,
      O => NlwBufferSignal_CLK_PE_2_REG_CLK
    );
  NlwBufferBlock_CLK_PE_2_D_IN0 : X_BUF
    port map (
      I => CLK_PE_2_D1_1064,
      O => NlwBufferSignal_CLK_PE_2_D_IN0
    );
  NlwBufferBlock_CLK_PE_2_D_IN1 : X_BUF
    port map (
      I => CLK_PE_2_D2_1065,
      O => NlwBufferSignal_CLK_PE_2_D_IN1
    );
  NlwBufferBlock_CLK_PE_2_D2_IN0 : X_BUF
    port map (
      I => CLK_PE(1),
      O => NlwBufferSignal_CLK_PE_2_D2_IN0
    );
  NlwBufferBlock_CLK_PE_2_D2_IN1 : X_BUF
    port map (
      I => CLK_PE(1),
      O => NlwBufferSignal_CLK_PE_2_D2_IN1
    );
  NlwBufferBlock_CLK_PE_2_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CLK_PE_2_CLKF_IN0
    );
  NlwBufferBlock_CLK_PE_2_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CLK_PE_2_CLKF_IN1
    );
  NlwBufferBlock_IDE_BUF_S_REG_IN : X_BUF
    port map (
      I => IDE_BUF_S_D_1069,
      O => NlwBufferSignal_IDE_BUF_S_REG_IN
    );
  NlwBufferBlock_IDE_BUF_S_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_BUF_S_REG_CLK
    );
  NlwBufferBlock_IDE_BUF_S_D_IN0 : X_BUF
    port map (
      I => IDE_BUF_S_D1_1070,
      O => NlwBufferSignal_IDE_BUF_S_D_IN0
    );
  NlwBufferBlock_IDE_BUF_S_D_IN1 : X_BUF
    port map (
      I => IDE_BUF_S_D2_1071,
      O => NlwBufferSignal_IDE_BUF_S_D_IN1
    );
  NlwBufferBlock_IDE_BUF_S_D2_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_IDE_BUF_S_D2_IN0
    );
  NlwBufferBlock_IDE_BUF_S_D2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_BUF_S_D2_IN1
    );
  NlwBufferBlock_IDE_BUF_S_D2_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_385,
      O => NlwBufferSignal_IDE_BUF_S_D2_IN2
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_0_IN0
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_0_IN1
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_0_IN2
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_0_IN3
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_0_IN4 : X_BUF
    port map (
      I => ARAM_11_759,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_0_IN4
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_1_IN0
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_1_IN1
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_1_IN2
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_1_IN3
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_1_IN4 : X_BUF
    port map (
      I => ARAM_11_759,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_1_IN4
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN0
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN1
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN2
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN3
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_2_IN4 : X_BUF
    port map (
      I => A_16_IBUF_63,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN4
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_11_759,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN5
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN0
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN1
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN2
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN3
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN4
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_3_IN5 : X_BUF
    port map (
      I => A_16_IBUF_63,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN5
    );
  NlwBufferBlock_IDE_BUF_S_EXP_PT_3_IN6 : X_BUF
    port map (
      I => ARAM_11_759,
      O => NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN6
    );
  NlwBufferBlock_IDE_BUF_S_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => IDE_BUF_S_EXP_PT_0_1072,
      O => NlwBufferSignal_IDE_BUF_S_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_IDE_BUF_S_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => IDE_BUF_S_EXP_PT_1_1073,
      O => NlwBufferSignal_IDE_BUF_S_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_IDE_BUF_S_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => IDE_BUF_S_EXP_PT_2_1074,
      O => NlwBufferSignal_IDE_BUF_S_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_IDE_BUF_S_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => IDE_BUF_S_EXP_PT_3_1075,
      O => NlwBufferSignal_IDE_BUF_S_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_IDE_DSACK_D_1_REG_IN : X_BUF
    port map (
      I => IDE_DSACK_D_1_D_1077,
      O => NlwBufferSignal_IDE_DSACK_D_1_REG_IN
    );
  NlwBufferBlock_IDE_DSACK_D_1_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_DSACK_D_1_REG_CLK
    );
  NlwBufferBlock_IDE_DSACK_D_1_D_IN0 : X_BUF
    port map (
      I => IDE_DSACK_D_1_D1_1078,
      O => NlwBufferSignal_IDE_DSACK_D_1_D_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_1_D_IN1 : X_BUF
    port map (
      I => IDE_DSACK_D_1_D2_1079,
      O => NlwBufferSignal_IDE_DSACK_D_1_D_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_1_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_DSACK_D_1_D2_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_1_D2_IN1 : X_BUF
    port map (
      I => IDE_CYCLE_270,
      O => NlwBufferSignal_IDE_DSACK_D_1_D2_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_1_D2_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_385,
      O => NlwBufferSignal_IDE_DSACK_D_1_D2_IN2
    );
  NlwBufferBlock_IDE_DSACK_D_3_REG_IN : X_BUF
    port map (
      I => IDE_DSACK_D_3_D_1082,
      O => NlwBufferSignal_IDE_DSACK_D_3_REG_IN
    );
  NlwBufferBlock_IDE_DSACK_D_3_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_DSACK_D_3_REG_CLK
    );
  NlwBufferBlock_IDE_DSACK_D_3_D_IN0 : X_BUF
    port map (
      I => IDE_DSACK_D_3_D1_1083,
      O => NlwBufferSignal_IDE_DSACK_D_3_D_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_3_D_IN1 : X_BUF
    port map (
      I => IDE_DSACK_D_3_D2_1084,
      O => NlwBufferSignal_IDE_DSACK_D_3_D_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_3_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_DSACK_D_3_D2_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_3_D2_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_385,
      O => NlwBufferSignal_IDE_DSACK_D_3_D2_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_3_D2_IN2 : X_BUF
    port map (
      I => IDE_DSACK_D(2),
      O => NlwBufferSignal_IDE_DSACK_D_3_D2_IN2
    );
  NlwBufferBlock_IDE_DSACK_D_4_REG_IN : X_BUF
    port map (
      I => IDE_DSACK_D_4_D_1086,
      O => NlwBufferSignal_IDE_DSACK_D_4_REG_IN
    );
  NlwBufferBlock_IDE_DSACK_D_4_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_DSACK_D_4_REG_CLK
    );
  NlwBufferBlock_IDE_DSACK_D_4_D_IN0 : X_BUF
    port map (
      I => IDE_DSACK_D_4_D1_1087,
      O => NlwBufferSignal_IDE_DSACK_D_4_D_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_4_D_IN1 : X_BUF
    port map (
      I => IDE_DSACK_D_4_D2_1088,
      O => NlwBufferSignal_IDE_DSACK_D_4_D_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_4_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_DSACK_D_4_D2_IN0
    );
  NlwBufferBlock_IDE_DSACK_D_4_D2_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_385,
      O => NlwBufferSignal_IDE_DSACK_D_4_D2_IN1
    );
  NlwBufferBlock_IDE_DSACK_D_4_D2_IN2 : X_BUF
    port map (
      I => IDE_DSACK_D(3),
      O => NlwBufferSignal_IDE_DSACK_D_4_D2_IN2
    );
  NlwBufferBlock_IDE_W_S_REG_IN : X_BUF
    port map (
      I => IDE_W_S_D_1092,
      O => NlwBufferSignal_IDE_W_S_REG_IN
    );
  NlwBufferBlock_IDE_W_S_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_W_S_REG_CLK
    );
  NlwBufferBlock_IDE_W_S_D_IN0 : X_BUF
    port map (
      I => IDE_W_S_D1_1093,
      O => NlwBufferSignal_IDE_W_S_D_IN0
    );
  NlwBufferBlock_IDE_W_S_D_IN1 : X_BUF
    port map (
      I => IDE_W_S_D2_1094,
      O => NlwBufferSignal_IDE_W_S_D_IN1
    );
  NlwBufferBlock_IDE_W_S_D2_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_IDE_W_S_D2_IN0
    );
  NlwBufferBlock_IDE_W_S_D2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_W_S_D2_IN1
    );
  NlwBufferBlock_IDE_W_S_D2_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_385,
      O => NlwBufferSignal_IDE_W_S_D2_IN2
    );
  NlwBufferBlock_IDE_W_S_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_IDE_W_S_EXP_PT_0_IN0
    );
  NlwBufferBlock_IDE_W_S_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_IDE_W_S_EXP_PT_0_IN1
    );
  NlwBufferBlock_IDE_W_S_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_IDE_W_S_EXP_PT_0_IN2
    );
  NlwBufferBlock_IDE_W_S_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_IDE_W_S_EXP_PT_0_IN3
    );
  NlwBufferBlock_IDE_W_S_EXP_PT_0_IN4 : X_BUF
    port map (
      I => A_17_IBUF_61,
      O => NlwBufferSignal_IDE_W_S_EXP_PT_0_IN4
    );
  NlwBufferBlock_IDE_W_S_EXP_PT_0_IN5 : X_BUF
    port map (
      I => ARAM_12_774,
      O => NlwBufferSignal_IDE_W_S_EXP_PT_0_IN5
    );
  NlwBufferBlock_IDE_W_S_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_IDE_W_S_EXP_PT_1_IN0
    );
  NlwBufferBlock_IDE_W_S_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_IDE_W_S_EXP_PT_1_IN1
    );
  NlwBufferBlock_IDE_W_S_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_IDE_W_S_EXP_PT_1_IN2
    );
  NlwBufferBlock_IDE_W_S_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_IDE_W_S_EXP_PT_1_IN3
    );
  NlwBufferBlock_IDE_W_S_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_IDE_W_S_EXP_PT_1_IN4
    );
  NlwBufferBlock_IDE_W_S_EXP_PT_1_IN5 : X_BUF
    port map (
      I => A_17_IBUF_61,
      O => NlwBufferSignal_IDE_W_S_EXP_PT_1_IN5
    );
  NlwBufferBlock_IDE_W_S_EXP_PT_1_IN6 : X_BUF
    port map (
      I => ARAM_12_774,
      O => NlwBufferSignal_IDE_W_S_EXP_PT_1_IN6
    );
  NlwBufferBlock_IDE_W_S_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => IDE_W_S_EXP_PT_0_1095,
      O => NlwBufferSignal_IDE_W_S_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_IDE_W_S_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => IDE_W_S_EXP_PT_1_1096,
      O => NlwBufferSignal_IDE_W_S_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_BA_0_REG_IN : X_BUF
    port map (
      I => BA_0_D_1100,
      O => NlwBufferSignal_BA_0_REG_IN
    );
  NlwBufferBlock_BA_0_REG_CLK : X_BUF
    port map (
      I => BA_0_CLKF_1101,
      O => NlwBufferSignal_BA_0_REG_CLK
    );
  NlwBufferBlock_BA_0_D_IN0 : X_BUF
    port map (
      I => BA_0_D1_1102,
      O => NlwBufferSignal_BA_0_D_IN0
    );
  NlwBufferBlock_BA_0_D_IN1 : X_BUF
    port map (
      I => BA_0_D2_1103,
      O => NlwBufferSignal_BA_0_D_IN1
    );
  NlwBufferBlock_BA_0_D2_PT_0_IN0 : X_BUF
    port map (
      I => A_18_IBUF_59,
      O => NlwBufferSignal_BA_0_D2_PT_0_IN0
    );
  NlwBufferBlock_BA_0_D2_PT_0_IN1 : X_BUF
    port map (
      I => A_18_IBUF_59,
      O => NlwBufferSignal_BA_0_D2_PT_0_IN1
    );
  NlwBufferBlock_BA_0_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_BA_0_D2_PT_1_IN0
    );
  NlwBufferBlock_BA_0_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_BA_0_D2_PT_1_IN1
    );
  NlwBufferBlock_BA_0_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_BA_0_D2_PT_1_IN2
    );
  NlwBufferBlock_BA_0_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_BA_0_D2_PT_1_IN3
    );
  NlwBufferBlock_BA_0_D2_IN0 : X_BUF
    port map (
      I => BA_0_D2_PT_0_1104,
      O => NlwBufferSignal_BA_0_D2_IN0
    );
  NlwBufferBlock_BA_0_D2_IN1 : X_BUF
    port map (
      I => BA_0_D2_PT_1_1105,
      O => NlwBufferSignal_BA_0_D2_IN1
    );
  NlwBufferBlock_BA_0_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_BA_0_CLKF_IN0
    );
  NlwBufferBlock_BA_0_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_BA_0_CLKF_IN1
    );
  NlwBufferBlock_BA_0_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_BA_0_EXP_PT_0_IN0
    );
  NlwBufferBlock_BA_0_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_BA_0_EXP_PT_0_IN1
    );
  NlwBufferBlock_BA_0_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_BA_0_EXP_PT_0_IN2
    );
  NlwBufferBlock_BA_0_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_BA_0_EXP_PT_0_IN3
    );
  NlwBufferBlock_BA_0_EXP_PT_0_IN4 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_BA_0_EXP_PT_0_IN4
    );
  NlwBufferBlock_BA_0_EXP_PT_0_IN5 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_BA_0_EXP_PT_0_IN5
    );
  NlwBufferBlock_BA_0_EXP_PT_0_IN6 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_BA_0_EXP_PT_0_IN6
    );
  NlwBufferBlock_BA_0_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_BA_0_EXP_PT_1_IN0
    );
  NlwBufferBlock_BA_0_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_BA_0_EXP_PT_1_IN1
    );
  NlwBufferBlock_BA_0_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_BA_0_EXP_PT_1_IN2
    );
  NlwBufferBlock_BA_0_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_BA_0_EXP_PT_1_IN3
    );
  NlwBufferBlock_BA_0_EXP_PT_1_IN4 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_BA_0_EXP_PT_1_IN4
    );
  NlwBufferBlock_BA_0_EXP_PT_1_IN5 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_BA_0_EXP_PT_1_IN5
    );
  NlwBufferBlock_BA_0_EXP_PT_1_IN6 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_BA_0_EXP_PT_1_IN6
    );
  NlwBufferBlock_BA_0_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => BA_0_EXP_PT_0_1106,
      O => NlwBufferSignal_BA_0_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_BA_0_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => BA_0_EXP_PT_1_1107,
      O => NlwBufferSignal_BA_0_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_BA_1_REG_IN : X_BUF
    port map (
      I => BA_1_D_1110,
      O => NlwBufferSignal_BA_1_REG_IN
    );
  NlwBufferBlock_BA_1_REG_CLK : X_BUF
    port map (
      I => BA_1_CLKF_1111,
      O => NlwBufferSignal_BA_1_REG_CLK
    );
  NlwBufferBlock_BA_1_D_IN0 : X_BUF
    port map (
      I => BA_1_D1_1112,
      O => NlwBufferSignal_BA_1_D_IN0
    );
  NlwBufferBlock_BA_1_D_IN1 : X_BUF
    port map (
      I => BA_1_D2_1113,
      O => NlwBufferSignal_BA_1_D_IN1
    );
  NlwBufferBlock_BA_1_D2_PT_0_IN0 : X_BUF
    port map (
      I => A_19_IBUF_57,
      O => NlwBufferSignal_BA_1_D2_PT_0_IN0
    );
  NlwBufferBlock_BA_1_D2_PT_0_IN1 : X_BUF
    port map (
      I => A_19_IBUF_57,
      O => NlwBufferSignal_BA_1_D2_PT_0_IN1
    );
  NlwBufferBlock_BA_1_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_BA_1_D2_PT_1_IN0
    );
  NlwBufferBlock_BA_1_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_BA_1_D2_PT_1_IN1
    );
  NlwBufferBlock_BA_1_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_BA_1_D2_PT_1_IN2
    );
  NlwBufferBlock_BA_1_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_BA_1_D2_PT_1_IN3
    );
  NlwBufferBlock_BA_1_D2_IN0 : X_BUF
    port map (
      I => BA_1_D2_PT_0_1114,
      O => NlwBufferSignal_BA_1_D2_IN0
    );
  NlwBufferBlock_BA_1_D2_IN1 : X_BUF
    port map (
      I => BA_1_D2_PT_1_1115,
      O => NlwBufferSignal_BA_1_D2_IN1
    );
  NlwBufferBlock_BA_1_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_BA_1_CLKF_IN0
    );
  NlwBufferBlock_BA_1_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_BA_1_CLKF_IN1
    );
  NlwBufferBlock_BA_1_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_BA_1_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_BA_1_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_BA_1_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_BA_1_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_BA_1_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_BA_1_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_BA_1_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_CAS_OBUF_REG_IN : X_BUF
    port map (
      I => CAS_OBUF_D_1117,
      O => NlwBufferSignal_CAS_OBUF_REG_IN
    );
  NlwBufferBlock_CAS_OBUF_REG_CLK : X_BUF
    port map (
      I => CAS_OBUF_CLKF_1118,
      O => NlwBufferSignal_CAS_OBUF_REG_CLK
    );
  NlwBufferBlock_CAS_OBUF_D_IN0 : X_BUF
    port map (
      I => CAS_OBUF_D1_1119,
      O => NlwBufferSignal_CAS_OBUF_D_IN0
    );
  NlwBufferBlock_CAS_OBUF_D_IN1 : X_BUF
    port map (
      I => CAS_OBUF_D2_1120,
      O => NlwBufferSignal_CAS_OBUF_D_IN1
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_0_IN2
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_0_IN3
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_1_IN2
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_1_IN3
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN0
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN1
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN2
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN3
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN0
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN1
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN2
    );
  NlwBufferBlock_CAS_OBUF_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN3
    );
  NlwBufferBlock_CAS_OBUF_D2_IN0 : X_BUF
    port map (
      I => CAS_OBUF_D2_PT_0_1121,
      O => NlwBufferSignal_CAS_OBUF_D2_IN0
    );
  NlwBufferBlock_CAS_OBUF_D2_IN1 : X_BUF
    port map (
      I => CAS_OBUF_D2_PT_1_1122,
      O => NlwBufferSignal_CAS_OBUF_D2_IN1
    );
  NlwBufferBlock_CAS_OBUF_D2_IN2 : X_BUF
    port map (
      I => CAS_OBUF_D2_PT_2_1123,
      O => NlwBufferSignal_CAS_OBUF_D2_IN2
    );
  NlwBufferBlock_CAS_OBUF_D2_IN3 : X_BUF
    port map (
      I => CAS_OBUF_D2_PT_3_1124,
      O => NlwBufferSignal_CAS_OBUF_D2_IN3
    );
  NlwBufferBlock_CAS_OBUF_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CAS_OBUF_CLKF_IN0
    );
  NlwBufferBlock_CAS_OBUF_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_CAS_OBUF_CLKF_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_REG_IN : X_BUF
    port map (
      I => MEM_WE_OBUF_D_1128,
      O => NlwBufferSignal_MEM_WE_OBUF_REG_IN
    );
  NlwBufferBlock_MEM_WE_OBUF_REG_CLK : X_BUF
    port map (
      I => MEM_WE_OBUF_CLKF_1129,
      O => NlwBufferSignal_MEM_WE_OBUF_REG_CLK
    );
  NlwBufferBlock_MEM_WE_OBUF_D_IN0 : X_BUF
    port map (
      I => MEM_WE_OBUF_D1_1130,
      O => NlwBufferSignal_MEM_WE_OBUF_D_IN0
    );
  NlwBufferBlock_MEM_WE_OBUF_D_IN1 : X_BUF
    port map (
      I => MEM_WE_OBUF_D2_1131,
      O => NlwBufferSignal_MEM_WE_OBUF_D_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => TRANSFER_TRANSFER_RSTF_EXP_1132,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => TRANSFER_TRANSFER_RSTF_EXP_1132,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN2
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_IN0 : X_BUF
    port map (
      I => MEM_WE_OBUF_D2_PT_0_1133,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_IN0
    );
  NlwBufferBlock_MEM_WE_OBUF_D2_IN1 : X_BUF
    port map (
      I => MEM_WE_OBUF_D2_PT_1_1134,
      O => NlwBufferSignal_MEM_WE_OBUF_D2_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_MEM_WE_OBUF_CLKF_IN0
    );
  NlwBufferBlock_MEM_WE_OBUF_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_MEM_WE_OBUF_CLKF_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_0_IN0
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_0_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_0_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN0
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN2
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN3
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN4
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_1_IN5 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN5
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_1_IN6 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN6
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN0
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN2
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN3
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN4
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_2_IN5 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN5
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_PT_2_IN6 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN6
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => MEM_WE_OBUF_EXP_PT_0_1135,
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => MEM_WE_OBUF_EXP_PT_1_1136,
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_MEM_WE_OBUF_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => MEM_WE_OBUF_EXP_PT_2_1137,
      O => NlwBufferSignal_MEM_WE_OBUF_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_RAS_OBUF_REG_IN : X_BUF
    port map (
      I => RAS_OBUF_D_1139,
      O => NlwBufferSignal_RAS_OBUF_REG_IN
    );
  NlwBufferBlock_RAS_OBUF_REG_CLK : X_BUF
    port map (
      I => RAS_OBUF_CLKF_1140,
      O => NlwBufferSignal_RAS_OBUF_REG_CLK
    );
  NlwBufferBlock_RAS_OBUF_D_IN0 : X_BUF
    port map (
      I => RAS_OBUF_D1_1141,
      O => NlwBufferSignal_RAS_OBUF_D_IN0
    );
  NlwBufferBlock_RAS_OBUF_D_IN1 : X_BUF
    port map (
      I => RAS_OBUF_D2_1142,
      O => NlwBufferSignal_RAS_OBUF_D_IN1
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => CLK_EN_OBUF_EXP_303,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => CLK_EN_OBUF_EXP_303,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN2
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_2_IN0
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_2_IN1
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_2_IN2
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_3_IN0
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_3_IN1
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_3_IN2
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_3_IN3
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_4_IN0
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_4_IN1
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_4_IN2
    );
  NlwBufferBlock_RAS_OBUF_D2_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_RAS_OBUF_D2_PT_4_IN3
    );
  NlwBufferBlock_RAS_OBUF_D2_IN0 : X_BUF
    port map (
      I => RAS_OBUF_D2_PT_0_1143,
      O => NlwBufferSignal_RAS_OBUF_D2_IN0
    );
  NlwBufferBlock_RAS_OBUF_D2_IN1 : X_BUF
    port map (
      I => RAS_OBUF_D2_PT_1_1144,
      O => NlwBufferSignal_RAS_OBUF_D2_IN1
    );
  NlwBufferBlock_RAS_OBUF_D2_IN2 : X_BUF
    port map (
      I => RAS_OBUF_D2_PT_2_1145,
      O => NlwBufferSignal_RAS_OBUF_D2_IN2
    );
  NlwBufferBlock_RAS_OBUF_D2_IN3 : X_BUF
    port map (
      I => RAS_OBUF_D2_PT_3_1146,
      O => NlwBufferSignal_RAS_OBUF_D2_IN3
    );
  NlwBufferBlock_RAS_OBUF_D2_IN4 : X_BUF
    port map (
      I => RAS_OBUF_D2_PT_4_1147,
      O => NlwBufferSignal_RAS_OBUF_D2_IN4
    );
  NlwBufferBlock_RAS_OBUF_CLKF_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RAS_OBUF_CLKF_IN0
    );
  NlwBufferBlock_RAS_OBUF_CLKF_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_RAS_OBUF_CLKF_IN1
    );
  NlwBufferBlock_IDE_BUFFER_DIR_OBUF_D_IN0 : X_BUF
    port map (
      I => IDE_BUFFER_DIR_OBUF_D1_1150,
      O => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D_IN0
    );
  NlwBufferBlock_IDE_BUFFER_DIR_OBUF_D_IN1 : X_BUF
    port map (
      I => IDE_BUFFER_DIR_OBUF_D2_1151,
      O => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D_IN1
    );
  NlwBufferBlock_IDE_BUFFER_DIR_OBUF_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_BUF_S_1067,
      O => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_PT_0_IN0
    );
  NlwBufferBlock_IDE_BUFFER_DIR_OBUF_D2_PT_0_IN1 : X_BUF
    port map (
      I => IDE_BUF_S_1067,
      O => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_PT_0_IN1
    );
  NlwBufferBlock_IDE_BUFFER_DIR_OBUF_D2_PT_1_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_PT_1_IN0
    );
  NlwBufferBlock_IDE_BUFFER_DIR_OBUF_D2_PT_1_IN1 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_PT_1_IN1
    );
  NlwBufferBlock_IDE_BUFFER_DIR_OBUF_D2_IN0 : X_BUF
    port map (
      I => IDE_BUFFER_DIR_OBUF_D2_PT_0_1152,
      O => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_IN0
    );
  NlwBufferBlock_IDE_BUFFER_DIR_OBUF_D2_IN1 : X_BUF
    port map (
      I => IDE_BUFFER_DIR_OBUF_D2_PT_1_1153,
      O => NlwBufferSignal_IDE_BUFFER_DIR_OBUF_D2_IN1
    );
  NlwBufferBlock_IDE_W_OBUF_D_IN0 : X_BUF
    port map (
      I => IDE_W_OBUF_D1_1156,
      O => NlwBufferSignal_IDE_W_OBUF_D_IN0
    );
  NlwBufferBlock_IDE_W_OBUF_D_IN1 : X_BUF
    port map (
      I => IDE_W_OBUF_D2_1157,
      O => NlwBufferSignal_IDE_W_OBUF_D_IN1
    );
  NlwBufferBlock_IDE_W_OBUF_D2_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_W_OBUF_D2_IN0
    );
  NlwBufferBlock_IDE_W_OBUF_D2_IN1 : X_BUF
    port map (
      I => IDE_W_S_1090,
      O => NlwBufferSignal_IDE_W_OBUF_D2_IN1
    );
  NlwBufferBlock_IDE_R_S_REG_IN : X_BUF
    port map (
      I => IDE_R_S_D_1159,
      O => NlwBufferSignal_IDE_R_S_REG_IN
    );
  NlwBufferBlock_IDE_R_S_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_IDE_R_S_REG_CLK
    );
  NlwBufferBlock_IDE_R_S_D_IN0 : X_BUF
    port map (
      I => IDE_R_S_D1_1160,
      O => NlwBufferSignal_IDE_R_S_D_IN0
    );
  NlwBufferBlock_IDE_R_S_D_IN1 : X_BUF
    port map (
      I => IDE_R_S_D2_1161,
      O => NlwBufferSignal_IDE_R_S_D_IN1
    );
  NlwBufferBlock_IDE_R_S_D2_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_IDE_R_S_D2_IN0
    );
  NlwBufferBlock_IDE_R_S_D2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_IDE_R_S_D2_IN1
    );
  NlwBufferBlock_IDE_R_S_D2_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_385,
      O => NlwBufferSignal_IDE_R_S_D2_IN2
    );
  NlwBufferBlock_IDE_R_S_D2_IN3 : X_BUF
    port map (
      I => IDE_ENABLE_379,
      O => NlwBufferSignal_IDE_R_S_D2_IN3
    );
  NlwBufferBlock_OE_30_RAM_S_REG_IN : X_BUF
    port map (
      I => OE_30_RAM_S_D_1163,
      O => NlwBufferSignal_OE_30_RAM_S_REG_IN
    );
  NlwBufferBlock_OE_30_RAM_S_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_OE_30_RAM_S_REG_CLK
    );
  NlwBufferBlock_OE_30_RAM_S_D_IN0 : X_BUF
    port map (
      I => OE_30_RAM_S_D1_1164,
      O => NlwBufferSignal_OE_30_RAM_S_D_IN0
    );
  NlwBufferBlock_OE_30_RAM_S_D_IN1 : X_BUF
    port map (
      I => OE_30_RAM_S_D2_1165,
      O => NlwBufferSignal_OE_30_RAM_S_D_IN1
    );
  NlwBufferBlock_OE_30_RAM_S_D2_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_OE_30_RAM_S_D2_IN0
    );
  NlwBufferBlock_OE_30_RAM_S_D2_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_OE_30_RAM_S_D2_IN1
    );
  NlwBufferBlock_OE_RAM_30_S_REG_IN : X_BUF
    port map (
      I => OE_RAM_30_S_D_1168,
      O => NlwBufferSignal_OE_RAM_30_S_REG_IN
    );
  NlwBufferBlock_OE_RAM_30_S_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_OE_RAM_30_S_REG_CLK
    );
  NlwBufferBlock_OE_RAM_30_S_D_IN0 : X_BUF
    port map (
      I => OE_RAM_30_S_D1_1169,
      O => NlwBufferSignal_OE_RAM_30_S_D_IN0
    );
  NlwBufferBlock_OE_RAM_30_S_D_IN1 : X_BUF
    port map (
      I => OE_RAM_30_S_D2_1170,
      O => NlwBufferSignal_OE_RAM_30_S_D_IN1
    );
  NlwBufferBlock_OE_RAM_30_S_D2_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_OE_RAM_30_S_D2_IN0
    );
  NlwBufferBlock_OE_RAM_30_S_D2_IN1 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_OE_RAM_30_S_D2_IN1
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_PT_0_IN0
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_PT_0_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_PT_0_IN1
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_PT_1_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_PT_1_IN0
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_PT_1_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_PT_1_IN1
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_PT_2_IN0 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_PT_2_IN0
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_PT_2_IN1 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_PT_2_IN1
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_PT_3_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN0
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_PT_3_IN1 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN1
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_PT_3_IN2 : X_BUF
    port map (
      I => A_23_IBUF_41,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN2
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_PT_3_IN3 : X_BUF
    port map (
      I => A_22_IBUF_43,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN3
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_PT_3_IN4 : X_BUF
    port map (
      I => A_21_IBUF_45,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN4
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_PT_3_IN5 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN5
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => OE_RAM_30_S_EXP_PT_0_1171,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => OE_RAM_30_S_EXP_PT_1_1172,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => OE_RAM_30_S_EXP_PT_2_1173,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_OE_RAM_30_S_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => OE_RAM_30_S_EXP_PT_3_1174,
      O => NlwBufferSignal_OE_RAM_30_S_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_ROM_OE_S_REG_IN : X_BUF
    port map (
      I => ROM_OE_S_D_1176,
      O => NlwBufferSignal_ROM_OE_S_REG_IN
    );
  NlwBufferBlock_ROM_OE_S_REG_CLK : X_BUF
    port map (
      I => CLK_IBUF_FCLK_18,
      O => NlwBufferSignal_ROM_OE_S_REG_CLK
    );
  NlwBufferBlock_ROM_OE_S_D_IN0 : X_BUF
    port map (
      I => ROM_OE_S_D1_1177,
      O => NlwBufferSignal_ROM_OE_S_D_IN0
    );
  NlwBufferBlock_ROM_OE_S_D_IN1 : X_BUF
    port map (
      I => ROM_OE_S_D2_1178,
      O => NlwBufferSignal_ROM_OE_S_D_IN1
    );
  NlwBufferBlock_ROM_OE_S_D2_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_ROM_OE_S_D2_IN0
    );
  NlwBufferBlock_ROM_OE_S_D2_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_ROM_OE_S_D2_IN1
    );
  NlwBufferBlock_ROM_OE_S_D2_IN2 : X_BUF
    port map (
      I => ADR_IDE_HIT_385,
      O => NlwBufferSignal_ROM_OE_S_D2_IN2
    );
  NlwBufferBlock_ROM_OE_S_D2_IN3 : X_BUF
    port map (
      I => IDE_ENABLE_379,
      O => NlwBufferSignal_ROM_OE_S_D2_IN3
    );
  NlwBufferBlock_S_0_OBUF_D_IN0 : X_BUF
    port map (
      I => S_0_OBUF_D1_1183,
      O => NlwBufferSignal_S_0_OBUF_D_IN0
    );
  NlwBufferBlock_S_0_OBUF_D_IN1 : X_BUF
    port map (
      I => S_0_OBUF_D2_1184,
      O => NlwBufferSignal_S_0_OBUF_D_IN1
    );
  NlwBufferBlock_S_0_OBUF_TRST_IN0 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_S_0_OBUF_TRST_IN0
    );
  NlwBufferBlock_S_0_OBUF_TRST_IN1 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_268,
      O => NlwBufferSignal_S_0_OBUF_TRST_IN1
    );
  NlwBufferBlock_S_0_OBUF_TRST_IN2 : X_BUF
    port map (
      I => IDE_CYCLE_270,
      O => NlwBufferSignal_S_0_OBUF_TRST_IN2
    );
  NlwBufferBlock_S_0_OBUF_TRST_IN3 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_S_0_OBUF_TRST_IN3
    );
  NlwBufferBlock_ADR_IDE_HIT_0_not0000_D_IN0 : X_BUF
    port map (
      I => ADR_IDE_HIT_0_not0000_D1_1187,
      O => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_0_not0000_D_IN1 : X_BUF
    port map (
      I => ADR_IDE_HIT_0_not0000_D2_1188,
      O => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D_IN1
    );
  NlwBufferBlock_ADR_IDE_HIT_0_not0000_D2_IN0 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D2_IN0
    );
  NlwBufferBlock_ADR_IDE_HIT_0_not0000_D2_IN1 : X_BUF
    port map (
      I => PLL_C_IBUF_39,
      O => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D2_IN1
    );
  NlwBufferBlock_IDE_A_0_OBUF_BUF0_D_IN0 : X_BUF
    port map (
      I => IDE_A_0_OBUF_BUF0_D1_1191,
      O => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D_IN0
    );
  NlwBufferBlock_IDE_A_0_OBUF_BUF0_D_IN1 : X_BUF
    port map (
      I => IDE_A_0_OBUF_BUF0_D2_1192,
      O => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D_IN1
    );
  NlwBufferBlock_IDE_A_0_OBUF_BUF0_D2_IN0 : X_BUF
    port map (
      I => IDE_A_0_OBUF_81,
      O => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D2_IN0
    );
  NlwBufferBlock_IDE_A_0_OBUF_BUF0_D2_IN1 : X_BUF
    port map (
      I => IDE_A_0_OBUF_81,
      O => NlwBufferSignal_IDE_A_0_OBUF_BUF0_D2_IN1
    );
  NlwBufferBlock_IDE_A_1_OBUF_BUF0_D_IN0 : X_BUF
    port map (
      I => IDE_A_1_OBUF_BUF0_D1_1195,
      O => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D_IN0
    );
  NlwBufferBlock_IDE_A_1_OBUF_BUF0_D_IN1 : X_BUF
    port map (
      I => IDE_A_1_OBUF_BUF0_D2_1196,
      O => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D_IN1
    );
  NlwBufferBlock_IDE_A_1_OBUF_BUF0_D2_IN0 : X_BUF
    port map (
      I => IDE_A_1_OBUF_83,
      O => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D2_IN0
    );
  NlwBufferBlock_IDE_A_1_OBUF_BUF0_D2_IN1 : X_BUF
    port map (
      I => IDE_A_1_OBUF_83,
      O => NlwBufferSignal_IDE_A_1_OBUF_BUF0_D2_IN1
    );
  NlwBufferBlock_IDE_A_2_OBUF_BUF0_D_IN0 : X_BUF
    port map (
      I => IDE_A_2_OBUF_BUF0_D1_1199,
      O => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D_IN0
    );
  NlwBufferBlock_IDE_A_2_OBUF_BUF0_D_IN1 : X_BUF
    port map (
      I => IDE_A_2_OBUF_BUF0_D2_1200,
      O => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D_IN1
    );
  NlwBufferBlock_IDE_A_2_OBUF_BUF0_D2_IN0 : X_BUF
    port map (
      I => IDE_A_2_OBUF_85,
      O => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D2_IN0
    );
  NlwBufferBlock_IDE_A_2_OBUF_BUF0_D2_IN1 : X_BUF
    port map (
      I => IDE_A_2_OBUF_85,
      O => NlwBufferSignal_IDE_A_2_OBUF_BUF0_D2_IN1
    );
  NlwBufferBlock_IDE_CS_0_OBUF_D_IN0 : X_BUF
    port map (
      I => IDE_CS_0_OBUF_D1_1203,
      O => NlwBufferSignal_IDE_CS_0_OBUF_D_IN0
    );
  NlwBufferBlock_IDE_CS_0_OBUF_D_IN1 : X_BUF
    port map (
      I => IDE_CS_0_OBUF_D2_1204,
      O => NlwBufferSignal_IDE_CS_0_OBUF_D_IN1
    );
  NlwBufferBlock_IDE_CS_0_OBUF_D2_IN0 : X_BUF
    port map (
      I => A_12_IBUF_87,
      O => NlwBufferSignal_IDE_CS_0_OBUF_D2_IN0
    );
  NlwBufferBlock_IDE_CS_0_OBUF_D2_IN1 : X_BUF
    port map (
      I => A_12_IBUF_87,
      O => NlwBufferSignal_IDE_CS_0_OBUF_D2_IN1
    );
  NlwBufferBlock_IDE_CS_1_OBUF_D_IN0 : X_BUF
    port map (
      I => IDE_CS_1_OBUF_D1_1207,
      O => NlwBufferSignal_IDE_CS_1_OBUF_D_IN0
    );
  NlwBufferBlock_IDE_CS_1_OBUF_D_IN1 : X_BUF
    port map (
      I => IDE_CS_1_OBUF_D2_1208,
      O => NlwBufferSignal_IDE_CS_1_OBUF_D_IN1
    );
  NlwBufferBlock_IDE_CS_1_OBUF_D2_IN0 : X_BUF
    port map (
      I => A_13_IBUF_89,
      O => NlwBufferSignal_IDE_CS_1_OBUF_D2_IN0
    );
  NlwBufferBlock_IDE_CS_1_OBUF_D2_IN1 : X_BUF
    port map (
      I => A_13_IBUF_89,
      O => NlwBufferSignal_IDE_CS_1_OBUF_D2_IN1
    );
  NlwBufferBlock_IDE_RESET_OBUF_BUF0_D_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_BUF0_D1_1211,
      O => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D_IN0
    );
  NlwBufferBlock_IDE_RESET_OBUF_BUF0_D_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_BUF0_D2_1212,
      O => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D_IN1
    );
  NlwBufferBlock_IDE_RESET_OBUF_BUF0_D2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D2_IN0
    );
  NlwBufferBlock_IDE_RESET_OBUF_BUF0_D2_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_IDE_RESET_OBUF_BUF0_D2_IN1
    );
  NlwBufferBlock_nRAM_SEL_OBUF_D_IN0 : X_BUF
    port map (
      I => nRAM_SEL_OBUF_D1_1215,
      O => NlwBufferSignal_nRAM_SEL_OBUF_D_IN0
    );
  NlwBufferBlock_nRAM_SEL_OBUF_D_IN1 : X_BUF
    port map (
      I => nRAM_SEL_OBUF_D2_1216,
      O => NlwBufferSignal_nRAM_SEL_OBUF_D_IN1
    );
  NlwBufferBlock_nRAM_SEL_OBUF_D2_IN0 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN0
    );
  NlwBufferBlock_nRAM_SEL_OBUF_D2_IN1 : X_BUF
    port map (
      I => AUTO_CONFIG_D0_268,
      O => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN1
    );
  NlwBufferBlock_nRAM_SEL_OBUF_D2_IN2 : X_BUF
    port map (
      I => IDE_CYCLE_270,
      O => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN2
    );
  NlwBufferBlock_nRAM_SEL_OBUF_D2_IN3 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN3
    );
  NlwBufferBlock_ROM_B_0_OBUF_D_IN0 : X_BUF
    port map (
      I => ROM_B_0_OBUF_D1_1220,
      O => NlwBufferSignal_ROM_B_0_OBUF_D_IN0
    );
  NlwBufferBlock_ROM_B_0_OBUF_D_IN1 : X_BUF
    port map (
      I => ROM_B_0_OBUF_D2_1221,
      O => NlwBufferSignal_ROM_B_0_OBUF_D_IN1
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN0
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN1 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN1
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN2 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN2
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN3
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN4 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN4
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN5 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN5
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN6
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN7 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN7
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN8 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN8
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN9 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN9
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN10 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN10
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN11
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN12
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN13
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN14
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_0_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN15
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN0
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN1 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN1
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN2 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN2
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN3
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN4 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN4
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN5 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN5
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN6
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN7 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN7
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN8 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN8
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN9 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN9
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN10 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN10
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN11
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN12
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN13
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN14
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_PT_1_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN15
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => ROM_B_0_OBUF_EXP_PT_0_1222,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_ROM_B_0_OBUF_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => ROM_B_0_OBUF_EXP_PT_1_1223,
      O => NlwBufferSignal_ROM_B_0_OBUF_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_ROM_B_0_OBUF_BUF0_D_IN0 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF0_D1_1226,
      O => NlwBufferSignal_ROM_B_0_OBUF_BUF0_D_IN0
    );
  NlwBufferBlock_ROM_B_0_OBUF_BUF0_D_IN1 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF0_D2_1227,
      O => NlwBufferSignal_ROM_B_0_OBUF_BUF0_D_IN1
    );
  NlwBufferBlock_ROM_B_0_OBUF_BUF1_D_IN0 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF1_D1_1230,
      O => NlwBufferSignal_ROM_B_0_OBUF_BUF1_D_IN0
    );
  NlwBufferBlock_ROM_B_0_OBUF_BUF1_D_IN1 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF1_D2_1231,
      O => NlwBufferSignal_ROM_B_0_OBUF_BUF1_D_IN1
    );
  NlwBufferBlock_ROM_B_0_OBUF_BUF2_D_IN0 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF2_D1_1234,
      O => NlwBufferSignal_ROM_B_0_OBUF_BUF2_D_IN0
    );
  NlwBufferBlock_ROM_B_0_OBUF_BUF2_D_IN1 : X_BUF
    port map (
      I => ROM_B_0_OBUF_BUF2_D2_1235,
      O => NlwBufferSignal_ROM_B_0_OBUF_BUF2_D_IN1
    );
  NlwBufferBlock_S_0_OBUF_BUF0_D_IN0 : X_BUF
    port map (
      I => S_0_OBUF_BUF0_D1_1238,
      O => NlwBufferSignal_S_0_OBUF_BUF0_D_IN0
    );
  NlwBufferBlock_S_0_OBUF_BUF0_D_IN1 : X_BUF
    port map (
      I => S_0_OBUF_BUF0_D2_1239,
      O => NlwBufferSignal_S_0_OBUF_BUF0_D_IN1
    );
  NlwBufferBlock_S_0_OBUF_BUF1_D_IN0 : X_BUF
    port map (
      I => S_0_OBUF_BUF1_D1_1242,
      O => NlwBufferSignal_S_0_OBUF_BUF1_D_IN0
    );
  NlwBufferBlock_S_0_OBUF_BUF1_D_IN1 : X_BUF
    port map (
      I => S_0_OBUF_BUF1_D2_1243,
      O => NlwBufferSignal_S_0_OBUF_BUF1_D_IN1
    );
  NlwBufferBlock_OpTx_INV_117_INT_D_IN0 : X_BUF
    port map (
      I => Q_OpTx_INV_117_INT_D1_1246,
      O => NlwBufferSignal_OpTx_INV_117_INT_D_IN0
    );
  NlwBufferBlock_OpTx_INV_117_INT_D_IN1 : X_BUF
    port map (
      I => Q_OpTx_INV_117_INT_D2_1247,
      O => NlwBufferSignal_OpTx_INV_117_INT_D_IN1
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_PT_0_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_0_IN0
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_PT_0_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_0_IN1
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_PT_1_IN0 : X_BUF
    port map (
      I => nDSACK_1_OBUFE_EXP_418,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_1_IN0
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_PT_1_IN1 : X_BUF
    port map (
      I => nDSACK_1_OBUFE_EXP_418,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_1_IN1
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_PT_2_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_2_IN0
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_PT_2_IN1 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_2_IN1
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_PT_3_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_3_IN0
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_PT_3_IN1 : X_BUF
    port map (
      I => A_23_IBUF_41,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_3_IN1
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_PT_4_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_4_IN0
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_PT_4_IN1 : X_BUF
    port map (
      I => A_22_IBUF_43,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_4_IN1
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_PT_5_IN0 : X_BUF
    port map (
      I => A_27_IBUF_7,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_5_IN0
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_PT_5_IN1 : X_BUF
    port map (
      I => A_21_IBUF_45,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_5_IN1
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_IN0 : X_BUF
    port map (
      I => Q_OpTx_INV_117_INT_D2_PT_0_1248,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_IN0
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_IN1 : X_BUF
    port map (
      I => Q_OpTx_INV_117_INT_D2_PT_1_1249,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_IN1
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_IN2 : X_BUF
    port map (
      I => Q_OpTx_INV_117_INT_D2_PT_2_1250,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_IN2
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_IN3 : X_BUF
    port map (
      I => Q_OpTx_INV_117_INT_D2_PT_3_1251,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_IN3
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_IN4 : X_BUF
    port map (
      I => Q_OpTx_INV_117_INT_D2_PT_4_1252,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_IN4
    );
  NlwBufferBlock_OpTx_INV_117_INT_D2_IN5 : X_BUF
    port map (
      I => Q_OpTx_INV_117_INT_D2_PT_5_1253,
      O => NlwBufferSignal_OpTx_INV_117_INT_D2_IN5
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_D_IN0 : X_BUF
    port map (
      I => TRANSFER_TRANSFER_RSTF_D1_1257,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D_IN0
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_D_IN1 : X_BUF
    port map (
      I => TRANSFER_TRANSFER_RSTF_D2_1258,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D_IN1
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN0
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN1
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN0
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN1
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN2
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN3
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_D2_IN0 : X_BUF
    port map (
      I => TRANSFER_TRANSFER_RSTF_D2_PT_0_1259,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_IN0
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_D2_IN1 : X_BUF
    port map (
      I => TRANSFER_TRANSFER_RSTF_D2_PT_1_1260,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_IN1
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN0
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN1
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN2
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN3
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN0
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN1
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN2
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN3
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN0
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN1
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN2
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN3
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN4
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => TRANSFER_TRANSFER_RSTF_EXP_PT_0_1261,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => TRANSFER_TRANSFER_RSTF_EXP_PT_1_1262,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => TRANSFER_TRANSFER_RSTF_EXP_PT_2_1263,
      O => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP22_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => A_23_IBUF_41,
      O => NlwBufferSignal_EXP22_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP22_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(7),
      O => NlwBufferSignal_EXP22_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP23_EXP_PT_0_IN0 : X_BUF
    port map (
      I => EXP22_EXP_1265,
      O => NlwBufferSignal_EXP23_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP23_EXP_PT_0_IN1 : X_BUF
    port map (
      I => EXP22_EXP_1265,
      O => NlwBufferSignal_EXP23_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP23_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_EXP23_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP23_EXP_PT_1_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(4),
      O => NlwBufferSignal_EXP23_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP23_EXP_PT_2_IN0 : X_BUF
    port map (
      I => A_20_IBUF_15,
      O => NlwBufferSignal_EXP23_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP23_EXP_PT_2_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(4),
      O => NlwBufferSignal_EXP23_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP23_EXP_PT_3_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(2),
      O => NlwBufferSignal_EXP23_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP23_EXP_PT_3_IN1 : X_BUF
    port map (
      I => A_18_IBUF_59,
      O => NlwBufferSignal_EXP23_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP23_EXP_PT_4_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(3),
      O => NlwBufferSignal_EXP23_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP23_EXP_PT_4_IN1 : X_BUF
    port map (
      I => A_19_IBUF_57,
      O => NlwBufferSignal_EXP23_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP23_EXP_PT_5_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(3),
      O => NlwBufferSignal_EXP23_EXP_PT_5_IN0
    );
  NlwBufferBlock_EXP23_EXP_PT_5_IN1 : X_BUF
    port map (
      I => A_19_IBUF_57,
      O => NlwBufferSignal_EXP23_EXP_PT_5_IN1
    );
  NlwBufferBlock_EXP23_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP23_EXP_PT_0_1268,
      O => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP23_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP23_EXP_PT_1_1269,
      O => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP23_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP23_EXP_PT_2_1270,
      O => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP23_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP23_EXP_PT_3_1271,
      O => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP23_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP23_EXP_PT_4_1272,
      O => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP23_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => EXP23_EXP_PT_5_1273,
      O => NlwBufferSignal_EXP23_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP24_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_30_IBUF_1,
      O => NlwBufferSignal_EXP24_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP24_EXP_PT_0_IN1 : X_BUF
    port map (
      I => A_30_IBUF_1,
      O => NlwBufferSignal_EXP24_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP24_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_29_IBUF_3,
      O => NlwBufferSignal_EXP24_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP24_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_29_IBUF_3,
      O => NlwBufferSignal_EXP24_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP24_EXP_PT_2_IN0 : X_BUF
    port map (
      I => A_28_IBUF_5,
      O => NlwBufferSignal_EXP24_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP24_EXP_PT_2_IN1 : X_BUF
    port map (
      I => A_28_IBUF_5,
      O => NlwBufferSignal_EXP24_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP24_EXP_PT_3_IN0 : X_BUF
    port map (
      I => A_26_IBUF_9,
      O => NlwBufferSignal_EXP24_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP24_EXP_PT_3_IN1 : X_BUF
    port map (
      I => A_26_IBUF_9,
      O => NlwBufferSignal_EXP24_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP24_EXP_PT_4_IN0 : X_BUF
    port map (
      I => A_31_IBUF_93,
      O => NlwBufferSignal_EXP24_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP24_EXP_PT_4_IN1 : X_BUF
    port map (
      I => A_31_IBUF_93,
      O => NlwBufferSignal_EXP24_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP24_EXP_PT_5_IN0 : X_BUF
    port map (
      I => EXP23_EXP_1267,
      O => NlwBufferSignal_EXP24_EXP_PT_5_IN0
    );
  NlwBufferBlock_EXP24_EXP_PT_5_IN1 : X_BUF
    port map (
      I => EXP23_EXP_1267,
      O => NlwBufferSignal_EXP24_EXP_PT_5_IN1
    );
  NlwBufferBlock_EXP24_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP24_EXP_PT_0_1275,
      O => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP24_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP24_EXP_PT_1_1276,
      O => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP24_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP24_EXP_PT_2_1277,
      O => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP24_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP24_EXP_PT_3_1278,
      O => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP24_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP24_EXP_PT_4_1279,
      O => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP24_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => EXP24_EXP_PT_5_1280,
      O => NlwBufferSignal_EXP24_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP25_EXP_PT_0_IN0 : X_BUF
    port map (
      I => EXP26_EXP_1282,
      O => NlwBufferSignal_EXP25_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP25_EXP_PT_0_IN1 : X_BUF
    port map (
      I => EXP26_EXP_1282,
      O => NlwBufferSignal_EXP25_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP25_EXP_PT_1_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(0),
      O => NlwBufferSignal_EXP25_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP25_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_16_IBUF_63,
      O => NlwBufferSignal_EXP25_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP25_EXP_PT_2_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(0),
      O => NlwBufferSignal_EXP25_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP25_EXP_PT_2_IN1 : X_BUF
    port map (
      I => A_16_IBUF_63,
      O => NlwBufferSignal_EXP25_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP25_EXP_PT_3_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(1),
      O => NlwBufferSignal_EXP25_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP25_EXP_PT_3_IN1 : X_BUF
    port map (
      I => A_17_IBUF_61,
      O => NlwBufferSignal_EXP25_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP25_EXP_PT_4_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(1),
      O => NlwBufferSignal_EXP25_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP25_EXP_PT_4_IN1 : X_BUF
    port map (
      I => A_17_IBUF_61,
      O => NlwBufferSignal_EXP25_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP25_EXP_PT_5_IN0 : X_BUF
    port map (
      I => IDE_BASEADR(2),
      O => NlwBufferSignal_EXP25_EXP_PT_5_IN0
    );
  NlwBufferBlock_EXP25_EXP_PT_5_IN1 : X_BUF
    port map (
      I => A_18_IBUF_59,
      O => NlwBufferSignal_EXP25_EXP_PT_5_IN1
    );
  NlwBufferBlock_EXP25_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP25_EXP_PT_0_1283,
      O => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP25_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP25_EXP_PT_1_1284,
      O => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP25_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP25_EXP_PT_2_1285,
      O => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP25_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP25_EXP_PT_3_1286,
      O => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP25_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP25_EXP_PT_4_1287,
      O => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP25_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => EXP25_EXP_PT_5_1288,
      O => NlwBufferSignal_EXP25_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP26_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_23_IBUF_41,
      O => NlwBufferSignal_EXP26_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP26_EXP_PT_0_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(7),
      O => NlwBufferSignal_EXP26_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP26_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_22_IBUF_43,
      O => NlwBufferSignal_EXP26_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP26_EXP_PT_1_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(6),
      O => NlwBufferSignal_EXP26_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP26_EXP_PT_2_IN0 : X_BUF
    port map (
      I => A_22_IBUF_43,
      O => NlwBufferSignal_EXP26_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP26_EXP_PT_2_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(6),
      O => NlwBufferSignal_EXP26_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP26_EXP_PT_3_IN0 : X_BUF
    port map (
      I => A_21_IBUF_45,
      O => NlwBufferSignal_EXP26_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP26_EXP_PT_3_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(5),
      O => NlwBufferSignal_EXP26_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP26_EXP_PT_4_IN0 : X_BUF
    port map (
      I => A_21_IBUF_45,
      O => NlwBufferSignal_EXP26_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP26_EXP_PT_4_IN1 : X_BUF
    port map (
      I => IDE_BASEADR(5),
      O => NlwBufferSignal_EXP26_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP26_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP26_EXP_PT_0_1290,
      O => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP26_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP26_EXP_PT_1_1291,
      O => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP26_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP26_EXP_PT_2_1292,
      O => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP26_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP26_EXP_PT_3_1293,
      O => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP26_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP26_EXP_PT_4_1294,
      O => NlwBufferSignal_EXP26_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP27_EXP_PT_0_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_EXP27_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP27_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP27_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP27_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP27_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP27_EXP_PT_0_IN3 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_EXP27_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP27_EXP_PT_0_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP27_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP27_EXP_PT_0_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP27_EXP_PT_0_IN5
    );
  NlwBufferBlock_EXP27_EXP_PT_0_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP27_EXP_PT_0_IN6
    );
  NlwBufferBlock_EXP27_EXP_PT_0_IN7 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_EXP27_EXP_PT_0_IN7
    );
  NlwBufferBlock_EXP27_EXP_PT_1_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_EXP27_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP27_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP27_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP27_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP27_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP27_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP27_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP27_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP27_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP27_EXP_PT_1_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP27_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP27_EXP_PT_1_IN6 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_EXP27_EXP_PT_1_IN6
    );
  NlwBufferBlock_EXP27_EXP_PT_1_IN7 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_EXP27_EXP_PT_1_IN7
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN1 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN3 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN5
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN6
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN7 : X_BUF
    port map (
      I => CBREQ_IBUF_65,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN7
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN8 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN8
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN9 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN9
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN10
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN11
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN12
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN13
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN14
    );
  NlwBufferBlock_EXP27_EXP_PT_2_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_2_IN15
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN3 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN4 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN5
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN6
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN7 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN7
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN8 : X_BUF
    port map (
      I => CBREQ_IBUF_65,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN8
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN9 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN9
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN10
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN11
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN12
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN13
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN14
    );
  NlwBufferBlock_EXP27_EXP_PT_3_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_3_IN15
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN3 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN4
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN5
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN6
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN7 : X_BUF
    port map (
      I => CBREQ_IBUF_65,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN7
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN8 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN8
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN9 : X_BUF
    port map (
      I => burst_counter(0),
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN9
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN10
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN11
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN12
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN13
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN14
    );
  NlwBufferBlock_EXP27_EXP_PT_4_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP27_EXP_PT_4_IN15
    );
  NlwBufferBlock_EXP27_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP27_EXP_PT_0_1296,
      O => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP27_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP27_EXP_PT_1_1297,
      O => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP27_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP27_EXP_PT_2_1298,
      O => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP27_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP27_EXP_PT_3_1299,
      O => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP27_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP27_EXP_PT_4_1300,
      O => NlwBufferSignal_EXP27_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP28_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP28_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP28_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP28_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP28_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP28_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP28_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP28_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP28_EXP_PT_0_IN4 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_EXP28_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP28_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP28_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP28_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP28_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP28_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP28_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP28_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP28_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP28_EXP_PT_1_IN4 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_EXP28_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP28_EXP_PT_2_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP28_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP28_EXP_PT_2_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP28_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP28_EXP_PT_2_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP28_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP28_EXP_PT_2_IN3 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_EXP28_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP28_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP28_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP28_EXP_PT_2_IN5 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP28_EXP_PT_2_IN5
    );
  NlwBufferBlock_EXP28_EXP_PT_2_IN6 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_EXP28_EXP_PT_2_IN6
    );
  NlwBufferBlock_EXP28_EXP_PT_2_IN7 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP28_EXP_PT_2_IN7
    );
  NlwBufferBlock_EXP28_EXP_PT_3_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP28_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP28_EXP_PT_3_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP28_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP28_EXP_PT_3_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP28_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP28_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP28_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP28_EXP_PT_3_IN4 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP28_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP28_EXP_PT_3_IN5 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_EXP28_EXP_PT_3_IN5
    );
  NlwBufferBlock_EXP28_EXP_PT_3_IN6 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP28_EXP_PT_3_IN6
    );
  NlwBufferBlock_EXP28_EXP_PT_3_IN7 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_EXP28_EXP_PT_3_IN7
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN1 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN2 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN4
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN5
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN6 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN6
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN7 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN7
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN8 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN8
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN9 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN9
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN10
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN11
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN12
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN13
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN14
    );
  NlwBufferBlock_EXP28_EXP_PT_4_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP28_EXP_PT_4_IN15
    );
  NlwBufferBlock_EXP28_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP28_EXP_PT_0_1302,
      O => NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP28_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP28_EXP_PT_1_1303,
      O => NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP28_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP28_EXP_PT_2_1304,
      O => NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP28_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP28_EXP_PT_3_1305,
      O => NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP28_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP28_EXP_PT_4_1306,
      O => NlwBufferSignal_EXP28_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP29_EXP_PT_0_IN0 : X_BUF
    port map (
      I => RQ_5_EXP_528,
      O => NlwBufferSignal_EXP29_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP29_EXP_PT_0_IN1 : X_BUF
    port map (
      I => RQ_5_EXP_528,
      O => NlwBufferSignal_EXP29_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP29_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP29_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP29_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP29_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP29_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP29_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP29_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP29_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP29_EXP_PT_1_IN4 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP29_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP29_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP29_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP29_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP29_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP29_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP29_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP29_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP29_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP29_EXP_PT_2_IN4 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP29_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP29_EXP_PT_3_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP29_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP29_EXP_PT_3_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP29_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP29_EXP_PT_3_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP29_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP29_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP29_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP29_EXP_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP29_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP29_EXP_PT_3_IN5 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP29_EXP_PT_3_IN5
    );
  NlwBufferBlock_EXP29_EXP_PT_3_IN6 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP29_EXP_PT_3_IN6
    );
  NlwBufferBlock_EXP29_EXP_PT_4_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP29_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP29_EXP_PT_4_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP29_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP29_EXP_PT_4_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP29_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP29_EXP_PT_4_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP29_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP29_EXP_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP29_EXP_PT_4_IN4
    );
  NlwBufferBlock_EXP29_EXP_PT_4_IN5 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP29_EXP_PT_4_IN5
    );
  NlwBufferBlock_EXP29_EXP_PT_4_IN6 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP29_EXP_PT_4_IN6
    );
  NlwBufferBlock_EXP29_EXP_PT_5_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP29_EXP_PT_5_IN0
    );
  NlwBufferBlock_EXP29_EXP_PT_5_IN1 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP29_EXP_PT_5_IN1
    );
  NlwBufferBlock_EXP29_EXP_PT_5_IN2 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP29_EXP_PT_5_IN2
    );
  NlwBufferBlock_EXP29_EXP_PT_5_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP29_EXP_PT_5_IN3
    );
  NlwBufferBlock_EXP29_EXP_PT_5_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP29_EXP_PT_5_IN4
    );
  NlwBufferBlock_EXP29_EXP_PT_5_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP29_EXP_PT_5_IN5
    );
  NlwBufferBlock_EXP29_EXP_PT_5_IN6 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP29_EXP_PT_5_IN6
    );
  NlwBufferBlock_EXP29_EXP_PT_5_IN7 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP29_EXP_PT_5_IN7
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP29_EXP_PT_0_1308,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP29_EXP_PT_1_1309,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP29_EXP_PT_2_1310,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP29_EXP_PT_3_1311,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP29_EXP_PT_4_1312,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP29_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => EXP29_EXP_PT_5_1313,
      O => NlwBufferSignal_EXP29_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP30_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP30_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP30_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP30_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP30_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP30_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP30_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP30_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP30_EXP_PT_1_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP30_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP30_EXP_PT_1_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP30_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP30_EXP_PT_1_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP30_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP30_EXP_PT_1_IN3 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_EXP30_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP30_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP30_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP30_EXP_PT_1_IN5 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP30_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP30_EXP_PT_2_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP30_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP30_EXP_PT_2_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP30_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP30_EXP_PT_2_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP30_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP30_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP30_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP30_EXP_PT_2_IN4 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP30_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP30_EXP_PT_2_IN5 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_EXP30_EXP_PT_2_IN5
    );
  NlwBufferBlock_EXP30_EXP_PT_3_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP30_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP30_EXP_PT_3_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP30_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP30_EXP_PT_3_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP30_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP30_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP30_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP30_EXP_PT_3_IN4 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP30_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP30_EXP_PT_3_IN5 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP30_EXP_PT_3_IN5
    );
  NlwBufferBlock_EXP30_EXP_PT_4_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP30_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP30_EXP_PT_4_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP30_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP30_EXP_PT_4_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP30_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP30_EXP_PT_4_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP30_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP30_EXP_PT_4_IN4 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP30_EXP_PT_4_IN4
    );
  NlwBufferBlock_EXP30_EXP_PT_4_IN5 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_EXP30_EXP_PT_4_IN5
    );
  NlwBufferBlock_EXP30_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP30_EXP_PT_0_1315,
      O => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP30_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP30_EXP_PT_1_1316,
      O => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP30_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP30_EXP_PT_2_1317,
      O => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP30_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP30_EXP_PT_3_1318,
      O => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP30_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP30_EXP_PT_4_1319,
      O => NlwBufferSignal_EXP30_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP31_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP31_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP31_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP31_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP31_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP31_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP31_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP31_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP31_EXP_PT_1_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP31_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP31_EXP_PT_1_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP31_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP31_EXP_PT_1_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP31_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP31_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP31_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP31_EXP_PT_1_IN4 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP31_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP31_EXP_PT_2_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP31_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP31_EXP_PT_2_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP31_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP31_EXP_PT_2_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP31_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP31_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP31_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP31_EXP_PT_2_IN4 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_EXP31_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP31_EXP_PT_3_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP31_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP31_EXP_PT_3_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP31_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP31_EXP_PT_3_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP31_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP31_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP31_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP31_EXP_PT_3_IN4 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP31_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP31_EXP_PT_4_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP31_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP31_EXP_PT_4_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP31_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP31_EXP_PT_4_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP31_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP31_EXP_PT_4_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP31_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP31_EXP_PT_4_IN4 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_EXP31_EXP_PT_4_IN4
    );
  NlwBufferBlock_EXP31_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP31_EXP_PT_0_1321,
      O => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP31_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP31_EXP_PT_1_1322,
      O => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP31_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP31_EXP_PT_2_1323,
      O => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP31_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP31_EXP_PT_3_1324,
      O => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP31_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP31_EXP_PT_4_1325,
      O => NlwBufferSignal_EXP31_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP32_EXP_PT_0_IN0 : X_BUF
    port map (
      I => EXP33_EXP_1327,
      O => NlwBufferSignal_EXP32_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP32_EXP_PT_0_IN1 : X_BUF
    port map (
      I => EXP33_EXP_1327,
      O => NlwBufferSignal_EXP32_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP32_EXP_PT_1_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP32_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP32_EXP_PT_1_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP32_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP32_EXP_PT_1_IN2 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP32_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP32_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP32_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP32_EXP_PT_2_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP32_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP32_EXP_PT_2_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP32_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP32_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP32_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP32_EXP_PT_2_IN3 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP32_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP32_EXP_PT_3_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP32_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP32_EXP_PT_3_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP32_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP32_EXP_PT_3_IN2 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP32_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP32_EXP_PT_3_IN3 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_EXP32_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP32_EXP_PT_4_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP32_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP32_EXP_PT_4_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP32_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP32_EXP_PT_4_IN2 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP32_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP32_EXP_PT_4_IN3 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP32_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP32_EXP_PT_5_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP32_EXP_PT_5_IN0
    );
  NlwBufferBlock_EXP32_EXP_PT_5_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP32_EXP_PT_5_IN1
    );
  NlwBufferBlock_EXP32_EXP_PT_5_IN2 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP32_EXP_PT_5_IN2
    );
  NlwBufferBlock_EXP32_EXP_PT_5_IN3 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_EXP32_EXP_PT_5_IN3
    );
  NlwBufferBlock_EXP32_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP32_EXP_PT_0_1328,
      O => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP32_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP32_EXP_PT_1_1329,
      O => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP32_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP32_EXP_PT_2_1330,
      O => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP32_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP32_EXP_PT_3_1331,
      O => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP32_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP32_EXP_PT_4_1332,
      O => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP32_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => EXP32_EXP_PT_5_1333,
      O => NlwBufferSignal_EXP32_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP33_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP33_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP33_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP33_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP33_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP33_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP33_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP33_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP33_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP33_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP33_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP33_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP33_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP33_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP33_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP33_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP33_EXP_PT_2_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP33_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP33_EXP_PT_2_IN1 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP33_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP33_EXP_PT_2_IN2 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_EXP33_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP33_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP33_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP33_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP33_EXP_PT_0_1335,
      O => NlwBufferSignal_EXP33_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP33_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP33_EXP_PT_1_1336,
      O => NlwBufferSignal_EXP33_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP33_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP33_EXP_PT_2_1337,
      O => NlwBufferSignal_EXP33_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN1 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN3 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN4 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN5
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN6
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN7 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN7
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN8 : X_BUF
    port map (
      I => CBREQ_IBUF_65,
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN8
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN9 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN9
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN10
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN11
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN12
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN13
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN14
    );
  NlwBufferBlock_EXP34_EXP_PT_0_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP34_EXP_PT_0_IN15
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN3 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN6
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN7 : X_BUF
    port map (
      I => CBREQ_IBUF_65,
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN7
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN8 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN8
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN9 : X_BUF
    port map (
      I => burst_counter(1),
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN9
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN10
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN11
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN12
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN13
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN14
    );
  NlwBufferBlock_EXP34_EXP_PT_1_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP34_EXP_PT_1_IN15
    );
  NlwBufferBlock_EXP34_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP34_EXP_PT_0_1339,
      O => NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP34_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP34_EXP_PT_1_1340,
      O => NlwBufferSignal_EXP34_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP35_EXP_PT_0_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP35_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP35_EXP_PT_0_IN1 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_EXP35_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP35_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP35_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP35_EXP_PT_1_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP35_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP35_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP35_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP35_EXP_PT_1_IN2 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_EXP35_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP35_EXP_PT_2_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP35_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP35_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP35_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP35_EXP_PT_2_IN2 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP35_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP35_EXP_PT_3_IN0 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP35_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP35_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP35_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP35_EXP_PT_3_IN2 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_EXP35_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP35_EXP_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP35_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP35_EXP_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP35_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP35_EXP_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP35_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP35_EXP_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP35_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP35_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP35_EXP_PT_0_1342,
      O => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP35_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP35_EXP_PT_1_1343,
      O => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP35_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP35_EXP_PT_2_1344,
      O => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP35_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP35_EXP_PT_3_1345,
      O => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP35_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP35_EXP_PT_4_1346,
      O => NlwBufferSignal_EXP35_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN3 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN5
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN6
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN7 : X_BUF
    port map (
      I => CBACK_S_308,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN7
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN8 : X_BUF
    port map (
      I => CBREQ_IBUF_65,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN8
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN9 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN9
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN10
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN11
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN12
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN13
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN14
    );
  NlwBufferBlock_EXP36_EXP_PT_0_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP36_EXP_PT_0_IN15
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN3 : X_BUF
    port map (
      I => TRANSFER_IN_PROGRES_249,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN4 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN6
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN7 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN7
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN8 : X_BUF
    port map (
      I => CBACK_S_308,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN8
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN9 : X_BUF
    port map (
      I => CBREQ_IBUF_65,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN9
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN10
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN11
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN12
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN13
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN14
    );
  NlwBufferBlock_EXP36_EXP_PT_1_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP36_EXP_PT_1_IN15
    );
  NlwBufferBlock_EXP36_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP36_EXP_PT_0_1348,
      O => NlwBufferSignal_EXP36_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP36_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP36_EXP_PT_1_1349,
      O => NlwBufferSignal_EXP36_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => RAM_ACCESS_256,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN6 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN6
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN7 : X_BUF
    port map (
      I => CBACK_S_308,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN7
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN8 : X_BUF
    port map (
      I => CBREQ_IBUF_65,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN8
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN9 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN9
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN10
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN11
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN12
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN13
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN14
    );
  NlwBufferBlock_EXP37_EXP_tsimrenamed_net_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN15
    );
  NlwBufferBlock_EXP38_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP38_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP38_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP38_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP38_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP38_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => LATCH_RAM_030_404,
      O => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP39_EXP_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_EXP39_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP39_EXP_PT_0_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_EXP39_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP39_EXP_PT_1_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_EXP39_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP39_EXP_PT_1_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_EXP39_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP39_EXP_PT_1_IN2 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_EXP39_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP39_EXP_PT_1_IN3 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_EXP39_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP39_EXP_PT_1_IN4 : X_BUF
    port map (
      I => SIZ_0_IBUF_69,
      O => NlwBufferSignal_EXP39_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP39_EXP_PT_1_IN5 : X_BUF
    port map (
      I => SIZ_1_IBUF_71,
      O => NlwBufferSignal_EXP39_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP39_EXP_PT_1_IN6 : X_BUF
    port map (
      I => A_0_IBUF_73,
      O => NlwBufferSignal_EXP39_EXP_PT_1_IN6
    );
  NlwBufferBlock_EXP39_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP39_EXP_PT_0_1353,
      O => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP39_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP39_EXP_PT_1_1354,
      O => NlwBufferSignal_EXP39_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP40_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP40_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP41_EXP_PT_0_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_EXP41_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP41_EXP_PT_0_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_EXP41_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP41_EXP_PT_0_IN2 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_EXP41_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP41_EXP_PT_0_IN3 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_EXP41_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP41_EXP_PT_0_IN4 : X_BUF
    port map (
      I => SIZ_0_IBUF_69,
      O => NlwBufferSignal_EXP41_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP41_EXP_PT_0_IN5 : X_BUF
    port map (
      I => SIZ_1_IBUF_71,
      O => NlwBufferSignal_EXP41_EXP_PT_0_IN5
    );
  NlwBufferBlock_EXP41_EXP_PT_1_IN0 : X_BUF
    port map (
      I => RW_IBUF_25,
      O => NlwBufferSignal_EXP41_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP41_EXP_PT_1_IN1 : X_BUF
    port map (
      I => nAS_IBUF_27,
      O => NlwBufferSignal_EXP41_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP41_EXP_PT_1_IN2 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_EXP41_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP41_EXP_PT_1_IN3 : X_BUF
    port map (
      I => nAS_PLL_C_N_640,
      O => NlwBufferSignal_EXP41_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP41_EXP_PT_1_IN4 : X_BUF
    port map (
      I => SIZ_0_IBUF_69,
      O => NlwBufferSignal_EXP41_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP41_EXP_PT_1_IN5 : X_BUF
    port map (
      I => SIZ_1_IBUF_71,
      O => NlwBufferSignal_EXP41_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP41_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP41_EXP_PT_0_1357,
      O => NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP41_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP41_EXP_PT_1_1358,
      O => NlwBufferSignal_EXP41_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP42_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP42_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP43_EXP_PT_0_IN0 : X_BUF
    port map (
      I => MEM_WE_OBUF_EXP_1127,
      O => NlwBufferSignal_EXP43_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP43_EXP_PT_0_IN1 : X_BUF
    port map (
      I => MEM_WE_OBUF_EXP_1127,
      O => NlwBufferSignal_EXP43_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP43_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP43_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP43_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP43_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP43_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP43_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP43_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP43_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP43_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP43_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP43_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP43_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP43_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP43_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP43_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP43_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP43_EXP_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP43_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP43_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP43_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP43_EXP_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP43_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP43_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP43_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP43_EXP_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP43_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP43_EXP_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP43_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP43_EXP_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP43_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP43_EXP_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP43_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP43_EXP_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP43_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP43_EXP_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP43_EXP_PT_4_IN4
    );
  NlwBufferBlock_EXP43_EXP_PT_5_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP43_EXP_PT_5_IN0
    );
  NlwBufferBlock_EXP43_EXP_PT_5_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP43_EXP_PT_5_IN1
    );
  NlwBufferBlock_EXP43_EXP_PT_5_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP43_EXP_PT_5_IN2
    );
  NlwBufferBlock_EXP43_EXP_PT_5_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP43_EXP_PT_5_IN3
    );
  NlwBufferBlock_EXP43_EXP_PT_5_IN4 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_EXP43_EXP_PT_5_IN4
    );
  NlwBufferBlock_EXP43_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP43_EXP_PT_0_1361,
      O => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP43_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP43_EXP_PT_1_1362,
      O => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP43_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP43_EXP_PT_2_1363,
      O => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP43_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP43_EXP_PT_3_1364,
      O => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP43_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP43_EXP_PT_4_1365,
      O => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP43_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => EXP43_EXP_PT_5_1366,
      O => NlwBufferSignal_EXP43_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP44_EXP_PT_0_IN0 : X_BUF
    port map (
      I => ARAM_11_EXP_761,
      O => NlwBufferSignal_EXP44_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP44_EXP_PT_0_IN1 : X_BUF
    port map (
      I => ARAM_11_EXP_761,
      O => NlwBufferSignal_EXP44_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP44_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP44_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP44_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP44_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP44_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP44_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP44_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CBACK_S_308,
      O => NlwBufferSignal_EXP44_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP44_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP44_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP44_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP44_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP44_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP44_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP44_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP44_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP44_EXP_PT_2_IN4 : X_BUF
    port map (
      I => REFRESH_619,
      O => NlwBufferSignal_EXP44_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP44_EXP_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP44_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP44_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP44_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP44_EXP_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP44_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP44_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP44_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP44_EXP_PT_3_IN4 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_EXP44_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP44_EXP_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP44_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP44_EXP_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP44_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP44_EXP_PT_4_IN2 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP44_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP44_EXP_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP44_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP44_EXP_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP44_EXP_PT_4_IN4
    );
  NlwBufferBlock_EXP44_EXP_PT_4_IN5 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_EXP44_EXP_PT_4_IN5
    );
  NlwBufferBlock_EXP44_EXP_PT_5_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP44_EXP_PT_5_IN0
    );
  NlwBufferBlock_EXP44_EXP_PT_5_IN1 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP44_EXP_PT_5_IN1
    );
  NlwBufferBlock_EXP44_EXP_PT_5_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP44_EXP_PT_5_IN2
    );
  NlwBufferBlock_EXP44_EXP_PT_5_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP44_EXP_PT_5_IN3
    );
  NlwBufferBlock_EXP44_EXP_PT_5_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP44_EXP_PT_5_IN4
    );
  NlwBufferBlock_EXP44_EXP_PT_5_IN5 : X_BUF
    port map (
      I => TRANSFER_397,
      O => NlwBufferSignal_EXP44_EXP_PT_5_IN5
    );
  NlwBufferBlock_EXP44_EXP_PT_5_IN6 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_EXP44_EXP_PT_5_IN6
    );
  NlwBufferBlock_EXP44_EXP_PT_5_IN7 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_EXP44_EXP_PT_5_IN7
    );
  NlwBufferBlock_EXP44_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP44_EXP_PT_0_1368,
      O => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP44_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP44_EXP_PT_1_1369,
      O => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP44_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP44_EXP_PT_2_1370,
      O => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP44_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP44_EXP_PT_3_1371,
      O => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP44_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP44_EXP_PT_4_1372,
      O => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP44_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => EXP44_EXP_PT_5_1373,
      O => NlwBufferSignal_EXP44_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP45_EXP_PT_0_IN0 : X_BUF
    port map (
      I => BA_0_EXP_1099,
      O => NlwBufferSignal_EXP45_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP45_EXP_PT_0_IN1 : X_BUF
    port map (
      I => BA_0_EXP_1099,
      O => NlwBufferSignal_EXP45_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP45_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP45_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP45_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP45_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP45_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP45_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP45_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP45_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP45_EXP_PT_1_IN4 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_EXP45_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP45_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP45_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP45_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP45_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP45_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP45_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP45_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP45_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP45_EXP_PT_2_IN4 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_EXP45_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP45_EXP_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP45_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP45_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP45_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP45_EXP_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP45_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP45_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP45_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP45_EXP_PT_3_IN4 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_EXP45_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP45_EXP_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP45_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP45_EXP_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP45_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP45_EXP_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP45_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP45_EXP_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP45_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP45_EXP_PT_4_IN4 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_EXP45_EXP_PT_4_IN4
    );
  NlwBufferBlock_EXP45_EXP_PT_4_IN5 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_EXP45_EXP_PT_4_IN5
    );
  NlwBufferBlock_EXP45_EXP_PT_4_IN6 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_EXP45_EXP_PT_4_IN6
    );
  NlwBufferBlock_EXP45_EXP_PT_5_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP45_EXP_PT_5_IN0
    );
  NlwBufferBlock_EXP45_EXP_PT_5_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP45_EXP_PT_5_IN1
    );
  NlwBufferBlock_EXP45_EXP_PT_5_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP45_EXP_PT_5_IN2
    );
  NlwBufferBlock_EXP45_EXP_PT_5_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP45_EXP_PT_5_IN3
    );
  NlwBufferBlock_EXP45_EXP_PT_5_IN4 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_EXP45_EXP_PT_5_IN4
    );
  NlwBufferBlock_EXP45_EXP_PT_5_IN5 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_EXP45_EXP_PT_5_IN5
    );
  NlwBufferBlock_EXP45_EXP_PT_5_IN6 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_EXP45_EXP_PT_5_IN6
    );
  NlwBufferBlock_EXP45_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP45_EXP_PT_0_1375,
      O => NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP45_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP45_EXP_PT_1_1376,
      O => NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP45_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP45_EXP_PT_2_1377,
      O => NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP45_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP45_EXP_PT_3_1378,
      O => NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP45_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP45_EXP_PT_4_1379,
      O => NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP45_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => EXP45_EXP_PT_5_1380,
      O => NlwBufferSignal_EXP45_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP46_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP46_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP46_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP46_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP46_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP46_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP46_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP46_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP46_EXP_PT_0_IN4 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_EXP46_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP46_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP46_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP46_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP46_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP46_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP46_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP46_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP46_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP46_EXP_PT_1_IN4 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_EXP46_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP46_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP46_EXP_PT_0_1383,
      O => NlwBufferSignal_EXP46_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP46_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP46_EXP_PT_1_1384,
      O => NlwBufferSignal_EXP46_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP47_EXP_PT_0_IN0 : X_BUF
    port map (
      I => EXP46_EXP_1382,
      O => NlwBufferSignal_EXP47_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP47_EXP_PT_0_IN1 : X_BUF
    port map (
      I => EXP46_EXP_1382,
      O => NlwBufferSignal_EXP47_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP47_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP47_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP47_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP47_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP47_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP47_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP47_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP47_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP47_EXP_PT_1_IN4 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_EXP47_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP47_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP47_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP47_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP47_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP47_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP47_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP47_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP47_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP47_EXP_PT_2_IN4 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_EXP47_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP47_EXP_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP47_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP47_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP47_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP47_EXP_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP47_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP47_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP47_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP47_EXP_PT_3_IN4 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_EXP47_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP47_EXP_PT_3_IN5 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_EXP47_EXP_PT_3_IN5
    );
  NlwBufferBlock_EXP47_EXP_PT_3_IN6 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_EXP47_EXP_PT_3_IN6
    );
  NlwBufferBlock_EXP47_EXP_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP47_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP47_EXP_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP47_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP47_EXP_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP47_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP47_EXP_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP47_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP47_EXP_PT_4_IN4 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_EXP47_EXP_PT_4_IN4
    );
  NlwBufferBlock_EXP47_EXP_PT_4_IN5 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_EXP47_EXP_PT_4_IN5
    );
  NlwBufferBlock_EXP47_EXP_PT_4_IN6 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_EXP47_EXP_PT_4_IN6
    );
  NlwBufferBlock_EXP47_EXP_PT_5_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP47_EXP_PT_5_IN0
    );
  NlwBufferBlock_EXP47_EXP_PT_5_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP47_EXP_PT_5_IN1
    );
  NlwBufferBlock_EXP47_EXP_PT_5_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP47_EXP_PT_5_IN2
    );
  NlwBufferBlock_EXP47_EXP_PT_5_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP47_EXP_PT_5_IN3
    );
  NlwBufferBlock_EXP47_EXP_PT_5_IN4 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_EXP47_EXP_PT_5_IN4
    );
  NlwBufferBlock_EXP47_EXP_PT_5_IN5 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_EXP47_EXP_PT_5_IN5
    );
  NlwBufferBlock_EXP47_EXP_PT_5_IN6 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_EXP47_EXP_PT_5_IN6
    );
  NlwBufferBlock_EXP47_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP47_EXP_PT_0_1386,
      O => NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP47_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP47_EXP_PT_1_1387,
      O => NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP47_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP47_EXP_PT_2_1388,
      O => NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP47_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP47_EXP_PT_3_1389,
      O => NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP47_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP47_EXP_PT_4_1390,
      O => NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP47_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => EXP47_EXP_PT_5_1391,
      O => NlwBufferSignal_EXP47_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP48_EXP_PT_0_IN0 : X_BUF
    port map (
      I => NQ_0_EXP_430,
      O => NlwBufferSignal_EXP48_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP48_EXP_PT_0_IN1 : X_BUF
    port map (
      I => NQ_0_EXP_430,
      O => NlwBufferSignal_EXP48_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP48_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP48_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP48_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP48_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP48_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP48_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP48_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP48_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP48_EXP_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP48_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP48_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP48_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP48_EXP_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP48_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP48_EXP_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP48_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP48_EXP_PT_5_IN0 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_EXP48_EXP_PT_5_IN0
    );
  NlwBufferBlock_EXP48_EXP_PT_5_IN1 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_EXP48_EXP_PT_5_IN1
    );
  NlwBufferBlock_EXP48_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP48_EXP_PT_0_1393,
      O => NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP48_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP48_EXP_PT_1_1394,
      O => NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP48_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP48_EXP_PT_2_1395,
      O => NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP48_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP48_EXP_PT_3_1396,
      O => NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP48_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP48_EXP_PT_4_1397,
      O => NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP48_EXP_tsimrenamed_net_IN5 : X_BUF
    port map (
      I => EXP48_EXP_PT_5_1398,
      O => NlwBufferSignal_EXP48_EXP_tsimrenamed_net_IN5
    );
  NlwBufferBlock_EXP49_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP49_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP49_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP49_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP49_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP49_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP49_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP49_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP49_EXP_PT_2_IN0 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_EXP49_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP49_EXP_PT_2_IN1 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_EXP49_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP49_EXP_PT_3_IN0 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_EXP49_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP49_EXP_PT_3_IN1 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_EXP49_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP49_EXP_PT_3_IN2 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_EXP49_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP49_EXP_PT_4_IN0 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_EXP49_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP49_EXP_PT_4_IN1 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_EXP49_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP49_EXP_PT_4_IN2 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_EXP49_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP49_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP49_EXP_PT_0_1400,
      O => NlwBufferSignal_EXP49_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP49_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP49_EXP_PT_1_1401,
      O => NlwBufferSignal_EXP49_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP49_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP49_EXP_PT_2_1402,
      O => NlwBufferSignal_EXP49_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP49_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP49_EXP_PT_3_1403,
      O => NlwBufferSignal_EXP49_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP49_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP49_EXP_PT_4_1404,
      O => NlwBufferSignal_EXP49_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP50_EXP_PT_0_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_EXP50_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP50_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP50_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP50_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP50_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP50_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP50_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP50_EXP_PT_1_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_EXP50_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP50_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP50_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP50_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP50_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP50_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP50_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP50_EXP_PT_2_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_EXP50_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP50_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP50_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP50_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP50_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP50_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP50_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP50_EXP_PT_3_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_EXP50_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP50_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP50_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP50_EXP_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP50_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP50_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP50_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP50_EXP_PT_3_IN4 : X_BUF
    port map (
      I => NQ(3),
      O => NlwBufferSignal_EXP50_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP50_EXP_PT_4_IN0 : X_BUF
    port map (
      I => IDE_RESET_OBUF_20,
      O => NlwBufferSignal_EXP50_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP50_EXP_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP50_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP50_EXP_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP50_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP50_EXP_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP50_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP50_EXP_PT_4_IN4 : X_BUF
    port map (
      I => NQ(1),
      O => NlwBufferSignal_EXP50_EXP_PT_4_IN4
    );
  NlwBufferBlock_EXP50_EXP_PT_4_IN5 : X_BUF
    port map (
      I => NQ(2),
      O => NlwBufferSignal_EXP50_EXP_PT_4_IN5
    );
  NlwBufferBlock_EXP50_EXP_PT_4_IN6 : X_BUF
    port map (
      I => NQ(0),
      O => NlwBufferSignal_EXP50_EXP_PT_4_IN6
    );
  NlwBufferBlock_EXP50_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP50_EXP_PT_0_1406,
      O => NlwBufferSignal_EXP50_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP50_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP50_EXP_PT_1_1407,
      O => NlwBufferSignal_EXP50_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP50_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP50_EXP_PT_2_1408,
      O => NlwBufferSignal_EXP50_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP50_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP50_EXP_PT_3_1409,
      O => NlwBufferSignal_EXP50_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP50_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP50_EXP_PT_4_1410,
      O => NlwBufferSignal_EXP50_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP51_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP51_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP51_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP51_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP51_EXP_PT_0_IN2 : X_BUF
    port map (
      I => ARAM_10_745,
      O => NlwBufferSignal_EXP51_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP51_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP51_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP51_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP51_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP51_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP51_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP51_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP51_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP51_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP51_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP51_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP51_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP51_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP51_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP51_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP51_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP51_EXP_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP51_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP51_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP51_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP51_EXP_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP51_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP51_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP51_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP51_EXP_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP51_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP51_EXP_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP51_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP51_EXP_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP51_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP51_EXP_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP51_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP51_EXP_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP51_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP51_EXP_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP51_EXP_PT_4_IN4
    );
  NlwBufferBlock_EXP51_EXP_PT_4_IN5 : X_BUF
    port map (
      I => A_15_IBUF_75,
      O => NlwBufferSignal_EXP51_EXP_PT_4_IN5
    );
  NlwBufferBlock_EXP51_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP51_EXP_PT_0_1412,
      O => NlwBufferSignal_EXP51_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP51_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP51_EXP_PT_1_1413,
      O => NlwBufferSignal_EXP51_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP51_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP51_EXP_PT_2_1414,
      O => NlwBufferSignal_EXP51_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP51_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP51_EXP_PT_3_1415,
      O => NlwBufferSignal_EXP51_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP51_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP51_EXP_PT_4_1416,
      O => NlwBufferSignal_EXP51_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN1 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN2 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN4 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN5
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN6 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN6
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN7 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN7
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN8 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN8
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN9 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN9
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN10 : X_BUF
    port map (
      I => REFRESH_619,
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN10
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN11
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN12
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN13
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN14
    );
  NlwBufferBlock_EXP52_EXP_PT_0_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP52_EXP_PT_0_IN15
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN1 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN2 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN4 : X_BUF
    port map (
      I => RQ(7),
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN6 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN6
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN7 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN7
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN8 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN8
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN9 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN9
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN10 : X_BUF
    port map (
      I => REFRESH_619,
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN10
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN11
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN12
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN13
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN14
    );
  NlwBufferBlock_EXP52_EXP_PT_1_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP52_EXP_PT_1_IN15
    );
  NlwBufferBlock_EXP52_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP52_EXP_PT_0_1418,
      O => NlwBufferSignal_EXP52_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP52_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP52_EXP_PT_1_1419,
      O => NlwBufferSignal_EXP52_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP53_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP53_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP53_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP53_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP53_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP53_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP53_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP53_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP53_EXP_PT_0_IN4 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_EXP53_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP53_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP53_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP53_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP53_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP53_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP53_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP53_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP53_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP53_EXP_PT_1_IN4 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_EXP53_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN1 : X_BUF
    port map (
      I => RQ(0),
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN2 : X_BUF
    port map (
      I => RQ(1),
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN3 : X_BUF
    port map (
      I => RQ(2),
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CLK_PE(3),
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN5
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN6 : X_BUF
    port map (
      I => RQ(3),
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN6
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN7 : X_BUF
    port map (
      I => RQ(5),
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN7
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN8 : X_BUF
    port map (
      I => RQ(4),
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN8
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN9 : X_BUF
    port map (
      I => RQ(6),
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN9
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN10 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN10
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN11 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN11
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN12 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN12
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN13 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN13
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN14 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN14
    );
  NlwBufferBlock_EXP53_EXP_PT_2_IN15 : X_BUF
    port map (
      I => Vcc_240,
      O => NlwBufferSignal_EXP53_EXP_PT_2_IN15
    );
  NlwBufferBlock_EXP53_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP53_EXP_PT_0_1421,
      O => NlwBufferSignal_EXP53_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP53_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP53_EXP_PT_1_1422,
      O => NlwBufferSignal_EXP53_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP53_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP53_EXP_PT_2_1423,
      O => NlwBufferSignal_EXP53_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP54_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_EXP54_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP54_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP54_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP54_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP54_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP54_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP54_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP54_EXP_PT_0_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP54_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP54_EXP_PT_0_IN5 : X_BUF
    port map (
      I => ARAM_0_718,
      O => NlwBufferSignal_EXP54_EXP_PT_0_IN5
    );
  NlwBufferBlock_EXP54_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_EXP54_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP54_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP54_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP54_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP54_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP54_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP54_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP54_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP54_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP54_EXP_PT_1_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP54_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP54_EXP_PT_1_IN6 : X_BUF
    port map (
      I => ARAM_0_718,
      O => NlwBufferSignal_EXP54_EXP_PT_1_IN6
    );
  NlwBufferBlock_EXP54_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP54_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP54_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP54_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP54_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP54_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP54_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP54_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP54_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP54_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP54_EXP_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_0_718,
      O => NlwBufferSignal_EXP54_EXP_PT_2_IN5
    );
  NlwBufferBlock_EXP54_EXP_PT_2_IN6 : X_BUF
    port map (
      I => ARAM_LOW(0),
      O => NlwBufferSignal_EXP54_EXP_PT_2_IN6
    );
  NlwBufferBlock_EXP54_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP54_EXP_PT_0_1425,
      O => NlwBufferSignal_EXP54_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP54_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP54_EXP_PT_1_1426,
      O => NlwBufferSignal_EXP54_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP54_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP54_EXP_PT_2_1427,
      O => NlwBufferSignal_EXP54_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP55_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP55_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP55_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP55_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP55_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP55_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP55_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP55_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP55_EXP_PT_0_IN4 : X_BUF
    port map (
      I => IDE_A_2_OBUF_85,
      O => NlwBufferSignal_EXP55_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP55_EXP_PT_0_IN5 : X_BUF
    port map (
      I => ARAM_6_841,
      O => NlwBufferSignal_EXP55_EXP_PT_0_IN5
    );
  NlwBufferBlock_EXP55_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP55_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP55_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP55_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP55_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP55_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP55_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP55_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP55_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP55_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP55_EXP_PT_1_IN5 : X_BUF
    port map (
      I => IDE_A_2_OBUF_85,
      O => NlwBufferSignal_EXP55_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP55_EXP_PT_1_IN6 : X_BUF
    port map (
      I => ARAM_6_841,
      O => NlwBufferSignal_EXP55_EXP_PT_1_IN6
    );
  NlwBufferBlock_EXP55_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP55_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP55_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP55_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP55_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP55_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP55_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP55_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP55_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP55_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP55_EXP_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_6_841,
      O => NlwBufferSignal_EXP55_EXP_PT_2_IN5
    );
  NlwBufferBlock_EXP55_EXP_PT_2_IN6 : X_BUF
    port map (
      I => ARAM_LOW(6),
      O => NlwBufferSignal_EXP55_EXP_PT_2_IN6
    );
  NlwBufferBlock_EXP55_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP55_EXP_PT_0_1429,
      O => NlwBufferSignal_EXP55_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP55_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP55_EXP_PT_1_1430,
      O => NlwBufferSignal_EXP55_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP55_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP55_EXP_PT_2_1431,
      O => NlwBufferSignal_EXP55_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP56_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP56_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP56_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP56_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP56_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP56_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP56_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP56_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP56_EXP_PT_0_IN4 : X_BUF
    port map (
      I => ARAM_1_732,
      O => NlwBufferSignal_EXP56_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP56_EXP_PT_0_IN5 : X_BUF
    port map (
      I => ARAM_LOW(1),
      O => NlwBufferSignal_EXP56_EXP_PT_0_IN5
    );
  NlwBufferBlock_EXP56_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_EXP56_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP56_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP56_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP56_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP56_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP56_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP56_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP56_EXP_PT_1_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP56_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP56_EXP_PT_1_IN5 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP56_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP56_EXP_PT_1_IN6 : X_BUF
    port map (
      I => ARAM_1_732,
      O => NlwBufferSignal_EXP56_EXP_PT_1_IN6
    );
  NlwBufferBlock_EXP56_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP56_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP56_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP56_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP56_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP56_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP56_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP56_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP56_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP56_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP56_EXP_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_1_732,
      O => NlwBufferSignal_EXP56_EXP_PT_2_IN5
    );
  NlwBufferBlock_EXP56_EXP_PT_2_IN6 : X_BUF
    port map (
      I => ARAM_LOW(1),
      O => NlwBufferSignal_EXP56_EXP_PT_2_IN6
    );
  NlwBufferBlock_EXP56_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP56_EXP_PT_0_1433,
      O => NlwBufferSignal_EXP56_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP56_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP56_EXP_PT_1_1434,
      O => NlwBufferSignal_EXP56_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP56_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP56_EXP_PT_2_1435,
      O => NlwBufferSignal_EXP56_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP57_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP57_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP57_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP57_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP57_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP57_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP57_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP57_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP57_EXP_PT_0_IN4 : X_BUF
    port map (
      I => ARAM_5_827,
      O => NlwBufferSignal_EXP57_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP57_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP57_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP57_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP57_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP57_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP57_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP57_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP57_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP57_EXP_PT_1_IN4 : X_BUF
    port map (
      I => ARAM_5_827,
      O => NlwBufferSignal_EXP57_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP57_EXP_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_LOW(5),
      O => NlwBufferSignal_EXP57_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP57_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP57_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP57_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP57_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP57_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP57_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP57_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP57_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP57_EXP_PT_2_IN4 : X_BUF
    port map (
      I => IDE_A_1_OBUF_83,
      O => NlwBufferSignal_EXP57_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP57_EXP_PT_2_IN5 : X_BUF
    port map (
      I => ARAM_5_827,
      O => NlwBufferSignal_EXP57_EXP_PT_2_IN5
    );
  NlwBufferBlock_EXP57_EXP_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP57_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP57_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP57_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP57_EXP_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP57_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP57_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP57_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP57_EXP_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP57_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP57_EXP_PT_3_IN5 : X_BUF
    port map (
      I => IDE_A_1_OBUF_83,
      O => NlwBufferSignal_EXP57_EXP_PT_3_IN5
    );
  NlwBufferBlock_EXP57_EXP_PT_3_IN6 : X_BUF
    port map (
      I => ARAM_5_827,
      O => NlwBufferSignal_EXP57_EXP_PT_3_IN6
    );
  NlwBufferBlock_EXP57_EXP_PT_4_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP57_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP57_EXP_PT_4_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP57_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP57_EXP_PT_4_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP57_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP57_EXP_PT_4_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP57_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP57_EXP_PT_4_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP57_EXP_PT_4_IN4
    );
  NlwBufferBlock_EXP57_EXP_PT_4_IN5 : X_BUF
    port map (
      I => ARAM_5_827,
      O => NlwBufferSignal_EXP57_EXP_PT_4_IN5
    );
  NlwBufferBlock_EXP57_EXP_PT_4_IN6 : X_BUF
    port map (
      I => ARAM_LOW(5),
      O => NlwBufferSignal_EXP57_EXP_PT_4_IN6
    );
  NlwBufferBlock_EXP57_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP57_EXP_PT_0_1437,
      O => NlwBufferSignal_EXP57_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP57_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP57_EXP_PT_1_1438,
      O => NlwBufferSignal_EXP57_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP57_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP57_EXP_PT_2_1439,
      O => NlwBufferSignal_EXP57_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP57_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP57_EXP_PT_3_1440,
      O => NlwBufferSignal_EXP57_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP57_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP57_EXP_PT_4_1441,
      O => NlwBufferSignal_EXP57_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP58_EXP_PT_0_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP58_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP58_EXP_PT_0_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP58_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP58_EXP_PT_0_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP58_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP58_EXP_PT_0_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP58_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP58_EXP_PT_0_IN4 : X_BUF
    port map (
      I => ARAM_4_814,
      O => NlwBufferSignal_EXP58_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP58_EXP_PT_0_IN5 : X_BUF
    port map (
      I => ARAM_LOW(4),
      O => NlwBufferSignal_EXP58_EXP_PT_0_IN5
    );
  NlwBufferBlock_EXP58_EXP_PT_1_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP58_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP58_EXP_PT_1_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP58_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP58_EXP_PT_1_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP58_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP58_EXP_PT_1_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP58_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP58_EXP_PT_1_IN4 : X_BUF
    port map (
      I => IDE_A_0_OBUF_81,
      O => NlwBufferSignal_EXP58_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP58_EXP_PT_1_IN5 : X_BUF
    port map (
      I => ARAM_4_814,
      O => NlwBufferSignal_EXP58_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP58_EXP_PT_2_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP58_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP58_EXP_PT_2_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP58_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP58_EXP_PT_2_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP58_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP58_EXP_PT_2_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP58_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP58_EXP_PT_2_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP58_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP58_EXP_PT_2_IN5 : X_BUF
    port map (
      I => IDE_A_0_OBUF_81,
      O => NlwBufferSignal_EXP58_EXP_PT_2_IN5
    );
  NlwBufferBlock_EXP58_EXP_PT_2_IN6 : X_BUF
    port map (
      I => ARAM_4_814,
      O => NlwBufferSignal_EXP58_EXP_PT_2_IN6
    );
  NlwBufferBlock_EXP58_EXP_PT_3_IN0 : X_BUF
    port map (
      I => CQ_FSM_FFd5_245,
      O => NlwBufferSignal_EXP58_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP58_EXP_PT_3_IN1 : X_BUF
    port map (
      I => CQ_FSM_FFd1_247,
      O => NlwBufferSignal_EXP58_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP58_EXP_PT_3_IN2 : X_BUF
    port map (
      I => CQ_FSM_FFd3_294,
      O => NlwBufferSignal_EXP58_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP58_EXP_PT_3_IN3 : X_BUF
    port map (
      I => CQ_FSM_FFd4_295,
      O => NlwBufferSignal_EXP58_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP58_EXP_PT_3_IN4 : X_BUF
    port map (
      I => CQ_FSM_FFd2_296,
      O => NlwBufferSignal_EXP58_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP58_EXP_PT_3_IN5 : X_BUF
    port map (
      I => ARAM_4_814,
      O => NlwBufferSignal_EXP58_EXP_PT_3_IN5
    );
  NlwBufferBlock_EXP58_EXP_PT_3_IN6 : X_BUF
    port map (
      I => ARAM_LOW(4),
      O => NlwBufferSignal_EXP58_EXP_PT_3_IN6
    );
  NlwBufferBlock_EXP58_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP58_EXP_PT_0_1443,
      O => NlwBufferSignal_EXP58_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP58_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP58_EXP_PT_1_1444,
      O => NlwBufferSignal_EXP58_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP58_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP58_EXP_PT_2_1445,
      O => NlwBufferSignal_EXP58_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP58_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP58_EXP_PT_3_1446,
      O => NlwBufferSignal_EXP58_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP59_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_EXP59_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP59_EXP_PT_0_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_EXP59_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP59_EXP_PT_0_IN2 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_EXP59_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP59_EXP_PT_0_IN3 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_EXP59_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP59_EXP_PT_0_IN4 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_EXP59_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP59_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_EXP59_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP59_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_EXP59_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP59_EXP_PT_1_IN2 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_EXP59_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP59_EXP_PT_1_IN3 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_EXP59_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP59_EXP_PT_1_IN4 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_EXP59_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP59_EXP_PT_2_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_EXP59_EXP_PT_2_IN0
    );
  NlwBufferBlock_EXP59_EXP_PT_2_IN1 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_EXP59_EXP_PT_2_IN1
    );
  NlwBufferBlock_EXP59_EXP_PT_2_IN2 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_EXP59_EXP_PT_2_IN2
    );
  NlwBufferBlock_EXP59_EXP_PT_2_IN3 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_EXP59_EXP_PT_2_IN3
    );
  NlwBufferBlock_EXP59_EXP_PT_2_IN4 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_EXP59_EXP_PT_2_IN4
    );
  NlwBufferBlock_EXP59_EXP_PT_3_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_EXP59_EXP_PT_3_IN0
    );
  NlwBufferBlock_EXP59_EXP_PT_3_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_EXP59_EXP_PT_3_IN1
    );
  NlwBufferBlock_EXP59_EXP_PT_3_IN2 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_EXP59_EXP_PT_3_IN2
    );
  NlwBufferBlock_EXP59_EXP_PT_3_IN3 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_EXP59_EXP_PT_3_IN3
    );
  NlwBufferBlock_EXP59_EXP_PT_3_IN4 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_EXP59_EXP_PT_3_IN4
    );
  NlwBufferBlock_EXP59_EXP_PT_3_IN5 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_EXP59_EXP_PT_3_IN5
    );
  NlwBufferBlock_EXP59_EXP_PT_4_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_EXP59_EXP_PT_4_IN0
    );
  NlwBufferBlock_EXP59_EXP_PT_4_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_EXP59_EXP_PT_4_IN1
    );
  NlwBufferBlock_EXP59_EXP_PT_4_IN2 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_EXP59_EXP_PT_4_IN2
    );
  NlwBufferBlock_EXP59_EXP_PT_4_IN3 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_EXP59_EXP_PT_4_IN3
    );
  NlwBufferBlock_EXP59_EXP_PT_4_IN4 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_EXP59_EXP_PT_4_IN4
    );
  NlwBufferBlock_EXP59_EXP_PT_4_IN5 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_EXP59_EXP_PT_4_IN5
    );
  NlwBufferBlock_EXP59_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP59_EXP_PT_0_1448,
      O => NlwBufferSignal_EXP59_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP59_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP59_EXP_PT_1_1449,
      O => NlwBufferSignal_EXP59_EXP_tsimrenamed_net_IN1
    );
  NlwBufferBlock_EXP59_EXP_tsimrenamed_net_IN2 : X_BUF
    port map (
      I => EXP59_EXP_PT_2_1450,
      O => NlwBufferSignal_EXP59_EXP_tsimrenamed_net_IN2
    );
  NlwBufferBlock_EXP59_EXP_tsimrenamed_net_IN3 : X_BUF
    port map (
      I => EXP59_EXP_PT_3_1451,
      O => NlwBufferSignal_EXP59_EXP_tsimrenamed_net_IN3
    );
  NlwBufferBlock_EXP59_EXP_tsimrenamed_net_IN4 : X_BUF
    port map (
      I => EXP59_EXP_PT_4_1452,
      O => NlwBufferSignal_EXP59_EXP_tsimrenamed_net_IN4
    );
  NlwBufferBlock_EXP60_EXP_PT_0_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_EXP60_EXP_PT_0_IN0
    );
  NlwBufferBlock_EXP60_EXP_PT_0_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_EXP60_EXP_PT_0_IN1
    );
  NlwBufferBlock_EXP60_EXP_PT_0_IN2 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_EXP60_EXP_PT_0_IN2
    );
  NlwBufferBlock_EXP60_EXP_PT_0_IN3 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_EXP60_EXP_PT_0_IN3
    );
  NlwBufferBlock_EXP60_EXP_PT_0_IN4 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_EXP60_EXP_PT_0_IN4
    );
  NlwBufferBlock_EXP60_EXP_PT_1_IN0 : X_BUF
    port map (
      I => A_2_IBUF_23,
      O => NlwBufferSignal_EXP60_EXP_PT_1_IN0
    );
  NlwBufferBlock_EXP60_EXP_PT_1_IN1 : X_BUF
    port map (
      I => A_4_IBUF_29,
      O => NlwBufferSignal_EXP60_EXP_PT_1_IN1
    );
  NlwBufferBlock_EXP60_EXP_PT_1_IN2 : X_BUF
    port map (
      I => A_3_IBUF_31,
      O => NlwBufferSignal_EXP60_EXP_PT_1_IN2
    );
  NlwBufferBlock_EXP60_EXP_PT_1_IN3 : X_BUF
    port map (
      I => A_5_IBUF_33,
      O => NlwBufferSignal_EXP60_EXP_PT_1_IN3
    );
  NlwBufferBlock_EXP60_EXP_PT_1_IN4 : X_BUF
    port map (
      I => A_6_IBUF_35,
      O => NlwBufferSignal_EXP60_EXP_PT_1_IN4
    );
  NlwBufferBlock_EXP60_EXP_PT_1_IN5 : X_BUF
    port map (
      I => A_1_IBUF_37,
      O => NlwBufferSignal_EXP60_EXP_PT_1_IN5
    );
  NlwBufferBlock_EXP60_EXP_tsimrenamed_net_IN0 : X_BUF
    port map (
      I => EXP60_EXP_PT_0_1454,
      O => NlwBufferSignal_EXP60_EXP_tsimrenamed_net_IN0
    );
  NlwBufferBlock_EXP60_EXP_tsimrenamed_net_IN1 : X_BUF
    port map (
      I => EXP60_EXP_PT_1_1455,
      O => NlwBufferSignal_EXP60_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_Dout2_0_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D_IN0,
      O => NlwInverterSignal_Dout2_0_D_IN0
    );
  NlwInverterBlock_Dout2_0_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_1_IN1,
      O => NlwInverterSignal_Dout2_0_D2_PT_1_IN1
    );
  NlwInverterBlock_Dout2_0_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_1_IN2,
      O => NlwInverterSignal_Dout2_0_D2_PT_1_IN2
    );
  NlwInverterBlock_Dout2_0_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_1_IN4,
      O => NlwInverterSignal_Dout2_0_D2_PT_1_IN4
    );
  NlwInverterBlock_Dout2_0_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_2_IN1,
      O => NlwInverterSignal_Dout2_0_D2_PT_2_IN1
    );
  NlwInverterBlock_Dout2_0_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_2_IN3,
      O => NlwInverterSignal_Dout2_0_D2_PT_2_IN3
    );
  NlwInverterBlock_Dout2_0_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_3_IN0,
      O => NlwInverterSignal_Dout2_0_D2_PT_3_IN0
    );
  NlwInverterBlock_Dout2_0_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_3_IN1,
      O => NlwInverterSignal_Dout2_0_D2_PT_3_IN1
    );
  NlwInverterBlock_Dout2_0_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_3_IN2,
      O => NlwInverterSignal_Dout2_0_D2_PT_3_IN2
    );
  NlwInverterBlock_Dout2_0_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_D2_PT_3_IN3,
      O => NlwInverterSignal_Dout2_0_D2_PT_3_IN3
    );
  NlwInverterBlock_Dout2_0_TRST_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_TRST_IN1,
      O => NlwInverterSignal_Dout2_0_TRST_IN1
    );
  NlwInverterBlock_Dout2_0_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_0_CE_IN1,
      O => NlwInverterSignal_Dout2_0_CE_IN1
    );
  NlwInverterBlock_Dout2_2_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D_IN0,
      O => NlwInverterSignal_Dout2_2_D_IN0
    );
  NlwInverterBlock_Dout2_2_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_1_IN1,
      O => NlwInverterSignal_Dout2_2_D2_PT_1_IN1
    );
  NlwInverterBlock_Dout2_2_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_1_IN2,
      O => NlwInverterSignal_Dout2_2_D2_PT_1_IN2
    );
  NlwInverterBlock_Dout2_2_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_1_IN3,
      O => NlwInverterSignal_Dout2_2_D2_PT_1_IN3
    );
  NlwInverterBlock_Dout2_2_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_2_IN1,
      O => NlwInverterSignal_Dout2_2_D2_PT_2_IN1
    );
  NlwInverterBlock_Dout2_2_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_2_IN2,
      O => NlwInverterSignal_Dout2_2_D2_PT_2_IN2
    );
  NlwInverterBlock_Dout2_2_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_2_IN3,
      O => NlwInverterSignal_Dout2_2_D2_PT_2_IN3
    );
  NlwInverterBlock_Dout2_2_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_3_IN0,
      O => NlwInverterSignal_Dout2_2_D2_PT_3_IN0
    );
  NlwInverterBlock_Dout2_2_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_3_IN1,
      O => NlwInverterSignal_Dout2_2_D2_PT_3_IN1
    );
  NlwInverterBlock_Dout2_2_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_3_IN2,
      O => NlwInverterSignal_Dout2_2_D2_PT_3_IN2
    );
  NlwInverterBlock_Dout2_2_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_D2_PT_3_IN3,
      O => NlwInverterSignal_Dout2_2_D2_PT_3_IN3
    );
  NlwInverterBlock_Dout2_2_TRST_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_TRST_IN1,
      O => NlwInverterSignal_Dout2_2_TRST_IN1
    );
  NlwInverterBlock_Dout2_2_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_2_CE_IN1,
      O => NlwInverterSignal_Dout2_2_CE_IN1
    );
  NlwInverterBlock_STERM_S_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_STERM_S_D_IN0,
      O => NlwInverterSignal_STERM_S_D_IN0
    );
  NlwInverterBlock_STERM_S_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_STERM_S_D2_PT_1_IN1,
      O => NlwInverterSignal_STERM_S_D2_PT_1_IN1
    );
  NlwInverterBlock_STERM_S_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_STERM_S_D2_PT_1_IN2,
      O => NlwInverterSignal_STERM_S_D2_PT_1_IN2
    );
  NlwInverterBlock_STERM_S_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_STERM_S_D2_PT_2_IN1,
      O => NlwInverterSignal_STERM_S_D2_PT_2_IN1
    );
  NlwInverterBlock_STERM_S_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_STERM_S_D2_PT_2_IN2,
      O => NlwInverterSignal_STERM_S_D2_PT_2_IN2
    );
  NlwInverterBlock_STERM_S_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_STERM_S_D2_PT_2_IN3,
      O => NlwInverterSignal_STERM_S_D2_PT_2_IN3
    );
  NlwInverterBlock_STERM_S_CLKF_IN0 : X_INV
    port map (
      I => NlwBufferSignal_STERM_S_CLKF_IN0,
      O => NlwInverterSignal_STERM_S_CLKF_IN0
    );
  NlwInverterBlock_STERM_S_CLKF_IN1 : X_INV
    port map (
      I => NlwBufferSignal_STERM_S_CLKF_IN1,
      O => NlwInverterSignal_STERM_S_CLKF_IN1
    );
  NlwInverterBlock_STERM_S_EXP_tsimrenamed_net_IN3 : X_INV
    port map (
      I => NlwBufferSignal_STERM_S_EXP_tsimrenamed_net_IN3,
      O => NlwInverterSignal_STERM_S_EXP_tsimrenamed_net_IN3
    );
  NlwInverterBlock_RAM_ACCESS_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RAM_ACCESS_D_IN0,
      O => NlwInverterSignal_RAM_ACCESS_D_IN0
    );
  NlwInverterBlock_RAM_ACCESS_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RAM_ACCESS_D2_PT_1_IN0,
      O => NlwInverterSignal_RAM_ACCESS_D2_PT_1_IN0
    );
  NlwInverterBlock_RAM_ACCESS_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RAM_ACCESS_D2_PT_1_IN1,
      O => NlwInverterSignal_RAM_ACCESS_D2_PT_1_IN1
    );
  NlwInverterBlock_RAM_ACCESS_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RAM_ACCESS_D2_PT_2_IN1,
      O => NlwInverterSignal_RAM_ACCESS_D2_PT_2_IN1
    );
  NlwInverterBlock_RAM_ACCESS_D2_PT_3_IN6 : X_INV
    port map (
      I => NlwBufferSignal_RAM_ACCESS_D2_PT_3_IN6,
      O => NlwInverterSignal_RAM_ACCESS_D2_PT_3_IN6
    );
  NlwInverterBlock_RAM_ACCESS_TRST_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RAM_ACCESS_TRST_IN0,
      O => NlwInverterSignal_RAM_ACCESS_TRST_IN0
    );
  NlwInverterBlock_RAM_ACCESS_TRST_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RAM_ACCESS_TRST_IN1,
      O => NlwInverterSignal_RAM_ACCESS_TRST_IN1
    );
  NlwInverterBlock_RAM_ACCESS_TRST_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RAM_ACCESS_TRST_IN2,
      O => NlwInverterSignal_RAM_ACCESS_TRST_IN2
    );
  NlwInverterBlock_Dout2_1_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D_IN0,
      O => NlwInverterSignal_Dout2_1_D_IN0
    );
  NlwInverterBlock_Dout2_1_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_1_IN0,
      O => NlwInverterSignal_Dout2_1_D2_PT_1_IN0
    );
  NlwInverterBlock_Dout2_1_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_1_IN1,
      O => NlwInverterSignal_Dout2_1_D2_PT_1_IN1
    );
  NlwInverterBlock_Dout2_1_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_1_IN2,
      O => NlwInverterSignal_Dout2_1_D2_PT_1_IN2
    );
  NlwInverterBlock_Dout2_1_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_1_IN3,
      O => NlwInverterSignal_Dout2_1_D2_PT_1_IN3
    );
  NlwInverterBlock_Dout2_1_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_2_IN3,
      O => NlwInverterSignal_Dout2_1_D2_PT_2_IN3
    );
  NlwInverterBlock_Dout2_1_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_2_IN4,
      O => NlwInverterSignal_Dout2_1_D2_PT_2_IN4
    );
  NlwInverterBlock_Dout2_1_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_3_IN2,
      O => NlwInverterSignal_Dout2_1_D2_PT_3_IN2
    );
  NlwInverterBlock_Dout2_1_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_3_IN3,
      O => NlwInverterSignal_Dout2_1_D2_PT_3_IN3
    );
  NlwInverterBlock_Dout2_1_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_D2_PT_3_IN4,
      O => NlwInverterSignal_Dout2_1_D2_PT_3_IN4
    );
  NlwInverterBlock_Dout2_1_TRST_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_TRST_IN1,
      O => NlwInverterSignal_Dout2_1_TRST_IN1
    );
  NlwInverterBlock_Dout2_1_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_1_CE_IN1,
      O => NlwInverterSignal_Dout2_1_CE_IN1
    );
  NlwInverterBlock_Dout2_3_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_D_IN0,
      O => NlwInverterSignal_Dout2_3_D_IN0
    );
  NlwInverterBlock_Dout2_3_TRST_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_TRST_IN1,
      O => NlwInverterSignal_Dout2_3_TRST_IN1
    );
  NlwInverterBlock_Dout2_3_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_PT_0_IN0,
      O => NlwInverterSignal_Dout2_3_EXP_PT_0_IN0
    );
  NlwInverterBlock_Dout2_3_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_PT_0_IN3,
      O => NlwInverterSignal_Dout2_3_EXP_PT_0_IN3
    );
  NlwInverterBlock_Dout2_3_EXP_PT_0_IN5 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_PT_0_IN5,
      O => NlwInverterSignal_Dout2_3_EXP_PT_0_IN5
    );
  NlwInverterBlock_Dout2_3_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_PT_1_IN0,
      O => NlwInverterSignal_Dout2_3_EXP_PT_1_IN0
    );
  NlwInverterBlock_Dout2_3_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_PT_1_IN1,
      O => NlwInverterSignal_Dout2_3_EXP_PT_1_IN1
    );
  NlwInverterBlock_Dout2_3_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_PT_1_IN2,
      O => NlwInverterSignal_Dout2_3_EXP_PT_1_IN2
    );
  NlwInverterBlock_Dout2_3_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_PT_1_IN4,
      O => NlwInverterSignal_Dout2_3_EXP_PT_1_IN4
    );
  NlwInverterBlock_Dout2_3_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_PT_2_IN0,
      O => NlwInverterSignal_Dout2_3_EXP_PT_2_IN0
    );
  NlwInverterBlock_Dout2_3_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_PT_2_IN1,
      O => NlwInverterSignal_Dout2_3_EXP_PT_2_IN1
    );
  NlwInverterBlock_Dout2_3_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_PT_2_IN2,
      O => NlwInverterSignal_Dout2_3_EXP_PT_2_IN2
    );
  NlwInverterBlock_Dout2_3_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_EXP_PT_2_IN3,
      O => NlwInverterSignal_Dout2_3_EXP_PT_2_IN3
    );
  NlwInverterBlock_Dout2_3_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_Dout2_3_CE_IN1,
      O => NlwInverterSignal_Dout2_3_CE_IN1
    );
  NlwInverterBlock_CLK_EN_OBUF_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D_IN0,
      O => NlwInverterSignal_CLK_EN_OBUF_D_IN0
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_0_IN2,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_0_IN2
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN1,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN1
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_1_IN4,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_1_IN4
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN0,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_2_IN0
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN1,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_2_IN1
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN2,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_2_IN2
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN3,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_2_IN3
    );
  NlwInverterBlock_CLK_EN_OBUF_D2_PT_2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_D2_PT_2_IN5,
      O => NlwInverterSignal_CLK_EN_OBUF_D2_PT_2_IN5
    );
  NlwInverterBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3,
      O => NlwInverterSignal_CLK_EN_OBUF_EXP_tsimrenamed_net_IN3
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CE_IN1,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CE_IN1
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN0,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN0
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN2,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN2
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN4,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN4
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_D2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN5,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_D2_IN5
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN0,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN0
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN1,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN1
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN3,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN3
    );
  NlwInverterBlock_AUTO_CONFIG_DONE_CYCLE_CE_IN4 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN4,
      O => NlwInverterSignal_AUTO_CONFIG_DONE_CYCLE_CE_IN4
    );
  NlwInverterBlock_IDE_BASEADR_0_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_0_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_0_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_0_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_0_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_0_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_0_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_0_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_0_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_0_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_0_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_0_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_0_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_0_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_0_CE_IN10
    );
  NlwInverterBlock_IDE_BASEADR_1_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_1_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_1_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_1_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_1_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_1_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_1_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_1_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_1_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_1_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_1_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_1_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_1_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_1_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_1_CE_IN10
    );
  NlwInverterBlock_IDE_BASEADR_2_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_2_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_2_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_2_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_2_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_2_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_2_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_2_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_2_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_2_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_2_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_2_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_2_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_2_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_2_CE_IN10
    );
  NlwInverterBlock_IDE_BASEADR_3_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_3_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_3_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_3_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_3_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_3_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_3_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_3_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_3_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_3_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_3_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_3_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_3_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_3_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_3_CE_IN10
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN7 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN7,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN7
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_4_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_4_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_4_CE_IN10
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN7 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN7,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN7
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_5_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_5_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_5_CE_IN10
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN7 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN7,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN7
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_6_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_6_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_6_CE_IN10
    );
  NlwInverterBlock_IDE_BASEADR_7_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN0,
      O => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN0
    );
  NlwInverterBlock_IDE_BASEADR_7_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN3,
      O => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN3
    );
  NlwInverterBlock_IDE_BASEADR_7_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_0_IN4,
      O => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_0_IN4
    );
  NlwInverterBlock_IDE_BASEADR_7_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN2,
      O => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_1_IN2
    );
  NlwInverterBlock_IDE_BASEADR_7_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_EXP_PT_1_IN3,
      O => NlwInverterSignal_IDE_BASEADR_7_EXP_PT_1_IN3
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN0,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN0
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN1,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN1
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN2,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN2
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN3,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN3
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN5,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN5
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN7 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN7,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN7
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN9,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN9
    );
  NlwInverterBlock_IDE_BASEADR_7_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BASEADR_7_CE_IN10,
      O => NlwInverterSignal_IDE_BASEADR_7_CE_IN10
    );
  NlwInverterBlock_IDE_ENABLE_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_ENABLE_CE_IN0,
      O => NlwInverterSignal_IDE_ENABLE_CE_IN0
    );
  NlwInverterBlock_IDE_ENABLE_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_ENABLE_CE_IN1,
      O => NlwInverterSignal_IDE_ENABLE_CE_IN1
    );
  NlwInverterBlock_CBACK_S_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_2_IN1,
      O => NlwInverterSignal_CBACK_S_D2_PT_2_IN1
    );
  NlwInverterBlock_CBACK_S_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_3_IN0,
      O => NlwInverterSignal_CBACK_S_D2_PT_3_IN0
    );
  NlwInverterBlock_CBACK_S_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_3_IN1,
      O => NlwInverterSignal_CBACK_S_D2_PT_3_IN1
    );
  NlwInverterBlock_CBACK_S_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_3_IN2,
      O => NlwInverterSignal_CBACK_S_D2_PT_3_IN2
    );
  NlwInverterBlock_CBACK_S_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_4_IN0,
      O => NlwInverterSignal_CBACK_S_D2_PT_4_IN0
    );
  NlwInverterBlock_CBACK_S_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_4_IN1,
      O => NlwInverterSignal_CBACK_S_D2_PT_4_IN1
    );
  NlwInverterBlock_CBACK_S_D2_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_4_IN2,
      O => NlwInverterSignal_CBACK_S_D2_PT_4_IN2
    );
  NlwInverterBlock_CBACK_S_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_4_IN3,
      O => NlwInverterSignal_CBACK_S_D2_PT_4_IN3
    );
  NlwInverterBlock_CBACK_S_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_4_IN5,
      O => NlwInverterSignal_CBACK_S_D2_PT_4_IN5
    );
  NlwInverterBlock_CBACK_S_D2_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_5_IN0,
      O => NlwInverterSignal_CBACK_S_D2_PT_5_IN0
    );
  NlwInverterBlock_CBACK_S_D2_PT_5_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_5_IN1,
      O => NlwInverterSignal_CBACK_S_D2_PT_5_IN1
    );
  NlwInverterBlock_CBACK_S_D2_PT_5_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_5_IN2,
      O => NlwInverterSignal_CBACK_S_D2_PT_5_IN2
    );
  NlwInverterBlock_CBACK_S_D2_PT_5_IN6 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_5_IN6,
      O => NlwInverterSignal_CBACK_S_D2_PT_5_IN6
    );
  NlwInverterBlock_CBACK_S_D2_PT_5_IN9 : X_INV
    port map (
      I => NlwBufferSignal_CBACK_S_D2_PT_5_IN9,
      O => NlwInverterSignal_CBACK_S_D2_PT_5_IN9
    );
  NlwInverterBlock_LATCH_RAM_030_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_LATCH_RAM_030_D2_PT_1_IN3,
      O => NlwInverterSignal_LATCH_RAM_030_D2_PT_1_IN3
    );
  NlwInverterBlock_LATCH_RAM_030_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_LATCH_RAM_030_D2_PT_2_IN0,
      O => NlwInverterSignal_LATCH_RAM_030_D2_PT_2_IN0
    );
  NlwInverterBlock_LATCH_RAM_030_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_LATCH_RAM_030_D2_PT_2_IN3,
      O => NlwInverterSignal_LATCH_RAM_030_D2_PT_2_IN3
    );
  NlwInverterBlock_LATCH_RAM_030_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_LATCH_RAM_030_D2_PT_2_IN4,
      O => NlwInverterSignal_LATCH_RAM_030_D2_PT_2_IN4
    );
  NlwInverterBlock_LATCH_RAM_030_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN1,
      O => NlwInverterSignal_LATCH_RAM_030_D2_PT_3_IN1
    );
  NlwInverterBlock_LATCH_RAM_030_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_LATCH_RAM_030_D2_PT_3_IN3,
      O => NlwInverterSignal_LATCH_RAM_030_D2_PT_3_IN3
    );
  NlwInverterBlock_LATCH_RAM_030_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN0,
      O => NlwInverterSignal_LATCH_RAM_030_D2_PT_4_IN0
    );
  NlwInverterBlock_LATCH_RAM_030_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN1,
      O => NlwInverterSignal_LATCH_RAM_030_D2_PT_4_IN1
    );
  NlwInverterBlock_LATCH_RAM_030_D2_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN2,
      O => NlwInverterSignal_LATCH_RAM_030_D2_PT_4_IN2
    );
  NlwInverterBlock_LATCH_RAM_030_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN3,
      O => NlwInverterSignal_LATCH_RAM_030_D2_PT_4_IN3
    );
  NlwInverterBlock_LATCH_RAM_030_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_LATCH_RAM_030_D2_PT_4_IN5,
      O => NlwInverterSignal_LATCH_RAM_030_D2_PT_4_IN5
    );
  NlwInverterBlock_LATCH_RAM_030_CLKF_IN0 : X_INV
    port map (
      I => NlwBufferSignal_LATCH_RAM_030_CLKF_IN0,
      O => NlwInverterSignal_LATCH_RAM_030_CLKF_IN0
    );
  NlwInverterBlock_LATCH_RAM_030_CLKF_IN1 : X_INV
    port map (
      I => NlwBufferSignal_LATCH_RAM_030_CLKF_IN1,
      O => NlwInverterSignal_LATCH_RAM_030_CLKF_IN1
    );
  NlwInverterBlock_nDSACK_1_OBUFE_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_nDSACK_1_OBUFE_D2_IN0,
      O => NlwInverterSignal_nDSACK_1_OBUFE_D2_IN0
    );
  NlwInverterBlock_nDSACK_1_OBUFE_TRST_IN0 : X_INV
    port map (
      I => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN0,
      O => NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN0
    );
  NlwInverterBlock_nDSACK_1_OBUFE_TRST_IN1 : X_INV
    port map (
      I => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN1,
      O => NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN1
    );
  NlwInverterBlock_nDSACK_1_OBUFE_TRST_IN3 : X_INV
    port map (
      I => NlwBufferSignal_nDSACK_1_OBUFE_TRST_IN3,
      O => NlwInverterSignal_nDSACK_1_OBUFE_TRST_IN3
    );
  NlwInverterBlock_NQ_0_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_0_D2_PT_1_IN1,
      O => NlwInverterSignal_NQ_0_D2_PT_1_IN1
    );
  NlwInverterBlock_NQ_0_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_NQ_0_D2_PT_1_IN3,
      O => NlwInverterSignal_NQ_0_D2_PT_1_IN3
    );
  NlwInverterBlock_NQ_0_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_0_EXP_PT_0_IN0,
      O => NlwInverterSignal_NQ_0_EXP_PT_0_IN0
    );
  NlwInverterBlock_NQ_0_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_0_EXP_PT_0_IN1,
      O => NlwInverterSignal_NQ_0_EXP_PT_0_IN1
    );
  NlwInverterBlock_NQ_0_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_NQ_0_EXP_PT_1_IN3,
      O => NlwInverterSignal_NQ_0_EXP_PT_1_IN3
    );
  NlwInverterBlock_NQ_0_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_NQ_0_EXP_PT_2_IN2,
      O => NlwInverterSignal_NQ_0_EXP_PT_2_IN2
    );
  NlwInverterBlock_NQ_1_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D_IN0,
      O => NlwInverterSignal_NQ_1_D_IN0
    );
  NlwInverterBlock_NQ_1_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D2_PT_2_IN0,
      O => NlwInverterSignal_NQ_1_D2_PT_2_IN0
    );
  NlwInverterBlock_NQ_1_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D2_PT_2_IN1,
      O => NlwInverterSignal_NQ_1_D2_PT_2_IN1
    );
  NlwInverterBlock_NQ_1_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D2_PT_3_IN0,
      O => NlwInverterSignal_NQ_1_D2_PT_3_IN0
    );
  NlwInverterBlock_NQ_1_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D2_PT_3_IN1,
      O => NlwInverterSignal_NQ_1_D2_PT_3_IN1
    );
  NlwInverterBlock_NQ_1_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D2_PT_4_IN0,
      O => NlwInverterSignal_NQ_1_D2_PT_4_IN0
    );
  NlwInverterBlock_NQ_1_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D2_PT_4_IN1,
      O => NlwInverterSignal_NQ_1_D2_PT_4_IN1
    );
  NlwInverterBlock_NQ_1_D2_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_1_D2_PT_5_IN0,
      O => NlwInverterSignal_NQ_1_D2_PT_5_IN0
    );
  NlwInverterBlock_NQ_2_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_D_IN0,
      O => NlwInverterSignal_NQ_2_D_IN0
    );
  NlwInverterBlock_NQ_2_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_D2_PT_1_IN0,
      O => NlwInverterSignal_NQ_2_D2_PT_1_IN0
    );
  NlwInverterBlock_NQ_2_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_D2_PT_1_IN1,
      O => NlwInverterSignal_NQ_2_D2_PT_1_IN1
    );
  NlwInverterBlock_NQ_2_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_D2_PT_2_IN0,
      O => NlwInverterSignal_NQ_2_D2_PT_2_IN0
    );
  NlwInverterBlock_NQ_2_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_D2_PT_2_IN1,
      O => NlwInverterSignal_NQ_2_D2_PT_2_IN1
    );
  NlwInverterBlock_NQ_2_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_EXP_PT_0_IN0,
      O => NlwInverterSignal_NQ_2_EXP_PT_0_IN0
    );
  NlwInverterBlock_NQ_2_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_EXP_PT_0_IN2,
      O => NlwInverterSignal_NQ_2_EXP_PT_0_IN2
    );
  NlwInverterBlock_NQ_2_EXP_PT_0_IN5 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_EXP_PT_0_IN5,
      O => NlwInverterSignal_NQ_2_EXP_PT_0_IN5
    );
  NlwInverterBlock_NQ_2_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_EXP_PT_1_IN0,
      O => NlwInverterSignal_NQ_2_EXP_PT_1_IN0
    );
  NlwInverterBlock_NQ_2_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_EXP_PT_1_IN1,
      O => NlwInverterSignal_NQ_2_EXP_PT_1_IN1
    );
  NlwInverterBlock_NQ_2_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_EXP_PT_1_IN3,
      O => NlwInverterSignal_NQ_2_EXP_PT_1_IN3
    );
  NlwInverterBlock_NQ_2_EXP_PT_1_IN5 : X_INV
    port map (
      I => NlwBufferSignal_NQ_2_EXP_PT_1_IN5,
      O => NlwInverterSignal_NQ_2_EXP_PT_1_IN5
    );
  NlwInverterBlock_NQ_3_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_EXP_PT_0_IN0,
      O => NlwInverterSignal_NQ_3_EXP_PT_0_IN0
    );
  NlwInverterBlock_NQ_3_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_EXP_PT_0_IN2,
      O => NlwInverterSignal_NQ_3_EXP_PT_0_IN2
    );
  NlwInverterBlock_NQ_3_EXP_PT_0_IN5 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_EXP_PT_0_IN5,
      O => NlwInverterSignal_NQ_3_EXP_PT_0_IN5
    );
  NlwInverterBlock_NQ_3_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_EXP_PT_1_IN0,
      O => NlwInverterSignal_NQ_3_EXP_PT_1_IN0
    );
  NlwInverterBlock_NQ_3_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_EXP_PT_1_IN1,
      O => NlwInverterSignal_NQ_3_EXP_PT_1_IN1
    );
  NlwInverterBlock_NQ_3_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_EXP_PT_1_IN3,
      O => NlwInverterSignal_NQ_3_EXP_PT_1_IN3
    );
  NlwInverterBlock_NQ_3_EXP_PT_1_IN5 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_EXP_PT_1_IN5,
      O => NlwInverterSignal_NQ_3_EXP_PT_1_IN5
    );
  NlwInverterBlock_NQ_3_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_EXP_PT_2_IN0,
      O => NlwInverterSignal_NQ_3_EXP_PT_2_IN0
    );
  NlwInverterBlock_NQ_3_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_EXP_PT_2_IN1,
      O => NlwInverterSignal_NQ_3_EXP_PT_2_IN1
    );
  NlwInverterBlock_NQ_3_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_EXP_PT_2_IN2,
      O => NlwInverterSignal_NQ_3_EXP_PT_2_IN2
    );
  NlwInverterBlock_NQ_3_EXP_PT_2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_NQ_3_EXP_PT_2_IN5,
      O => NlwInverterSignal_NQ_3_EXP_PT_2_IN5
    );
  NlwInverterBlock_RQ_0_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_0_D_IN0,
      O => NlwInverterSignal_RQ_0_D_IN0
    );
  NlwInverterBlock_RQ_0_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_0_D2_PT_2_IN0,
      O => NlwInverterSignal_RQ_0_D2_PT_2_IN0
    );
  NlwInverterBlock_RQ_0_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_0_D2_PT_2_IN1,
      O => NlwInverterSignal_RQ_0_D2_PT_2_IN1
    );
  NlwInverterBlock_RQ_0_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_0_D2_PT_3_IN1,
      O => NlwInverterSignal_RQ_0_D2_PT_3_IN1
    );
  NlwInverterBlock_RQ_0_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_0_D2_PT_4_IN1,
      O => NlwInverterSignal_RQ_0_D2_PT_4_IN1
    );
  NlwInverterBlock_RQ_0_D2_PT_5_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RQ_0_D2_PT_5_IN2,
      O => NlwInverterSignal_RQ_0_D2_PT_5_IN2
    );
  NlwInverterBlock_RQ_1_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D_IN0,
      O => NlwInverterSignal_RQ_1_D_IN0
    );
  NlwInverterBlock_RQ_1_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D2_PT_1_IN0,
      O => NlwInverterSignal_RQ_1_D2_PT_1_IN0
    );
  NlwInverterBlock_RQ_1_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D2_PT_1_IN1,
      O => NlwInverterSignal_RQ_1_D2_PT_1_IN1
    );
  NlwInverterBlock_RQ_1_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D2_PT_2_IN0,
      O => NlwInverterSignal_RQ_1_D2_PT_2_IN0
    );
  NlwInverterBlock_RQ_1_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_D2_PT_2_IN1,
      O => NlwInverterSignal_RQ_1_D2_PT_2_IN1
    );
  NlwInverterBlock_RQ_1_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_EXP_PT_0_IN1,
      O => NlwInverterSignal_RQ_1_EXP_PT_0_IN1
    );
  NlwInverterBlock_RQ_1_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_EXP_PT_0_IN2,
      O => NlwInverterSignal_RQ_1_EXP_PT_0_IN2
    );
  NlwInverterBlock_RQ_1_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_EXP_PT_1_IN1,
      O => NlwInverterSignal_RQ_1_EXP_PT_1_IN1
    );
  NlwInverterBlock_RQ_1_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RQ_1_EXP_PT_1_IN2,
      O => NlwInverterSignal_RQ_1_EXP_PT_1_IN2
    );
  NlwInverterBlock_RQ_3_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_3_D_IN0,
      O => NlwInverterSignal_RQ_3_D_IN0
    );
  NlwInverterBlock_RQ_3_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_3_D2_PT_2_IN0,
      O => NlwInverterSignal_RQ_3_D2_PT_2_IN0
    );
  NlwInverterBlock_RQ_3_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_3_D2_PT_2_IN1,
      O => NlwInverterSignal_RQ_3_D2_PT_2_IN1
    );
  NlwInverterBlock_RQ_3_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_3_D2_PT_3_IN0,
      O => NlwInverterSignal_RQ_3_D2_PT_3_IN0
    );
  NlwInverterBlock_RQ_3_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_3_D2_PT_3_IN1,
      O => NlwInverterSignal_RQ_3_D2_PT_3_IN1
    );
  NlwInverterBlock_RQ_3_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_3_D2_PT_4_IN0,
      O => NlwInverterSignal_RQ_3_D2_PT_4_IN0
    );
  NlwInverterBlock_RQ_3_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_3_D2_PT_4_IN1,
      O => NlwInverterSignal_RQ_3_D2_PT_4_IN1
    );
  NlwInverterBlock_RQ_3_D2_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_3_D2_PT_5_IN0,
      O => NlwInverterSignal_RQ_3_D2_PT_5_IN0
    );
  NlwInverterBlock_RQ_3_D2_PT_5_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_3_D2_PT_5_IN1,
      O => NlwInverterSignal_RQ_3_D2_PT_5_IN1
    );
  NlwInverterBlock_RQ_5_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_RQ_5_D2_PT_1_IN4,
      O => NlwInverterSignal_RQ_5_D2_PT_1_IN4
    );
  NlwInverterBlock_RQ_5_D2_PT_1_IN6 : X_INV
    port map (
      I => NlwBufferSignal_RQ_5_D2_PT_1_IN6,
      O => NlwInverterSignal_RQ_5_D2_PT_1_IN6
    );
  NlwInverterBlock_RQ_5_D2_PT_2_IN6 : X_INV
    port map (
      I => NlwBufferSignal_RQ_5_D2_PT_2_IN6,
      O => NlwInverterSignal_RQ_5_D2_PT_2_IN6
    );
  NlwInverterBlock_RQ_5_D2_PT_3_IN5 : X_INV
    port map (
      I => NlwBufferSignal_RQ_5_D2_PT_3_IN5,
      O => NlwInverterSignal_RQ_5_D2_PT_3_IN5
    );
  NlwInverterBlock_RQ_5_D2_PT_3_IN7 : X_INV
    port map (
      I => NlwBufferSignal_RQ_5_D2_PT_3_IN7,
      O => NlwInverterSignal_RQ_5_D2_PT_3_IN7
    );
  NlwInverterBlock_RQ_5_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_RQ_5_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_RQ_5_EXP_tsimrenamed_net_IN7 : X_INV
    port map (
      I => NlwBufferSignal_RQ_5_EXP_tsimrenamed_net_IN7,
      O => NlwInverterSignal_RQ_5_EXP_tsimrenamed_net_IN7
    );
  NlwInverterBlock_RQ_2_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D_IN0,
      O => NlwInverterSignal_RQ_2_D_IN0
    );
  NlwInverterBlock_RQ_2_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D2_PT_2_IN0,
      O => NlwInverterSignal_RQ_2_D2_PT_2_IN0
    );
  NlwInverterBlock_RQ_2_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D2_PT_2_IN1,
      O => NlwInverterSignal_RQ_2_D2_PT_2_IN1
    );
  NlwInverterBlock_RQ_2_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D2_PT_3_IN0,
      O => NlwInverterSignal_RQ_2_D2_PT_3_IN0
    );
  NlwInverterBlock_RQ_2_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D2_PT_3_IN1,
      O => NlwInverterSignal_RQ_2_D2_PT_3_IN1
    );
  NlwInverterBlock_RQ_2_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D2_PT_4_IN0,
      O => NlwInverterSignal_RQ_2_D2_PT_4_IN0
    );
  NlwInverterBlock_RQ_2_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D2_PT_4_IN1,
      O => NlwInverterSignal_RQ_2_D2_PT_4_IN1
    );
  NlwInverterBlock_RQ_2_D2_PT_5_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RQ_2_D2_PT_5_IN3,
      O => NlwInverterSignal_RQ_2_D2_PT_5_IN3
    );
  NlwInverterBlock_RQ_4_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RQ_4_D2_PT_1_IN3,
      O => NlwInverterSignal_RQ_4_D2_PT_1_IN3
    );
  NlwInverterBlock_RQ_4_D2_PT_2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_RQ_4_D2_PT_2_IN5,
      O => NlwInverterSignal_RQ_4_D2_PT_2_IN5
    );
  NlwInverterBlock_RQ_4_D2_PT_3_IN6 : X_INV
    port map (
      I => NlwBufferSignal_RQ_4_D2_PT_3_IN6,
      O => NlwInverterSignal_RQ_4_D2_PT_3_IN6
    );
  NlwInverterBlock_RQ_4_EXP_tsimrenamed_net_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RQ_4_EXP_tsimrenamed_net_IN3,
      O => NlwInverterSignal_RQ_4_EXP_tsimrenamed_net_IN3
    );
  NlwInverterBlock_RQ_6_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RQ_6_D2_PT_1_IN3,
      O => NlwInverterSignal_RQ_6_D2_PT_1_IN3
    );
  NlwInverterBlock_RQ_6_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_RQ_6_D2_PT_2_IN4,
      O => NlwInverterSignal_RQ_6_D2_PT_2_IN4
    );
  NlwInverterBlock_RQ_6_D2_PT_2_IN8 : X_INV
    port map (
      I => NlwBufferSignal_RQ_6_D2_PT_2_IN8,
      O => NlwInverterSignal_RQ_6_D2_PT_2_IN8
    );
  NlwInverterBlock_RQ_6_D2_PT_3_IN8 : X_INV
    port map (
      I => NlwBufferSignal_RQ_6_D2_PT_3_IN8,
      O => NlwInverterSignal_RQ_6_D2_PT_3_IN8
    );
  NlwInverterBlock_RQ_6_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_RQ_6_D2_PT_4_IN5,
      O => NlwInverterSignal_RQ_6_D2_PT_4_IN5
    );
  NlwInverterBlock_RQ_6_D2_PT_4_IN9 : X_INV
    port map (
      I => NlwBufferSignal_RQ_6_D2_PT_4_IN9,
      O => NlwInverterSignal_RQ_6_D2_PT_4_IN9
    );
  NlwInverterBlock_burst_counter_0_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_1_IN1,
      O => NlwInverterSignal_burst_counter_0_D2_PT_1_IN1
    );
  NlwInverterBlock_burst_counter_0_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_2_IN0,
      O => NlwInverterSignal_burst_counter_0_D2_PT_2_IN0
    );
  NlwInverterBlock_burst_counter_0_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_2_IN1,
      O => NlwInverterSignal_burst_counter_0_D2_PT_2_IN1
    );
  NlwInverterBlock_burst_counter_0_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_2_IN2,
      O => NlwInverterSignal_burst_counter_0_D2_PT_2_IN2
    );
  NlwInverterBlock_burst_counter_0_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_3_IN0,
      O => NlwInverterSignal_burst_counter_0_D2_PT_3_IN0
    );
  NlwInverterBlock_burst_counter_0_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_3_IN1,
      O => NlwInverterSignal_burst_counter_0_D2_PT_3_IN1
    );
  NlwInverterBlock_burst_counter_0_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_3_IN2,
      O => NlwInverterSignal_burst_counter_0_D2_PT_3_IN2
    );
  NlwInverterBlock_burst_counter_0_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_3_IN3,
      O => NlwInverterSignal_burst_counter_0_D2_PT_3_IN3
    );
  NlwInverterBlock_burst_counter_0_D2_PT_3_IN5 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_D2_PT_3_IN5,
      O => NlwInverterSignal_burst_counter_0_D2_PT_3_IN5
    );
  NlwInverterBlock_burst_counter_0_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_burst_counter_0_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_burst_counter_0_EXP_tsimrenamed_net_IN2 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_EXP_tsimrenamed_net_IN2,
      O => NlwInverterSignal_burst_counter_0_EXP_tsimrenamed_net_IN2
    );
  NlwInverterBlock_burst_counter_0_EXP_tsimrenamed_net_IN3 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_0_EXP_tsimrenamed_net_IN3,
      O => NlwInverterSignal_burst_counter_0_EXP_tsimrenamed_net_IN3
    );
  NlwInverterBlock_RQ_7_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_RQ_7_D2_PT_1_IN4,
      O => NlwInverterSignal_RQ_7_D2_PT_1_IN4
    );
  NlwInverterBlock_RQ_7_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RQ_7_D2_PT_2_IN0,
      O => NlwInverterSignal_RQ_7_D2_PT_2_IN0
    );
  NlwInverterBlock_RQ_7_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RQ_7_D2_PT_2_IN3,
      O => NlwInverterSignal_RQ_7_D2_PT_2_IN3
    );
  NlwInverterBlock_RQ_7_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_RQ_7_D2_PT_2_IN4,
      O => NlwInverterSignal_RQ_7_D2_PT_2_IN4
    );
  NlwInverterBlock_RQ_7_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RQ_7_D2_PT_3_IN3,
      O => NlwInverterSignal_RQ_7_D2_PT_3_IN3
    );
  NlwInverterBlock_RQ_7_D2_PT_3_IN5 : X_INV
    port map (
      I => NlwBufferSignal_RQ_7_D2_PT_3_IN5,
      O => NlwInverterSignal_RQ_7_D2_PT_3_IN5
    );
  NlwInverterBlock_RQ_7_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RQ_7_D2_PT_4_IN3,
      O => NlwInverterSignal_RQ_7_D2_PT_4_IN3
    );
  NlwInverterBlock_burst_counter_1_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_1_IN1,
      O => NlwInverterSignal_burst_counter_1_D2_PT_1_IN1
    );
  NlwInverterBlock_burst_counter_1_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_2_IN0,
      O => NlwInverterSignal_burst_counter_1_D2_PT_2_IN0
    );
  NlwInverterBlock_burst_counter_1_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_2_IN1,
      O => NlwInverterSignal_burst_counter_1_D2_PT_2_IN1
    );
  NlwInverterBlock_burst_counter_1_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_2_IN2,
      O => NlwInverterSignal_burst_counter_1_D2_PT_2_IN2
    );
  NlwInverterBlock_burst_counter_1_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_3_IN0,
      O => NlwInverterSignal_burst_counter_1_D2_PT_3_IN0
    );
  NlwInverterBlock_burst_counter_1_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_3_IN1,
      O => NlwInverterSignal_burst_counter_1_D2_PT_3_IN1
    );
  NlwInverterBlock_burst_counter_1_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_3_IN2,
      O => NlwInverterSignal_burst_counter_1_D2_PT_3_IN2
    );
  NlwInverterBlock_burst_counter_1_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_3_IN3,
      O => NlwInverterSignal_burst_counter_1_D2_PT_3_IN3
    );
  NlwInverterBlock_burst_counter_1_D2_PT_3_IN6 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_3_IN6,
      O => NlwInverterSignal_burst_counter_1_D2_PT_3_IN6
    );
  NlwInverterBlock_burst_counter_1_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_4_IN0,
      O => NlwInverterSignal_burst_counter_1_D2_PT_4_IN0
    );
  NlwInverterBlock_burst_counter_1_D2_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_4_IN2,
      O => NlwInverterSignal_burst_counter_1_D2_PT_4_IN2
    );
  NlwInverterBlock_burst_counter_1_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_4_IN5,
      O => NlwInverterSignal_burst_counter_1_D2_PT_4_IN5
    );
  NlwInverterBlock_burst_counter_1_D2_PT_4_IN7 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_4_IN7,
      O => NlwInverterSignal_burst_counter_1_D2_PT_4_IN7
    );
  NlwInverterBlock_burst_counter_1_D2_PT_4_IN8 : X_INV
    port map (
      I => NlwBufferSignal_burst_counter_1_D2_PT_4_IN8,
      O => NlwInverterSignal_burst_counter_1_D2_PT_4_IN8
    );
  NlwInverterBlock_AUTO_CONFIG_D0_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_AUTO_CONFIG_D0_D2_IN0,
      O => NlwInverterSignal_AUTO_CONFIG_D0_D2_IN0
    );
  NlwInverterBlock_REFRESH_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_REFRESH_D2_PT_1_IN3,
      O => NlwInverterSignal_REFRESH_D2_PT_1_IN3
    );
  NlwInverterBlock_REFRESH_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_REFRESH_D2_PT_2_IN0,
      O => NlwInverterSignal_REFRESH_D2_PT_2_IN0
    );
  NlwInverterBlock_REFRESH_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_REFRESH_D2_PT_2_IN2,
      O => NlwInverterSignal_REFRESH_D2_PT_2_IN2
    );
  NlwInverterBlock_REFRESH_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_REFRESH_D2_PT_2_IN3,
      O => NlwInverterSignal_REFRESH_D2_PT_2_IN3
    );
  NlwInverterBlock_REFRESH_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_REFRESH_D2_PT_3_IN4,
      O => NlwInverterSignal_REFRESH_D2_PT_3_IN4
    );
  NlwInverterBlock_REFRESH_D2_PT_3_IN9 : X_INV
    port map (
      I => NlwBufferSignal_REFRESH_D2_PT_3_IN9,
      O => NlwInverterSignal_REFRESH_D2_PT_3_IN9
    );
  NlwInverterBlock_REFRESH_D2_PT_4_IN9 : X_INV
    port map (
      I => NlwBufferSignal_REFRESH_D2_PT_4_IN9,
      O => NlwInverterSignal_REFRESH_D2_PT_4_IN9
    );
  NlwInverterBlock_RANGER_ACCESS_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN0,
      O => NlwInverterSignal_RANGER_ACCESS_D2_PT_1_IN0
    );
  NlwInverterBlock_RANGER_ACCESS_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_D2_PT_1_IN2,
      O => NlwInverterSignal_RANGER_ACCESS_D2_PT_1_IN2
    );
  NlwInverterBlock_RANGER_ACCESS_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_D2_PT_2_IN2,
      O => NlwInverterSignal_RANGER_ACCESS_D2_PT_2_IN2
    );
  NlwInverterBlock_RANGER_ACCESS_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN1,
      O => NlwInverterSignal_RANGER_ACCESS_D2_PT_3_IN1
    );
  NlwInverterBlock_RANGER_ACCESS_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_D2_PT_3_IN3,
      O => NlwInverterSignal_RANGER_ACCESS_D2_PT_3_IN3
    );
  NlwInverterBlock_RANGER_ACCESS_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN0,
      O => NlwInverterSignal_RANGER_ACCESS_D2_PT_4_IN0
    );
  NlwInverterBlock_RANGER_ACCESS_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN1,
      O => NlwInverterSignal_RANGER_ACCESS_D2_PT_4_IN1
    );
  NlwInverterBlock_RANGER_ACCESS_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN3,
      O => NlwInverterSignal_RANGER_ACCESS_D2_PT_4_IN3
    );
  NlwInverterBlock_RANGER_ACCESS_D2_PT_4_IN6 : X_INV
    port map (
      I => NlwBufferSignal_RANGER_ACCESS_D2_PT_4_IN6,
      O => NlwInverterSignal_RANGER_ACCESS_D2_PT_4_IN6
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN2,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_0_IN2
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN3,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_0_IN3
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_0_IN4,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_0_IN4
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN0,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN0
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN1,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN1
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN2,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN2
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_1_IN3,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_1_IN3
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN1,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN1
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN2,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN2
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN4,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN4
    );
  NlwInverterBlock_SHUT_UP_EXP_PT_2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_EXP_PT_2_IN5,
      O => NlwInverterSignal_SHUT_UP_EXP_PT_2_IN5
    );
  NlwInverterBlock_SHUT_UP_CE_IN0 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN0,
      O => NlwInverterSignal_SHUT_UP_CE_IN0
    );
  NlwInverterBlock_SHUT_UP_CE_IN1 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN1,
      O => NlwInverterSignal_SHUT_UP_CE_IN1
    );
  NlwInverterBlock_SHUT_UP_CE_IN2 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN2,
      O => NlwInverterSignal_SHUT_UP_CE_IN2
    );
  NlwInverterBlock_SHUT_UP_CE_IN3 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN3,
      O => NlwInverterSignal_SHUT_UP_CE_IN3
    );
  NlwInverterBlock_SHUT_UP_CE_IN5 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN5,
      O => NlwInverterSignal_SHUT_UP_CE_IN5
    );
  NlwInverterBlock_SHUT_UP_CE_IN7 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN7,
      O => NlwInverterSignal_SHUT_UP_CE_IN7
    );
  NlwInverterBlock_SHUT_UP_CE_IN9 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN9,
      O => NlwInverterSignal_SHUT_UP_CE_IN9
    );
  NlwInverterBlock_SHUT_UP_CE_IN10 : X_INV
    port map (
      I => NlwBufferSignal_SHUT_UP_CE_IN10,
      O => NlwInverterSignal_SHUT_UP_CE_IN10
    );
  NlwInverterBlock_DSACK_16BIT_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D_IN0,
      O => NlwInverterSignal_DSACK_16BIT_D_IN0
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN1,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN1
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN3,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN3
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_0_IN4,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_0_IN4
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN0,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN0
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN1,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN1
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN3,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN3
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_1_IN4,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_1_IN4
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN0,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN0
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN1,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN1
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_2_IN4,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_2_IN4
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN0,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN0
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN3,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN3
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_3_IN4,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_3_IN4
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN0,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_4_IN0
    );
  NlwInverterBlock_DSACK_16BIT_D2_PT_4_IN4 : X_INV
    port map (
      I => NlwBufferSignal_DSACK_16BIT_D2_PT_4_IN4,
      O => NlwInverterSignal_DSACK_16BIT_D2_PT_4_IN4
    );
  NlwInverterBlock_LDQ0_OBUF_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_D2_PT_3_IN0,
      O => NlwInverterSignal_LDQ0_OBUF_D2_PT_3_IN0
    );
  NlwInverterBlock_LDQ0_OBUF_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN0,
      O => NlwInverterSignal_LDQ0_OBUF_D2_PT_4_IN0
    );
  NlwInverterBlock_LDQ0_OBUF_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN1,
      O => NlwInverterSignal_LDQ0_OBUF_D2_PT_4_IN1
    );
  NlwInverterBlock_LDQ0_OBUF_D2_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN2,
      O => NlwInverterSignal_LDQ0_OBUF_D2_PT_4_IN2
    );
  NlwInverterBlock_LDQ0_OBUF_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_D2_PT_4_IN5,
      O => NlwInverterSignal_LDQ0_OBUF_D2_PT_4_IN5
    );
  NlwInverterBlock_LDQ0_OBUF_D2_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN0,
      O => NlwInverterSignal_LDQ0_OBUF_D2_PT_5_IN0
    );
  NlwInverterBlock_LDQ0_OBUF_D2_PT_5_IN1 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN1,
      O => NlwInverterSignal_LDQ0_OBUF_D2_PT_5_IN1
    );
  NlwInverterBlock_LDQ0_OBUF_D2_PT_5_IN4 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN4,
      O => NlwInverterSignal_LDQ0_OBUF_D2_PT_5_IN4
    );
  NlwInverterBlock_LDQ0_OBUF_D2_PT_5_IN5 : X_INV
    port map (
      I => NlwBufferSignal_LDQ0_OBUF_D2_PT_5_IN5,
      O => NlwInverterSignal_LDQ0_OBUF_D2_PT_5_IN5
    );
  NlwInverterBlock_LDQ1_OBUF_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_D2_PT_2_IN0,
      O => NlwInverterSignal_LDQ1_OBUF_D2_PT_2_IN0
    );
  NlwInverterBlock_LDQ1_OBUF_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_D2_PT_3_IN0,
      O => NlwInverterSignal_LDQ1_OBUF_D2_PT_3_IN0
    );
  NlwInverterBlock_LDQ1_OBUF_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_D2_PT_3_IN1,
      O => NlwInverterSignal_LDQ1_OBUF_D2_PT_3_IN1
    );
  NlwInverterBlock_LDQ1_OBUF_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN0,
      O => NlwInverterSignal_LDQ1_OBUF_D2_PT_4_IN0
    );
  NlwInverterBlock_LDQ1_OBUF_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN1,
      O => NlwInverterSignal_LDQ1_OBUF_D2_PT_4_IN1
    );
  NlwInverterBlock_LDQ1_OBUF_D2_PT_4_IN4 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN4,
      O => NlwInverterSignal_LDQ1_OBUF_D2_PT_4_IN4
    );
  NlwInverterBlock_LDQ1_OBUF_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_LDQ1_OBUF_D2_PT_4_IN5,
      O => NlwInverterSignal_LDQ1_OBUF_D2_PT_4_IN5
    );
  NlwInverterBlock_UDQ0_OBUF_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_D2_PT_2_IN0,
      O => NlwInverterSignal_UDQ0_OBUF_D2_PT_2_IN0
    );
  NlwInverterBlock_UDQ0_OBUF_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_D2_PT_3_IN0,
      O => NlwInverterSignal_UDQ0_OBUF_D2_PT_3_IN0
    );
  NlwInverterBlock_UDQ0_OBUF_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_D2_PT_3_IN1,
      O => NlwInverterSignal_UDQ0_OBUF_D2_PT_3_IN1
    );
  NlwInverterBlock_UDQ0_OBUF_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN0,
      O => NlwInverterSignal_UDQ0_OBUF_D2_PT_4_IN0
    );
  NlwInverterBlock_UDQ0_OBUF_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN1,
      O => NlwInverterSignal_UDQ0_OBUF_D2_PT_4_IN1
    );
  NlwInverterBlock_UDQ0_OBUF_D2_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN2,
      O => NlwInverterSignal_UDQ0_OBUF_D2_PT_4_IN2
    );
  NlwInverterBlock_UDQ0_OBUF_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_UDQ0_OBUF_D2_PT_4_IN5,
      O => NlwInverterSignal_UDQ0_OBUF_D2_PT_4_IN5
    );
  NlwInverterBlock_UDQ1_OBUF_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_UDQ1_OBUF_D_IN0,
      O => NlwInverterSignal_UDQ1_OBUF_D_IN0
    );
  NlwInverterBlock_UDQ1_OBUF_D2_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_UDQ1_OBUF_D2_PT_0_IN2,
      O => NlwInverterSignal_UDQ1_OBUF_D2_PT_0_IN2
    );
  NlwInverterBlock_UDQ1_OBUF_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_UDQ1_OBUF_D2_PT_1_IN1,
      O => NlwInverterSignal_UDQ1_OBUF_D2_PT_1_IN1
    );
  NlwInverterBlock_UDQ1_OBUF_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_UDQ1_OBUF_D2_PT_1_IN2,
      O => NlwInverterSignal_UDQ1_OBUF_D2_PT_1_IN2
    );
  NlwInverterBlock_UDQ1_OBUF_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_UDQ1_OBUF_D2_PT_2_IN2,
      O => NlwInverterSignal_UDQ1_OBUF_D2_PT_2_IN2
    );
  NlwInverterBlock_UDQ1_OBUF_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_UDQ1_OBUF_D2_PT_3_IN1,
      O => NlwInverterSignal_UDQ1_OBUF_D2_PT_3_IN1
    );
  NlwInverterBlock_UDQ1_OBUF_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_UDQ1_OBUF_D2_PT_3_IN2,
      O => NlwInverterSignal_UDQ1_OBUF_D2_PT_3_IN2
    );
  NlwInverterBlock_UDQ1_OBUF_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_UDQ1_OBUF_D2_PT_3_IN4,
      O => NlwInverterSignal_UDQ1_OBUF_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_0_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_1_IN0,
      O => NlwInverterSignal_ARAM_0_D2_PT_1_IN0
    );
  NlwInverterBlock_ARAM_0_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_0_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_0_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_0_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_0_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_0_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_0_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_0_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_0_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_0_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_0_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_0_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_0_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_0_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_0_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_0_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_0_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_0_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_0_D2_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_4_IN2,
      O => NlwInverterSignal_ARAM_0_D2_PT_4_IN2
    );
  NlwInverterBlock_ARAM_0_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_0_D2_PT_4_IN5,
      O => NlwInverterSignal_ARAM_0_D2_PT_4_IN5
    );
  NlwInverterBlock_ARAM_1_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_1_IN0,
      O => NlwInverterSignal_ARAM_1_D2_PT_1_IN0
    );
  NlwInverterBlock_ARAM_1_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_1_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_1_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_1_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_1_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_1_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_1_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_1_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_1_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_1_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_1_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_1_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_1_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_1_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_1_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_1_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_1_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_1_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_1_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_1_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_1_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_1_D2_PT_4_IN3,
      O => NlwInverterSignal_ARAM_1_D2_PT_4_IN3
    );
  NlwInverterBlock_ARAM_10_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D_IN0,
      O => NlwInverterSignal_ARAM_10_D_IN0
    );
  NlwInverterBlock_ARAM_10_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_1_IN1,
      O => NlwInverterSignal_ARAM_10_D2_PT_1_IN1
    );
  NlwInverterBlock_ARAM_10_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_10_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_10_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_10_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_10_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_10_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_10_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_10_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_10_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_3_IN2,
      O => NlwInverterSignal_ARAM_10_D2_PT_3_IN2
    );
  NlwInverterBlock_ARAM_10_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_10_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_10_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_ARAM_10_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_ARAM_10_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_ARAM_10_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_ARAM_10_EXP_tsimrenamed_net_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN3,
      O => NlwInverterSignal_ARAM_10_EXP_tsimrenamed_net_IN3
    );
  NlwInverterBlock_ARAM_10_EXP_tsimrenamed_net_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_10_EXP_tsimrenamed_net_IN5,
      O => NlwInverterSignal_ARAM_10_EXP_tsimrenamed_net_IN5
    );
  NlwInverterBlock_ARAM_11_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_1_IN0,
      O => NlwInverterSignal_ARAM_11_D2_PT_1_IN0
    );
  NlwInverterBlock_ARAM_11_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_11_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_11_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_11_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_11_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_11_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_11_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_11_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_11_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_EXP_PT_0_IN0,
      O => NlwInverterSignal_ARAM_11_EXP_PT_0_IN0
    );
  NlwInverterBlock_ARAM_11_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_EXP_PT_0_IN1,
      O => NlwInverterSignal_ARAM_11_EXP_PT_0_IN1
    );
  NlwInverterBlock_ARAM_11_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_EXP_PT_0_IN2,
      O => NlwInverterSignal_ARAM_11_EXP_PT_0_IN2
    );
  NlwInverterBlock_ARAM_11_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_EXP_PT_0_IN4,
      O => NlwInverterSignal_ARAM_11_EXP_PT_0_IN4
    );
  NlwInverterBlock_ARAM_11_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_EXP_PT_1_IN1,
      O => NlwInverterSignal_ARAM_11_EXP_PT_1_IN1
    );
  NlwInverterBlock_ARAM_11_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_EXP_PT_1_IN3,
      O => NlwInverterSignal_ARAM_11_EXP_PT_1_IN3
    );
  NlwInverterBlock_ARAM_11_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_11_EXP_PT_1_IN4,
      O => NlwInverterSignal_ARAM_11_EXP_PT_1_IN4
    );
  NlwInverterBlock_ARAM_12_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_1_IN0,
      O => NlwInverterSignal_ARAM_12_D2_PT_1_IN0
    );
  NlwInverterBlock_ARAM_12_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_12_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_12_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_12_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_12_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_12_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_12_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_12_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_12_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_12_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_12_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_12_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_12_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_3_IN2,
      O => NlwInverterSignal_ARAM_12_D2_PT_3_IN2
    );
  NlwInverterBlock_ARAM_12_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_12_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_12_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_12_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_12_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_12_D2_PT_4_IN3,
      O => NlwInverterSignal_ARAM_12_D2_PT_4_IN3
    );
  NlwInverterBlock_ARAM_2_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_2_IN0,
      O => NlwInverterSignal_ARAM_2_D2_PT_2_IN0
    );
  NlwInverterBlock_ARAM_2_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_2_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_2_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_2_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_2_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_3_IN2,
      O => NlwInverterSignal_ARAM_2_D2_PT_3_IN2
    );
  NlwInverterBlock_ARAM_2_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_2_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_2_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_2_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_2_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_2_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_2_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_4_IN3,
      O => NlwInverterSignal_ARAM_2_D2_PT_4_IN3
    );
  NlwInverterBlock_ARAM_2_D2_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_5_IN0,
      O => NlwInverterSignal_ARAM_2_D2_PT_5_IN0
    );
  NlwInverterBlock_ARAM_2_D2_PT_5_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_5_IN1,
      O => NlwInverterSignal_ARAM_2_D2_PT_5_IN1
    );
  NlwInverterBlock_ARAM_2_D2_PT_5_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_5_IN2,
      O => NlwInverterSignal_ARAM_2_D2_PT_5_IN2
    );
  NlwInverterBlock_ARAM_2_D2_PT_5_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_2_D2_PT_5_IN5,
      O => NlwInverterSignal_ARAM_2_D2_PT_5_IN5
    );
  NlwInverterBlock_ARAM_3_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_1_IN0,
      O => NlwInverterSignal_ARAM_3_D2_PT_1_IN0
    );
  NlwInverterBlock_ARAM_3_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_1_IN3,
      O => NlwInverterSignal_ARAM_3_D2_PT_1_IN3
    );
  NlwInverterBlock_ARAM_3_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_3_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_3_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_3_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_3_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_2_IN4,
      O => NlwInverterSignal_ARAM_3_D2_PT_2_IN4
    );
  NlwInverterBlock_ARAM_3_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_3_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_3_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_3_IN2,
      O => NlwInverterSignal_ARAM_3_D2_PT_3_IN2
    );
  NlwInverterBlock_ARAM_3_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_3_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_3_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_3_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_3_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_3_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_3_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_4_IN3,
      O => NlwInverterSignal_ARAM_3_D2_PT_4_IN3
    );
  NlwInverterBlock_ARAM_3_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_3_D2_PT_4_IN5,
      O => NlwInverterSignal_ARAM_3_D2_PT_4_IN5
    );
  NlwInverterBlock_ARAM_4_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_1_IN0,
      O => NlwInverterSignal_ARAM_4_D2_PT_1_IN0
    );
  NlwInverterBlock_ARAM_4_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_4_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_4_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_4_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_4_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_4_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_4_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_4_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_4_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_4_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_4_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_4_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_4_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_4_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_4_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_4_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_4_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_ARAM_4_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_ARAM_4_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_ARAM_4_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_ARAM_4_EXP_tsimrenamed_net_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN3,
      O => NlwInverterSignal_ARAM_4_EXP_tsimrenamed_net_IN3
    );
  NlwInverterBlock_ARAM_4_EXP_tsimrenamed_net_IN6 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_4_EXP_tsimrenamed_net_IN6,
      O => NlwInverterSignal_ARAM_4_EXP_tsimrenamed_net_IN6
    );
  NlwInverterBlock_ARAM_5_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_D2_PT_1_IN0,
      O => NlwInverterSignal_ARAM_5_D2_PT_1_IN0
    );
  NlwInverterBlock_ARAM_5_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_5_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_5_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_5_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_5_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_5_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_5_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_5_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_5_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_EXP_PT_0_IN0,
      O => NlwInverterSignal_ARAM_5_EXP_PT_0_IN0
    );
  NlwInverterBlock_ARAM_5_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_EXP_PT_0_IN2,
      O => NlwInverterSignal_ARAM_5_EXP_PT_0_IN2
    );
  NlwInverterBlock_ARAM_5_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_EXP_PT_0_IN4,
      O => NlwInverterSignal_ARAM_5_EXP_PT_0_IN4
    );
  NlwInverterBlock_ARAM_5_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_EXP_PT_1_IN0,
      O => NlwInverterSignal_ARAM_5_EXP_PT_1_IN0
    );
  NlwInverterBlock_ARAM_5_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_EXP_PT_1_IN1,
      O => NlwInverterSignal_ARAM_5_EXP_PT_1_IN1
    );
  NlwInverterBlock_ARAM_5_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_EXP_PT_1_IN2,
      O => NlwInverterSignal_ARAM_5_EXP_PT_1_IN2
    );
  NlwInverterBlock_ARAM_5_EXP_PT_1_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_5_EXP_PT_1_IN5,
      O => NlwInverterSignal_ARAM_5_EXP_PT_1_IN5
    );
  NlwInverterBlock_ARAM_6_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_1_IN0,
      O => NlwInverterSignal_ARAM_6_D2_PT_1_IN0
    );
  NlwInverterBlock_ARAM_6_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_6_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_6_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_6_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_6_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_6_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_6_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_6_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_6_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_6_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_6_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_6_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_6_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_6_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_6_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_6_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_6_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_6_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_6_D2_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_4_IN2,
      O => NlwInverterSignal_ARAM_6_D2_PT_4_IN2
    );
  NlwInverterBlock_ARAM_6_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_6_D2_PT_4_IN5,
      O => NlwInverterSignal_ARAM_6_D2_PT_4_IN5
    );
  NlwInverterBlock_ARAM_7_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_1_IN0,
      O => NlwInverterSignal_ARAM_7_D2_PT_1_IN0
    );
  NlwInverterBlock_ARAM_7_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_7_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_7_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_7_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_7_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_7_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_7_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_7_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_7_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_7_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_7_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_7_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_7_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_7_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_7_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_7_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_7_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_7_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_7_D2_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_4_IN2,
      O => NlwInverterSignal_ARAM_7_D2_PT_4_IN2
    );
  NlwInverterBlock_ARAM_7_D2_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_7_D2_PT_4_IN5,
      O => NlwInverterSignal_ARAM_7_D2_PT_4_IN5
    );
  NlwInverterBlock_ARAM_8_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_2_IN0,
      O => NlwInverterSignal_ARAM_8_D2_PT_2_IN0
    );
  NlwInverterBlock_ARAM_8_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_8_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_8_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_8_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_8_D2_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_3_IN2,
      O => NlwInverterSignal_ARAM_8_D2_PT_3_IN2
    );
  NlwInverterBlock_ARAM_8_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_8_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_8_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_8_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_8_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_8_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_8_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_4_IN3,
      O => NlwInverterSignal_ARAM_8_D2_PT_4_IN3
    );
  NlwInverterBlock_ARAM_8_D2_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_5_IN0,
      O => NlwInverterSignal_ARAM_8_D2_PT_5_IN0
    );
  NlwInverterBlock_ARAM_8_D2_PT_5_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_5_IN1,
      O => NlwInverterSignal_ARAM_8_D2_PT_5_IN1
    );
  NlwInverterBlock_ARAM_8_D2_PT_5_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_5_IN2,
      O => NlwInverterSignal_ARAM_8_D2_PT_5_IN2
    );
  NlwInverterBlock_ARAM_8_D2_PT_5_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_8_D2_PT_5_IN5,
      O => NlwInverterSignal_ARAM_8_D2_PT_5_IN5
    );
  NlwInverterBlock_ARAM_9_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_9_D2_PT_1_IN0,
      O => NlwInverterSignal_ARAM_9_D2_PT_1_IN0
    );
  NlwInverterBlock_ARAM_9_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_9_D2_PT_1_IN2,
      O => NlwInverterSignal_ARAM_9_D2_PT_1_IN2
    );
  NlwInverterBlock_ARAM_9_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_9_D2_PT_2_IN1,
      O => NlwInverterSignal_ARAM_9_D2_PT_2_IN1
    );
  NlwInverterBlock_ARAM_9_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_9_D2_PT_2_IN2,
      O => NlwInverterSignal_ARAM_9_D2_PT_2_IN2
    );
  NlwInverterBlock_ARAM_9_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_9_D2_PT_2_IN3,
      O => NlwInverterSignal_ARAM_9_D2_PT_2_IN3
    );
  NlwInverterBlock_ARAM_9_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_9_D2_PT_3_IN0,
      O => NlwInverterSignal_ARAM_9_D2_PT_3_IN0
    );
  NlwInverterBlock_ARAM_9_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_9_D2_PT_3_IN1,
      O => NlwInverterSignal_ARAM_9_D2_PT_3_IN1
    );
  NlwInverterBlock_ARAM_9_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_9_D2_PT_3_IN3,
      O => NlwInverterSignal_ARAM_9_D2_PT_3_IN3
    );
  NlwInverterBlock_ARAM_9_D2_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_9_D2_PT_3_IN4,
      O => NlwInverterSignal_ARAM_9_D2_PT_3_IN4
    );
  NlwInverterBlock_ARAM_9_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_9_D2_PT_4_IN0,
      O => NlwInverterSignal_ARAM_9_D2_PT_4_IN0
    );
  NlwInverterBlock_ARAM_9_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_9_D2_PT_4_IN1,
      O => NlwInverterSignal_ARAM_9_D2_PT_4_IN1
    );
  NlwInverterBlock_ARAM_9_D2_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_9_D2_PT_4_IN2,
      O => NlwInverterSignal_ARAM_9_D2_PT_4_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd3_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_1_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd3_D2_PT_1_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd3_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_2_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd3_D2_PT_2_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd3_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_3_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd3_D2_PT_3_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd3_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd3_D2_PT_3_IN3,
      O => NlwInverterSignal_CQ_FSM_FFd3_D2_PT_3_IN3
    );
  NlwInverterBlock_CQ_FSM_FFd4_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_1_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd4_D2_PT_1_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd4_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd4_D2_PT_2_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd4_D2_PT_2_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd4_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN0,
      O => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_0_IN0
    );
  NlwInverterBlock_CQ_FSM_FFd4_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_0_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd4_EXP_PT_0_IN5 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_0_IN5,
      O => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_0_IN5
    );
  NlwInverterBlock_CQ_FSM_FFd4_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN0,
      O => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_1_IN0
    );
  NlwInverterBlock_CQ_FSM_FFd4_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_1_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd4_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_1_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd4_EXP_PT_1_IN5 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd4_EXP_PT_1_IN5,
      O => NlwInverterSignal_CQ_FSM_FFd4_EXP_PT_1_IN5
    );
  NlwInverterBlock_CQ_FSM_FFd5_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd5_D_IN0,
      O => NlwInverterSignal_CQ_FSM_FFd5_D_IN0
    );
  NlwInverterBlock_CQ_FSM_FFd5_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_2_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd5_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_2_IN3,
      O => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_2_IN3
    );
  NlwInverterBlock_CQ_FSM_FFd5_D2_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN0,
      O => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN0
    );
  NlwInverterBlock_CQ_FSM_FFd5_D2_PT_5_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd5_D2_PT_5_IN4 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN4,
      O => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN4
    );
  NlwInverterBlock_CQ_FSM_FFd5_D2_PT_5_IN5 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN5,
      O => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN5
    );
  NlwInverterBlock_CQ_FSM_FFd5_D2_PT_5_IN6 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN6,
      O => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN6
    );
  NlwInverterBlock_CQ_FSM_FFd5_D2_PT_5_IN7 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd5_D2_PT_5_IN7,
      O => NlwInverterSignal_CQ_FSM_FFd5_D2_PT_5_IN7
    );
  NlwInverterBlock_CQ_FSM_FFd2_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_0_IN0,
      O => NlwInverterSignal_CQ_FSM_FFd2_D2_PT_0_IN0
    );
  NlwInverterBlock_CQ_FSM_FFd2_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_1_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd2_D2_PT_1_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd2_D2_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_2_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd2_D2_PT_2_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd2_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_2_IN3,
      O => NlwInverterSignal_CQ_FSM_FFd2_D2_PT_2_IN3
    );
  NlwInverterBlock_CQ_FSM_FFd2_D2_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_2_IN4,
      O => NlwInverterSignal_CQ_FSM_FFd2_D2_PT_2_IN4
    );
  NlwInverterBlock_CQ_FSM_FFd2_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd2_D2_PT_3_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd2_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd2_D2_PT_3_IN3,
      O => NlwInverterSignal_CQ_FSM_FFd2_D2_PT_3_IN3
    );
  NlwInverterBlock_CQ_FSM_FFd1_D2_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_0_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd1_D2_PT_0_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd1_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_1_IN1,
      O => NlwInverterSignal_CQ_FSM_FFd1_D2_PT_1_IN1
    );
  NlwInverterBlock_CQ_FSM_FFd1_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_1_IN2,
      O => NlwInverterSignal_CQ_FSM_FFd1_D2_PT_1_IN2
    );
  NlwInverterBlock_CQ_FSM_FFd1_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CQ_FSM_FFd1_D2_PT_1_IN3,
      O => NlwInverterSignal_CQ_FSM_FFd1_D2_PT_1_IN3
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN0,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN0
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN1,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN1
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN2,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN2
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN3,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN3
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN4,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN4
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN5,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN5
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN6 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN6,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN6
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN7 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN7,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN7
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN11 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN11,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN11
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN13 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN13,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN13
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN14 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN14,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN14
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN15 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN15,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN15
    );
  NlwInverterBlock_ADR_AC_HIT_D2_IN16 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_D2_IN16,
      O => NlwInverterSignal_ADR_AC_HIT_D2_IN16
    );
  NlwInverterBlock_ADR_AC_HIT_CLKF_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_CLKF_IN0,
      O => NlwInverterSignal_ADR_AC_HIT_CLKF_IN0
    );
  NlwInverterBlock_ADR_AC_HIT_CLKF_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ADR_AC_HIT_CLKF_IN1,
      O => NlwInverterSignal_ADR_AC_HIT_CLKF_IN1
    );
  NlwInverterBlock_TRANSFER_IN_PROGRES_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN0,
      O => NlwInverterSignal_TRANSFER_IN_PROGRES_D2_PT_0_IN0
    );
  NlwInverterBlock_TRANSFER_IN_PROGRES_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN0,
      O => NlwInverterSignal_TRANSFER_IN_PROGRES_D2_PT_1_IN0
    );
  NlwInverterBlock_TRANSFER_CLKF_IN0 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_CLKF_IN0,
      O => NlwInverterSignal_TRANSFER_CLKF_IN0
    );
  NlwInverterBlock_TRANSFER_CLKF_IN1 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_CLKF_IN1,
      O => NlwInverterSignal_TRANSFER_CLKF_IN1
    );
  NlwInverterBlock_ADR_IDE_HIT_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ADR_IDE_HIT_D_IN0,
      O => NlwInverterSignal_ADR_IDE_HIT_D_IN0
    );
  NlwInverterBlock_ADR_IDE_HIT_CLKF_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ADR_IDE_HIT_CLKF_IN0,
      O => NlwInverterSignal_ADR_IDE_HIT_CLKF_IN0
    );
  NlwInverterBlock_ADR_IDE_HIT_CLKF_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ADR_IDE_HIT_CLKF_IN1,
      O => NlwInverterSignal_ADR_IDE_HIT_CLKF_IN1
    );
  NlwInverterBlock_IDE_CYCLE_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_CYCLE_D_IN0,
      O => NlwInverterSignal_IDE_CYCLE_D_IN0
    );
  NlwInverterBlock_IDE_CYCLE_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_CYCLE_D2_IN0,
      O => NlwInverterSignal_IDE_CYCLE_D2_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_2_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_2_D_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_2_D_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_2_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_2_D2_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_2_D2_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_2_D2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_2_D2_IN2,
      O => NlwInverterSignal_IDE_DSACK_D_2_D2_IN2
    );
  NlwInverterBlock_ARAM_LOW_0_EXP_tsimrenamed_net_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN4,
      O => NlwInverterSignal_ARAM_LOW_0_EXP_tsimrenamed_net_IN4
    );
  NlwInverterBlock_ARAM_LOW_3_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_3_D_IN0,
      O => NlwInverterSignal_ARAM_LOW_3_D_IN0
    );
  NlwInverterBlock_ARAM_LOW_3_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_3_D2_IN0,
      O => NlwInverterSignal_ARAM_LOW_3_D2_IN0
    );
  NlwInverterBlock_ARAM_LOW_4_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_4_D_IN0,
      O => NlwInverterSignal_ARAM_LOW_4_D_IN0
    );
  NlwInverterBlock_ARAM_LOW_4_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_4_D2_IN0,
      O => NlwInverterSignal_ARAM_LOW_4_D2_IN0
    );
  NlwInverterBlock_ARAM_LOW_5_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_5_D_IN0,
      O => NlwInverterSignal_ARAM_LOW_5_D_IN0
    );
  NlwInverterBlock_ARAM_LOW_5_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_5_D2_IN0,
      O => NlwInverterSignal_ARAM_LOW_5_D2_IN0
    );
  NlwInverterBlock_ARAM_LOW_6_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_6_D_IN0,
      O => NlwInverterSignal_ARAM_LOW_6_D_IN0
    );
  NlwInverterBlock_ARAM_LOW_6_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_6_D2_IN0,
      O => NlwInverterSignal_ARAM_LOW_6_D2_IN0
    );
  NlwInverterBlock_ARAM_LOW_7_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_7_D_IN0,
      O => NlwInverterSignal_ARAM_LOW_7_D_IN0
    );
  NlwInverterBlock_ARAM_LOW_7_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_7_D2_IN0,
      O => NlwInverterSignal_ARAM_LOW_7_D2_IN0
    );
  NlwInverterBlock_ARAM_LOW_8_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_8_D_IN0,
      O => NlwInverterSignal_ARAM_LOW_8_D_IN0
    );
  NlwInverterBlock_ARAM_LOW_8_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ARAM_LOW_8_D2_IN0,
      O => NlwInverterSignal_ARAM_LOW_8_D2_IN0
    );
  NlwInverterBlock_CLK_PE_0_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CLK_PE_0_D2_IN1,
      O => NlwInverterSignal_CLK_PE_0_D2_IN1
    );
  NlwInverterBlock_IDE_BUF_S_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_D_IN0,
      O => NlwInverterSignal_IDE_BUF_S_D_IN0
    );
  NlwInverterBlock_IDE_BUF_S_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_D2_IN1,
      O => NlwInverterSignal_IDE_BUF_S_D2_IN1
    );
  NlwInverterBlock_IDE_BUF_S_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_EXP_PT_0_IN0,
      O => NlwInverterSignal_IDE_BUF_S_EXP_PT_0_IN0
    );
  NlwInverterBlock_IDE_BUF_S_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_EXP_PT_0_IN1,
      O => NlwInverterSignal_IDE_BUF_S_EXP_PT_0_IN1
    );
  NlwInverterBlock_IDE_BUF_S_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_EXP_PT_0_IN2,
      O => NlwInverterSignal_IDE_BUF_S_EXP_PT_0_IN2
    );
  NlwInverterBlock_IDE_BUF_S_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_EXP_PT_1_IN0,
      O => NlwInverterSignal_IDE_BUF_S_EXP_PT_1_IN0
    );
  NlwInverterBlock_IDE_BUF_S_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_EXP_PT_1_IN1,
      O => NlwInverterSignal_IDE_BUF_S_EXP_PT_1_IN1
    );
  NlwInverterBlock_IDE_BUF_S_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_EXP_PT_1_IN3,
      O => NlwInverterSignal_IDE_BUF_S_EXP_PT_1_IN3
    );
  NlwInverterBlock_IDE_BUF_S_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN0,
      O => NlwInverterSignal_IDE_BUF_S_EXP_PT_2_IN0
    );
  NlwInverterBlock_IDE_BUF_S_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN2,
      O => NlwInverterSignal_IDE_BUF_S_EXP_PT_2_IN2
    );
  NlwInverterBlock_IDE_BUF_S_EXP_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_EXP_PT_2_IN4,
      O => NlwInverterSignal_IDE_BUF_S_EXP_PT_2_IN4
    );
  NlwInverterBlock_IDE_BUF_S_EXP_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN0,
      O => NlwInverterSignal_IDE_BUF_S_EXP_PT_3_IN0
    );
  NlwInverterBlock_IDE_BUF_S_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN1,
      O => NlwInverterSignal_IDE_BUF_S_EXP_PT_3_IN1
    );
  NlwInverterBlock_IDE_BUF_S_EXP_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN3,
      O => NlwInverterSignal_IDE_BUF_S_EXP_PT_3_IN3
    );
  NlwInverterBlock_IDE_BUF_S_EXP_PT_3_IN6 : X_INV
    port map (
      I => NlwBufferSignal_IDE_BUF_S_EXP_PT_3_IN6,
      O => NlwInverterSignal_IDE_BUF_S_EXP_PT_3_IN6
    );
  NlwInverterBlock_IDE_DSACK_D_1_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_1_D_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_1_D_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_1_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_1_D2_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_1_D2_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_1_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_1_D2_IN1,
      O => NlwInverterSignal_IDE_DSACK_D_1_D2_IN1
    );
  NlwInverterBlock_IDE_DSACK_D_3_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_3_D_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_3_D_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_3_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_3_D2_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_3_D2_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_3_D2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_3_D2_IN2,
      O => NlwInverterSignal_IDE_DSACK_D_3_D2_IN2
    );
  NlwInverterBlock_IDE_DSACK_D_4_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_4_D_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_4_D_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_4_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_4_D2_IN0,
      O => NlwInverterSignal_IDE_DSACK_D_4_D2_IN0
    );
  NlwInverterBlock_IDE_DSACK_D_4_D2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_DSACK_D_4_D2_IN2,
      O => NlwInverterSignal_IDE_DSACK_D_4_D2_IN2
    );
  NlwInverterBlock_IDE_W_S_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_S_D_IN0,
      O => NlwInverterSignal_IDE_W_S_D_IN0
    );
  NlwInverterBlock_IDE_W_S_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_S_D2_IN0,
      O => NlwInverterSignal_IDE_W_S_D2_IN0
    );
  NlwInverterBlock_IDE_W_S_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_S_D2_IN1,
      O => NlwInverterSignal_IDE_W_S_D2_IN1
    );
  NlwInverterBlock_IDE_W_S_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_S_EXP_PT_0_IN0,
      O => NlwInverterSignal_IDE_W_S_EXP_PT_0_IN0
    );
  NlwInverterBlock_IDE_W_S_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_S_EXP_PT_0_IN2,
      O => NlwInverterSignal_IDE_W_S_EXP_PT_0_IN2
    );
  NlwInverterBlock_IDE_W_S_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_S_EXP_PT_0_IN4,
      O => NlwInverterSignal_IDE_W_S_EXP_PT_0_IN4
    );
  NlwInverterBlock_IDE_W_S_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_S_EXP_PT_1_IN0,
      O => NlwInverterSignal_IDE_W_S_EXP_PT_1_IN0
    );
  NlwInverterBlock_IDE_W_S_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_S_EXP_PT_1_IN1,
      O => NlwInverterSignal_IDE_W_S_EXP_PT_1_IN1
    );
  NlwInverterBlock_IDE_W_S_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_S_EXP_PT_1_IN3,
      O => NlwInverterSignal_IDE_W_S_EXP_PT_1_IN3
    );
  NlwInverterBlock_IDE_W_S_EXP_PT_1_IN6 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_S_EXP_PT_1_IN6,
      O => NlwInverterSignal_IDE_W_S_EXP_PT_1_IN6
    );
  NlwInverterBlock_BA_0_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D_IN0,
      O => NlwInverterSignal_BA_0_D_IN0
    );
  NlwInverterBlock_BA_0_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_0_IN0,
      O => NlwInverterSignal_BA_0_D2_PT_0_IN0
    );
  NlwInverterBlock_BA_0_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_0_IN1,
      O => NlwInverterSignal_BA_0_D2_PT_0_IN1
    );
  NlwInverterBlock_BA_0_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_1_IN0,
      O => NlwInverterSignal_BA_0_D2_PT_1_IN0
    );
  NlwInverterBlock_BA_0_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_1_IN1,
      O => NlwInverterSignal_BA_0_D2_PT_1_IN1
    );
  NlwInverterBlock_BA_0_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_D2_PT_1_IN3,
      O => NlwInverterSignal_BA_0_D2_PT_1_IN3
    );
  NlwInverterBlock_BA_0_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_EXP_PT_0_IN1,
      O => NlwInverterSignal_BA_0_EXP_PT_0_IN1
    );
  NlwInverterBlock_BA_0_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_EXP_PT_0_IN3,
      O => NlwInverterSignal_BA_0_EXP_PT_0_IN3
    );
  NlwInverterBlock_BA_0_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_EXP_PT_1_IN0,
      O => NlwInverterSignal_BA_0_EXP_PT_1_IN0
    );
  NlwInverterBlock_BA_0_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_BA_0_EXP_PT_1_IN3,
      O => NlwInverterSignal_BA_0_EXP_PT_1_IN3
    );
  NlwInverterBlock_BA_1_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D_IN0,
      O => NlwInverterSignal_BA_1_D_IN0
    );
  NlwInverterBlock_BA_1_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_0_IN0,
      O => NlwInverterSignal_BA_1_D2_PT_0_IN0
    );
  NlwInverterBlock_BA_1_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_0_IN1,
      O => NlwInverterSignal_BA_1_D2_PT_0_IN1
    );
  NlwInverterBlock_BA_1_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_1_IN0,
      O => NlwInverterSignal_BA_1_D2_PT_1_IN0
    );
  NlwInverterBlock_BA_1_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_1_IN1,
      O => NlwInverterSignal_BA_1_D2_PT_1_IN1
    );
  NlwInverterBlock_BA_1_D2_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_D2_PT_1_IN3,
      O => NlwInverterSignal_BA_1_D2_PT_1_IN3
    );
  NlwInverterBlock_BA_1_EXP_tsimrenamed_net_IN3 : X_INV
    port map (
      I => NlwBufferSignal_BA_1_EXP_tsimrenamed_net_IN3,
      O => NlwInverterSignal_BA_1_EXP_tsimrenamed_net_IN3
    );
  NlwInverterBlock_CAS_OBUF_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D_IN0,
      O => NlwInverterSignal_CAS_OBUF_D_IN0
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_0_IN3,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_0_IN3
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_1_IN0,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_1_IN0
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_1_IN1,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_1_IN1
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_1_IN2,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_1_IN2
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN0,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_2_IN0
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN2,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_2_IN2
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_2_IN3,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_2_IN3
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN0,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_3_IN0
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN1,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_3_IN1
    );
  NlwInverterBlock_CAS_OBUF_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_CAS_OBUF_D2_PT_3_IN3,
      O => NlwInverterSignal_CAS_OBUF_D2_PT_3_IN3
    );
  NlwInverterBlock_MEM_WE_OBUF_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D_IN0,
      O => NlwInverterSignal_MEM_WE_OBUF_D_IN0
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN0,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN0
    );
  NlwInverterBlock_MEM_WE_OBUF_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_D2_PT_1_IN2,
      O => NlwInverterSignal_MEM_WE_OBUF_D2_PT_1_IN2
    );
  NlwInverterBlock_MEM_WE_OBUF_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_0_IN0,
      O => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_0_IN0
    );
  NlwInverterBlock_MEM_WE_OBUF_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_0_IN1,
      O => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_0_IN1
    );
  NlwInverterBlock_MEM_WE_OBUF_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN1,
      O => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_1_IN1
    );
  NlwInverterBlock_MEM_WE_OBUF_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN3,
      O => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_1_IN3
    );
  NlwInverterBlock_MEM_WE_OBUF_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_1_IN4,
      O => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_1_IN4
    );
  NlwInverterBlock_MEM_WE_OBUF_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN1,
      O => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_2_IN1
    );
  NlwInverterBlock_MEM_WE_OBUF_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN3,
      O => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_2_IN3
    );
  NlwInverterBlock_MEM_WE_OBUF_EXP_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_MEM_WE_OBUF_EXP_PT_2_IN4,
      O => NlwInverterSignal_MEM_WE_OBUF_EXP_PT_2_IN4
    );
  NlwInverterBlock_RAS_OBUF_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D_IN0,
      O => NlwInverterSignal_RAS_OBUF_D_IN0
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN0,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN0
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_1_IN2,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_1_IN2
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_2_IN0,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_2_IN0
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_2_IN2,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_2_IN2
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_3_IN3,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_3_IN3
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_4_IN1,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_4_IN1
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_4_IN2,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_4_IN2
    );
  NlwInverterBlock_RAS_OBUF_D2_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_RAS_OBUF_D2_PT_4_IN3,
      O => NlwInverterSignal_RAS_OBUF_D2_PT_4_IN3
    );
  NlwInverterBlock_IDE_W_OBUF_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_OBUF_D_IN0,
      O => NlwInverterSignal_IDE_W_OBUF_D_IN0
    );
  NlwInverterBlock_IDE_W_OBUF_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_OBUF_D2_IN0,
      O => NlwInverterSignal_IDE_W_OBUF_D2_IN0
    );
  NlwInverterBlock_IDE_W_OBUF_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_W_OBUF_D2_IN1,
      O => NlwInverterSignal_IDE_W_OBUF_D2_IN1
    );
  NlwInverterBlock_IDE_R_S_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_R_S_D_IN0,
      O => NlwInverterSignal_IDE_R_S_D_IN0
    );
  NlwInverterBlock_IDE_R_S_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_R_S_D2_IN1,
      O => NlwInverterSignal_IDE_R_S_D2_IN1
    );
  NlwInverterBlock_OE_30_RAM_S_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OE_30_RAM_S_D_IN0,
      O => NlwInverterSignal_OE_30_RAM_S_D_IN0
    );
  NlwInverterBlock_OE_30_RAM_S_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OE_30_RAM_S_D2_IN0,
      O => NlwInverterSignal_OE_30_RAM_S_D2_IN0
    );
  NlwInverterBlock_OE_RAM_30_S_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OE_RAM_30_S_D_IN0,
      O => NlwInverterSignal_OE_RAM_30_S_D_IN0
    );
  NlwInverterBlock_OE_RAM_30_S_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OE_RAM_30_S_EXP_PT_0_IN0,
      O => NlwInverterSignal_OE_RAM_30_S_EXP_PT_0_IN0
    );
  NlwInverterBlock_OE_RAM_30_S_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_OE_RAM_30_S_EXP_PT_0_IN1,
      O => NlwInverterSignal_OE_RAM_30_S_EXP_PT_0_IN1
    );
  NlwInverterBlock_OE_RAM_30_S_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OE_RAM_30_S_EXP_PT_2_IN0,
      O => NlwInverterSignal_OE_RAM_30_S_EXP_PT_2_IN0
    );
  NlwInverterBlock_OE_RAM_30_S_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_OE_RAM_30_S_EXP_PT_2_IN1,
      O => NlwInverterSignal_OE_RAM_30_S_EXP_PT_2_IN1
    );
  NlwInverterBlock_OE_RAM_30_S_EXP_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN0,
      O => NlwInverterSignal_OE_RAM_30_S_EXP_PT_3_IN0
    );
  NlwInverterBlock_OE_RAM_30_S_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN1,
      O => NlwInverterSignal_OE_RAM_30_S_EXP_PT_3_IN1
    );
  NlwInverterBlock_OE_RAM_30_S_EXP_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_OE_RAM_30_S_EXP_PT_3_IN4,
      O => NlwInverterSignal_OE_RAM_30_S_EXP_PT_3_IN4
    );
  NlwInverterBlock_ROM_OE_S_D_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ROM_OE_S_D_IN0,
      O => NlwInverterSignal_ROM_OE_S_D_IN0
    );
  NlwInverterBlock_ROM_OE_S_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ROM_OE_S_D2_IN1,
      O => NlwInverterSignal_ROM_OE_S_D2_IN1
    );
  NlwInverterBlock_ROM_OE_S_D2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_ROM_OE_S_D2_IN3,
      O => NlwInverterSignal_ROM_OE_S_D2_IN3
    );
  NlwInverterBlock_S_0_OBUF_TRST_IN0 : X_INV
    port map (
      I => NlwBufferSignal_S_0_OBUF_TRST_IN0,
      O => NlwInverterSignal_S_0_OBUF_TRST_IN0
    );
  NlwInverterBlock_S_0_OBUF_TRST_IN1 : X_INV
    port map (
      I => NlwBufferSignal_S_0_OBUF_TRST_IN1,
      O => NlwInverterSignal_S_0_OBUF_TRST_IN1
    );
  NlwInverterBlock_S_0_OBUF_TRST_IN3 : X_INV
    port map (
      I => NlwBufferSignal_S_0_OBUF_TRST_IN3,
      O => NlwInverterSignal_S_0_OBUF_TRST_IN3
    );
  NlwInverterBlock_ADR_IDE_HIT_0_not0000_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D2_IN0,
      O => NlwInverterSignal_ADR_IDE_HIT_0_not0000_D2_IN0
    );
  NlwInverterBlock_ADR_IDE_HIT_0_not0000_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_ADR_IDE_HIT_0_not0000_D2_IN1,
      O => NlwInverterSignal_ADR_IDE_HIT_0_not0000_D2_IN1
    );
  NlwInverterBlock_IDE_CS_0_OBUF_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_CS_0_OBUF_D2_IN0,
      O => NlwInverterSignal_IDE_CS_0_OBUF_D2_IN0
    );
  NlwInverterBlock_IDE_CS_0_OBUF_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_CS_0_OBUF_D2_IN1,
      O => NlwInverterSignal_IDE_CS_0_OBUF_D2_IN1
    );
  NlwInverterBlock_IDE_CS_1_OBUF_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_IDE_CS_1_OBUF_D2_IN0,
      O => NlwInverterSignal_IDE_CS_1_OBUF_D2_IN0
    );
  NlwInverterBlock_IDE_CS_1_OBUF_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_IDE_CS_1_OBUF_D2_IN1,
      O => NlwInverterSignal_IDE_CS_1_OBUF_D2_IN1
    );
  NlwInverterBlock_nRAM_SEL_OBUF_D2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN0,
      O => NlwInverterSignal_nRAM_SEL_OBUF_D2_IN0
    );
  NlwInverterBlock_nRAM_SEL_OBUF_D2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN1,
      O => NlwInverterSignal_nRAM_SEL_OBUF_D2_IN1
    );
  NlwInverterBlock_nRAM_SEL_OBUF_D2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_nRAM_SEL_OBUF_D2_IN3,
      O => NlwInverterSignal_nRAM_SEL_OBUF_D2_IN3
    );
  NlwInverterBlock_ROM_B_0_OBUF_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN4,
      O => NlwInverterSignal_ROM_B_0_OBUF_EXP_PT_0_IN4
    );
  NlwInverterBlock_ROM_B_0_OBUF_EXP_PT_0_IN6 : X_INV
    port map (
      I => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_0_IN6,
      O => NlwInverterSignal_ROM_B_0_OBUF_EXP_PT_0_IN6
    );
  NlwInverterBlock_ROM_B_0_OBUF_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN0,
      O => NlwInverterSignal_ROM_B_0_OBUF_EXP_PT_1_IN0
    );
  NlwInverterBlock_ROM_B_0_OBUF_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_ROM_B_0_OBUF_EXP_PT_1_IN4,
      O => NlwInverterSignal_ROM_B_0_OBUF_EXP_PT_1_IN4
    );
  NlwInverterBlock_OpTx_INV_117_INT_D2_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_2_IN0,
      O => NlwInverterSignal_OpTx_INV_117_INT_D2_PT_2_IN0
    );
  NlwInverterBlock_OpTx_INV_117_INT_D2_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_3_IN0,
      O => NlwInverterSignal_OpTx_INV_117_INT_D2_PT_3_IN0
    );
  NlwInverterBlock_OpTx_INV_117_INT_D2_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_3_IN1,
      O => NlwInverterSignal_OpTx_INV_117_INT_D2_PT_3_IN1
    );
  NlwInverterBlock_OpTx_INV_117_INT_D2_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_4_IN0,
      O => NlwInverterSignal_OpTx_INV_117_INT_D2_PT_4_IN0
    );
  NlwInverterBlock_OpTx_INV_117_INT_D2_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_4_IN1,
      O => NlwInverterSignal_OpTx_INV_117_INT_D2_PT_4_IN1
    );
  NlwInverterBlock_OpTx_INV_117_INT_D2_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_OpTx_INV_117_INT_D2_PT_5_IN0,
      O => NlwInverterSignal_OpTx_INV_117_INT_D2_PT_5_IN0
    );
  NlwInverterBlock_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN0,
      O => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN0
    );
  NlwInverterBlock_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN1,
      O => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_D2_PT_0_IN1
    );
  NlwInverterBlock_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN0,
      O => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_D2_PT_1_IN0
    );
  NlwInverterBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN1,
      O => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN1
    );
  NlwInverterBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN2,
      O => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN2
    );
  NlwInverterBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN3,
      O => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_0_IN3
    );
  NlwInverterBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN0,
      O => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN0
    );
  NlwInverterBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN1,
      O => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN1
    );
  NlwInverterBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN3,
      O => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_1_IN3
    );
  NlwInverterBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN0,
      O => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN0
    );
  NlwInverterBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN1,
      O => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN1
    );
  NlwInverterBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN2,
      O => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN2
    );
  NlwInverterBlock_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN3,
      O => NlwInverterSignal_TRANSFER_TRANSFER_RSTF_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP22_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP22_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_EXP22_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_EXP23_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP23_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP23_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP23_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP23_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP23_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP23_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP23_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP23_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP23_EXP_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP23_EXP_PT_4_IN1,
      O => NlwInverterSignal_EXP23_EXP_PT_4_IN1
    );
  NlwInverterBlock_EXP23_EXP_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP23_EXP_PT_5_IN0,
      O => NlwInverterSignal_EXP23_EXP_PT_5_IN0
    );
  NlwInverterBlock_EXP25_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP25_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP25_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP25_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP25_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP25_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP25_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP25_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP25_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP25_EXP_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP25_EXP_PT_4_IN0,
      O => NlwInverterSignal_EXP25_EXP_PT_4_IN0
    );
  NlwInverterBlock_EXP25_EXP_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP25_EXP_PT_5_IN0,
      O => NlwInverterSignal_EXP25_EXP_PT_5_IN0
    );
  NlwInverterBlock_EXP26_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP26_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP26_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP26_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP26_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP26_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP26_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP26_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP26_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP26_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP26_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP26_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP26_EXP_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP26_EXP_PT_4_IN0,
      O => NlwInverterSignal_EXP26_EXP_PT_4_IN0
    );
  NlwInverterBlock_EXP27_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP27_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP27_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP27_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP27_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP27_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP27_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_0_IN4,
      O => NlwInverterSignal_EXP27_EXP_PT_0_IN4
    );
  NlwInverterBlock_EXP27_EXP_PT_0_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_0_IN5,
      O => NlwInverterSignal_EXP27_EXP_PT_0_IN5
    );
  NlwInverterBlock_EXP27_EXP_PT_0_IN7 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_0_IN7,
      O => NlwInverterSignal_EXP27_EXP_PT_0_IN7
    );
  NlwInverterBlock_EXP27_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP27_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP27_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP27_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP27_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP27_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP27_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP27_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP27_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP27_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP27_EXP_PT_1_IN7 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_1_IN7,
      O => NlwInverterSignal_EXP27_EXP_PT_1_IN7
    );
  NlwInverterBlock_EXP27_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP27_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP27_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP27_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP27_EXP_PT_2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_2_IN5,
      O => NlwInverterSignal_EXP27_EXP_PT_2_IN5
    );
  NlwInverterBlock_EXP27_EXP_PT_2_IN7 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_2_IN7,
      O => NlwInverterSignal_EXP27_EXP_PT_2_IN7
    );
  NlwInverterBlock_EXP27_EXP_PT_2_IN8 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_2_IN8,
      O => NlwInverterSignal_EXP27_EXP_PT_2_IN8
    );
  NlwInverterBlock_EXP27_EXP_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_3_IN0,
      O => NlwInverterSignal_EXP27_EXP_PT_3_IN0
    );
  NlwInverterBlock_EXP27_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP27_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP27_EXP_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_3_IN2,
      O => NlwInverterSignal_EXP27_EXP_PT_3_IN2
    );
  NlwInverterBlock_EXP27_EXP_PT_3_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_3_IN6,
      O => NlwInverterSignal_EXP27_EXP_PT_3_IN6
    );
  NlwInverterBlock_EXP27_EXP_PT_3_IN8 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_3_IN8,
      O => NlwInverterSignal_EXP27_EXP_PT_3_IN8
    );
  NlwInverterBlock_EXP27_EXP_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_4_IN0,
      O => NlwInverterSignal_EXP27_EXP_PT_4_IN0
    );
  NlwInverterBlock_EXP27_EXP_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_4_IN1,
      O => NlwInverterSignal_EXP27_EXP_PT_4_IN1
    );
  NlwInverterBlock_EXP27_EXP_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_4_IN2,
      O => NlwInverterSignal_EXP27_EXP_PT_4_IN2
    );
  NlwInverterBlock_EXP27_EXP_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_4_IN5,
      O => NlwInverterSignal_EXP27_EXP_PT_4_IN5
    );
  NlwInverterBlock_EXP27_EXP_PT_4_IN7 : X_INV
    port map (
      I => NlwBufferSignal_EXP27_EXP_PT_4_IN7,
      O => NlwInverterSignal_EXP27_EXP_PT_4_IN7
    );
  NlwInverterBlock_EXP28_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP28_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP28_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP28_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP28_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP28_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP28_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP28_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP28_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP28_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP28_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP28_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP28_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP28_EXP_PT_2_IN3,
      O => NlwInverterSignal_EXP28_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP28_EXP_PT_3_IN7 : X_INV
    port map (
      I => NlwBufferSignal_EXP28_EXP_PT_3_IN7,
      O => NlwInverterSignal_EXP28_EXP_PT_3_IN7
    );
  NlwInverterBlock_EXP28_EXP_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP28_EXP_PT_4_IN0,
      O => NlwInverterSignal_EXP28_EXP_PT_4_IN0
    );
  NlwInverterBlock_EXP28_EXP_PT_4_IN7 : X_INV
    port map (
      I => NlwBufferSignal_EXP28_EXP_PT_4_IN7,
      O => NlwInverterSignal_EXP28_EXP_PT_4_IN7
    );
  NlwInverterBlock_EXP29_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP29_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP29_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP29_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP29_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP29_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP29_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP29_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP29_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP29_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP29_EXP_PT_2_IN3,
      O => NlwInverterSignal_EXP29_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP29_EXP_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP29_EXP_PT_3_IN4,
      O => NlwInverterSignal_EXP29_EXP_PT_3_IN4
    );
  NlwInverterBlock_EXP29_EXP_PT_3_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP29_EXP_PT_3_IN6,
      O => NlwInverterSignal_EXP29_EXP_PT_3_IN6
    );
  NlwInverterBlock_EXP29_EXP_PT_4_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP29_EXP_PT_4_IN6,
      O => NlwInverterSignal_EXP29_EXP_PT_4_IN6
    );
  NlwInverterBlock_EXP29_EXP_PT_5_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP29_EXP_PT_5_IN5,
      O => NlwInverterSignal_EXP29_EXP_PT_5_IN5
    );
  NlwInverterBlock_EXP29_EXP_PT_5_IN7 : X_INV
    port map (
      I => NlwBufferSignal_EXP29_EXP_PT_5_IN7,
      O => NlwInverterSignal_EXP29_EXP_PT_5_IN7
    );
  NlwInverterBlock_EXP30_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP30_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP30_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP30_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP30_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP30_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP30_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP30_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP30_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP30_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP30_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP30_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP30_EXP_PT_2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP30_EXP_PT_2_IN5,
      O => NlwInverterSignal_EXP30_EXP_PT_2_IN5
    );
  NlwInverterBlock_EXP30_EXP_PT_3_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP30_EXP_PT_3_IN5,
      O => NlwInverterSignal_EXP30_EXP_PT_3_IN5
    );
  NlwInverterBlock_EXP30_EXP_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP30_EXP_PT_4_IN5,
      O => NlwInverterSignal_EXP30_EXP_PT_4_IN5
    );
  NlwInverterBlock_EXP31_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP31_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP31_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP31_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP31_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP31_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP31_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP31_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP31_EXP_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_2_IN4,
      O => NlwInverterSignal_EXP31_EXP_PT_2_IN4
    );
  NlwInverterBlock_EXP31_EXP_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_3_IN4,
      O => NlwInverterSignal_EXP31_EXP_PT_3_IN4
    );
  NlwInverterBlock_EXP31_EXP_PT_4_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP31_EXP_PT_4_IN4,
      O => NlwInverterSignal_EXP31_EXP_PT_4_IN4
    );
  NlwInverterBlock_EXP32_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP32_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP32_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP32_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP32_EXP_PT_2_IN3,
      O => NlwInverterSignal_EXP32_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP32_EXP_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP32_EXP_PT_3_IN3,
      O => NlwInverterSignal_EXP32_EXP_PT_3_IN3
    );
  NlwInverterBlock_EXP32_EXP_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP32_EXP_PT_4_IN3,
      O => NlwInverterSignal_EXP32_EXP_PT_4_IN3
    );
  NlwInverterBlock_EXP32_EXP_PT_5_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP32_EXP_PT_5_IN3,
      O => NlwInverterSignal_EXP32_EXP_PT_5_IN3
    );
  NlwInverterBlock_EXP33_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP33_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP33_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP33_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP33_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP33_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP33_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP33_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP33_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP33_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP33_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP33_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP33_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP33_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP33_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP34_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP34_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP34_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP34_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP34_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP34_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP34_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP34_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP34_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP34_EXP_PT_0_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP34_EXP_PT_0_IN6,
      O => NlwInverterSignal_EXP34_EXP_PT_0_IN6
    );
  NlwInverterBlock_EXP34_EXP_PT_0_IN8 : X_INV
    port map (
      I => NlwBufferSignal_EXP34_EXP_PT_0_IN8,
      O => NlwInverterSignal_EXP34_EXP_PT_0_IN8
    );
  NlwInverterBlock_EXP34_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP34_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP34_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP34_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP34_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP34_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP34_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP34_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP34_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP34_EXP_PT_1_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP34_EXP_PT_1_IN5,
      O => NlwInverterSignal_EXP34_EXP_PT_1_IN5
    );
  NlwInverterBlock_EXP34_EXP_PT_1_IN7 : X_INV
    port map (
      I => NlwBufferSignal_EXP34_EXP_PT_1_IN7,
      O => NlwInverterSignal_EXP34_EXP_PT_1_IN7
    );
  NlwInverterBlock_EXP35_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP35_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP35_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP35_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP35_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP35_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP35_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP35_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP35_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP35_EXP_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP35_EXP_PT_3_IN2,
      O => NlwInverterSignal_EXP35_EXP_PT_3_IN2
    );
  NlwInverterBlock_EXP35_EXP_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP35_EXP_PT_4_IN3,
      O => NlwInverterSignal_EXP35_EXP_PT_4_IN3
    );
  NlwInverterBlock_EXP36_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP36_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP36_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP36_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP36_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP36_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP36_EXP_PT_0_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_0_IN5,
      O => NlwInverterSignal_EXP36_EXP_PT_0_IN5
    );
  NlwInverterBlock_EXP36_EXP_PT_0_IN8 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_0_IN8,
      O => NlwInverterSignal_EXP36_EXP_PT_0_IN8
    );
  NlwInverterBlock_EXP36_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP36_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP36_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP36_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP36_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP36_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP36_EXP_PT_1_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_1_IN6,
      O => NlwInverterSignal_EXP36_EXP_PT_1_IN6
    );
  NlwInverterBlock_EXP36_EXP_PT_1_IN9 : X_INV
    port map (
      I => NlwBufferSignal_EXP36_EXP_PT_1_IN9,
      O => NlwInverterSignal_EXP36_EXP_PT_1_IN9
    );
  NlwInverterBlock_EXP37_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_EXP37_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_EXP37_EXP_tsimrenamed_net_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN2,
      O => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN2
    );
  NlwInverterBlock_EXP37_EXP_tsimrenamed_net_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN5,
      O => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN5
    );
  NlwInverterBlock_EXP37_EXP_tsimrenamed_net_IN8 : X_INV
    port map (
      I => NlwBufferSignal_EXP37_EXP_tsimrenamed_net_IN8,
      O => NlwInverterSignal_EXP37_EXP_tsimrenamed_net_IN8
    );
  NlwInverterBlock_EXP38_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_EXP38_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_EXP38_EXP_tsimrenamed_net_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN3,
      O => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN3
    );
  NlwInverterBlock_EXP38_EXP_tsimrenamed_net_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP38_EXP_tsimrenamed_net_IN5,
      O => NlwInverterSignal_EXP38_EXP_tsimrenamed_net_IN5
    );
  NlwInverterBlock_EXP39_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP39_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP39_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP39_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP39_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP39_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP39_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP39_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP39_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP39_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP39_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP39_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP39_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP39_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP39_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP39_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP39_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP39_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP39_EXP_PT_1_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP39_EXP_PT_1_IN6,
      O => NlwInverterSignal_EXP39_EXP_PT_1_IN6
    );
  NlwInverterBlock_EXP40_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_EXP40_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_EXP40_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP40_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_EXP40_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_EXP41_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP41_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP41_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP41_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP41_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP41_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP41_EXP_PT_0_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_0_IN5,
      O => NlwInverterSignal_EXP41_EXP_PT_0_IN5
    );
  NlwInverterBlock_EXP41_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP41_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP41_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP41_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP41_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP41_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP41_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP41_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP41_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP42_EXP_tsimrenamed_net_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN0,
      O => NlwInverterSignal_EXP42_EXP_tsimrenamed_net_IN0
    );
  NlwInverterBlock_EXP42_EXP_tsimrenamed_net_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP42_EXP_tsimrenamed_net_IN1,
      O => NlwInverterSignal_EXP42_EXP_tsimrenamed_net_IN1
    );
  NlwInverterBlock_EXP43_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP43_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP43_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP43_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP43_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP43_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP43_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP43_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP43_EXP_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_3_IN2,
      O => NlwInverterSignal_EXP43_EXP_PT_3_IN2
    );
  NlwInverterBlock_EXP43_EXP_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_4_IN1,
      O => NlwInverterSignal_EXP43_EXP_PT_4_IN1
    );
  NlwInverterBlock_EXP43_EXP_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_4_IN2,
      O => NlwInverterSignal_EXP43_EXP_PT_4_IN2
    );
  NlwInverterBlock_EXP43_EXP_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_4_IN3,
      O => NlwInverterSignal_EXP43_EXP_PT_4_IN3
    );
  NlwInverterBlock_EXP43_EXP_PT_5_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_5_IN1,
      O => NlwInverterSignal_EXP43_EXP_PT_5_IN1
    );
  NlwInverterBlock_EXP43_EXP_PT_5_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP43_EXP_PT_5_IN3,
      O => NlwInverterSignal_EXP43_EXP_PT_5_IN3
    );
  NlwInverterBlock_EXP44_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP44_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP44_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP44_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP44_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP44_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP44_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP44_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP44_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP44_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP44_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP44_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP44_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP44_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP44_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP44_EXP_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP44_EXP_PT_3_IN3,
      O => NlwInverterSignal_EXP44_EXP_PT_3_IN3
    );
  NlwInverterBlock_EXP44_EXP_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP44_EXP_PT_4_IN1,
      O => NlwInverterSignal_EXP44_EXP_PT_4_IN1
    );
  NlwInverterBlock_EXP44_EXP_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP44_EXP_PT_4_IN3,
      O => NlwInverterSignal_EXP44_EXP_PT_4_IN3
    );
  NlwInverterBlock_EXP45_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP45_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP45_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP45_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP45_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP45_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP45_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP45_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP45_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP45_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP45_EXP_PT_2_IN3,
      O => NlwInverterSignal_EXP45_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP45_EXP_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP45_EXP_PT_3_IN0,
      O => NlwInverterSignal_EXP45_EXP_PT_3_IN0
    );
  NlwInverterBlock_EXP45_EXP_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP45_EXP_PT_3_IN3,
      O => NlwInverterSignal_EXP45_EXP_PT_3_IN3
    );
  NlwInverterBlock_EXP45_EXP_PT_5_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP45_EXP_PT_5_IN2,
      O => NlwInverterSignal_EXP45_EXP_PT_5_IN2
    );
  NlwInverterBlock_EXP45_EXP_PT_5_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP45_EXP_PT_5_IN3,
      O => NlwInverterSignal_EXP45_EXP_PT_5_IN3
    );
  NlwInverterBlock_EXP46_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP46_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP46_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP46_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP46_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP46_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP46_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP46_EXP_PT_0_IN4,
      O => NlwInverterSignal_EXP46_EXP_PT_0_IN4
    );
  NlwInverterBlock_EXP46_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP46_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP46_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP46_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP46_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP46_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP46_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP46_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP46_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP47_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP47_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP47_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP47_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP47_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP47_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP47_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP47_EXP_PT_2_IN3,
      O => NlwInverterSignal_EXP47_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP47_EXP_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP47_EXP_PT_2_IN4,
      O => NlwInverterSignal_EXP47_EXP_PT_2_IN4
    );
  NlwInverterBlock_EXP47_EXP_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP47_EXP_PT_4_IN2,
      O => NlwInverterSignal_EXP47_EXP_PT_4_IN2
    );
  NlwInverterBlock_EXP47_EXP_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP47_EXP_PT_4_IN3,
      O => NlwInverterSignal_EXP47_EXP_PT_4_IN3
    );
  NlwInverterBlock_EXP47_EXP_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP47_EXP_PT_5_IN0,
      O => NlwInverterSignal_EXP47_EXP_PT_5_IN0
    );
  NlwInverterBlock_EXP47_EXP_PT_5_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP47_EXP_PT_5_IN3,
      O => NlwInverterSignal_EXP47_EXP_PT_5_IN3
    );
  NlwInverterBlock_EXP48_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP48_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP48_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP48_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP48_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP48_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP48_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP48_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP48_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP48_EXP_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP48_EXP_PT_3_IN0,
      O => NlwInverterSignal_EXP48_EXP_PT_3_IN0
    );
  NlwInverterBlock_EXP48_EXP_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP48_EXP_PT_4_IN0,
      O => NlwInverterSignal_EXP48_EXP_PT_4_IN0
    );
  NlwInverterBlock_EXP48_EXP_PT_5_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP48_EXP_PT_5_IN0,
      O => NlwInverterSignal_EXP48_EXP_PT_5_IN0
    );
  NlwInverterBlock_EXP48_EXP_PT_5_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP48_EXP_PT_5_IN1,
      O => NlwInverterSignal_EXP48_EXP_PT_5_IN1
    );
  NlwInverterBlock_EXP49_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP49_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP49_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP49_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP49_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP49_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP49_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP49_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP49_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP49_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP49_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP49_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP49_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP49_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP49_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP49_EXP_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP49_EXP_PT_4_IN1,
      O => NlwInverterSignal_EXP49_EXP_PT_4_IN1
    );
  NlwInverterBlock_EXP50_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP50_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP50_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP50_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP50_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP50_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP50_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP50_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP50_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP50_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP50_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP50_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP50_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP50_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP50_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP50_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP50_EXP_PT_2_IN3,
      O => NlwInverterSignal_EXP50_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP50_EXP_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP50_EXP_PT_3_IN4,
      O => NlwInverterSignal_EXP50_EXP_PT_3_IN4
    );
  NlwInverterBlock_EXP50_EXP_PT_4_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP50_EXP_PT_4_IN4,
      O => NlwInverterSignal_EXP50_EXP_PT_4_IN4
    );
  NlwInverterBlock_EXP50_EXP_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP50_EXP_PT_4_IN5,
      O => NlwInverterSignal_EXP50_EXP_PT_4_IN5
    );
  NlwInverterBlock_EXP50_EXP_PT_4_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP50_EXP_PT_4_IN6,
      O => NlwInverterSignal_EXP50_EXP_PT_4_IN6
    );
  NlwInverterBlock_EXP51_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP51_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP51_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP51_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP51_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP51_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP51_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP51_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP51_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP51_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP51_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP51_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP51_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP51_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP51_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP51_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP51_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP51_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP51_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP51_EXP_PT_2_IN3,
      O => NlwInverterSignal_EXP51_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP51_EXP_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP51_EXP_PT_3_IN0,
      O => NlwInverterSignal_EXP51_EXP_PT_3_IN0
    );
  NlwInverterBlock_EXP51_EXP_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP51_EXP_PT_3_IN3,
      O => NlwInverterSignal_EXP51_EXP_PT_3_IN3
    );
  NlwInverterBlock_EXP51_EXP_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP51_EXP_PT_3_IN4,
      O => NlwInverterSignal_EXP51_EXP_PT_3_IN4
    );
  NlwInverterBlock_EXP51_EXP_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP51_EXP_PT_4_IN0,
      O => NlwInverterSignal_EXP51_EXP_PT_4_IN0
    );
  NlwInverterBlock_EXP51_EXP_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP51_EXP_PT_4_IN1,
      O => NlwInverterSignal_EXP51_EXP_PT_4_IN1
    );
  NlwInverterBlock_EXP51_EXP_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP51_EXP_PT_4_IN3,
      O => NlwInverterSignal_EXP51_EXP_PT_4_IN3
    );
  NlwInverterBlock_EXP51_EXP_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP51_EXP_PT_4_IN5,
      O => NlwInverterSignal_EXP51_EXP_PT_4_IN5
    );
  NlwInverterBlock_EXP52_EXP_PT_0_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP52_EXP_PT_0_IN5,
      O => NlwInverterSignal_EXP52_EXP_PT_0_IN5
    );
  NlwInverterBlock_EXP52_EXP_PT_0_IN10 : X_INV
    port map (
      I => NlwBufferSignal_EXP52_EXP_PT_0_IN10,
      O => NlwInverterSignal_EXP52_EXP_PT_0_IN10
    );
  NlwInverterBlock_EXP52_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP52_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP52_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP52_EXP_PT_1_IN10 : X_INV
    port map (
      I => NlwBufferSignal_EXP52_EXP_PT_1_IN10,
      O => NlwInverterSignal_EXP52_EXP_PT_1_IN10
    );
  NlwInverterBlock_EXP53_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP53_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP53_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP53_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP53_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP53_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP53_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP53_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP53_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP53_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP53_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP53_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP53_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP53_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP53_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP53_EXP_PT_2_IN9 : X_INV
    port map (
      I => NlwBufferSignal_EXP53_EXP_PT_2_IN9,
      O => NlwInverterSignal_EXP53_EXP_PT_2_IN9
    );
  NlwInverterBlock_EXP54_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP54_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP54_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP54_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP54_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP54_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP54_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP54_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP54_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP54_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP54_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP54_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP54_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP54_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP54_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP54_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP54_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP54_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP54_EXP_PT_1_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP54_EXP_PT_1_IN6,
      O => NlwInverterSignal_EXP54_EXP_PT_1_IN6
    );
  NlwInverterBlock_EXP54_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP54_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP54_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP54_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP54_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP54_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP54_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP54_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP54_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP54_EXP_PT_2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP54_EXP_PT_2_IN5,
      O => NlwInverterSignal_EXP54_EXP_PT_2_IN5
    );
  NlwInverterBlock_EXP55_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP55_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP55_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP55_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP55_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP55_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP55_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP55_EXP_PT_0_IN4,
      O => NlwInverterSignal_EXP55_EXP_PT_0_IN4
    );
  NlwInverterBlock_EXP55_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP55_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP55_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP55_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP55_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP55_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP55_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP55_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP55_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP55_EXP_PT_1_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP55_EXP_PT_1_IN6,
      O => NlwInverterSignal_EXP55_EXP_PT_1_IN6
    );
  NlwInverterBlock_EXP55_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP55_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP55_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP55_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP55_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP55_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP55_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP55_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP55_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP55_EXP_PT_2_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP55_EXP_PT_2_IN5,
      O => NlwInverterSignal_EXP55_EXP_PT_2_IN5
    );
  NlwInverterBlock_EXP56_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP56_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP56_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP56_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP56_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP56_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP56_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP56_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP56_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP56_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP56_EXP_PT_0_IN4,
      O => NlwInverterSignal_EXP56_EXP_PT_0_IN4
    );
  NlwInverterBlock_EXP56_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP56_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP56_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP56_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP56_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP56_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP56_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP56_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP56_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP56_EXP_PT_1_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP56_EXP_PT_1_IN6,
      O => NlwInverterSignal_EXP56_EXP_PT_1_IN6
    );
  NlwInverterBlock_EXP56_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP56_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP56_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP56_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP56_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP56_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP56_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP56_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP56_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP56_EXP_PT_2_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP56_EXP_PT_2_IN6,
      O => NlwInverterSignal_EXP56_EXP_PT_2_IN6
    );
  NlwInverterBlock_EXP57_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP57_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP57_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP57_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP57_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP57_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP57_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_0_IN4,
      O => NlwInverterSignal_EXP57_EXP_PT_0_IN4
    );
  NlwInverterBlock_EXP57_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP57_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP57_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP57_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP57_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP57_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP57_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP57_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP57_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP57_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP57_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP57_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP57_EXP_PT_2_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_2_IN4,
      O => NlwInverterSignal_EXP57_EXP_PT_2_IN4
    );
  NlwInverterBlock_EXP57_EXP_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_3_IN0,
      O => NlwInverterSignal_EXP57_EXP_PT_3_IN0
    );
  NlwInverterBlock_EXP57_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP57_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP57_EXP_PT_3_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_3_IN3,
      O => NlwInverterSignal_EXP57_EXP_PT_3_IN3
    );
  NlwInverterBlock_EXP57_EXP_PT_3_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_3_IN6,
      O => NlwInverterSignal_EXP57_EXP_PT_3_IN6
    );
  NlwInverterBlock_EXP57_EXP_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_4_IN0,
      O => NlwInverterSignal_EXP57_EXP_PT_4_IN0
    );
  NlwInverterBlock_EXP57_EXP_PT_4_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_4_IN1,
      O => NlwInverterSignal_EXP57_EXP_PT_4_IN1
    );
  NlwInverterBlock_EXP57_EXP_PT_4_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_4_IN2,
      O => NlwInverterSignal_EXP57_EXP_PT_4_IN2
    );
  NlwInverterBlock_EXP57_EXP_PT_4_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP57_EXP_PT_4_IN6,
      O => NlwInverterSignal_EXP57_EXP_PT_4_IN6
    );
  NlwInverterBlock_EXP58_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP58_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP58_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP58_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP58_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP58_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP58_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP58_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP58_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP58_EXP_PT_0_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP58_EXP_PT_0_IN4,
      O => NlwInverterSignal_EXP58_EXP_PT_0_IN4
    );
  NlwInverterBlock_EXP58_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP58_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP58_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP58_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP58_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP58_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP58_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP58_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP58_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP58_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP58_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP58_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP58_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP58_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP58_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP58_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP58_EXP_PT_2_IN3,
      O => NlwInverterSignal_EXP58_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP58_EXP_PT_2_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP58_EXP_PT_2_IN6,
      O => NlwInverterSignal_EXP58_EXP_PT_2_IN6
    );
  NlwInverterBlock_EXP58_EXP_PT_3_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP58_EXP_PT_3_IN0,
      O => NlwInverterSignal_EXP58_EXP_PT_3_IN0
    );
  NlwInverterBlock_EXP58_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP58_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP58_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP58_EXP_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP58_EXP_PT_3_IN2,
      O => NlwInverterSignal_EXP58_EXP_PT_3_IN2
    );
  NlwInverterBlock_EXP58_EXP_PT_3_IN6 : X_INV
    port map (
      I => NlwBufferSignal_EXP58_EXP_PT_3_IN6,
      O => NlwInverterSignal_EXP58_EXP_PT_3_IN6
    );
  NlwInverterBlock_EXP59_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP59_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP59_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP59_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP59_EXP_PT_1_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_1_IN0,
      O => NlwInverterSignal_EXP59_EXP_PT_1_IN0
    );
  NlwInverterBlock_EXP59_EXP_PT_1_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_1_IN1,
      O => NlwInverterSignal_EXP59_EXP_PT_1_IN1
    );
  NlwInverterBlock_EXP59_EXP_PT_1_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_1_IN2,
      O => NlwInverterSignal_EXP59_EXP_PT_1_IN2
    );
  NlwInverterBlock_EXP59_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP59_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP59_EXP_PT_2_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_2_IN0,
      O => NlwInverterSignal_EXP59_EXP_PT_2_IN0
    );
  NlwInverterBlock_EXP59_EXP_PT_2_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_2_IN1,
      O => NlwInverterSignal_EXP59_EXP_PT_2_IN1
    );
  NlwInverterBlock_EXP59_EXP_PT_2_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_2_IN2,
      O => NlwInverterSignal_EXP59_EXP_PT_2_IN2
    );
  NlwInverterBlock_EXP59_EXP_PT_2_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_2_IN3,
      O => NlwInverterSignal_EXP59_EXP_PT_2_IN3
    );
  NlwInverterBlock_EXP59_EXP_PT_3_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_3_IN1,
      O => NlwInverterSignal_EXP59_EXP_PT_3_IN1
    );
  NlwInverterBlock_EXP59_EXP_PT_3_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_3_IN2,
      O => NlwInverterSignal_EXP59_EXP_PT_3_IN2
    );
  NlwInverterBlock_EXP59_EXP_PT_3_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_3_IN4,
      O => NlwInverterSignal_EXP59_EXP_PT_3_IN4
    );
  NlwInverterBlock_EXP59_EXP_PT_3_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_3_IN5,
      O => NlwInverterSignal_EXP59_EXP_PT_3_IN5
    );
  NlwInverterBlock_EXP59_EXP_PT_4_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_4_IN0,
      O => NlwInverterSignal_EXP59_EXP_PT_4_IN0
    );
  NlwInverterBlock_EXP59_EXP_PT_4_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_4_IN3,
      O => NlwInverterSignal_EXP59_EXP_PT_4_IN3
    );
  NlwInverterBlock_EXP59_EXP_PT_4_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_4_IN4,
      O => NlwInverterSignal_EXP59_EXP_PT_4_IN4
    );
  NlwInverterBlock_EXP59_EXP_PT_4_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP59_EXP_PT_4_IN5,
      O => NlwInverterSignal_EXP59_EXP_PT_4_IN5
    );
  NlwInverterBlock_EXP60_EXP_PT_0_IN0 : X_INV
    port map (
      I => NlwBufferSignal_EXP60_EXP_PT_0_IN0,
      O => NlwInverterSignal_EXP60_EXP_PT_0_IN0
    );
  NlwInverterBlock_EXP60_EXP_PT_0_IN1 : X_INV
    port map (
      I => NlwBufferSignal_EXP60_EXP_PT_0_IN1,
      O => NlwInverterSignal_EXP60_EXP_PT_0_IN1
    );
  NlwInverterBlock_EXP60_EXP_PT_0_IN2 : X_INV
    port map (
      I => NlwBufferSignal_EXP60_EXP_PT_0_IN2,
      O => NlwInverterSignal_EXP60_EXP_PT_0_IN2
    );
  NlwInverterBlock_EXP60_EXP_PT_0_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP60_EXP_PT_0_IN3,
      O => NlwInverterSignal_EXP60_EXP_PT_0_IN3
    );
  NlwInverterBlock_EXP60_EXP_PT_1_IN3 : X_INV
    port map (
      I => NlwBufferSignal_EXP60_EXP_PT_1_IN3,
      O => NlwInverterSignal_EXP60_EXP_PT_1_IN3
    );
  NlwInverterBlock_EXP60_EXP_PT_1_IN4 : X_INV
    port map (
      I => NlwBufferSignal_EXP60_EXP_PT_1_IN4,
      O => NlwInverterSignal_EXP60_EXP_PT_1_IN4
    );
  NlwInverterBlock_EXP60_EXP_PT_1_IN5 : X_INV
    port map (
      I => NlwBufferSignal_EXP60_EXP_PT_1_IN5,
      O => NlwInverterSignal_EXP60_EXP_PT_1_IN5
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => PRLD);

end Structure;

