{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719939549256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719939549256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 13:59:08 2024 " "Processing started: Tue Jul 02 13:59:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719939549256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719939549256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal_prj -c ProjetoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal_prj -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719939549256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1719939550333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/comp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMP " "Found entity 1: COMP" {  } { { "src/COMP.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/COMP.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/logica.v 1 1 " "Found 1 design units, including 1 entities, in source file src/logica.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logica " "Found entity 1: Logica" {  } { { "src/Logica.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Logica.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_user.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counter_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_user " "Found entity 1: Counter_user" {  } { { "src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seq4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seq4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ4 " "Found entity 1: SEQ4" {  } { { "src/SEQ4.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/SEQ4.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seq3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seq3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ3 " "Found entity 1: SEQ3" {  } { { "src/SEQ3.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/SEQ3.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seq2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seq2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ2 " "Found entity 1: SEQ2" {  } { { "src/SEQ2.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/SEQ2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seq1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seq1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQ1 " "Found entity 1: SEQ1" {  } { { "src/SEQ1.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/SEQ1.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counter_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_fpga " "Found entity 1: Counter_fpga" {  } { { "src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_round.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counter_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_round " "Found entity 1: Counter_round" {  } { { "src/Counter_round.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_round.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fsm_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_clock " "Found entity 1: FSM_clock" {  } { { "src/FSM_clock.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/FSM_clock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_user.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_user " "Found entity 1: REG_user" {  } { { "src/REG_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/REG_user.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_setup " "Found entity 1: REG_setup" {  } { { "src/REG_setup.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/REG_setup.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_fpga " "Found entity 1: REG_fpga" {  } { { "src/REG_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/REG_fpga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux4x1_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux4x1_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_4b " "Found entity 1: mux4x1_4b" {  } { { "src/mux4x1_4b.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/mux4x1_4b.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux4x1_1b.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux4x1_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_1b " "Found entity 1: mux4x1_1b" {  } { { "src/mux4x1_1b.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/mux4x1_1b.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "src/mux2x1.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/mux2x1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_time.v 1 1 " "Found 1 design units, including 1 entities, in source file src/counter_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_time " "Found entity 1: Counter_time" {  } { { "src/Counter_time.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_time.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "src/Datapath.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controle.v 1 1 " "Found 1 design units, including 1 entities, in source file src/controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dec7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dec7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "src/dec7seg.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/dec7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buttonsync.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buttonsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "src/ButtonSync.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/ButtonSync.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939550592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939550592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719939551655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:U0_DP " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:U0_DP\"" {  } { { "src/top.v" "U0_DP" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551661 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR_o Datapath.v(11) " "Output port \"LEDR_o\" at Datapath.v(11) has no driver" {  } { { "src/Datapath.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1719939551664 "|top|Datapath:U0_DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logica Datapath:U0_DP\|Logica:U_L " "Elaborating entity \"Logica\" for hierarchy \"Datapath:U0_DP\|Logica:U_L\"" {  } { { "src/Datapath.v" "U_L" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_time Datapath:U0_DP\|Counter_time:U0_CT " "Elaborating entity \"Counter_time\" for hierarchy \"Datapath:U0_DP\|Counter_time:U0_CT\"" {  } { { "src/Datapath.v" "U0_CT" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_round Datapath:U0_DP\|Counter_round:U1_CR " "Elaborating entity \"Counter_round\" for hierarchy \"Datapath:U0_DP\|Counter_round:U1_CR\"" {  } { { "src/Datapath.v" "U1_CR" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_fpga Datapath:U0_DP\|Counter_fpga:U2_CF " "Elaborating entity \"Counter_fpga\" for hierarchy \"Datapath:U0_DP\|Counter_fpga:U2_CF\"" {  } { { "src/Datapath.v" "U2_CF" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551716 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "data Counter_fpga.v(23) " "Verilog HDL Event Control warning at Counter_fpga.v(23): posedge or negedge of vector \"data\" depends solely on its least-significant bit" {  } { { "src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 23 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1719939551717 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total Counter_fpga.v(23) " "Verilog HDL Always Construct warning at Counter_fpga.v(23): inferring latch(es) for variable \"total\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719939551719 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tc Counter_fpga.v(23) " "Verilog HDL Always Construct warning at Counter_fpga.v(23): inferring latch(es) for variable \"tc\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719939551719 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SEQFPGA Counter_fpga.v(23) " "Verilog HDL Always Construct warning at Counter_fpga.v(23): inferring latch(es) for variable \"SEQFPGA\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719939551719 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEQFPGA\[0\] Counter_fpga.v(28) " "Inferred latch for \"SEQFPGA\[0\]\" at Counter_fpga.v(28)" {  } { { "src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551721 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEQFPGA\[1\] Counter_fpga.v(28) " "Inferred latch for \"SEQFPGA\[1\]\" at Counter_fpga.v(28)" {  } { { "src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551721 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEQFPGA\[2\] Counter_fpga.v(28) " "Inferred latch for \"SEQFPGA\[2\]\" at Counter_fpga.v(28)" {  } { { "src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551721 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEQFPGA\[3\] Counter_fpga.v(28) " "Inferred latch for \"SEQFPGA\[3\]\" at Counter_fpga.v(28)" {  } { { "src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551722 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tc Counter_fpga.v(28) " "Inferred latch for \"tc\" at Counter_fpga.v(28)" {  } { { "src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551722 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[0\] Counter_fpga.v(28) " "Inferred latch for \"total\[0\]\" at Counter_fpga.v(28)" {  } { { "src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551722 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[1\] Counter_fpga.v(28) " "Inferred latch for \"total\[1\]\" at Counter_fpga.v(28)" {  } { { "src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551723 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[2\] Counter_fpga.v(28) " "Inferred latch for \"total\[2\]\" at Counter_fpga.v(28)" {  } { { "src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551723 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[3\] Counter_fpga.v(28) " "Inferred latch for \"total\[3\]\" at Counter_fpga.v(28)" {  } { { "src/Counter_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_fpga.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551724 "|top|Datapath:U0_DP|Counter_fpga:U2_CF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ1 Datapath:U0_DP\|SEQ1:U21_CF " "Elaborating entity \"SEQ1\" for hierarchy \"Datapath:U0_DP\|SEQ1:U21_CF\"" {  } { { "src/Datapath.v" "U21_CF" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ2 Datapath:U0_DP\|SEQ2:U22_CF " "Elaborating entity \"SEQ2\" for hierarchy \"Datapath:U0_DP\|SEQ2:U22_CF\"" {  } { { "src/Datapath.v" "U22_CF" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ3 Datapath:U0_DP\|SEQ3:U23_CF " "Elaborating entity \"SEQ3\" for hierarchy \"Datapath:U0_DP\|SEQ3:U23_CF\"" {  } { { "src/Datapath.v" "U23_CF" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQ4 Datapath:U0_DP\|SEQ4:U24_CF " "Elaborating entity \"SEQ4\" for hierarchy \"Datapath:U0_DP\|SEQ4:U24_CF\"" {  } { { "src/Datapath.v" "U24_CF" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_4b Datapath:U0_DP\|mux4x1_4b:U25_CF " "Elaborating entity \"mux4x1_4b\" for hierarchy \"Datapath:U0_DP\|mux4x1_4b:U25_CF\"" {  } { { "src/Datapath.v" "U25_CF" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_user Datapath:U0_DP\|Counter_user:U3_CU " "Elaborating entity \"Counter_user\" for hierarchy \"Datapath:U0_DP\|Counter_user:U3_CU\"" {  } { { "src/Datapath.v" "U3_CU" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551771 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "data Counter_user.v(19) " "Verilog HDL Event Control warning at Counter_user.v(19): posedge or negedge of vector \"data\" depends solely on its least-significant bit" {  } { { "src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 19 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1719939551772 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total Counter_user.v(19) " "Verilog HDL Always Construct warning at Counter_user.v(19): inferring latch(es) for variable \"total\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719939551772 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tc Counter_user.v(19) " "Verilog HDL Always Construct warning at Counter_user.v(19): inferring latch(es) for variable \"tc\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719939551772 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tc Counter_user.v(23) " "Inferred latch for \"tc\" at Counter_user.v(23)" {  } { { "src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551773 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[0\] Counter_user.v(23) " "Inferred latch for \"total\[0\]\" at Counter_user.v(23)" {  } { { "src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551773 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[1\] Counter_user.v(23) " "Inferred latch for \"total\[1\]\" at Counter_user.v(23)" {  } { { "src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551773 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[2\] Counter_user.v(23) " "Inferred latch for \"total\[2\]\" at Counter_user.v(23)" {  } { { "src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551773 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[3\] Counter_user.v(23) " "Inferred latch for \"total\[3\]\" at Counter_user.v(23)" {  } { { "src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551773 "|top|Datapath:U0_DP|Counter_user:U3_CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_clock Datapath:U0_DP\|FSM_clock:U4_FSM " "Elaborating entity \"FSM_clock\" for hierarchy \"Datapath:U0_DP\|FSM_clock:U4_FSM\"" {  } { { "src/Datapath.v" "U4_FSM" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 FSM_clock.v(32) " "Verilog HDL assignment warning at FSM_clock.v(32): truncated value with size 32 to match size of target (28)" {  } { { "src/FSM_clock.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/FSM_clock.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719939551779 "|top|Datapath:U0_DP|FSM_clock:U4_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_1b Datapath:U0_DP\|mux4x1_1b:U41_FSM_MUX " "Elaborating entity \"mux4x1_1b\" for hierarchy \"Datapath:U0_DP\|mux4x1_1b:U41_FSM_MUX\"" {  } { { "src/Datapath.v" "U41_FSM_MUX" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_setup Datapath:U0_DP\|REG_setup:U5_REGS " "Elaborating entity \"REG_setup\" for hierarchy \"Datapath:U0_DP\|REG_setup:U5_REGS\"" {  } { { "src/Datapath.v" "U5_REGS" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_fpga Datapath:U0_DP\|REG_fpga:U6_REGF " "Elaborating entity \"REG_fpga\" for hierarchy \"Datapath:U0_DP\|REG_fpga:U6_REGF\"" {  } { { "src/Datapath.v" "U6_REGF" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551844 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q3_o REG_fpga.v(21) " "Verilog HDL or VHDL warning at REG_fpga.v(21): object \"q3_o\" assigned a value but never read" {  } { { "src/REG_fpga.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/REG_fpga.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1719939551848 "|top|Datapath:U0_DP|REG_fpga:U1_REGF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_user Datapath:U0_DP\|REG_user:U7_REGU " "Elaborating entity \"REG_user\" for hierarchy \"Datapath:U0_DP\|REG_user:U7_REGU\"" {  } { { "src/Datapath.v" "U7_REGU" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 Datapath:U0_DP\|mux2x1:MUX0 " "Elaborating entity \"mux2x1\" for hierarchy \"Datapath:U0_DP\|mux2x1:MUX0\"" {  } { { "src/Datapath.v" "MUX0" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg Datapath:U0_DP\|dec7seg:DEC0 " "Elaborating entity \"dec7seg\" for hierarchy \"Datapath:U0_DP\|dec7seg:DEC0\"" {  } { { "src/Datapath.v" "DEC0" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Datapath.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:U1_CT " "Elaborating entity \"Controle\" for hierarchy \"Controle:U1_CT\"" {  } { { "src/top.v" "U1_CT" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719939551928 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1_o Controle.v(58) " "Verilog HDL Always Construct warning at Controle.v(58): inferring latch(es) for variable \"R1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719939551930 "|top|Controle:U1_CT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2_o Controle.v(58) " "Verilog HDL Always Construct warning at Controle.v(58): inferring latch(es) for variable \"R2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719939551931 "|top|Controle:U1_CT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E1_o Controle.v(58) " "Verilog HDL Always Construct warning at Controle.v(58): inferring latch(es) for variable \"E1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719939551931 "|top|Controle:U1_CT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E3_o Controle.v(58) " "Verilog HDL Always Construct warning at Controle.v(58): inferring latch(es) for variable \"E3_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719939551931 "|top|Controle:U1_CT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E4_o Controle.v(58) " "Verilog HDL Always Construct warning at Controle.v(58): inferring latch(es) for variable \"E4_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719939551931 "|top|Controle:U1_CT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E2_o Controle.v(58) " "Verilog HDL Always Construct warning at Controle.v(58): inferring latch(es) for variable \"E2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719939551932 "|top|Controle:U1_CT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SEL_o Controle.v(58) " "Verilog HDL Always Construct warning at Controle.v(58): inferring latch(es) for variable \"SEL_o\", which holds its previous value in one or more paths through the always construct" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1719939551932 "|top|Controle:U1_CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL_o Controle.v(58) " "Inferred latch for \"SEL_o\" at Controle.v(58)" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551933 "|top|Controle:U1_CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E2_o Controle.v(58) " "Inferred latch for \"E2_o\" at Controle.v(58)" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551934 "|top|Controle:U1_CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E4_o Controle.v(58) " "Inferred latch for \"E4_o\" at Controle.v(58)" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551934 "|top|Controle:U1_CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E3_o Controle.v(58) " "Inferred latch for \"E3_o\" at Controle.v(58)" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551934 "|top|Controle:U1_CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E1_o Controle.v(58) " "Inferred latch for \"E1_o\" at Controle.v(58)" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551934 "|top|Controle:U1_CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2_o Controle.v(58) " "Inferred latch for \"R2_o\" at Controle.v(58)" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551934 "|top|Controle:U1_CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1_o Controle.v(58) " "Inferred latch for \"R1_o\" at Controle.v(58)" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1719939551935 "|top|Controle:U1_CT"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5t14 " "Found entity 1: altsyncram_5t14" {  } { { "db/altsyncram_5t14.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/db/altsyncram_5t14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939557381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939557381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lrc " "Found entity 1: mux_lrc" {  } { { "db/mux_lrc.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/db/mux_lrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939558334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939558334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939558896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939558896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5fi " "Found entity 1: cntr_5fi" {  } { { "db/cntr_5fi.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/db/cntr_5fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939559256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939559256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939559428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939559428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c5j " "Found entity 1: cntr_c5j" {  } { { "db/cntr_c5j.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/db/cntr_c5j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939559662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939559662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8fi " "Found entity 1: cntr_8fi" {  } { { "db/cntr_8fi.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/db/cntr_8fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939559834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939559834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939559959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939559959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939560131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939560131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719939560303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719939560303 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719939560475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:U0_DP\|Counter_user:U3_CU\|total\[3\] " "LATCH primitive \"Datapath:U0_DP\|Counter_user:U3_CU\|total\[3\]\" is permanently disabled" {  } { { "src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1719939561490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:U0_DP\|Counter_user:U3_CU\|total\[2\] " "LATCH primitive \"Datapath:U0_DP\|Counter_user:U3_CU\|total\[2\]\" is permanently disabled" {  } { { "src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1719939561490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:U0_DP\|Counter_user:U3_CU\|total\[1\] " "LATCH primitive \"Datapath:U0_DP\|Counter_user:U3_CU\|total\[1\]\" is permanently disabled" {  } { { "src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1719939561490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:U0_DP\|Counter_user:U3_CU\|total\[0\] " "LATCH primitive \"Datapath:U0_DP\|Counter_user:U3_CU\|total\[0\]\" is permanently disabled" {  } { { "src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1719939561490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Datapath:U0_DP\|Counter_user:U3_CU\|tc " "LATCH primitive \"Datapath:U0_DP\|Counter_user:U3_CU\|tc\" is permanently disabled" {  } { { "src/Counter_user.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_user.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1719939561490 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1719939563209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controle:U1_CT\|R1_o " "Latch Controle:U1_CT\|R1_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controle:U1_CT\|state.Setup " "Ports D and ENA on the latch are fed by the same signal Controle:U1_CT\|state.Setup" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1719939563365 ""}  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1719939563365 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[0\] GND " "Pin \"LEDR_o\[0\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|LEDR_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[1\] GND " "Pin \"LEDR_o\[1\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|LEDR_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[2\] GND " "Pin \"LEDR_o\[2\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|LEDR_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[3\] GND " "Pin \"LEDR_o\[3\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|LEDR_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[4\] GND " "Pin \"LEDR_o\[4\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|LEDR_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[5\] GND " "Pin \"LEDR_o\[5\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|LEDR_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[6\] GND " "Pin \"LEDR_o\[6\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|LEDR_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[7\] GND " "Pin \"LEDR_o\[7\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|LEDR_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[8\] GND " "Pin \"LEDR_o\[8\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|LEDR_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR_o\[9\] GND " "Pin \"LEDR_o\[9\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|LEDR_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[3\] GND " "Pin \"HEX2_o\[3\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|HEX2_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[4\] VCC " "Pin \"HEX2_o\[4\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|HEX2_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_o\[6\] VCC " "Pin \"HEX2_o\[6\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|HEX2_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[0\] VCC " "Pin \"HEX3_o\[0\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|HEX3_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[3\] VCC " "Pin \"HEX3_o\[3\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|HEX3_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[5\] VCC " "Pin \"HEX3_o\[5\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|HEX3_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_o\[6\] VCC " "Pin \"HEX3_o\[6\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|HEX3_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[0\] VCC " "Pin \"HEX4_o\[0\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|HEX4_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[1\] GND " "Pin \"HEX4_o\[1\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|HEX4_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[5\] VCC " "Pin \"HEX4_o\[5\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|HEX4_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_o\[6\] VCC " "Pin \"HEX4_o\[6\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|HEX4_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[4\] VCC " "Pin \"HEX5_o\[4\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|HEX5_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_o\[5\] VCC " "Pin \"HEX5_o\[5\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939563412 "|top|HEX5_o[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1719939563412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719939563756 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "144 " "144 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1719939564100 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1719939564146 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1719939564146 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1719939564303 "|top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1719939564303 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719939564537 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 0 31 0 0 31 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 0 of its 31 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 31 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1719939566303 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1719939566334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719939566334 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719939566678 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719939566678 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719939566678 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719939566678 "|top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1719939566678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "799 " "Implemented 799 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719939566678 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719939566678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "712 " "Implemented 712 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719939566678 ""} { "Info" "ICUT_CUT_TM_RAMS" "15 " "Implemented 15 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1719939566678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719939566678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719939566771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 13:59:26 2024 " "Processing ended: Tue Jul 02 13:59:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719939566771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719939566771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719939566771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719939566771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719939569240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719939569240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 13:59:27 2024 " "Processing started: Tue Jul 02 13:59:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719939569240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1719939569240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjetoFinal_prj -c ProjetoFinal " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjetoFinal_prj -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1719939569240 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1719939569537 ""}
{ "Info" "0" "" "Project  = ProjetoFinal_prj" {  } {  } 0 0 "Project  = ProjetoFinal_prj" 0 0 "Fitter" 0 0 1719939569537 ""}
{ "Info" "0" "" "Revision = ProjetoFinal" {  } {  } 0 0 "Revision = ProjetoFinal" 0 0 "Fitter" 0 0 1719939569537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1719939569881 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProjetoFinal EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"ProjetoFinal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1719939569912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719939570006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719939570006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719939570006 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1719939570662 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1719939570693 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719939571350 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719939571350 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1719939571350 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1719939571350 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 1960 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1719939571365 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 1962 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1719939571365 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 1964 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1719939571365 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 1966 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1719939571365 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 1968 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1719939571365 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1719939571365 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1719939571365 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1719939571365 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "No exact pin location assignment(s) for 67 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[1\] " "Pin KEY\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[2\] " "Pin KEY\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[3\] " "Pin KEY\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR_o\[0\] " "Pin LEDR_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR_o[0] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR_o\[1\] " "Pin LEDR_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR_o[1] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR_o\[2\] " "Pin LEDR_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR_o[2] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR_o\[3\] " "Pin LEDR_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR_o[3] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR_o\[4\] " "Pin LEDR_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR_o[4] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR_o\[5\] " "Pin LEDR_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR_o[5] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR_o\[6\] " "Pin LEDR_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR_o[6] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR_o\[7\] " "Pin LEDR_o\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR_o[7] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR_o\[8\] " "Pin LEDR_o\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR_o[8] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR_o\[9\] " "Pin LEDR_o\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR_o[9] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR_o[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_o\[0\] " "Pin HEX0_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0_o[0] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_o\[1\] " "Pin HEX0_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0_o[1] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_o\[2\] " "Pin HEX0_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0_o[2] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_o\[3\] " "Pin HEX0_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0_o[3] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_o\[4\] " "Pin HEX0_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0_o[4] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_o\[5\] " "Pin HEX0_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0_o[5] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0_o\[6\] " "Pin HEX0_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0_o[6] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_o\[0\] " "Pin HEX1_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1_o[0] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_o\[1\] " "Pin HEX1_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1_o[1] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_o\[2\] " "Pin HEX1_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1_o[2] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_o\[3\] " "Pin HEX1_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1_o[3] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_o\[4\] " "Pin HEX1_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1_o[4] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_o\[5\] " "Pin HEX1_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1_o[5] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1_o\[6\] " "Pin HEX1_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1_o[6] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_o\[0\] " "Pin HEX2_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2_o[0] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_o\[1\] " "Pin HEX2_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2_o[1] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_o\[2\] " "Pin HEX2_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2_o[2] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_o\[3\] " "Pin HEX2_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2_o[3] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_o\[4\] " "Pin HEX2_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2_o[4] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_o\[5\] " "Pin HEX2_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2_o[5] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2_o\[6\] " "Pin HEX2_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2_o[6] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_o\[0\] " "Pin HEX3_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3_o[0] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_o\[1\] " "Pin HEX3_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3_o[1] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_o\[2\] " "Pin HEX3_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3_o[2] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_o\[3\] " "Pin HEX3_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3_o[3] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_o\[4\] " "Pin HEX3_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3_o[4] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_o\[5\] " "Pin HEX3_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3_o[5] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3_o\[6\] " "Pin HEX3_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3_o[6] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4_o\[0\] " "Pin HEX4_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4_o[0] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4_o\[1\] " "Pin HEX4_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4_o[1] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4_o\[2\] " "Pin HEX4_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4_o[2] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4_o\[3\] " "Pin HEX4_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4_o[3] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4_o\[4\] " "Pin HEX4_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4_o[4] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4_o\[5\] " "Pin HEX4_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4_o[5] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4_o\[6\] " "Pin HEX4_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4_o[6] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5_o\[0\] " "Pin HEX5_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5_o[0] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5_o\[1\] " "Pin HEX5_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5_o[1] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5_o\[2\] " "Pin HEX5_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5_o[2] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5_o\[3\] " "Pin HEX5_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5_o[3] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5_o\[4\] " "Pin HEX5_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5_o[4] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5_o\[5\] " "Pin HEX5_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5_o[5] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5_o\[6\] " "Pin HEX5_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5_o[6] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Pin SW\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1719939573084 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1719939573084 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1719939573709 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1719939573709 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1719939573709 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1719939573709 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1719939573709 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoFinal.sdc " "Synopsys Design Constraints File file not found: 'ProjetoFinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1719939573725 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1719939573725 "|top|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controle:U1_CT\|state.Init " "Node: Controle:U1_CT\|state.Init was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1719939573725 "|top|Controle:U1_CT|state.Init"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1719939573725 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1719939573725 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1719939573725 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1719939573740 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1719939573740 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1719939573740 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1719939573740 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1719939573740 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clock~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719939573834 ""}  } { { "src/top.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/top.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 1938 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719939573834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719939573834 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719939573834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719939573834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 1460 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719939573834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719939573834 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1719939573834 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 1090 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719939573834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controle:U1_CT\|R1_o  " "Automatically promoted node Controle:U1_CT\|R1_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1719939573834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:U0_DP\|Counter_round:U1_CR\|ROUND\[0\]~2 " "Destination node Datapath:U0_DP\|Counter_round:U1_CR\|ROUND\[0\]~2" {  } { { "src/Counter_round.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Counter_round.v" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:U0_DP|Counter_round:U1_CR|ROUND[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719939573834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:U1_CT\|R1_o " "Destination node Controle:U1_CT\|R1_o" {  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:U1_CT|R1_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1719939573834 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1719939573834 ""}  } { { "src/Controle.v" "" { Text "C:/Users/Jacare/Documents/HDL/Projeto Final/src/Controle.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:U1_CT|R1_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719939573834 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1719939574396 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719939574412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719939574412 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719939574412 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719939574412 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1719939574428 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1719939574428 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1719939574428 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1719939574943 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1719939574943 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1719939574943 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 2.5V 14 52 0 " "Number of I/O pins in group: 66 (unused VREF, 2.5V VCCIO, 14 input, 52 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1719939574959 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1719939574959 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1719939574959 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719939574959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719939574959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719939574959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719939574959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719939574959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719939574959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719939574959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1719939574959 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1719939574959 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1719939574959 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BTN0 " "Node \"BTN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BTN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1719939575115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BTN1 " "Node \"BTN1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BTN1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1719939575115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BTN2 " "Node \"BTN2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BTN2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1719939575115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BTN3 " "Node \"BTN3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BTN3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1719939575115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK " "Node \"CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1719939575115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY0 " "Node \"KEY0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1719939575115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY1 " "Node \"KEY1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1719939575115 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY2 " "Node \"KEY2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1719939575115 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1719939575115 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719939575115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1719939576787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719939577209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1719939577240 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1719939578615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719939578615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1719939579256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/Jacare/Documents/HDL/Projeto Final/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1719939580615 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1719939580615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719939580943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1719939580943 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1719939580943 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1719939580943 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.66 " "Total time spent on timing analysis during the Fitter is 0.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1719939580990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719939581068 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719939581740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719939581803 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719939582521 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719939583428 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1719939585131 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jacare/Documents/HDL/Projeto Final/output_files/ProjetoFinal.fit.smsg " "Generated suppressed messages file C:/Users/Jacare/Documents/HDL/Projeto Final/output_files/ProjetoFinal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1719939585537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5105 " "Peak virtual memory: 5105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719939586584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 13:59:46 2024 " "Processing ended: Tue Jul 02 13:59:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719939586584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719939586584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719939586584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1719939586584 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1719939588662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719939588662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 13:59:48 2024 " "Processing started: Tue Jul 02 13:59:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719939588662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1719939588662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjetoFinal_prj -c ProjetoFinal " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjetoFinal_prj -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1719939588662 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1719939590443 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1719939590490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719939591381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 13:59:51 2024 " "Processing ended: Tue Jul 02 13:59:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719939591381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719939591381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719939591381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1719939591381 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1719939592209 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1719939593787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719939593787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 13:59:52 2024 " "Processing started: Tue Jul 02 13:59:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719939593787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719939593787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjetoFinal_prj -c ProjetoFinal " "Command: quartus_sta ProjetoFinal_prj -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719939593787 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1719939594037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1719939594553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1719939594553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1719939594631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1719939594631 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1719939594975 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595068 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595068 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1719939595068 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1719939595068 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoFinal.sdc " "Synopsys Design Constraints File file not found: 'ProjetoFinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1719939595084 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1719939595084 "|top|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controle:U1_CT\|state.Init " "Node: Controle:U1_CT\|state.Init was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1719939595084 "|top|Controle:U1_CT|state.Init"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1719939595334 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1719939595334 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1719939595334 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1719939595334 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1719939595365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.099 " "Worst-case setup slack is 44.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.099         0.000 altera_reserved_tck  " "   44.099         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719939595396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298         0.000 altera_reserved_tck  " "    0.298         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719939595412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.503 " "Worst-case recovery slack is 48.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.503         0.000 altera_reserved_tck  " "   48.503         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719939595521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.893 " "Worst-case removal slack is 0.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893         0.000 altera_reserved_tck  " "    0.893         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719939595537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.582 " "Worst-case minimum pulse width slack is 49.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.582         0.000 altera_reserved_tck  " "   49.582         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939595537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719939595537 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1719939595756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1719939595803 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1719939596646 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1719939596787 "|top|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controle:U1_CT\|state.Init " "Node: Controle:U1_CT\|state.Init was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1719939596787 "|top|Controle:U1_CT|state.Init"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1719939596787 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1719939596787 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1719939596787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.820 " "Worst-case setup slack is 44.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939596818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939596818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.820         0.000 altera_reserved_tck  " "   44.820         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939596818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719939596818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939596834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939596834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 altera_reserved_tck  " "    0.299         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939596834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719939596834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.739 " "Worst-case recovery slack is 48.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939596850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939596850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.739         0.000 altera_reserved_tck  " "   48.739         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939596850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719939596850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.796 " "Worst-case removal slack is 0.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939596865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939596865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.796         0.000 altera_reserved_tck  " "    0.796         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939596865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719939596865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.520 " "Worst-case minimum pulse width slack is 49.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939596881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939596881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.520         0.000 altera_reserved_tck  " "   49.520         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939596881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719939596881 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1719939597068 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1719939597287 "|top|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controle:U1_CT\|state.Init " "Node: Controle:U1_CT\|state.Init was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1719939597287 "|top|Controle:U1_CT|state.Init"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1719939597303 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1719939597303 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1719939597303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.799 " "Worst-case setup slack is 46.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939597318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939597318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.799         0.000 altera_reserved_tck  " "   46.799         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939597318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719939597318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939597350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939597350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151         0.000 altera_reserved_tck  " "    0.151         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939597350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719939597350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.356 " "Worst-case recovery slack is 49.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939597365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939597365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.356         0.000 altera_reserved_tck  " "   49.356         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939597365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719939597365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.499 " "Worst-case removal slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939597396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939597396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 altera_reserved_tck  " "    0.499         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939597396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719939597396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.464 " "Worst-case minimum pulse width slack is 49.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939597396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939597396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.464         0.000 altera_reserved_tck  " "   49.464         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1719939597396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1719939597396 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1719939598100 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1719939598100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719939598771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 13:59:58 2024 " "Processing ended: Tue Jul 02 13:59:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719939598771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719939598771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719939598771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719939598771 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus II Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719939599678 ""}
