
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.995145                       # Number of seconds simulated
sim_ticks                                1995144986500                       # Number of ticks simulated
final_tick                               1995144986500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 733110                       # Simulator instruction rate (inst/s)
host_op_rate                                  1284869                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2925321838                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826528                       # Number of bytes of host memory used
host_seconds                                   682.03                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       432155648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          432198848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     77522112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        77522112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6752432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6753107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1211283                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1211283                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              21653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          216603631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             216625283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         21653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            21653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        38855378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             38855378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        38855378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             21653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         216603631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            255480661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6753107                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1211283                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6753107                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1211283                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              428727744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3471104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                77137856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               432198848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             77522112                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  54236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5977                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5524785                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            427958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            409932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            410570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            455233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            412320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            406935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            432898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            403978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            407330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            407343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           410023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           414170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           425152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           428417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           422130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           424482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             73457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             72671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            113260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             80469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             68559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             87202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             68378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            68026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            71485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73157                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1995144508500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6753107                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1211283                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6698871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  38065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5997404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.347417                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.147026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.420835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5449706     90.87%     90.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       398219      6.64%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35703      0.60%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17358      0.29%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11737      0.20%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13368      0.22%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10050      0.17%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8100      0.14%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        53163      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5997404                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.005559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.320267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    127.687661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         63151     89.56%     89.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6847      9.71%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          303      0.43%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           94      0.13%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           49      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           22      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           19      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            8      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70510                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.093731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.064657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31622     44.85%     44.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              814      1.15%     46.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            37917     53.78%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              157      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70510                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 152571319250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            278175150500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                33494355000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22775.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41525.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       214.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    216.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1331061                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  575684                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 19.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.76                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     250508.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22850387280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12467969250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             26206619400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4122945360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         130312905840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         987019417980                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         331278189000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1514258434110                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            758.973081                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 545117278750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   66622140000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1383405029250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22489986960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12271322250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             26044566600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3687262560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         130312905840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         955530267300                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         358900251000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1509236562510                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            756.456031                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 590921505250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   66622140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1337597528500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3990289973                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046968                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076421                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654672                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763601                       # number of memory refs
system.cpu.num_load_insts                   221285044                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3990289973                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420256     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285044     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements          39930373                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.999990                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           253847340                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          39930389                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.357247                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           2858500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.999990                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         627485847                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        627485847                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    187768448                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       187768448                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     66078892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       66078892                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     253847340                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        253847340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    253847340                       # number of overall hits
system.cpu.dcache.overall_hits::total       253847340                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     33530723                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      33530723                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      6399666                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6399666                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     39930389                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       39930389                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     39930389                       # number of overall misses
system.cpu.dcache.overall_misses::total      39930389                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 964219606000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 964219606000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  99713784500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  99713784500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1063933390500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1063933390500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1063933390500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1063933390500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.151518                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.151518                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.088297                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.088297                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.135920                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.135920                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.135920                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.135920                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28756.302272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28756.302272                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 15581.091966                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15581.091966                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 26644.703875                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26644.703875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 26644.703875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26644.703875                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     24535352                       # number of writebacks
system.cpu.dcache.writebacks::total          24535352                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     33530723                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     33530723                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      6399666                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6399666                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     39930389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     39930389                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     39930389                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     39930389                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 930688883000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 930688883000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  93314118500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  93314118500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1024003001500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1024003001500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1024003001500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1024003001500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.151518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.151518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.088297                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.088297                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.135920                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.135920                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.135920                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.135920                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27756.302272                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27756.302272                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14581.091966                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14581.091966                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25644.703875                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25644.703875                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25644.703875                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25644.703875                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                21                       # number of replacements
system.cpu.icache.tags.tagsinuse           612.341137                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317270                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1001948.624260                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   612.341137                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.298995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.298995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          655                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          655                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.319824                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636568                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636568                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317270                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317270                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317270                       # number of overall hits
system.cpu.icache.overall_hits::total       677317270                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54052500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54052500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54052500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54052500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54052500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54052500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79959.319527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79959.319527                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79959.319527                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79959.319527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79959.319527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79959.319527                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           21                       # number of writebacks
system.cpu.icache.writebacks::total                21                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53376500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53376500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53376500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53376500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53376500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53376500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78959.319527                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78959.319527                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78959.319527                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78959.319527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78959.319527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78959.319527                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6740671                       # number of replacements
system.l2.tags.tagsinuse                 16314.205870                       # Cycle average of tags in use
system.l2.tags.total_refs                    66695004                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6757054                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.870426                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               17691214500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3682.106773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.810981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      12630.288116                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.224738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.770892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995740                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2759                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3579                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999939                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  93018179                       # Number of tag accesses
system.l2.tags.data_accesses                 93018179                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     24535352                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         24535352                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           21                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               21                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data            6154321                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6154321                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data       27023636                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27023636                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              33177957                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33177958                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data             33177957                       # number of overall hits
system.l2.overall_hits::total                33177958                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           245345                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              245345                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6507087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6507087                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 675                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6752432                       # number of demand (read+write) misses
system.l2.demand_misses::total                6753107                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                675                       # number of overall misses
system.l2.overall_misses::cpu.data            6752432                       # number of overall misses
system.l2.overall_misses::total               6753107                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19094238000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19094238000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52343500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52343500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 596644618500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 596644618500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52343500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  615738856500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     615791200000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52343500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 615738856500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    615791200000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     24535352                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     24535352                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           21                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           21                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        6399666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6399666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     33530723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      33530723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               676                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          39930389                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             39931065                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              676                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         39930389                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            39931065                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.038337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.038337                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998521                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.194063                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.194063                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998521                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.169105                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.169119                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998521                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.169105                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.169119                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 77826.073488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77826.073488                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77545.925926                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77545.925926                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91691.507813                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91691.507813                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77545.925926                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91187.716737                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91186.353185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77545.925926                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91187.716737                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91186.353185                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1211283                       # number of writebacks
system.l2.writebacks::total                   1211283                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         9735                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9735                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       245345                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         245345                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6507087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6507087                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6752432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6753107                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6752432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6753107                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  16640788000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16640788000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45593500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45593500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 531573748500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 531573748500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45593500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 548214536500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 548260130000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45593500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 548214536500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 548260130000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.038337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.038337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.194063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.194063                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.169105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.169119                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.169105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.169119                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 67826.073488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67826.073488                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67545.925926                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67545.925926                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81691.507813                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81691.507813                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67545.925926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81187.716737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81186.353185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67545.925926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81187.716737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81186.353185                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6507762                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1211283                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5524785                       # Transaction distribution
system.membus.trans_dist::ReadExReq            245345                       # Transaction distribution
system.membus.trans_dist::ReadExResp           245345                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6507762                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20242282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20242282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20242282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    509720960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    509720960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               509720960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13489175                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13489175    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13489175                       # Request fanout histogram
system.membus.reqLayer2.occupancy         18341396500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        37638062500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     79861459                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     39930394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          14338                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        14338                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          33531399                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     25746635                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           21                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20924409                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6399666                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6399666                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     33530723                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    119791151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             119792524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   4125807424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4125852032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6740671                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         46671736                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000307                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017525                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               46657398     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14338      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           46671736                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        64466102500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59895583500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
