Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jun 17 19:23:12 2025
| Host         : OBSIDIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_counter_timing_summary_routed.rpt -pb led_counter_timing_summary_routed.pb -rpx led_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : led_counter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.662        0.000                      0                   22        0.247        0.000                      0                   22        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.662        0.000                      0                   22        0.247        0.000                      0                   22        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.484    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.518     6.002 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.543    clkdiv_reg_n_0_[1]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.200 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    clkdiv_reg[0]_i_1_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.317 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.551 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.874 r  clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.874    clkdiv_reg[16]_i_1_n_6
    SLICE_X58Y41         FDRE                                         r  clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.550    15.033    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  clkdiv_reg[17]/C
                         clock pessimism              0.429    15.462    
                         clock uncertainty           -0.035    15.427    
    SLICE_X58Y41         FDRE (Setup_fdre_C_D)        0.109    15.536    clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.536    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.484    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.518     6.002 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.543    clkdiv_reg_n_0_[1]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.200 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    clkdiv_reg[0]_i_1_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.317 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.551 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.866 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.866    clkdiv_reg[16]_i_1_n_4
    SLICE_X58Y41         FDRE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.550    15.033    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  clkdiv_reg[19]/C
                         clock pessimism              0.429    15.462    
                         clock uncertainty           -0.035    15.427    
    SLICE_X58Y41         FDRE (Setup_fdre_C_D)        0.109    15.536    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.536    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.746ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.484    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.518     6.002 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.543    clkdiv_reg_n_0_[1]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.200 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    clkdiv_reg[0]_i_1_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.317 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.551 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.790 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.790    clkdiv_reg[16]_i_1_n_5
    SLICE_X58Y41         FDRE                                         r  clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.550    15.033    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  clkdiv_reg[18]/C
                         clock pessimism              0.429    15.462    
                         clock uncertainty           -0.035    15.427    
    SLICE_X58Y41         FDRE (Setup_fdre_C_D)        0.109    15.536    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         15.536    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  7.746    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.484    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.518     6.002 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.543    clkdiv_reg_n_0_[1]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.200 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    clkdiv_reg[0]_i_1_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.317 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.551 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.551    clkdiv_reg[12]_i_1_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.770 r  clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.770    clkdiv_reg[16]_i_1_n_7
    SLICE_X58Y41         FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.550    15.033    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism              0.429    15.462    
                         clock uncertainty           -0.035    15.427    
    SLICE_X58Y41         FDRE (Setup_fdre_C_D)        0.109    15.536    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         15.536    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.484    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.518     6.002 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.543    clkdiv_reg_n_0_[1]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.200 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    clkdiv_reg[0]_i_1_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.317 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.757 r  clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.757    clkdiv_reg[12]_i_1_n_6
    SLICE_X58Y40         FDRE                                         r  clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549    15.032    clk_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  clkdiv_reg[13]/C
                         clock pessimism              0.429    15.461    
                         clock uncertainty           -0.035    15.426    
    SLICE_X58Y40         FDRE (Setup_fdre_C_D)        0.109    15.535    clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.535    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.786ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.484    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.518     6.002 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.543    clkdiv_reg_n_0_[1]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.200 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    clkdiv_reg[0]_i_1_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.317 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.749 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.749    clkdiv_reg[12]_i_1_n_4
    SLICE_X58Y40         FDRE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549    15.032    clk_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  clkdiv_reg[15]/C
                         clock pessimism              0.429    15.461    
                         clock uncertainty           -0.035    15.426    
    SLICE_X58Y40         FDRE (Setup_fdre_C_D)        0.109    15.535    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         15.535    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  7.786    

Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.484    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.518     6.002 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.543    clkdiv_reg_n_0_[1]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.200 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    clkdiv_reg[0]_i_1_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.317 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.673 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.673    clkdiv_reg[12]_i_1_n_5
    SLICE_X58Y40         FDRE                                         r  clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549    15.032    clk_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  clkdiv_reg[14]/C
                         clock pessimism              0.429    15.461    
                         clock uncertainty           -0.035    15.426    
    SLICE_X58Y40         FDRE (Setup_fdre_C_D)        0.109    15.535    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         15.535    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.484    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.518     6.002 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.543    clkdiv_reg_n_0_[1]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.200 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    clkdiv_reg[0]_i_1_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.317 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.434 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.434    clkdiv_reg[8]_i_1_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.653 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.653    clkdiv_reg[12]_i_1_n_7
    SLICE_X58Y40         FDRE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549    15.032    clk_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism              0.429    15.461    
                         clock uncertainty           -0.035    15.426    
    SLICE_X58Y40         FDRE (Setup_fdre_C_D)        0.109    15.535    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         15.535    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.484    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.518     6.002 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.543    clkdiv_reg_n_0_[1]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.200 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    clkdiv_reg[0]_i_1_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.317 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.640 r  clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.640    clkdiv_reg[8]_i_1_n_6
    SLICE_X58Y39         FDRE                                         r  clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549    15.032    clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  clkdiv_reg[9]/C
                         clock pessimism              0.429    15.461    
                         clock uncertainty           -0.035    15.426    
    SLICE_X58Y39         FDRE (Setup_fdre_C_D)        0.109    15.535    clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         15.535    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.722     5.484    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.518     6.002 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.541     6.543    clkdiv_reg_n_0_[1]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.200 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.200    clkdiv_reg[0]_i_1_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.317 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    clkdiv_reg[4]_i_1_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.632 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.632    clkdiv_reg[8]_i_1_n_4
    SLICE_X58Y39         FDRE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.549    15.032    clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  clkdiv_reg[11]/C
                         clock pessimism              0.429    15.461    
                         clock uncertainty           -0.035    15.426    
    SLICE_X58Y39         FDRE (Setup_fdre_C_D)        0.109    15.535    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         15.535    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  7.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drv_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.226%)  route 0.191ns (53.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.580     1.527    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.191     1.882    p_0_in
    SLICE_X60Y43         FDRE                                         r  drv_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.851     2.045    clk_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  drv_step_reg/C
                         clock pessimism             -0.480     1.565    
    SLICE_X60Y43         FDRE (Hold_fdre_C_D)         0.070     1.635    drv_step_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drv_step_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.495%)  route 0.167ns (50.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.580     1.527    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.167     1.858    p_0_in
    SLICE_X59Y41         FDRE                                         r  drv_step_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.849     2.043    clk_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  drv_step_reg_lopt_replica/C
                         clock pessimism             -0.503     1.540    
    SLICE_X59Y41         FDRE (Hold_fdre_C_D)         0.070     1.610    drv_step_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.579     1.526    clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.804    clkdiv_reg_n_0_[10]
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    clkdiv_reg[8]_i_1_n_5
    SLICE_X58Y39         FDRE                                         r  clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.848     2.042    clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  clkdiv_reg[10]/C
                         clock pessimism             -0.516     1.526    
    SLICE_X58Y39         FDRE (Hold_fdre_C_D)         0.134     1.660    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.578     1.525    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.803    clkdiv_reg_n_0_[2]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    clkdiv_reg[0]_i_1_n_5
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.846     2.040    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[2]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X58Y37         FDRE (Hold_fdre_C_D)         0.134     1.659    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.579     1.526    clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.804    clkdiv_reg_n_0_[6]
    SLICE_X58Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    clkdiv_reg[4]_i_1_n_5
    SLICE_X58Y38         FDRE                                         r  clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.848     2.042    clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  clkdiv_reg[6]/C
                         clock pessimism             -0.516     1.526    
    SLICE_X58Y38         FDRE (Hold_fdre_C_D)         0.134     1.660    clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.580     1.527    clk_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.805    clkdiv_reg_n_0_[14]
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    clkdiv_reg[12]_i_1_n_5
    SLICE_X58Y40         FDRE                                         r  clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.849     2.043    clk_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  clkdiv_reg[14]/C
                         clock pessimism             -0.516     1.527    
    SLICE_X58Y40         FDRE (Hold_fdre_C_D)         0.134     1.661    clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.580     1.527    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  clkdiv_reg[18]/Q
                         net (fo=1, routed)           0.114     1.805    clkdiv_reg_n_0_[18]
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    clkdiv_reg[16]_i_1_n_5
    SLICE_X58Y41         FDRE                                         r  clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.849     2.043    clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  clkdiv_reg[18]/C
                         clock pessimism             -0.516     1.527    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.134     1.661    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.579     1.526    clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.804    clkdiv_reg_n_0_[10]
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.950 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    clkdiv_reg[8]_i_1_n_4
    SLICE_X58Y39         FDRE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.848     2.042    clk_IBUF_BUFG
    SLICE_X58Y39         FDRE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.516     1.526    
    SLICE_X58Y39         FDRE (Hold_fdre_C_D)         0.134     1.660    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.578     1.525    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.803    clkdiv_reg_n_0_[2]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.949 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    clkdiv_reg[0]_i_1_n_4
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.846     2.040    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.515     1.525    
    SLICE_X58Y37         FDRE (Hold_fdre_C_D)         0.134     1.659    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.579     1.526    clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.804    clkdiv_reg_n_0_[6]
    SLICE_X58Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.950 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    clkdiv_reg[4]_i_1_n_4
    SLICE_X58Y38         FDRE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.848     2.042    clk_IBUF_BUFG
    SLICE_X58Y38         FDRE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.516     1.526    
    SLICE_X58Y38         FDRE (Hold_fdre_C_D)         0.134     1.660    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y37   clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y39   clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y39   clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y40   clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y40   clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y40   clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y40   clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y41   clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y41   clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y37   clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y37   clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y39   clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y39   clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y39   clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y39   clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y40   clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y40   clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y40   clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y40   clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y37   clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y37   clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y39   clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y39   clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y39   clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y39   clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y40   clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y40   clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y40   clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y40   clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_ccw
                            (input port)
  Destination:            drv_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.876ns  (logic 5.235ns (40.654%)  route 7.641ns (59.346%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  btn_ccw (IN)
                         net (fo=0)                   0.000     0.000    btn_ccw
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  btn_ccw_IBUF_inst/O
                         net (fo=1, routed)           1.656     3.146    btn_ccw_IBUF
    SLICE_X113Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.270 r  drv_en_OBUF_inst_i_1/O
                         net (fo=4, routed)           5.986     9.256    led_OBUF[4]
    AB11                 OBUF (Prop_obuf_I_O)         3.620    12.876 r  drv_en_OBUF_inst/O
                         net (fo=0)                   0.000    12.876    drv_en
    AB11                                                              r  drv_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_cw
                            (input port)
  Destination:            drv_dir
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.615ns  (logic 5.061ns (43.577%)  route 6.553ns (56.423%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btn_cw (IN)
                         net (fo=0)                   0.000     0.000    btn_cw
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  btn_cw_IBUF_inst/O
                         net (fo=3, routed)           6.553     8.013    led_OBUF[0]
    Y11                  OBUF (Prop_obuf_I_O)         3.602    11.615 r  drv_dir_OBUF_inst/O
                         net (fo=0)                   0.000    11.615    drv_dir
    Y11                                                               r  drv_dir (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_ccw
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.633ns  (logic 5.152ns (59.676%)  route 3.481ns (40.324%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  btn_ccw (IN)
                         net (fo=0)                   0.000     0.000    btn_ccw
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  btn_ccw_IBUF_inst/O
                         net (fo=1, routed)           1.656     3.146    btn_ccw_IBUF
    SLICE_X113Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.270 r  drv_en_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.825     5.096    led_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     8.633 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.633    led[4]
    V22                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_cw
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 4.982ns (69.687%)  route 2.167ns (30.313%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btn_cw (IN)
                         net (fo=0)                   0.000     0.000    btn_cw
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  btn_cw_IBUF_inst/O
                         net (fo=3, routed)           2.167     3.626    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     7.149 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.149    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_cw
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.451ns (75.023%)  route 0.483ns (24.977%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btn_cw (IN)
                         net (fo=0)                   0.000     0.000    btn_cw
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  btn_cw_IBUF_inst/O
                         net (fo=3, routed)           0.483     0.710    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     1.934 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.934    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_cw
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.510ns (64.229%)  route 0.841ns (35.771%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  btn_cw (IN)
                         net (fo=0)                   0.000     0.000    btn_cw
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  btn_cw_IBUF_inst/O
                         net (fo=3, routed)           0.449     0.676    led_OBUF[0]
    SLICE_X113Y47        LUT2 (Prop_lut2_I1_O)        0.045     0.721 r  drv_en_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.392     1.114    led_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     2.351 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.351    led[4]
    V22                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_cw
                            (input port)
  Destination:            drv_dir
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.197ns  (logic 1.530ns (36.446%)  route 2.667ns (63.554%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btn_cw (IN)
                         net (fo=0)                   0.000     0.000    btn_cw
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  btn_cw_IBUF_inst/O
                         net (fo=3, routed)           2.667     2.895    led_OBUF[0]
    Y11                  OBUF (Prop_obuf_I_O)         1.302     4.197 r  drv_dir_OBUF_inst/O
                         net (fo=0)                   0.000     4.197    drv_dir
    Y11                                                               r  drv_dir (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_cw
                            (input port)
  Destination:            drv_en
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.442ns  (logic 1.592ns (35.850%)  route 2.849ns (64.150%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  btn_cw (IN)
                         net (fo=0)                   0.000     0.000    btn_cw
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  btn_cw_IBUF_inst/O
                         net (fo=3, routed)           0.449     0.676    led_OBUF[0]
    SLICE_X113Y47        LUT2 (Prop_lut2_I1_O)        0.045     0.721 r  drv_en_OBUF_inst_i_1/O
                         net (fo=4, routed)           2.401     3.122    led_OBUF[4]
    AB11                 OBUF (Prop_obuf_I_O)         1.320     4.442 r  drv_en_OBUF_inst/O
                         net (fo=0)                   0.000     4.442    drv_en
    AB11                                                              r  drv_en (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drv_step_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drv_step
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.071ns (51.251%)  route 3.873ns (48.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.725     5.487    clk_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  drv_step_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.456     5.943 r  drv_step_reg_lopt_replica/Q
                         net (fo=1, routed)           3.873     9.816    drv_step_reg_lopt_replica_1
    AA11                 OBUF (Prop_obuf_I_O)         3.615    13.432 r  drv_step_OBUF_inst/O
                         net (fo=0)                   0.000    13.432    drv_step
    AA11                                                              r  drv_step (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.417ns  (logic 3.970ns (53.524%)  route 3.447ns (46.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.728     5.490    clk_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  drv_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE (Prop_fdre_C_Q)         0.456     5.946 r  drv_step_reg/Q
                         net (fo=1, routed)           3.447     9.393    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    12.907 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.907    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drv_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.356ns (53.934%)  route 1.158ns (46.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.583     1.530    clk_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  drv_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  drv_step_reg/Q
                         net (fo=1, routed)           1.158     2.829    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     4.044 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.044    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drv_step_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drv_step
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 1.457ns (50.604%)  route 1.422ns (49.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.580     1.527    clk_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  drv_step_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  drv_step_reg_lopt_replica/Q
                         net (fo=1, routed)           1.422     3.090    drv_step_reg_lopt_replica_1
    AA11                 OBUF (Prop_obuf_I_O)         1.316     4.405 r  drv_step_OBUF_inst/O
                         net (fo=0)                   0.000     4.405    drv_step
    AA11                                                              r  drv_step (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_ccw
                            (input port)
  Destination:            drv_step_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.595ns  (logic 1.615ns (28.863%)  route 3.980ns (71.137%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  btn_ccw (IN)
                         net (fo=0)                   0.000     0.000    btn_ccw
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  btn_ccw_IBUF_inst/O
                         net (fo=1, routed)           1.656     3.146    btn_ccw_IBUF
    SLICE_X113Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.270 r  drv_en_OBUF_inst_i_1/O
                         net (fo=4, routed)           2.324     5.595    led_OBUF[4]
    SLICE_X59Y41         FDRE                                         r  drv_step_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.550     5.033    clk_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  drv_step_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn_ccw
                            (input port)
  Destination:            drv_step_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.280ns  (logic 1.615ns (30.580%)  route 3.666ns (69.420%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  btn_ccw (IN)
                         net (fo=0)                   0.000     0.000    btn_ccw
    N15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  btn_ccw_IBUF_inst/O
                         net (fo=1, routed)           1.656     3.146    btn_ccw_IBUF
    SLICE_X113Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.270 r  drv_en_OBUF_inst_i_1/O
                         net (fo=4, routed)           2.010     5.280    led_OBUF[4]
    SLICE_X60Y43         FDRE                                         r  drv_step_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.553     5.036    clk_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  drv_step_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_cw
                            (input port)
  Destination:            drv_step_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.628ns  (logic 0.272ns (16.734%)  route 1.356ns (83.266%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  btn_cw (IN)
                         net (fo=0)                   0.000     0.000    btn_cw
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  btn_cw_IBUF_inst/O
                         net (fo=3, routed)           0.449     0.676    led_OBUF[0]
    SLICE_X113Y47        LUT2 (Prop_lut2_I1_O)        0.045     0.721 r  drv_en_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.907     1.628    led_OBUF[4]
    SLICE_X60Y43         FDRE                                         r  drv_step_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.851     2.045    clk_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  drv_step_reg/C

Slack:                    inf
  Source:                 btn_cw
                            (input port)
  Destination:            drv_step_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.750ns  (logic 0.272ns (15.566%)  route 1.478ns (84.434%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  btn_cw (IN)
                         net (fo=0)                   0.000     0.000    btn_cw
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  btn_cw_IBUF_inst/O
                         net (fo=3, routed)           0.449     0.676    led_OBUF[0]
    SLICE_X113Y47        LUT2 (Prop_lut2_I1_O)        0.045     0.721 r  drv_en_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.029     1.750    led_OBUF[4]
    SLICE_X59Y41         FDRE                                         r  drv_step_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.849     2.043    clk_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  drv_step_reg_lopt_replica/C





