Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa0b03e197b84c99b74cb1056ab18408 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CompLab_behav xil_defaultlib.CompLab xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.uart_recv_default
Compiling module xil_defaultlib.digit_display
Compiling module xil_defaultlib.uart_send_default
Compiling module xil_defaultlib.CompLab
Compiling module xil_defaultlib.glbl
Built simulation snapshot CompLab_behav
