

// shift pipes one column over
module pipe_shifter #(parameter WIDTH=8) (clk, reset, active, nr, pipes);
	input clk, reset, active;
	input [7:0] nr;
	output [7:0] pipes;
	
	reg [WIDTH-1:0] count = 0;
	
	always @(posedge clk)
		if (reset | ~active) begin
			pipes[7:0] <= 8'b00000000;
			count <= 0;
		end
		else begin
			if (count == 0) pipes[7:0] <= nr[7:0];
			count <= count + 1;
		end
endmodule

module pipe_shifter_testbench();
	reg clk, reset;
	reg [7:0] nr;
	wire [7:0] pipes;
	
	pipe_shifter dut(clk, reset, nr, pipes);
	
	// Set up the clock.
	parameter CLOCK_PERIOD=100;
	initial clk=1;
	always begin
		#(CLOCK_PERIOD/2);
		clk = ~clk;
	end
	
	initial begin
		reset <= 0;	nr <= 8'b10100110;	@(posedge clk);
		reset <= 1;								@(posedge clk);
													@(posedge clk);
		$stop;
	end
endmodule
