# DD1-P2-G2-Digital_Alarm_Clock

Group: 2
Project Option: Digital Alarm Clock

Team Members:
  1. Adham Hassan (section 2)
  2. Ahmed Bamadhaf (section 1)
  3. Maha Shakshuki (section 2)
  4. Youssef Aboushady (section 1)

Project Objective:
  In this project, our goal is to develop a simple digital alarm clock using Verilog HDL and implement it using the Basys3 FPGA board.
