===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.6510 seconds

   ---User Time---   ---Wall Time---  --- Name ---
   1.8385 ( 51.6%)     1.4807 ( 55.9%)  'firrtl.circuit' Pipeline
   1.0681 ( 30.0%)     1.0681 ( 40.3%)    LowerFIRRTLTypes
   0.7704 ( 21.6%)     0.4126 ( 15.6%)    'firrtl.module' Pipeline
   0.1415 (  4.0%)     0.0725 (  2.7%)      CSE
   0.0044 (  0.1%)     0.0028 (  0.1%)        (A) DominanceInfo
   0.5682 ( 15.9%)     0.3055 ( 11.5%)      SimpleCanonicalizer
   0.0607 (  1.7%)     0.0346 (  1.3%)      CheckWidths
   0.3120 (  8.8%)     0.3120 ( 11.8%)  LowerFIRRTLToRTL
   0.1100 (  3.1%)     0.1100 (  4.1%)  RTLMemSimImpl
   1.0860 ( 30.5%)     0.5642 ( 21.3%)  'rtl.module' Pipeline
   0.0881 (  2.5%)     0.0538 (  2.0%)    RTLCleanup
   0.2365 (  6.6%)     0.1231 (  4.6%)    CSE
   0.0105 (  0.3%)     0.0057 (  0.2%)      (A) DominanceInfo
   0.7614 ( 21.4%)     0.3874 ( 14.6%)    SimpleCanonicalizer
   0.1363 (  3.8%)     0.1363 (  5.1%)  RTLLegalizeNames
   0.0822 (  2.3%)     0.0478 (  1.8%)  'rtl.module' Pipeline
   0.0822 (  2.3%)     0.0478 (  1.8%)    PrettifyVerilog
   3.5649 (100.0%)     2.6510 (100.0%)  Total

{
  totalTime: 3.747,
  maxMemory: 106250240
}
