Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 12 00:02:48 2024
| Host         : DESKTOP-G7DAL0R running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
| Design       : TOP
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 28
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                           | 1          |
| TIMING-18 | Warning  | Missing input or output delay                          | 25         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell FT245_instRx/RDn_reg_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) FT245_instTx/DATA_reg_reg[0]/CLR, FT245_instTx/DATA_reg_reg[1]/CLR, FT245_instTx/DATA_reg_reg[2]/CLR, FT245_instTx/DATA_reg_reg[3]/CLR, FT245_instTx/DATA_reg_reg[4]/CLR, FT245_instTx/DATA_reg_reg[5]/CLR, FT245_instTx/DATA_reg_reg[6]/CLR, FT245_instTx/DATA_reg_reg[7]/CLR, FT245_instTx/FSM_sequential_state_reg_reg[0]/CLR, FT245_instTx/FSM_sequential_state_reg_reg[1]/CLR, FT245_instTx/FSM_sequential_state_reg_reg[2]/CLR, FT245_instTx/WRn_reg_reg/PRE, FT245_instTx/r_reg_reg[0]/PRE, FT245_instTx/r_reg_reg[1]/PRE, FT245_instRx/DATA_reg_reg[0]/CLR (the first 15 of 28 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on DATA[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on DATA[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on DATA[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on DATA[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on DATA[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on DATA[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on DATA[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on DATA[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on OEn relative to clock(s) CLK
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on RXFn relative to clock(s) CLK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on TXEn relative to clock(s) CLK
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on AN[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on AN[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on AN[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on AN[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on CAT[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on CAT[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on CAT[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on CAT[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on CAT[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on CAT[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on CAT[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on CAT[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on RDn relative to clock(s) CLK
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on WRn relative to clock(s) CLK
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name CLK -waveform {0.000 5.000} [get_ports CLK] (Source: C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/Basys3_GPIO.xdc (Line: 139))
Previous: create_clock -period 10.000 [get_ports CLK] (Source: c:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name CLK -waveform {0.000 5.000} [get_ports CLK] (Source: C:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/2.SRC/Basys3_GPIO.xdc (Line: 139))
Previous: create_clock -period 10.000 [get_ports CLK] (Source: c:/Users/chris/OneDrive/Documentos/ViCON/ViCON/2.FPGA/1.FPGA_Project/1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>


