#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Feb 12 00:04:06 2024
# Process ID: 2988
# Current directory: C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.runs/synth_1\vivado.jou
# Running On: LAPTOP-FDL84CCL, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8269 MB
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Shreersha Hegde/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 530.375 ; gain = 257.559
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/study/zybo/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13328
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1386.102 ; gain = 441.961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_PRESENT_ENCRYPT_0_0' [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/synth/design_1_PRESENT_ENCRYPT_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'PRESENT_ENCRYPT' [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v:28]
INFO: [Synth 8-6157] synthesizing module 'PRESENT_ENCRYPT_SBOX' [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PRESENT_ENCRYPT_SBOX' (0#1) [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_sbox.v:23]
INFO: [Synth 8-6157] synthesizing module 'PRESENT_ENCRYPT_PBOX' [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v:24]
INFO: [Synth 8-6155] done synthesizing module 'PRESENT_ENCRYPT_PBOX' (0#1) [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt_pbox.v:24]
INFO: [Synth 8-6155] done synthesizing module 'PRESENT_ENCRYPT' (0#1) [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PRESENT_ENCRYPT_0_0' (0#1) [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ip/design_1_PRESENT_ENCRYPT_0_0/synth/design_1_PRESENT_ENCRYPT_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_11_top' [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ipshared/68dc/hdl/axis_data_fifo_v2_0_vl_rfs.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_aclken_converter_wrapper' [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:596]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' (0#1) [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' (0#1) [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_aclken_converter_wrapper' (0#1) [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v:596]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2356]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_11_top' (0#1) [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ipshared/68dc/hdl/axis_data_fifo_v2_0_vl_rfs.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (0#1) [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_1_0' [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/synth/design_1_axis_data_fifo_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_1_0' (0#1) [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/synth/design_1_axis_data_fifo_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_sipo_0_1' [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ip/design_1_sipo_0_1/synth/design_1_sipo_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'sipo' [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v:23]
WARNING: [Synth 8-567] referenced signal 'ciphered' should be on the sensitivity list [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v:100]
INFO: [Synth 8-251] sdtata= [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v:115]
INFO: [Synth 8-6155] done synthesizing module 'sipo' (0#1) [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_sipo_0_1' (0#1) [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/ip/design_1_sipo_0_1/synth/design_1_sipo_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-6014] Unused sequential element round_dbg_reg was removed.  [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/PresentCryptoEngine-master/present_encrypt.v:116]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-7129] Port odat[63] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[62] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[61] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[60] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[59] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[58] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[57] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[56] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[55] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[54] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[53] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[52] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[51] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[50] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[49] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[48] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[47] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[46] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[45] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[44] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[43] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[42] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[41] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[40] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[39] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[38] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[37] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[36] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[35] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[34] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[33] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[32] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[31] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[30] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[29] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[28] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[27] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[26] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[25] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[24] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[23] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[22] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[21] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[20] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[19] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[18] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[17] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[16] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[15] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[14] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[13] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[12] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[11] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[10] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[9] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[8] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[7] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[6] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[5] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[4] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[3] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[2] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[1] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[0] in module sipo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLKEN in module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLKEN in module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_aclk in module xpm_fifo_axis is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aclk in module axis_data_fifo_v2_0_11_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1502.477 ; gain = 558.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1502.477 ; gain = 558.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1502.477 ; gain = 558.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1502.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/study/zybo/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 4 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1607.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1607.645 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1607.645 ; gain = 663.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1607.645 ; gain = 663.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_data_fifo_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/sipo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/PRESENT_ENCRYPT_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_data_fifo_1/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_data_fifo_1/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1607.645 ; gain = 663.504
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1607.645 ; gain = 663.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 4     
	   4 Input    4 Bit       Adders := 6     
	   4 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               14 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---RAMs : 
	              224 Bit	(16 X 14 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 62    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port odat[63] in module design_1_sipo_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[62] in module design_1_sipo_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[61] in module design_1_sipo_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[60] in module design_1_sipo_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[59] in module design_1_sipo_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[58] in module design_1_sipo_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port odat[57] in module design_1_sipo_0_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'design_1_i/sipo_0/inst/load_reg__0/Q' [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v:87]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v:87]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.srcs/sources_1/imports/new/AXI_SIPO.v:87]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1607.645 ; gain = 663.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|Module Name                                      | RTL Object                       | Inference | Size (Depth x Width) | Primitives  | 
+-------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|xpm_fifo_base:/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 14              | RAM32M x 3  | 
|xpm_fifo_base:/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 14              | RAM32M x 3  | 
+-------------------------------------------------+----------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1607.645 ; gain = 663.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1607.645 ; gain = 663.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|Module Name                                      | RTL Object                       | Inference | Size (Depth x Width) | Primitives  | 
+-------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|xpm_fifo_base:/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 14              | RAM32M x 3  | 
|xpm_fifo_base:/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 14              | RAM32M x 3  | 
+-------------------------------------------------+----------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1607.645 ; gain = 663.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.645 ; gain = 663.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.645 ; gain = 663.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.645 ; gain = 663.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.645 ; gain = 663.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.645 ; gain = 663.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.645 ; gain = 663.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     8|
|2     |CARRY4   |    12|
|3     |LUT1     |     8|
|4     |LUT2     |   133|
|5     |LUT3     |    23|
|6     |LUT4     |    49|
|7     |LUT5     |    57|
|8     |LUT6     |    94|
|9     |MUXF7    |     4|
|10    |MUXF8    |     2|
|11    |RAM32M   |     4|
|12    |RAM32X1D |     4|
|13    |FDRE     |   514|
|14    |FDSE     |    55|
|15    |IBUF     |    17|
|16    |OBUF     |    11|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.645 ; gain = 663.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 88 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1607.645 ; gain = 558.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.645 ; gain = 663.504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1607.645 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1607.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: c5eb69ce
INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 106 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 1607.645 ; gain = 1066.879
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1607.645 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Shreersha Hegde/WORKING/separate_working/separate_working.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 12 00:05:25 2024...
