{
  "module_name": "uncore-interconnect.json",
  "hash_id": "52be6ac3c46e35819889ad676c7e68c2134032152326173a40c31f2aa1d6dd71",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/skylake/uncore-interconnect.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Number of entries allocated. Account for Any type: e.g. Snoop, Core aperture, etc.\",\n        \"EventCode\": \"0x84\",\n        \"EventName\": \"UNC_ARB_COH_TRK_REQUESTS.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"Number of all Core entries outstanding for the memory controller. The outstanding interval starts after LLC miss till return of first data chunk. Accounts for Coherent and non-coherent traffic.\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_ARB_TRK_OCCUPANCY.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with at least one request outstanding is waiting for data return from memory controller. Account for coherent and non-coherent requests initiated by IA Cores, Processor Graphics Unit, or LLC.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_ARB_TRK_OCCUPANCY.CYCLES_WITH_ANY_REQUEST\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"Number of Core Data Read entries outstanding for the memory controller. The outstanding interval starts after LLC miss till return of first data chunk.\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"UNC_ARB_TRK_OCCUPANCY.DATA_READ\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"UNC_ARB_TRK_REQUESTS.ALL\",\n        \"EventCode\": \"0x81\",\n        \"EventName\": \"UNC_ARB_TRK_REQUESTS.ALL\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x1\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"Number of Core coherent Data Read requests sent to memory controller whose data is returned directly to requesting agent.\",\n        \"EventCode\": \"0x81\",\n        \"EventName\": \"UNC_ARB_TRK_REQUESTS.DATA_READ\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"Number of Core coherent Data Read requests sent to memory controller whose data is returned directly to requesting agent.\",\n        \"EventCode\": \"0x81\",\n        \"EventName\": \"UNC_ARB_TRK_REQUESTS.DRD_DIRECT\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x2\",\n        \"Unit\": \"ARB\"\n    },\n    {\n        \"BriefDescription\": \"Number of Writes allocated - any write transactions: full/partials writes and evictions.\",\n        \"EventCode\": \"0x81\",\n        \"EventName\": \"UNC_ARB_TRK_REQUESTS.WRITES\",\n        \"PerPkg\": \"1\",\n        \"UMask\": \"0x20\",\n        \"Unit\": \"ARB\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}