Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  4 13:13:07 2021
| Host         : DESKTOP-N24P1LS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
| Design       : System_wrapper
| Device       : xc7z007s
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   118 |
|    Minimum number of control sets                        |   118 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   231 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   118 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    20 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |    10 |
| >= 14 to < 16      |     3 |
| >= 16              |    69 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             473 |          147 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             296 |           93 |
| Yes          | No                    | No                     |             654 |          185 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1538 |          468 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                          |                                                                             Enable Signal                                                                            |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                             |                1 |              2 |         2.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                        |                1 |              3 |         3.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                        | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                               |                1 |              4 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                   | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                     | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                            |                1 |              4 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/Reset_ProcessingSystem/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |         1.33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                             |                1 |              4 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                     | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                1 |              4 |         4.00 |
|  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio |                                                                                                                                                                      | System_i/Reset_Audio/U0/EXT_LPF/lpf_int                                                                                                                     |                1 |              4 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                1 |              4 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                                |                2 |              5 |         2.50 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                                |                2 |              5 |         2.50 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                                |                2 |              5 |         2.50 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                                |                2 |              5 |         2.50 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                                |                2 |              5 |         2.50 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                                |                2 |              5 |         2.50 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                               | System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                           |                2 |              5 |         2.50 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                                |                2 |              5 |         2.50 |
|  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio | System_i/Reset_Audio/U0/SEQ/seq_cnt_en                                                                                                                               | System_i/Reset_Audio/U0/SEQ/SEQ_COUNTER/clear                                                                                                               |                1 |              6 |         6.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                |                1 |              6 |         6.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/Reset_ProcessingSystem/U0/SEQ/seq_cnt_en                                                                                                                    | System_i/Reset_ProcessingSystem/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                3 |              7 |         2.33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                           | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                  |                2 |              7 |         3.50 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                        |                2 |              8 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                             | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                2 |              8 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                           |                4 |              8 |         2.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                              | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                2 |              9 |         4.50 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                2 |              9 |         4.50 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset0_out                                                                                      |                3 |             10 |         3.33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                             |                3 |             12 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                             |                3 |             12 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                             |                3 |             12 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                            | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                3 |             12 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                             |                7 |             12 |         1.71 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             13 |         3.25 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                 | System_i/FIFO/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                  |                4 |             13 |         3.25 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                           |                6 |             13 |         2.17 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                             |                4 |             13 |         3.25 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                           |                2 |             13 |         6.50 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                             |                2 |             14 |         7.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                             |                2 |             14 |         7.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                             |                6 |             15 |         2.50 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                             | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                    |                4 |             16 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                       | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                4 |             16 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                             |                3 |             16 |         5.33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                7 |             16 |         2.29 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                 |                                                                                                                                                             |                3 |             18 |         6.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                5 |             19 |         3.80 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                             |               11 |             21 |         1.91 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                          | System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                           |                5 |             23 |         4.60 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                             |                8 |             24 |         3.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                8 |             24 |         3.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                               |                7 |             25 |         3.57 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                    |                                                                                                                                                             |                6 |             26 |         4.33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               11 |             27 |         2.45 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                8 |             28 |         3.50 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                6 |             29 |         4.83 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/FIFO/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                        |                8 |             31 |         3.88 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                             | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                7 |             31 |         4.43 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               13 |             32 |         2.46 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               11 |             32 |         2.91 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               10 |             32 |         3.20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               16 |             32 |         2.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                    | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                9 |             32 |         3.56 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                8 |             32 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                9 |             32 |         3.56 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               14 |             32 |         2.29 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               10 |             32 |         3.20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                6 |             32 |         5.33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                       | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                6 |             32 |         5.33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                8 |             32 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               14 |             32 |         2.29 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                7 |             32 |         4.57 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_9[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                9 |             32 |         3.56 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               16 |             32 |         2.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               15 |             32 |         2.13 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                9 |             32 |         3.56 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                7 |             32 |         4.57 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                8 |             32 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                7 |             32 |         4.57 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                    | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                8 |             32 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               14 |             32 |         2.29 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               10 |             32 |         3.20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               10 |             32 |         3.20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               13 |             32 |         2.46 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/AXIS_I2S_Transmitter/U0/Tx_AXI__0                                                                                                                           | System_i/AXIS_I2S_Transmitter/U0/Tx_AXI0                                                                                                                    |                5 |             32 |         6.40 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                    | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               10 |             32 |         3.20 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                7 |             32 |         4.57 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/FIFO/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                       | System_i/FIFO/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                           |                9 |             32 |         3.56 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                    | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                9 |             32 |         3.56 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               18 |             32 |         1.78 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                  | System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]             |                8 |             32 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/FIFO/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset0_out                                                                                      |                6 |             32 |         5.33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |                7 |             32 |         4.57 |
| ~System_i/AXIS_I2S_Transmitter/U0/SCLK_Int_BUFG                |                                                                                                                                                                      | System_i/AXIS_I2S_Transmitter/U0/Transmitter/CurrentState[1]                                                                                                |                7 |             32 |         4.57 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                   |               10 |             32 |         3.20 |
|  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio |                                                                                                                                                                      | System_i/AXIS_I2S_Transmitter/U0/Counter[0]_i_1_n_0                                                                                                         |                8 |             32 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                        | System_i/ClockingWizard/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |               12 |             33 |         2.75 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                             |                9 |             34 |         3.78 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                             |               13 |             35 |         2.69 |
| ~System_i/AXIS_I2S_Transmitter/U0/SCLK_Int_BUFG                |                                                                                                                                                                      |                                                                                                                                                             |               17 |             38 |         2.24 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      | System_i/FIFO/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |               14 |             40 |         2.86 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                             |                7 |             47 |         6.71 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                             |                7 |             47 |         6.71 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                             |                9 |             48 |         5.33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                             |               12 |             48 |         4.00 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                             |               11 |             48 |         4.36 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                             |                9 |             48 |         5.33 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  | System_i/ClockingWizard/inst/CLK_CORE_DRP_I/SEN                                                                                                                      |                                                                                                                                                             |               63 |            153 |         2.43 |
|  System_i/ClockingWizard/inst/CLK_CORE_DRP_I/clk_inst/ClkAudio |                                                                                                                                                                      |                                                                                                                                                             |               28 |            154 |         5.50 |
|  System_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                                                      |                                                                                                                                                             |              104 |            283 |         2.72 |
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


