
---------- Begin Simulation Statistics ----------
final_tick                                 4616686500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93873                       # Simulator instruction rate (inst/s)
host_mem_usage                                 904464                       # Number of bytes of host memory used
host_op_rate                                   177823                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.51                       # Real time elapsed on the host
host_tick_rate                              133778771                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3239361                       # Number of instructions simulated
sim_ops                                       6136465                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004617                       # Number of seconds simulated
sim_ticks                                  4616686500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                   231                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        50012                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        100295                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           19                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        36271                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       818472                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       398013                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       471946                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        73933                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          913657                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           46172                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        21456                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           4232859                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2356837                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        37246                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             654723                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        362550                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          438                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1546906                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      3239351                       # Number of instructions committed
system.switch_cpus.commit.committedOps        6136444                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      7954594                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.771434                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.935272                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      6274165     78.87%     78.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       489609      6.16%     85.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       262223      3.30%     88.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       342824      4.31%     92.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        75263      0.95%     93.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        53486      0.67%     94.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        36283      0.46%     94.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        58191      0.73%     95.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       362550      4.56%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7954594                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             290405                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31088                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           6021827                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                609750                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28121      0.46%      0.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      4801347     78.24%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10009      0.16%     78.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         9517      0.16%     79.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         4109      0.07%     79.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          368      0.01%     79.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        12390      0.20%     79.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        15837      0.26%     79.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        27022      0.44%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        22047      0.36%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift         6123      0.10%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd         3383      0.06%     80.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         3249      0.05%     80.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv          628      0.01%     80.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult         2493      0.04%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       576841      9.40%     90.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       425491      6.93%     96.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        32909      0.54%     97.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       154560      2.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      6136444                       # Class of committed instruction
system.switch_cpus.commit.refs                1189801                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             3239351                       # Number of Instructions Simulated
system.switch_cpus.committedOps               6136444                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.850371                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.850371                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       4393930                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        8081760                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2490833                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1142930                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          40376                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        117413                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              760970                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2482                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              638848                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 13238                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              913657                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            637490                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               5434275                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         18958                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          615                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                4310158                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles         1335                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         6578                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           80752                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.098952                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2702292                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       444185                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.466803                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      8185484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.027583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.484870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6790527     82.96%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            89173      1.09%     84.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           110341      1.35%     85.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            91405      1.12%     86.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           135056      1.65%     88.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            79283      0.97%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            76898      0.94%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            73237      0.89%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           739564      9.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8185484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            502385                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           188940                       # number of floating regfile writes
system.switch_cpus.idleCycles                 1047868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        44752                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           755060                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.784900                       # Inst execution rate
system.switch_cpus.iew.exec_refs              1404021                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             638823                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          542603                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        811747                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1280                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         3103                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       659433                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      7724709                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        765198                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        67601                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       7247254                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3948                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1398994                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          40376                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1406019                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1231                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        54384                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           57                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       201997                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        79382                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          210                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        37576                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         7176                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           8653918                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               7196421                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.595388                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           5152435                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.779394                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                7218611                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         10564457                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         5629255                       # number of integer regfile writes
system.switch_cpus.ipc                       0.350832                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.350832                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        54949      0.75%      0.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5664922     77.44%     78.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        10312      0.14%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         10044      0.14%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        12453      0.17%     78.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1227      0.02%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        17757      0.24%     78.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        28554      0.39%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        39938      0.55%     79.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        26743      0.37%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        15914      0.22%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd         4182      0.06%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         3722      0.05%     80.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv          663      0.01%     80.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult         2800      0.04%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       717143      9.80%     90.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       480425      6.57%     96.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        59220      0.81%     97.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       163887      2.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        7314855                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          390832                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       777556                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       366585                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       555753                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               75222                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010283                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           65867     87.56%     87.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     87.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     87.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     87.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     87.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            42      0.06%     87.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     87.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     87.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     87.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     87.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     87.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              6      0.01%     87.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     87.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             39      0.05%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     87.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            893      1.19%     88.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             3      0.00%     88.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     88.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     88.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift          112      0.15%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            2      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     89.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           2364      3.14%     92.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1481      1.97%     94.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          594      0.79%     94.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3819      5.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        6944296                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     22122076                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      6829836                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8757389                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            7721852                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           7314855                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         2857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1588264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9216                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2419                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1758417                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      8185484                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.893637                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.747081                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      5817759     71.07%     71.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       637712      7.79%     78.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       521580      6.37%     85.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       335489      4.10%     89.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       294475      3.60%     92.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       210296      2.57%     95.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       227268      2.78%     98.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        92712      1.13%     99.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        48193      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8185484                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.792221                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              638534                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                  1293                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        12468                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        17906                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       811747                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       659433                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         3011412                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            208                       # number of misc regfile writes
system.switch_cpus.numCycles                  9233352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         2131189                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       7026480                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         105525                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2544947                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           8596                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         11120                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      20510426                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        7954933                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      9073748                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1197747                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2117370                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          40376                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2253541                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2047268                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       616803                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     11733201                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        17683                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          520                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            615735                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          492                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             15236485                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            15600378                       # The number of ROB writes
system.switch_cpus.timesIdled                   25627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           56                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       167074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9247                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       334281                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9303                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              22843                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28102                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21908                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27441                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27441                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22843                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       150579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       150579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 150579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5016704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5016704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5016704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50285                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50285    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50285                       # Request fanout histogram
system.membus.reqLayer2.occupancy           220953500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          266688500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   4616686500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            132941                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        72970                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        83003                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           67262                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34263                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34263                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         83070                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49872                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       249140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       252345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                501485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10628480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8256192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18884672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           56163                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1798656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           223368                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.042235                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.202369                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 213990     95.80%     95.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9322      4.17%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     56      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             223368                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          295009500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         126400599                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         124796108                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst        71562                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        45354                       # number of demand (read+write) hits
system.l2.demand_hits::total                   116916                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        71562                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        45354                       # number of overall hits
system.l2.overall_hits::total                  116916                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst        11504                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        38779                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50287                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst        11504                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        38779                       # number of overall misses
system.l2.overall_misses::total                 50287                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    937795000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3093358000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4031153000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    937795000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3093358000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4031153000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst        83066                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        84133                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               167203                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        83066                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        84133                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              167203                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.138492                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.460925                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.300754                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.138492                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.460925                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.300754                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81519.036857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79768.895536                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80162.924812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81519.036857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79768.895536                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80162.924812                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28102                       # number of writebacks
system.l2.writebacks::total                     28102                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst        11503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        38778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50281                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        11503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        38778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50281                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    822706500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2705517500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3528224000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    822706500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2705517500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3528224000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.138480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.460913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.300718                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.138480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.460913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.300718                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71521.037990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69769.392439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70170.123904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71521.037990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69769.392439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70170.123904                       # average overall mshr miss latency
system.l2.replacements                          56161                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        44868                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44868                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        44868                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44868                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        83001                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            83001                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        83001                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        83001                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3148                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3148                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         6822                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6822                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        27439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27441                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2160894000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2160894000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        34261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34263                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.800881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.800893                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78752.651336                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78746.911556                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1886504000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1886504000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.800881                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.800835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68752.651336                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68752.651336                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        71562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              71562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst        11504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    937795000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    937795000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        83066                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          83068                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.138492                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.138513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81519.036857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81504.867026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        11503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    822706500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    822706500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.138480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.138477                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71521.037990                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71521.037990                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        38532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             38532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        11340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11340                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    932464000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    932464000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        49872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.227382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.227382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82227.865961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82227.865961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        11339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    819013500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    819013500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.227362                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.227362                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72229.782168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72229.782168                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.727126                       # Cycle average of tags in use
system.l2.tags.total_refs                      331117                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     56417                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.869100                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.596037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.004821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.007689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    32.619437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   200.499142                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.088266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.127420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.783200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998934                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2730569                       # Number of tag accesses
system.l2.tags.data_accesses                  2730569                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       736128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      2481792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3218176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       736128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        736256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1798528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1798528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        11502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        38778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               50284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        28102                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28102                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             27726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             27726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    159449423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    537569965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             697074839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        27726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    159449423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        159477149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      389571178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            389571178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      389571178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            27726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            27726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    159449423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    537569965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1086646018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     27627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     11502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     38009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001387889250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1678                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1678                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              125218                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25965                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50280                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28102                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28102                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    769                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   475                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1659                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    544529500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  247555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1472860750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10998.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29748.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39880                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23020                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50280                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28102                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    347.444671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.999439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.208587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5214     36.73%     36.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3605     25.39%     62.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1004      7.07%     69.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          496      3.49%     72.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          412      2.90%     75.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          292      2.06%     77.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          235      1.66%     79.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          194      1.37%     80.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2745     19.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14197                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.469011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.571475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.145132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1655     98.63%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           11      0.66%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.06%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.18%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.12%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.06%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.06%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1678                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.447557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.424089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.910053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1315     78.37%     78.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      2.03%     80.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              293     17.46%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      1.43%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.36%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.12%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1678                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3168704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   49216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1766336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3217920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1798528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       686.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       382.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    697.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    389.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4616546500                       # Total gap between requests
system.mem_ctrls.avgGap                      58898.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       736128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      2432576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1766336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 159449423.303921550512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 526909505.334616124630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 382598211.942699611187                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        11502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        38778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        28102                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    348810250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1124050500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 114175532250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30326.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28986.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4062897.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             40698000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             21608730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           133210980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           68256720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     363866880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1634557080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        396334560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2658532950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.853039                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1012460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    153920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3450296000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             60761400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             32268885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           220297560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           75810060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     363866880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1697893200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        342998880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2793896865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        605.173616                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    873059750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    153920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3589696250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       550149                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           550157                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       550149                       # number of overall hits
system.cpu.icache.overall_hits::total          550157                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        87337                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        87337                       # number of overall misses
system.cpu.icache.overall_misses::total         87339                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   2157617988                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2157617988                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   2157617988                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2157617988                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       637486                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       637496                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       637486                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       637496                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.137002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.137003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.137002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.137003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 24704.512269                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24703.946553                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 24704.512269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24703.946553                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5664                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               221                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.628959                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        83003                       # number of writebacks
system.cpu.icache.writebacks::total             83003                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         4269                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4269                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         4269                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4269                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        83068                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        83068                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        83068                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        83068                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1895549489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1895549489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1895549489                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1895549489                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.130306                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.130304                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.130306                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.130304                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 22819.250361                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22819.250361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 22819.250361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22819.250361                       # average overall mshr miss latency
system.cpu.icache.replacements                  83003                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       550149                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          550157                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        87337                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87339                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   2157617988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2157617988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       637486                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       637496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.137002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.137003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 24704.512269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24703.946553                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         4269                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4269                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        83068                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        83068                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1895549489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1895549489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.130306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.130304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 22819.250361                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22819.250361                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.955879                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              633226                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             83069                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.622892                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001630                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.954248                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999311                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1358061                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1358061                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      1160438                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1160443                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1160438                       # number of overall hits
system.cpu.dcache.overall_hits::total         1160443                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       123670                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         123672                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       123670                       # number of overall misses
system.cpu.dcache.overall_misses::total        123672                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5418970960                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5418970960                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5418970960                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5418970960                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      1284108                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1284115                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      1284108                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1284115                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.096308                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.096309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.096308                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.096309                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 43817.991105                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43817.282489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 43817.991105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43817.282489                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        55451                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2812                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1576                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              23                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.184645                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   122.260870                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        44868                       # number of writebacks
system.cpu.dcache.writebacks::total             44868                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        39535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39535                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        39535                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39535                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        84135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        84135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        84135                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        84135                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3730373460                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3730373460                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3730373460                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3730373460                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.065520                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.065520                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.065520                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.065520                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 44337.950437                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44337.950437                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 44337.950437                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44337.950437                       # average overall mshr miss latency
system.cpu.dcache.replacements                  84071                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       614649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          614649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        89393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         89393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3085265500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3085265500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       704042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       704042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.126971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.126971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34513.502176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34513.502176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        39521                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        39521                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        49872                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49872                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1431473000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1431473000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.070837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 28702.939525                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28702.939525                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       545789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         545794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        34277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        34279                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2333705460                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2333705460                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       580066                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       580073                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.059092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 68083.713861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68079.741533                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        34263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        34263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2298900460                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2298900460                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.059067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 67095.714327                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67095.714327                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.965650                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1244580                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             84135                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.792655                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002946                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.962704                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999417                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999463                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2652365                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2652365                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4616686500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   4616676000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
