// Seed: 1988366797
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  assign id_2[-1] = id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd53
) (
    output tri1 id_0,
    output supply0 id_1,
    input tri _id_2,
    output wire id_3
);
  logic [7:0]['b0 : id_2] id_5;
  wire [-1 : $realtime] id_6;
  wire id_7;
  logic id_8;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_8,
      id_6,
      id_7,
      id_7,
      id_7,
      id_6
  );
  assign id_5[id_2] = id_5;
endmodule
