Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan 16 20:57:44 2025
| Host         : LAPTOP-KMG8SJ3F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  32          
TIMING-18  Warning   Missing input or output delay     174         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (33)
6. checking no_output_delay (139)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (139)
---------------------------------
 There are 139 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.583        0.000                      0                 1229        0.152        0.000                      0                 1229        2.000        0.000                       0                   611  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_11M0592  {0.000 45.211}       90.422          11.059          
clk_200M     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200M            0.583        0.000                      0                 1229        0.152        0.000                      0                 1229        2.000        0.000                       0                   611  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_200M                    
(none)                      clk_200M      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200M
  To Clock:  clk_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 multiplier/temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier/temp_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 2.916ns (66.889%)  route 1.443ns (33.111%))
  Logic Levels:           19  (CARRY4=17 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 9.739 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.727     5.029    multiplier/clk_main_IBUF_BUFG
    SLICE_X3Y203         FDCE                                         r  multiplier/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y203         FDCE (Prop_fdce_C_Q)         0.379     5.408 r  multiplier/temp_reg[1]/Q
                         net (fo=12, routed)          0.534     5.942    multiplier/temp_reg_n_0_[1]
    SLICE_X2Y203         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     6.372 r  multiplier/temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.372    multiplier/temp_reg[0]_i_2_n_0
    SLICE_X2Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.472 r  multiplier/temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.472    multiplier/temp_reg[5]_i_4_n_0
    SLICE_X2Y205         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.572 r  multiplier/temp_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.572    multiplier/temp_reg[9]_i_4_n_0
    SLICE_X2Y206         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.672 r  multiplier/temp_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.672    multiplier/temp_reg[13]_i_4_n_0
    SLICE_X2Y207         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.772 r  multiplier/temp_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.772    multiplier/temp_reg[17]_i_4_n_0
    SLICE_X2Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.872 r  multiplier/temp_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.872    multiplier/temp_reg[21]_i_4_n_0
    SLICE_X2Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.972 r  multiplier/temp_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.972    multiplier/temp_reg[25]_i_4_n_0
    SLICE_X2Y210         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.072 r  multiplier/temp_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.072    multiplier/temp_reg[29]_i_4_n_0
    SLICE_X2Y211         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.172 r  multiplier/temp_reg[33]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.172    multiplier/temp_reg[33]_i_3_n_0
    SLICE_X2Y212         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.272 r  multiplier/temp_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.272    multiplier/temp_reg[37]_i_3_n_0
    SLICE_X2Y213         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.372 r  multiplier/temp_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.372    multiplier/temp_reg[41]_i_3_n_0
    SLICE_X2Y214         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.472 r  multiplier/temp_reg[45]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.472    multiplier/temp_reg[45]_i_3_n_0
    SLICE_X2Y215         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.572 r  multiplier/temp_reg[49]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.572    multiplier/temp_reg[49]_i_3_n_0
    SLICE_X2Y216         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.672 r  multiplier/temp_reg[53]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.672    multiplier/temp_reg[53]_i_3_n_0
    SLICE_X2Y217         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.772 r  multiplier/temp_reg[57]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.772    multiplier/temp_reg[57]_i_3_n_0
    SLICE_X2Y218         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.872 r  multiplier/temp_reg[61]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.872    multiplier/temp_reg[61]_i_3_n_0
    SLICE_X2Y219         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.129 r  multiplier/temp_reg[65]_i_4/O[1]
                         net (fo=1, routed)           0.456     8.585    multiplier/temp_reg[65]_i_4_n_6
    SLICE_X5Y219         LUT6 (Prop_lut6_I0_O)        0.245     8.830 r  multiplier/temp[63]_i_2/O
                         net (fo=1, routed)           0.453     9.283    multiplier/temp[63]_i_2_n_0
    SLICE_X5Y219         LUT5 (Prop_lut5_I0_O)        0.105     9.388 r  multiplier/temp[63]_i_1/O
                         net (fo=1, routed)           0.000     9.388    multiplier/temp[63]_i_1_n_0
    SLICE_X5Y219         FDCE                                         r  multiplier/temp_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    K21                                               0.000     5.000 r  clk_main (IN)
                         net (fo=0)                   0.000     5.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     6.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.600     9.739    multiplier/clk_main_IBUF_BUFG
    SLICE_X5Y219         FDCE                                         r  multiplier/temp_reg[63]/C
                         clock pessimism              0.236     9.975    
                         clock uncertainty           -0.035     9.939    
    SLICE_X5Y219         FDCE (Setup_fdce_C_D)        0.032     9.971    multiplier/temp_reg[63]
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 multiplier/temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier/temp_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 2.835ns (66.526%)  route 1.426ns (33.474%))
  Logic Levels:           17  (CARRY4=15 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 9.745 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.727     5.029    multiplier/clk_main_IBUF_BUFG
    SLICE_X3Y203         FDCE                                         r  multiplier/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y203         FDCE (Prop_fdce_C_Q)         0.379     5.408 r  multiplier/temp_reg[1]/Q
                         net (fo=12, routed)          0.529     5.937    multiplier/temp_reg_n_0_[1]
    SLICE_X4Y203         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.499 r  multiplier/temp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.499    multiplier/temp_reg[1]_i_2_n_0
    SLICE_X4Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.597 r  multiplier/temp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.597    multiplier/temp_reg[5]_i_2_n_0
    SLICE_X4Y205         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.695 r  multiplier/temp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.695    multiplier/temp_reg[9]_i_2_n_0
    SLICE_X4Y206         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.793 r  multiplier/temp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.793    multiplier/temp_reg[13]_i_2_n_0
    SLICE_X4Y207         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.891 r  multiplier/temp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.891    multiplier/temp_reg[17]_i_2_n_0
    SLICE_X4Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.989 r  multiplier/temp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.989    multiplier/temp_reg[21]_i_2_n_0
    SLICE_X4Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.087 r  multiplier/temp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.087    multiplier/temp_reg[25]_i_2_n_0
    SLICE_X4Y210         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.185 r  multiplier/temp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.185    multiplier/temp_reg[29]_i_2_n_0
    SLICE_X4Y211         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.283 r  multiplier/temp_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.283    multiplier/temp_reg[32]_i_2_n_0
    SLICE_X4Y212         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.381 r  multiplier/temp_reg[37]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.381    multiplier/temp_reg[37]_i_4_n_0
    SLICE_X4Y213         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.479 r  multiplier/temp_reg[41]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.479    multiplier/temp_reg[41]_i_4_n_0
    SLICE_X4Y214         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.577 r  multiplier/temp_reg[45]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.577    multiplier/temp_reg[45]_i_4_n_0
    SLICE_X4Y215         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.675 r  multiplier/temp_reg[49]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.675    multiplier/temp_reg[49]_i_4_n_0
    SLICE_X4Y216         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.773 r  multiplier/temp_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.773    multiplier/temp_reg[53]_i_4_n_0
    SLICE_X4Y217         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.038 r  multiplier/temp_reg[57]_i_4/O[1]
                         net (fo=1, routed)           0.635     8.673    multiplier/temp_reg[57]_i_4_n_6
    SLICE_X1Y216         LUT6 (Prop_lut6_I2_O)        0.250     8.923 r  multiplier/temp[55]_i_2/O
                         net (fo=1, routed)           0.262     9.185    multiplier/temp[55]_i_2_n_0
    SLICE_X0Y216         LUT5 (Prop_lut5_I0_O)        0.105     9.290 r  multiplier/temp[55]_i_1/O
                         net (fo=1, routed)           0.000     9.290    multiplier/temp[55]_i_1_n_0
    SLICE_X0Y216         FDCE                                         r  multiplier/temp_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    K21                                               0.000     5.000 r  clk_main (IN)
                         net (fo=0)                   0.000     5.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     6.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.606     9.745    multiplier/clk_main_IBUF_BUFG
    SLICE_X0Y216         FDCE                                         r  multiplier/temp_reg[55]/C
                         clock pessimism              0.250     9.995    
                         clock uncertainty           -0.035     9.959    
    SLICE_X0Y216         FDCE (Setup_fdce_C_D)        0.032     9.991    multiplier/temp_reg[55]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 multiplier/temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier/temp_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 2.871ns (68.141%)  route 1.342ns (31.859%))
  Logic Levels:           18  (CARRY4=16 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 9.741 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.727     5.029    multiplier/clk_main_IBUF_BUFG
    SLICE_X3Y203         FDCE                                         r  multiplier/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y203         FDCE (Prop_fdce_C_Q)         0.379     5.408 r  multiplier/temp_reg[1]/Q
                         net (fo=12, routed)          0.529     5.937    multiplier/temp_reg_n_0_[1]
    SLICE_X4Y203         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.499 r  multiplier/temp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.499    multiplier/temp_reg[1]_i_2_n_0
    SLICE_X4Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.597 r  multiplier/temp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.597    multiplier/temp_reg[5]_i_2_n_0
    SLICE_X4Y205         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.695 r  multiplier/temp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.695    multiplier/temp_reg[9]_i_2_n_0
    SLICE_X4Y206         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.793 r  multiplier/temp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.793    multiplier/temp_reg[13]_i_2_n_0
    SLICE_X4Y207         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.891 r  multiplier/temp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.891    multiplier/temp_reg[17]_i_2_n_0
    SLICE_X4Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.989 r  multiplier/temp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.989    multiplier/temp_reg[21]_i_2_n_0
    SLICE_X4Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.087 r  multiplier/temp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.087    multiplier/temp_reg[25]_i_2_n_0
    SLICE_X4Y210         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.185 r  multiplier/temp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.185    multiplier/temp_reg[29]_i_2_n_0
    SLICE_X4Y211         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.283 r  multiplier/temp_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.283    multiplier/temp_reg[32]_i_2_n_0
    SLICE_X4Y212         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.381 r  multiplier/temp_reg[37]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.381    multiplier/temp_reg[37]_i_4_n_0
    SLICE_X4Y213         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.479 r  multiplier/temp_reg[41]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.479    multiplier/temp_reg[41]_i_4_n_0
    SLICE_X4Y214         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.577 r  multiplier/temp_reg[45]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.577    multiplier/temp_reg[45]_i_4_n_0
    SLICE_X4Y215         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.675 r  multiplier/temp_reg[49]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.675    multiplier/temp_reg[49]_i_4_n_0
    SLICE_X4Y216         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.773 r  multiplier/temp_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.773    multiplier/temp_reg[53]_i_4_n_0
    SLICE_X4Y217         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.871 r  multiplier/temp_reg[57]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.871    multiplier/temp_reg[57]_i_4_n_0
    SLICE_X4Y218         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.071 r  multiplier/temp_reg[65]_i_5/O[2]
                         net (fo=1, routed)           0.437     8.508    multiplier/temp_reg[65]_i_5_n_5
    SLICE_X7Y215         LUT6 (Prop_lut6_I2_O)        0.253     8.761 r  multiplier/temp[60]_i_2/O
                         net (fo=1, routed)           0.376     9.137    multiplier/temp[60]_i_2_n_0
    SLICE_X7Y217         LUT5 (Prop_lut5_I0_O)        0.105     9.242 r  multiplier/temp[60]_i_1/O
                         net (fo=1, routed)           0.000     9.242    multiplier/temp[60]_i_1_n_0
    SLICE_X7Y217         FDCE                                         r  multiplier/temp_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    K21                                               0.000     5.000 r  clk_main (IN)
                         net (fo=0)                   0.000     5.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     6.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.602     9.741    multiplier/clk_main_IBUF_BUFG
    SLICE_X7Y217         FDCE                                         r  multiplier/temp_reg[60]/C
                         clock pessimism              0.236     9.977    
                         clock uncertainty           -0.035     9.941    
    SLICE_X7Y217         FDCE (Setup_fdce_C_D)        0.032     9.973    multiplier/temp_reg[60]
  -------------------------------------------------------------------
                         required time                          9.973    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 multiplier/temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier/temp_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 2.935ns (69.430%)  route 1.292ns (30.570%))
  Logic Levels:           18  (CARRY4=16 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.744ns = ( 9.744 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.727     5.029    multiplier/clk_main_IBUF_BUFG
    SLICE_X3Y203         FDCE                                         r  multiplier/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y203         FDCE (Prop_fdce_C_Q)         0.379     5.408 r  multiplier/temp_reg[1]/Q
                         net (fo=12, routed)          0.529     5.937    multiplier/temp_reg_n_0_[1]
    SLICE_X4Y203         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.499 r  multiplier/temp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.499    multiplier/temp_reg[1]_i_2_n_0
    SLICE_X4Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.597 r  multiplier/temp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.597    multiplier/temp_reg[5]_i_2_n_0
    SLICE_X4Y205         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.695 r  multiplier/temp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.695    multiplier/temp_reg[9]_i_2_n_0
    SLICE_X4Y206         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.793 r  multiplier/temp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.793    multiplier/temp_reg[13]_i_2_n_0
    SLICE_X4Y207         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.891 r  multiplier/temp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.891    multiplier/temp_reg[17]_i_2_n_0
    SLICE_X4Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.989 r  multiplier/temp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.989    multiplier/temp_reg[21]_i_2_n_0
    SLICE_X4Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.087 r  multiplier/temp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.087    multiplier/temp_reg[25]_i_2_n_0
    SLICE_X4Y210         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.185 r  multiplier/temp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.185    multiplier/temp_reg[29]_i_2_n_0
    SLICE_X4Y211         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.283 r  multiplier/temp_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.283    multiplier/temp_reg[32]_i_2_n_0
    SLICE_X4Y212         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.381 r  multiplier/temp_reg[37]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.381    multiplier/temp_reg[37]_i_4_n_0
    SLICE_X4Y213         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.479 r  multiplier/temp_reg[41]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.479    multiplier/temp_reg[41]_i_4_n_0
    SLICE_X4Y214         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.577 r  multiplier/temp_reg[45]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.577    multiplier/temp_reg[45]_i_4_n_0
    SLICE_X4Y215         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.675 r  multiplier/temp_reg[49]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.675    multiplier/temp_reg[49]_i_4_n_0
    SLICE_X4Y216         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.773 r  multiplier/temp_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.773    multiplier/temp_reg[53]_i_4_n_0
    SLICE_X4Y217         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.871 r  multiplier/temp_reg[57]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.871    multiplier/temp_reg[57]_i_4_n_0
    SLICE_X4Y218         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.131 r  multiplier/temp_reg[65]_i_5/O[3]
                         net (fo=1, routed)           0.446     8.577    multiplier/temp_reg[65]_i_5_n_4
    SLICE_X1Y217         LUT6 (Prop_lut6_I2_O)        0.257     8.834 r  multiplier/temp[61]_i_2/O
                         net (fo=1, routed)           0.317     9.151    multiplier/temp[61]_i_2_n_0
    SLICE_X1Y217         LUT5 (Prop_lut5_I0_O)        0.105     9.256 r  multiplier/temp[61]_i_1/O
                         net (fo=1, routed)           0.000     9.256    multiplier/temp[61]_i_1_n_0
    SLICE_X1Y217         FDCE                                         r  multiplier/temp_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    K21                                               0.000     5.000 r  clk_main (IN)
                         net (fo=0)                   0.000     5.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     6.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.605     9.744    multiplier/clk_main_IBUF_BUFG
    SLICE_X1Y217         FDCE                                         r  multiplier/temp_reg[61]/C
                         clock pessimism              0.250     9.994    
                         clock uncertainty           -0.035     9.958    
    SLICE_X1Y217         FDCE (Setup_fdce_C_D)        0.032     9.990    multiplier/temp_reg[61]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 multiplier/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier/temp_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.799ns (19.090%)  route 3.386ns (80.910%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 9.677 - 5.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.655     4.957    multiplier/clk_main_IBUF_BUFG
    SLICE_X13Y210        FDCE                                         r  multiplier/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y210        FDCE (Prop_fdce_C_Q)         0.379     5.336 r  multiplier/cnt_reg[4]/Q
                         net (fo=6, routed)           0.740     6.076    multiplier/cnt_reg[4]
    SLICE_X13Y210        LUT5 (Prop_lut5_I0_O)        0.105     6.181 r  multiplier/temp[66]_i_3/O
                         net (fo=8, routed)           0.900     7.081    multiplier/temp[66]_i_3_n_0
    SLICE_X4Y202         LUT4 (Prop_lut4_I1_O)        0.105     7.186 r  multiplier/temp[66]_i_5/O
                         net (fo=66, routed)          1.350     8.535    multiplier/temp[66]_i_5_n_0
    SLICE_X7Y212         LUT6 (Prop_lut6_I3_O)        0.105     8.640 r  multiplier/temp[37]_i_2/O
                         net (fo=1, routed)           0.397     9.037    multiplier/temp[37]_i_2_n_0
    SLICE_X9Y212         LUT5 (Prop_lut5_I0_O)        0.105     9.142 r  multiplier/temp[37]_i_1/O
                         net (fo=1, routed)           0.000     9.142    multiplier/temp[37]_i_1_n_0
    SLICE_X9Y212         FDCE                                         r  multiplier/temp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    K21                                               0.000     5.000 r  clk_main (IN)
                         net (fo=0)                   0.000     5.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     6.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.538     9.677    multiplier/clk_main_IBUF_BUFG
    SLICE_X9Y212         FDCE                                         r  multiplier/temp_reg[37]/C
                         clock pessimism              0.236     9.913    
                         clock uncertainty           -0.035     9.877    
    SLICE_X9Y212         FDCE (Setup_fdce_C_D)        0.032     9.909    multiplier/temp_reg[37]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 multiplier/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier/temp_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.972ns (22.656%)  route 3.318ns (77.344%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.742ns = ( 9.742 - 5.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.655     4.957    multiplier/clk_main_IBUF_BUFG
    SLICE_X13Y210        FDCE                                         r  multiplier/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y210        FDCE (Prop_fdce_C_Q)         0.379     5.336 r  multiplier/cnt_reg[4]/Q
                         net (fo=6, routed)           0.740     6.076    multiplier/cnt_reg[4]
    SLICE_X13Y210        LUT5 (Prop_lut5_I0_O)        0.105     6.181 r  multiplier/temp[66]_i_3/O
                         net (fo=8, routed)           0.750     6.930    multiplier/temp[66]_i_3_n_0
    SLICE_X5Y206         LUT4 (Prop_lut4_I3_O)        0.108     7.038 r  multiplier/temp[66]_i_9/O
                         net (fo=66, routed)          1.360     8.398    multiplier/temp[66]_i_9_n_0
    SLICE_X1Y215         LUT6 (Prop_lut6_I1_O)        0.275     8.673 r  multiplier/temp[49]_i_2/O
                         net (fo=1, routed)           0.469     9.142    multiplier/temp[49]_i_2_n_0
    SLICE_X6Y215         LUT5 (Prop_lut5_I0_O)        0.105     9.247 r  multiplier/temp[49]_i_1/O
                         net (fo=1, routed)           0.000     9.247    multiplier/temp[49]_i_1_n_0
    SLICE_X6Y215         FDCE                                         r  multiplier/temp_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    K21                                               0.000     5.000 r  clk_main (IN)
                         net (fo=0)                   0.000     5.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     6.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.603     9.742    multiplier/clk_main_IBUF_BUFG
    SLICE_X6Y215         FDCE                                         r  multiplier/temp_reg[49]/C
                         clock pessimism              0.236     9.978    
                         clock uncertainty           -0.035     9.942    
    SLICE_X6Y215         FDCE (Setup_fdce_C_D)        0.076    10.018    multiplier/temp_reg[49]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 multiplier/temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier/temp_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 2.773ns (66.233%)  route 1.414ns (33.768%))
  Logic Levels:           17  (CARRY4=15 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 9.741 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.727     5.029    multiplier/clk_main_IBUF_BUFG
    SLICE_X3Y203         FDCE                                         r  multiplier/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y203         FDCE (Prop_fdce_C_Q)         0.379     5.408 r  multiplier/temp_reg[1]/Q
                         net (fo=12, routed)          0.529     5.937    multiplier/temp_reg_n_0_[1]
    SLICE_X4Y203         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.499 r  multiplier/temp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.499    multiplier/temp_reg[1]_i_2_n_0
    SLICE_X4Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.597 r  multiplier/temp_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.597    multiplier/temp_reg[5]_i_2_n_0
    SLICE_X4Y205         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.695 r  multiplier/temp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.695    multiplier/temp_reg[9]_i_2_n_0
    SLICE_X4Y206         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.793 r  multiplier/temp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.793    multiplier/temp_reg[13]_i_2_n_0
    SLICE_X4Y207         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.891 r  multiplier/temp_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.891    multiplier/temp_reg[17]_i_2_n_0
    SLICE_X4Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.989 r  multiplier/temp_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.989    multiplier/temp_reg[21]_i_2_n_0
    SLICE_X4Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.087 r  multiplier/temp_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.087    multiplier/temp_reg[25]_i_2_n_0
    SLICE_X4Y210         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.185 r  multiplier/temp_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.185    multiplier/temp_reg[29]_i_2_n_0
    SLICE_X4Y211         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.283 r  multiplier/temp_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.283    multiplier/temp_reg[32]_i_2_n_0
    SLICE_X4Y212         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.381 r  multiplier/temp_reg[37]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.381    multiplier/temp_reg[37]_i_4_n_0
    SLICE_X4Y213         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.479 r  multiplier/temp_reg[41]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.479    multiplier/temp_reg[41]_i_4_n_0
    SLICE_X4Y214         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.577 r  multiplier/temp_reg[45]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.577    multiplier/temp_reg[45]_i_4_n_0
    SLICE_X4Y215         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.675 r  multiplier/temp_reg[49]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.675    multiplier/temp_reg[49]_i_4_n_0
    SLICE_X4Y216         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.773 r  multiplier/temp_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.773    multiplier/temp_reg[53]_i_4_n_0
    SLICE_X4Y217         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.973 r  multiplier/temp_reg[57]_i_4/O[2]
                         net (fo=1, routed)           0.528     8.501    multiplier/temp_reg[57]_i_4_n_5
    SLICE_X0Y217         LUT6 (Prop_lut6_I2_O)        0.253     8.754 r  multiplier/temp[56]_i_2/O
                         net (fo=1, routed)           0.356     9.111    multiplier/temp[56]_i_2_n_0
    SLICE_X6Y217         LUT5 (Prop_lut5_I0_O)        0.105     9.216 r  multiplier/temp[56]_i_1/O
                         net (fo=1, routed)           0.000     9.216    multiplier/temp[56]_i_1_n_0
    SLICE_X6Y217         FDCE                                         r  multiplier/temp_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    K21                                               0.000     5.000 r  clk_main (IN)
                         net (fo=0)                   0.000     5.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     6.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.602     9.741    multiplier/clk_main_IBUF_BUFG
    SLICE_X6Y217         FDCE                                         r  multiplier/temp_reg[56]/C
                         clock pessimism              0.236     9.977    
                         clock uncertainty           -0.035     9.941    
    SLICE_X6Y217         FDCE (Setup_fdce_C_D)        0.072    10.013    multiplier/temp_reg[56]
  -------------------------------------------------------------------
                         required time                         10.013    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 multiplier/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier/temp_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 0.982ns (23.097%)  route 3.270ns (76.903%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 9.743 - 5.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.655     4.957    multiplier/clk_main_IBUF_BUFG
    SLICE_X13Y210        FDCE                                         r  multiplier/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y210        FDCE (Prop_fdce_C_Q)         0.379     5.336 r  multiplier/cnt_reg[4]/Q
                         net (fo=6, routed)           0.740     6.076    multiplier/cnt_reg[4]
    SLICE_X13Y210        LUT5 (Prop_lut5_I0_O)        0.105     6.181 r  multiplier/temp[66]_i_3/O
                         net (fo=8, routed)           0.887     7.067    multiplier/temp[66]_i_3_n_0
    SLICE_X5Y206         LUT4 (Prop_lut4_I3_O)        0.126     7.193 r  multiplier/temp[66]_i_12/O
                         net (fo=34, routed)          1.263     8.456    multiplier/temp[66]_i_12_n_0
    SLICE_X6Y214         LUT6 (Prop_lut6_I5_O)        0.267     8.723 r  multiplier/temp[45]_i_2/O
                         net (fo=1, routed)           0.380     9.103    multiplier/temp[45]_i_2_n_0
    SLICE_X6Y214         LUT5 (Prop_lut5_I0_O)        0.105     9.208 r  multiplier/temp[45]_i_1/O
                         net (fo=1, routed)           0.000     9.208    multiplier/temp[45]_i_1_n_0
    SLICE_X6Y214         FDCE                                         r  multiplier/temp_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    K21                                               0.000     5.000 r  clk_main (IN)
                         net (fo=0)                   0.000     5.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     6.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.604     9.743    multiplier/clk_main_IBUF_BUFG
    SLICE_X6Y214         FDCE                                         r  multiplier/temp_reg[45]/C
                         clock pessimism              0.236     9.979    
                         clock uncertainty           -0.035     9.943    
    SLICE_X6Y214         FDCE (Setup_fdce_C_D)        0.072    10.015    multiplier/temp_reg[45]
  -------------------------------------------------------------------
                         required time                         10.015    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 multiplier/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier/temp_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.972ns (23.035%)  route 3.248ns (76.965%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns = ( 9.751 - 5.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.655     4.957    multiplier/clk_main_IBUF_BUFG
    SLICE_X13Y210        FDCE                                         r  multiplier/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y210        FDCE (Prop_fdce_C_Q)         0.379     5.336 r  multiplier/cnt_reg[4]/Q
                         net (fo=6, routed)           0.740     6.076    multiplier/cnt_reg[4]
    SLICE_X13Y210        LUT5 (Prop_lut5_I0_O)        0.105     6.181 r  multiplier/temp[66]_i_3/O
                         net (fo=8, routed)           0.750     6.930    multiplier/temp[66]_i_3_n_0
    SLICE_X5Y206         LUT4 (Prop_lut4_I3_O)        0.108     7.038 r  multiplier/temp[66]_i_9/O
                         net (fo=66, routed)          1.271     8.310    multiplier/temp[66]_i_9_n_0
    SLICE_X5Y212         LUT6 (Prop_lut6_I1_O)        0.275     8.585 r  multiplier/temp[38]_i_2/O
                         net (fo=1, routed)           0.487     9.071    multiplier/temp[38]_i_2_n_0
    SLICE_X3Y207         LUT5 (Prop_lut5_I0_O)        0.105     9.176 r  multiplier/temp[38]_i_1/O
                         net (fo=1, routed)           0.000     9.176    multiplier/temp[38]_i_1_n_0
    SLICE_X3Y207         FDCE                                         r  multiplier/temp_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    K21                                               0.000     5.000 r  clk_main (IN)
                         net (fo=0)                   0.000     5.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     6.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.612     9.751    multiplier/clk_main_IBUF_BUFG
    SLICE_X3Y207         FDCE                                         r  multiplier/temp_reg[38]/C
                         clock pessimism              0.236     9.987    
                         clock uncertainty           -0.035     9.951    
    SLICE_X3Y207         FDCE (Setup_fdce_C_D)        0.033     9.984    multiplier/temp_reg[38]
  -------------------------------------------------------------------
                         required time                          9.984    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 multiplier/temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier/temp_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 2.857ns (68.655%)  route 1.304ns (31.345%))
  Logic Levels:           19  (CARRY4=17 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 9.739 - 5.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.727     5.029    multiplier/clk_main_IBUF_BUFG
    SLICE_X3Y203         FDCE                                         r  multiplier/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y203         FDCE (Prop_fdce_C_Q)         0.379     5.408 r  multiplier/temp_reg[1]/Q
                         net (fo=12, routed)          0.534     5.942    multiplier/temp_reg_n_0_[1]
    SLICE_X2Y203         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     6.372 r  multiplier/temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.372    multiplier/temp_reg[0]_i_2_n_0
    SLICE_X2Y204         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.472 r  multiplier/temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.472    multiplier/temp_reg[5]_i_4_n_0
    SLICE_X2Y205         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.572 r  multiplier/temp_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.572    multiplier/temp_reg[9]_i_4_n_0
    SLICE_X2Y206         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.672 r  multiplier/temp_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.672    multiplier/temp_reg[13]_i_4_n_0
    SLICE_X2Y207         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.772 r  multiplier/temp_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.772    multiplier/temp_reg[17]_i_4_n_0
    SLICE_X2Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.872 r  multiplier/temp_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.872    multiplier/temp_reg[21]_i_4_n_0
    SLICE_X2Y209         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.972 r  multiplier/temp_reg[25]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.972    multiplier/temp_reg[25]_i_4_n_0
    SLICE_X2Y210         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.072 r  multiplier/temp_reg[29]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.072    multiplier/temp_reg[29]_i_4_n_0
    SLICE_X2Y211         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.172 r  multiplier/temp_reg[33]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.172    multiplier/temp_reg[33]_i_3_n_0
    SLICE_X2Y212         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.272 r  multiplier/temp_reg[37]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.272    multiplier/temp_reg[37]_i_3_n_0
    SLICE_X2Y213         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.372 r  multiplier/temp_reg[41]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.372    multiplier/temp_reg[41]_i_3_n_0
    SLICE_X2Y214         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.472 r  multiplier/temp_reg[45]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.472    multiplier/temp_reg[45]_i_3_n_0
    SLICE_X2Y215         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.572 r  multiplier/temp_reg[49]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.572    multiplier/temp_reg[49]_i_3_n_0
    SLICE_X2Y216         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.672 r  multiplier/temp_reg[53]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.672    multiplier/temp_reg[53]_i_3_n_0
    SLICE_X2Y217         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.772 r  multiplier/temp_reg[57]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.772    multiplier/temp_reg[57]_i_3_n_0
    SLICE_X2Y218         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.872 r  multiplier/temp_reg[61]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.872    multiplier/temp_reg[61]_i_3_n_0
    SLICE_X2Y219         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.071 r  multiplier/temp_reg[65]_i_4/O[2]
                         net (fo=1, routed)           0.394     8.465    multiplier/temp_reg[65]_i_4_n_5
    SLICE_X6Y219         LUT6 (Prop_lut6_I2_O)        0.244     8.709 r  multiplier/temp[64]_i_2/O
                         net (fo=1, routed)           0.376     9.085    multiplier/temp[64]_i_2_n_0
    SLICE_X6Y219         LUT5 (Prop_lut5_I0_O)        0.105     9.190 r  multiplier/temp[64]_i_1/O
                         net (fo=1, routed)           0.000     9.190    multiplier/temp[64]_i_1_n_0
    SLICE_X6Y219         FDCE                                         r  multiplier/temp_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    K21                                               0.000     5.000 r  clk_main (IN)
                         net (fo=0)                   0.000     5.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     6.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     8.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.600     9.739    multiplier/clk_main_IBUF_BUFG
    SLICE_X6Y219         FDCE                                         r  multiplier/temp_reg[64]/C
                         clock pessimism              0.236     9.975    
                         clock uncertainty           -0.035     9.939    
    SLICE_X6Y219         FDCE (Setup_fdce_C_D)        0.076    10.015    multiplier/temp_reg[64]
  -------------------------------------------------------------------
                         required time                         10.015    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  0.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 multiplier/result_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier_ctrl/l_temp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.507%)  route 0.113ns (44.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.709     1.656    multiplier/clk_main_IBUF_BUFG
    SLICE_X9Y211         FDRE                                         r  multiplier/result_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y211         FDRE (Prop_fdre_C_Q)         0.141     1.797 r  multiplier/result_reg[26]/Q
                         net (fo=1, routed)           0.113     1.910    multiplier_ctrl/result[26]
    SLICE_X10Y210        FDRE                                         r  multiplier_ctrl/l_temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.985     2.182    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X10Y210        FDRE                                         r  multiplier_ctrl/l_temp_reg[26]/C
                         clock pessimism             -0.488     1.694    
    SLICE_X10Y210        FDRE (Hold_fdre_C_D)         0.064     1.758    multiplier_ctrl/l_temp_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 base_ram_ctrl/register_for_reading_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier_ctrl/temp_calculate_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.921%)  route 0.116ns (45.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.738     1.685    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X4Y204         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y204         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  base_ram_ctrl/register_for_reading_data_reg[6]/Q
                         net (fo=2, routed)           0.116     1.942    multiplier_ctrl/temp_calculate_reg[63]_1[6]
    SLICE_X6Y204         FDRE                                         r  multiplier_ctrl/temp_calculate_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.016     2.213    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X6Y204         FDRE                                         r  multiplier_ctrl/temp_calculate_reg[38]/C
                         clock pessimism             -0.512     1.701    
    SLICE_X6Y204         FDRE (Hold_fdre_C_D)         0.076     1.777    multiplier_ctrl/temp_calculate_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 multiplier/result_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier_ctrl/l_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.744%)  route 0.103ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.738     1.685    multiplier/clk_main_IBUF_BUFG
    SLICE_X4Y206         FDRE                                         r  multiplier/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y206         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  multiplier/result_reg[8]/Q
                         net (fo=1, routed)           0.103     1.929    multiplier_ctrl/result[8]
    SLICE_X6Y206         FDRE                                         r  multiplier_ctrl/l_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.016     2.213    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X6Y206         FDRE                                         r  multiplier_ctrl/l_temp_reg[8]/C
                         clock pessimism             -0.512     1.701    
    SLICE_X6Y206         FDRE (Hold_fdre_C_D)         0.063     1.764    multiplier_ctrl/l_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 multiplier_ctrl/wdata_base_ram_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_ram_ctrl/register_for_writing_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.739     1.686    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X3Y208         FDRE                                         r  multiplier_ctrl/wdata_base_ram_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y208         FDRE (Prop_fdre_C_Q)         0.141     1.827 r  multiplier_ctrl/wdata_base_ram_reg[10]/Q
                         net (fo=1, routed)           0.110     1.938    base_ram_ctrl/register_for_writing_data_reg[19]_1[10]
    SLICE_X3Y209         FDRE                                         r  base_ram_ctrl/register_for_writing_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.017     2.214    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X3Y209         FDRE                                         r  base_ram_ctrl/register_for_writing_data_reg[10]/C
                         clock pessimism             -0.512     1.702    
    SLICE_X3Y209         FDRE (Hold_fdre_C_D)         0.070     1.772    base_ram_ctrl/register_for_writing_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 multiplier_ctrl/wdata_base_ram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_ram_ctrl/register_for_writing_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.758%)  route 0.112ns (44.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.740     1.687    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y206         FDRE                                         r  multiplier_ctrl/wdata_base_ram_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDRE (Prop_fdre_C_Q)         0.141     1.828 r  multiplier_ctrl/wdata_base_ram_reg[0]/Q
                         net (fo=1, routed)           0.112     1.940    base_ram_ctrl/register_for_writing_data_reg[19]_1[0]
    SLICE_X1Y205         FDRE                                         r  base_ram_ctrl/register_for_writing_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.018     2.215    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X1Y205         FDRE                                         r  base_ram_ctrl/register_for_writing_data_reg[0]/C
                         clock pessimism             -0.512     1.703    
    SLICE_X1Y205         FDRE (Hold_fdre_C_D)         0.070     1.773    base_ram_ctrl/register_for_writing_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 multiplier/result_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier_ctrl/l_temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.707     1.654    multiplier/clk_main_IBUF_BUFG
    SLICE_X11Y214        FDRE                                         r  multiplier/result_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y214        FDRE (Prop_fdre_C_Q)         0.141     1.795 r  multiplier/result_reg[29]/Q
                         net (fo=1, routed)           0.110     1.906    multiplier_ctrl/result[29]
    SLICE_X11Y215        FDRE                                         r  multiplier_ctrl/l_temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.981     2.178    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X11Y215        FDRE                                         r  multiplier_ctrl/l_temp_reg[29]/C
                         clock pessimism             -0.510     1.668    
    SLICE_X11Y215        FDRE (Hold_fdre_C_D)         0.070     1.738    multiplier_ctrl/l_temp_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 multiplier/result_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier_ctrl/l_temp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.065%)  route 0.057ns (27.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.710     1.657    multiplier/clk_main_IBUF_BUFG
    SLICE_X8Y207         FDRE                                         r  multiplier/result_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y207         FDRE (Prop_fdre_C_Q)         0.148     1.805 r  multiplier/result_reg[18]/Q
                         net (fo=1, routed)           0.057     1.862    multiplier_ctrl/result[18]
    SLICE_X9Y207         FDRE                                         r  multiplier_ctrl/l_temp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.986     2.183    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X9Y207         FDRE                                         r  multiplier_ctrl/l_temp_reg[18]/C
                         clock pessimism             -0.513     1.670    
    SLICE_X9Y207         FDRE (Hold_fdre_C_D)         0.024     1.694    multiplier_ctrl/l_temp_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 multiplier/result_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            multiplier_ctrl/l_temp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.227%)  route 0.057ns (27.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.710     1.657    multiplier/clk_main_IBUF_BUFG
    SLICE_X8Y207         FDRE                                         r  multiplier/result_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y207         FDRE (Prop_fdre_C_Q)         0.148     1.805 r  multiplier/result_reg[16]/Q
                         net (fo=1, routed)           0.057     1.862    multiplier_ctrl/result[16]
    SLICE_X9Y207         FDRE                                         r  multiplier_ctrl/l_temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.986     2.183    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X9Y207         FDRE                                         r  multiplier_ctrl/l_temp_reg[16]/C
                         clock pessimism             -0.513     1.670    
    SLICE_X9Y207         FDRE (Hold_fdre_C_D)         0.023     1.693    multiplier_ctrl/l_temp_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 multiplier_ctrl/wdata_base_ram_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_ram_ctrl/register_for_writing_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.132%)  route 0.110ns (43.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.740     1.687    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y206         FDRE                                         r  multiplier_ctrl/wdata_base_ram_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y206         FDRE (Prop_fdre_C_Q)         0.141     1.828 r  multiplier_ctrl/wdata_base_ram_reg[13]/Q
                         net (fo=1, routed)           0.110     1.938    base_ram_ctrl/register_for_writing_data_reg[19]_1[13]
    SLICE_X1Y205         FDRE                                         r  base_ram_ctrl/register_for_writing_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.018     2.215    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X1Y205         FDRE                                         r  base_ram_ctrl/register_for_writing_data_reg[13]/C
                         clock pessimism             -0.512     1.703    
    SLICE_X1Y205         FDRE (Hold_fdre_C_D)         0.066     1.769    base_ram_ctrl/register_for_writing_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 multiplier_ctrl/addr_ext_ram_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_ram_ctrl/address_to_sram_output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.582%)  route 0.122ns (46.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.737     1.684    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X7Y208         FDRE                                         r  multiplier_ctrl/addr_ext_ram_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y208         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  multiplier_ctrl/addr_ext_ram_reg[18]/Q
                         net (fo=2, routed)           0.122     1.947    ext_ram_ctrl/D[16]
    SLICE_X6Y207         FDRE                                         r  ext_ram_ctrl/address_to_sram_output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.015     2.212    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X6Y207         FDRE                                         r  ext_ram_ctrl/address_to_sram_output_reg[16]/C
                         clock pessimism             -0.512     1.700    
    SLICE_X6Y207         FDRE (Hold_fdre_C_D)         0.075     1.775    ext_ram_ctrl/address_to_sram_output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_main }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y16  clk_main_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X5Y210    base_ram_ctrl/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X3Y205    base_ram_ctrl/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X5Y210    base_ram_ctrl/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y202    base_ram_ctrl/address_to_sram_output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y202    base_ram_ctrl/address_to_sram_output_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y203    base_ram_ctrl/address_to_sram_output_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y206    base_ram_ctrl/address_to_sram_output_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y206    base_ram_ctrl/address_to_sram_output_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y203    base_ram_ctrl/address_to_sram_output_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y210    base_ram_ctrl/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y210    base_ram_ctrl/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y205    base_ram_ctrl/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y205    base_ram_ctrl/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y210    base_ram_ctrl/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y210    base_ram_ctrl/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y202    base_ram_ctrl/address_to_sram_output_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y202    base_ram_ctrl/address_to_sram_output_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y202    base_ram_ctrl/address_to_sram_output_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y202    base_ram_ctrl/address_to_sram_output_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y210    base_ram_ctrl/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y210    base_ram_ctrl/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y205    base_ram_ctrl/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y205    base_ram_ctrl/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y210    base_ram_ctrl/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X5Y210    base_ram_ctrl/FSM_sequential_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y202    base_ram_ctrl/address_to_sram_output_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y202    base_ram_ctrl/address_to_sram_output_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y202    base_ram_ctrl/address_to_sram_output_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y202    base_ram_ctrl/address_to_sram_output_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_200M
  To Clock:  

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_ram_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.455ns  (logic 3.786ns (26.194%)  route 10.669ns (73.806%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.722     5.024    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X5Y210         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_fdre_C_Q)         0.348     5.372 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)         10.669    16.041    ext_ram_data_TRI[0]
    AA15                 OBUFT (TriStatE_obuft_T_O)
                                                      3.438    19.479 r  ext_ram_data_OBUFT[23]_inst/O
                         net (fo=0)                   0.000    19.479    ext_ram_data[23]
    AA15                                                              r  ext_ram_data[23] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_ram_data[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.348ns  (logic 3.787ns (26.395%)  route 10.561ns (73.605%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.722     5.024    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X5Y210         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_fdre_C_Q)         0.348     5.372 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)         10.561    15.933    ext_ram_data_TRI[0]
    Y15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.439    19.372 r  ext_ram_data_OBUFT[22]_inst/O
                         net (fo=0)                   0.000    19.372    ext_ram_data[22]
    Y15                                                               r  ext_ram_data[22] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_ram_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.234ns  (logic 3.790ns (26.627%)  route 10.444ns (73.373%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.722     5.024    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X5Y210         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_fdre_C_Q)         0.348     5.372 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)         10.444    15.816    ext_ram_data_TRI[0]
    AC16                 OBUFT (TriStatE_obuft_T_O)
                                                      3.442    19.258 r  ext_ram_data_OBUFT[21]_inst/O
                         net (fo=0)                   0.000    19.258    ext_ram_data[21]
    AC16                                                              r  ext_ram_data[21] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_ram_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.107ns  (logic 3.780ns (26.797%)  route 10.327ns (73.203%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.722     5.024    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X5Y210         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_fdre_C_Q)         0.348     5.372 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)         10.327    15.699    ext_ram_data_TRI[0]
    AB16                 OBUFT (TriStatE_obuft_T_O)
                                                      3.432    19.131 r  ext_ram_data_OBUFT[16]_inst/O
                         net (fo=0)                   0.000    19.131    ext_ram_data[16]
    AB16                                                              r  ext_ram_data[16] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_ram_data[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.893ns  (logic 3.802ns (27.366%)  route 10.091ns (72.634%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.722     5.024    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X5Y210         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_fdre_C_Q)         0.348     5.372 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)         10.091    15.463    ext_ram_data_TRI[0]
    AD17                 OBUFT (TriStatE_obuft_T_O)
                                                      3.454    18.917 r  ext_ram_data_OBUFT[24]_inst/O
                         net (fo=0)                   0.000    18.917    ext_ram_data[24]
    AD17                                                              r  ext_ram_data[24] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_ram_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.772ns  (logic 3.797ns (27.575%)  route 9.974ns (72.425%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.722     5.024    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X5Y210         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_fdre_C_Q)         0.348     5.372 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)          9.974    15.346    ext_ram_data_TRI[0]
    AC17                 OBUFT (TriStatE_obuft_T_O)
                                                      3.449    18.795 r  ext_ram_data_OBUFT[25]_inst/O
                         net (fo=0)                   0.000    18.795    ext_ram_data[25]
    AC17                                                              r  ext_ram_data[25] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_ram_data[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.643ns  (logic 3.786ns (27.749%)  route 9.857ns (72.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.722     5.024    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X5Y210         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_fdre_C_Q)         0.348     5.372 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)          9.857    15.229    ext_ram_data_TRI[0]
    AB17                 OBUFT (TriStatE_obuft_T_O)
                                                      3.438    18.667 r  ext_ram_data_OBUFT[18]_inst/O
                         net (fo=0)                   0.000    18.667    ext_ram_data[18]
    AB17                                                              r  ext_ram_data[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_ram_data[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.362ns  (logic 3.804ns (28.466%)  route 9.558ns (71.534%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.722     5.024    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X5Y210         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_fdre_C_Q)         0.348     5.372 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)          9.558    14.930    ext_ram_data_TRI[0]
    AD18                 OBUFT (TriStatE_obuft_T_O)
                                                      3.456    18.386 r  ext_ram_data_OBUFT[20]_inst/O
                         net (fo=0)                   0.000    18.386    ext_ram_data[20]
    AD18                                                              r  ext_ram_data[20] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_ram_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.252ns  (logic 3.801ns (28.685%)  route 9.450ns (71.315%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.722     5.024    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X5Y210         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_fdre_C_Q)         0.348     5.372 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)          9.450    14.822    ext_ram_data_TRI[0]
    AC18                 OBUFT (TriStatE_obuft_T_O)
                                                      3.453    18.276 r  ext_ram_data_OBUFT[19]_inst/O
                         net (fo=0)                   0.000    18.276    ext_ram_data[19]
    AC18                                                              r  ext_ram_data[19] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_ram_ctrl/register_for_splitting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_ram_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.112ns  (logic 3.799ns (28.976%)  route 9.312ns (71.024%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.722     5.024    ext_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X5Y210         FDRE                                         r  ext_ram_ctrl/register_for_splitting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y210         FDRE (Prop_fdre_C_Q)         0.348     5.372 f  ext_ram_ctrl/register_for_splitting_reg/Q
                         net (fo=33, routed)          9.312    14.684    ext_ram_data_TRI[0]
    AC19                 OBUFT (TriStatE_obuft_T_O)
                                                      3.451    18.135 r  ext_ram_data_OBUFT[17]_inst/O
                         net (fo=0)                   0.000    18.135    ext_ram_data[17]
    AC19                                                              r  ext_ram_data[17] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.412ns (80.546%)  route 0.341ns (19.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.736     1.683    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y214         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  multiplier_ctrl/clk_cnt_reg[17]/Q
                         net (fo=4, routed)           0.341     2.165    leds_OBUF[13]
    A22                  OBUF (Prop_obuf_I_O)         1.271     3.436 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.436    leds[13]
    A22                                                               r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.404ns (79.706%)  route 0.357ns (20.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.737     1.684    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y212         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  multiplier_ctrl/clk_cnt_reg[8]/Q
                         net (fo=4, routed)           0.357     2.183    leds_OBUF[4]
    C22                  OBUF (Prop_obuf_I_O)         1.263     3.445 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.445    leds[4]
    C22                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.395ns (78.531%)  route 0.381ns (21.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.737     1.684    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y212         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  multiplier_ctrl/clk_cnt_reg[9]/Q
                         net (fo=4, routed)           0.381     2.206    leds_OBUF[5]
    C21                  OBUF (Prop_obuf_I_O)         1.254     3.461 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.461    leds[5]
    C21                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.404ns (78.881%)  route 0.376ns (21.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.736     1.683    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y214         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  multiplier_ctrl/clk_cnt_reg[18]/Q
                         net (fo=4, routed)           0.376     2.200    leds_OBUF[14]
    A20                  OBUF (Prop_obuf_I_O)         1.263     3.464 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.464    leds[14]
    A20                                                               r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.414ns (78.580%)  route 0.385ns (21.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.737     1.684    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y212         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y212         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  multiplier_ctrl/clk_cnt_reg[11]/Q
                         net (fo=4, routed)           0.385     2.210    leds_OBUF[7]
    B22                  OBUF (Prop_obuf_I_O)         1.273     3.483 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.483    leds[7]
    B22                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.424ns (78.313%)  route 0.394ns (21.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.736     1.683    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y213         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y213         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  multiplier_ctrl/clk_cnt_reg[13]/Q
                         net (fo=4, routed)           0.394     2.218    leds_OBUF[9]
    A23                  OBUF (Prop_obuf_I_O)         1.283     3.501 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.501    leds[9]
    A23                                                               r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.384ns (76.118%)  route 0.434ns (23.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.736     1.683    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y214         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  multiplier_ctrl/clk_cnt_reg[16]/Q
                         net (fo=4, routed)           0.434     2.258    leds_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.243     3.502 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.502    leds[12]
    D20                                                               r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.404ns (76.338%)  route 0.435ns (23.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.736     1.683    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y214         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y214         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  multiplier_ctrl/clk_cnt_reg[19]/Q
                         net (fo=4, routed)           0.435     2.259    leds_OBUF[15]
    B20                  OBUF (Prop_obuf_I_O)         1.263     3.523 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.523    leds[15]
    B20                                                               r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.403ns (74.825%)  route 0.472ns (25.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.736     1.683    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y213         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y213         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  multiplier_ctrl/clk_cnt_reg[12]/Q
                         net (fo=4, routed)           0.472     2.296    leds_OBUF[8]
    C23                  OBUF (Prop_obuf_I_O)         1.262     3.558 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.558    leds[8]
    C23                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier_ctrl/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.416ns (75.525%)  route 0.459ns (24.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         0.738     1.685    multiplier_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y211         FDRE                                         r  multiplier_ctrl/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y211         FDRE (Prop_fdre_C_Q)         0.141     1.826 r  multiplier_ctrl/clk_cnt_reg[4]/Q
                         net (fo=4, routed)           0.459     2.285    leds_OBUF[0]
    B24                  OBUF (Prop_obuf_I_O)         1.275     3.560 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.560    leds[0]
    B24                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_200M

Max Delay           570 Endpoints
Min Delay           570 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/x_inv_reg[62]/CLR
                            (recovery check against rising-edge clock clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.495ns  (logic 1.411ns (14.864%)  route 8.084ns (85.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         8.084     9.495    multiplier/SR[0]
    SLICE_X11Y218        FDCE                                         f  multiplier/x_inv_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.535     4.674    multiplier/clk_main_IBUF_BUFG
    SLICE_X11Y218        FDCE                                         r  multiplier/x_inv_reg[62]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/x_inv_reg[63]/CLR
                            (recovery check against rising-edge clock clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.495ns  (logic 1.411ns (14.864%)  route 8.084ns (85.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         8.084     9.495    multiplier/SR[0]
    SLICE_X11Y218        FDCE                                         f  multiplier/x_inv_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.535     4.674    multiplier/clk_main_IBUF_BUFG
    SLICE_X11Y218        FDCE                                         r  multiplier/x_inv_reg[63]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/x_inv_reg[64]/CLR
                            (recovery check against rising-edge clock clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.495ns  (logic 1.411ns (14.864%)  route 8.084ns (85.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         8.084     9.495    multiplier/SR[0]
    SLICE_X11Y218        FDCE                                         f  multiplier/x_inv_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.535     4.674    multiplier/clk_main_IBUF_BUFG
    SLICE_X11Y218        FDCE                                         r  multiplier/x_inv_reg[64]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/x_inv_reg[65]/CLR
                            (recovery check against rising-edge clock clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.495ns  (logic 1.411ns (14.864%)  route 8.084ns (85.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         8.084     9.495    multiplier/SR[0]
    SLICE_X11Y218        FDCE                                         f  multiplier/x_inv_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.535     4.674    multiplier/clk_main_IBUF_BUFG
    SLICE_X11Y218        FDCE                                         r  multiplier/x_inv_reg[65]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/x_inv_reg[66]/CLR
                            (recovery check against rising-edge clock clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.495ns  (logic 1.411ns (14.864%)  route 8.084ns (85.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         8.084     9.495    multiplier/SR[0]
    SLICE_X11Y218        FDCE                                         f  multiplier/x_inv_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.535     4.674    multiplier/clk_main_IBUF_BUFG
    SLICE_X11Y218        FDCE                                         r  multiplier/x_inv_reg[66]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/x_inv_reg[67]/CLR
                            (recovery check against rising-edge clock clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.495ns  (logic 1.411ns (14.864%)  route 8.084ns (85.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         8.084     9.495    multiplier/SR[0]
    SLICE_X11Y218        FDCE                                         f  multiplier/x_inv_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.535     4.674    multiplier/clk_main_IBUF_BUFG
    SLICE_X11Y218        FDCE                                         r  multiplier/x_inv_reg[67]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/result_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.494ns  (logic 1.537ns (16.193%)  route 7.957ns (83.807%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         6.646     8.058    multiplier_ctrl/SR[0]
    SLICE_X11Y211        LUT2 (Prop_lut2_I1_O)        0.126     8.184 r  multiplier_ctrl/result[63]_i_1/O
                         net (fo=64, routed)          1.311     9.494    multiplier/result_reg[0]_0
    SLICE_X4Y206         FDRE                                         r  multiplier/result_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.609     4.748    multiplier/clk_main_IBUF_BUFG
    SLICE_X4Y206         FDRE                                         r  multiplier/result_reg[36]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/result_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.494ns  (logic 1.537ns (16.193%)  route 7.957ns (83.807%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         6.646     8.058    multiplier_ctrl/SR[0]
    SLICE_X11Y211        LUT2 (Prop_lut2_I1_O)        0.126     8.184 r  multiplier_ctrl/result[63]_i_1/O
                         net (fo=64, routed)          1.311     9.494    multiplier/result_reg[0]_0
    SLICE_X4Y206         FDRE                                         r  multiplier/result_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.609     4.748    multiplier/clk_main_IBUF_BUFG
    SLICE_X4Y206         FDRE                                         r  multiplier/result_reg[4]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/result_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.494ns  (logic 1.537ns (16.193%)  route 7.957ns (83.807%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         6.646     8.058    multiplier_ctrl/SR[0]
    SLICE_X11Y211        LUT2 (Prop_lut2_I1_O)        0.126     8.184 r  multiplier_ctrl/result[63]_i_1/O
                         net (fo=64, routed)          1.311     9.494    multiplier/result_reg[0]_0
    SLICE_X4Y206         FDRE                                         r  multiplier/result_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.609     4.748    multiplier/clk_main_IBUF_BUFG
    SLICE_X4Y206         FDRE                                         r  multiplier/result_reg[8]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            multiplier/result_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.494ns  (logic 1.537ns (16.193%)  route 7.957ns (83.807%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    U5                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  reset_btn_IBUF_inst/O
                         net (fo=412, routed)         6.646     8.058    multiplier_ctrl/SR[0]
    SLICE_X11Y211        LUT2 (Prop_lut2_I1_O)        0.126     8.184 r  multiplier_ctrl/result[63]_i_1/O
                         net (fo=64, routed)          1.311     9.494    multiplier/result_reg[0]_0
    SLICE_X4Y206         FDRE                                         r  multiplier/result_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           1.734     3.062    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.139 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.609     4.748    multiplier/clk_main_IBUF_BUFG
    SLICE_X4Y206         FDRE                                         r  multiplier/result_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 base_ram_data[3]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.267ns (20.110%)  route 1.061ns (79.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M25                                               0.000     0.000 r  base_ram_data[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[3]_inst/IO
    M25                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  base_ram_data_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           1.061     1.329    base_ram_ctrl/D[3]
    SLICE_X1Y203         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.018     2.215    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X1Y203         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[3]/C

Slack:                    inf
  Source:                 base_ram_data[31]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.440ns  (logic 0.244ns (16.947%)  route 1.196ns (83.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  base_ram_data[31] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[31]_inst/IO
    M22                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  base_ram_data_IOBUF[31]_inst/IBUF/O
                         net (fo=1, routed)           1.196     1.440    base_ram_ctrl/D[31]
    SLICE_X2Y205         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.018     2.215    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X2Y205         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[31]/C

Slack:                    inf
  Source:                 base_ram_data[23]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.472ns  (logic 0.233ns (15.834%)  route 1.239ns (84.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  base_ram_data[23] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[23]_inst/IO
    N21                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  base_ram_data_IOBUF[23]_inst/IBUF/O
                         net (fo=1, routed)           1.239     1.472    base_ram_ctrl/D[23]
    SLICE_X5Y206         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.016     2.213    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X5Y206         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[23]/C

Slack:                    inf
  Source:                 base_ram_data[21]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.241ns (16.374%)  route 1.233ns (83.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  base_ram_data[21] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[21]_inst/IO
    M20                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  base_ram_data_IOBUF[21]_inst/IBUF/O
                         net (fo=1, routed)           1.233     1.475    base_ram_ctrl/D[21]
    SLICE_X2Y205         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.018     2.215    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X2Y205         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[21]/C

Slack:                    inf
  Source:                 base_ram_data[18]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.246ns (15.663%)  route 1.327ns (84.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  base_ram_data[18] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[18]_inst/IO
    P23                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  base_ram_data_IOBUF[18]_inst/IBUF/O
                         net (fo=1, routed)           1.327     1.574    base_ram_ctrl/D[18]
    SLICE_X4Y209         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.015     2.212    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X4Y209         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[18]/C

Slack:                    inf
  Source:                 base_ram_data[30]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.257ns (15.952%)  route 1.355ns (84.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M24                                               0.000     0.000 r  base_ram_data[30] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[30]_inst/IO
    M24                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  base_ram_data_IOBUF[30]_inst/IBUF/O
                         net (fo=1, routed)           1.355     1.612    base_ram_ctrl/D[30]
    SLICE_X2Y209         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.017     2.214    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X2Y209         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[30]/C

Slack:                    inf
  Source:                 base_ram_data[0]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.258ns (15.955%)  route 1.357ns (84.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  base_ram_data[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[0]_inst/IO
    L24                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  base_ram_data_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           1.357     1.615    base_ram_ctrl/D[0]
    SLICE_X0Y202         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.019     2.216    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y202         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[0]/C

Slack:                    inf
  Source:                 base_ram_data[26]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.231ns (14.254%)  route 1.389ns (85.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  base_ram_data[26] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[26]_inst/IO
    R21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  base_ram_data_IOBUF[26]_inst/IBUF/O
                         net (fo=1, routed)           1.389     1.620    base_ram_ctrl/D[26]
    SLICE_X2Y205         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.018     2.215    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X2Y205         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[26]/C

Slack:                    inf
  Source:                 base_ram_data[22]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.621ns  (logic 0.250ns (15.414%)  route 1.371ns (84.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N24                                               0.000     0.000 r  base_ram_data[22] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[22]_inst/IO
    N24                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  base_ram_data_IOBUF[22]_inst/IBUF/O
                         net (fo=1, routed)           1.371     1.621    base_ram_ctrl/D[22]
    SLICE_X2Y209         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.017     2.214    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X2Y209         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[22]/C

Slack:                    inf
  Source:                 base_ram_data[24]
                            (input port)
  Destination:            base_ram_ctrl/register_for_reading_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.249ns (15.035%)  route 1.404ns (84.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  base_ram_data[24] (INOUT)
                         net (fo=1, unset)            0.000     0.000    base_ram_data_IOBUF[24]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  base_ram_data_IOBUF[24]_inst/IBUF/O
                         net (fo=1, routed)           1.404     1.653    base_ram_ctrl/D[24]
    SLICE_X0Y204         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_main
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_main_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_main_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_main_IBUF_BUFG_inst/O
                         net (fo=610, routed)         1.018     2.215    base_ram_ctrl/clk_main_IBUF_BUFG
    SLICE_X0Y204         FDRE                                         r  base_ram_ctrl/register_for_reading_data_reg[24]/C





