Time resolution is 1 ps
$stop called at time : 10020 ns : File "C:/Users/denis/Verilog_projects/Lab_9/ex_3/ex_3.srcs/sim_1/new/tb.v" Line 45
