
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.39

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.29 source latency divider_counter[1]$_DFF_PN0_/CLK ^
  -0.30 target latency state[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_counter_debug[1]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net54 (net)
                  0.06    0.00    0.73 ^ input17/A (sky130_fd_sc_hd__buf_4)
    11    0.06    0.17    0.21    0.93 ^ input17/X (sky130_fd_sc_hd__buf_4)
                                         net18 (net)
                  0.17    0.00    0.93 ^ bit_counter_debug[1]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  0.93   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.29 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.29 ^ bit_counter_debug[1]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    0.29   clock reconvergence pessimism
                          0.15    0.44   library removal time
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: write (input port clocked by core_clock)
Endpoint: cmd_write$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ write (in)
                                         write (net)
                  0.00    0.00    0.20 ^ input20/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.06    0.26 ^ input20/X (sky130_fd_sc_hd__clkbuf_1)
                                         net21 (net)
                  0.04    0.00    0.26 ^ _376_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.38 ^ _376_/X (sky130_fd_sc_hd__mux2_1)
                                         _014_ (net)
                  0.04    0.00    0.38 ^ cmd_write$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.38   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.04    0.08    0.17    0.30 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.30 ^ cmd_write$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: divider_counter[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net54 (net)
                  0.06    0.00    0.73 ^ input17/A (sky130_fd_sc_hd__buf_4)
    11    0.06    0.17    0.21    0.93 ^ input17/X (sky130_fd_sc_hd__buf_4)
                                         net18 (net)
                  0.17    0.00    0.94 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    29    0.16    0.18    0.24    1.17 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.18    0.00    1.17 ^ divider_counter[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.17   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    5.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    5.29 ^ divider_counter[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.29   clock reconvergence pessimism
                          0.19    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  4.30   slack (MET)


Startpoint: divider_counter[5]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.29 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.29 ^ divider_counter[5]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
     2    0.01    0.04    0.37    0.67 v divider_counter[5]$_DFF_PN1_/Q (sky130_fd_sc_hd__dfstp_1)
                                         divider_counter[5] (net)
                  0.04    0.00    0.67 v _280_/A (sky130_fd_sc_hd__or4_2)
     4    0.02    0.15    0.74    1.40 v _280_/X (sky130_fd_sc_hd__or4_2)
                                         _040_ (net)
                  0.15    0.00    1.40 v _281_/D (sky130_fd_sc_hd__nor4_4)
     4    0.02    0.40    0.33    1.73 ^ _281_/Y (sky130_fd_sc_hd__nor4_4)
                                         _041_ (net)
                  0.40    0.00    1.73 ^ _308_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.14    0.19    1.92 v _308_/Y (sky130_fd_sc_hd__nand2_1)
                                         _061_ (net)
                  0.14    0.00    1.92 v _379_/A (sky130_fd_sc_hd__nor3_4)
     8    0.05    0.50    0.49    2.42 ^ _379_/Y (sky130_fd_sc_hd__nor3_4)
                                         _120_ (net)
                  0.50    0.00    2.42 ^ _384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.79 v _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _019_ (net)
                  0.06    0.00    2.79 v data_out[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.79   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.04    0.07    0.16    5.29 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.07    0.00    5.29 ^ data_out[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.29   clock reconvergence pessimism
                         -0.11    5.18   library setup time
                                  5.18   data required time
-----------------------------------------------------------------------------
                                  5.18   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  2.39   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: divider_counter[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net54 (net)
                  0.06    0.00    0.73 ^ input17/A (sky130_fd_sc_hd__buf_4)
    11    0.06    0.17    0.21    0.93 ^ input17/X (sky130_fd_sc_hd__buf_4)
                                         net18 (net)
                  0.17    0.00    0.94 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    29    0.16    0.18    0.24    1.17 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.18    0.00    1.17 ^ divider_counter[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.17   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    5.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    5.29 ^ divider_counter[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.29   clock reconvergence pessimism
                          0.19    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  4.30   slack (MET)


Startpoint: divider_counter[5]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.29 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.29 ^ divider_counter[5]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
     2    0.01    0.04    0.37    0.67 v divider_counter[5]$_DFF_PN1_/Q (sky130_fd_sc_hd__dfstp_1)
                                         divider_counter[5] (net)
                  0.04    0.00    0.67 v _280_/A (sky130_fd_sc_hd__or4_2)
     4    0.02    0.15    0.74    1.40 v _280_/X (sky130_fd_sc_hd__or4_2)
                                         _040_ (net)
                  0.15    0.00    1.40 v _281_/D (sky130_fd_sc_hd__nor4_4)
     4    0.02    0.40    0.33    1.73 ^ _281_/Y (sky130_fd_sc_hd__nor4_4)
                                         _041_ (net)
                  0.40    0.00    1.73 ^ _308_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.14    0.19    1.92 v _308_/Y (sky130_fd_sc_hd__nand2_1)
                                         _061_ (net)
                  0.14    0.00    1.92 v _379_/A (sky130_fd_sc_hd__nor3_4)
     8    0.05    0.50    0.49    2.42 ^ _379_/Y (sky130_fd_sc_hd__nor3_4)
                                         _120_ (net)
                  0.50    0.00    2.42 ^ _384_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.79 v _384_/X (sky130_fd_sc_hd__mux2_1)
                                         _019_ (net)
                  0.06    0.00    2.79 v data_out[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.79   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.04    0.07    0.16    5.29 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.07    0.00    5.29 ^ data_out[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.29   clock reconvergence pessimism
                         -0.11    5.18   library setup time
                                  5.18   data required time
-----------------------------------------------------------------------------
                                  5.18   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                  2.39   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.9934808611869812

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4951449632644653

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6645

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.025412797927856445

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.031137999147176743

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8161

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: divider_counter[5]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ divider_counter[5]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.37    0.67 v divider_counter[5]$_DFF_PN1_/Q (sky130_fd_sc_hd__dfstp_1)
   0.74    1.40 v _280_/X (sky130_fd_sc_hd__or4_2)
   0.33    1.73 ^ _281_/Y (sky130_fd_sc_hd__nor4_4)
   0.19    1.92 v _308_/Y (sky130_fd_sc_hd__nand2_1)
   0.49    2.42 ^ _379_/Y (sky130_fd_sc_hd__nor3_4)
   0.38    2.79 v _384_/X (sky130_fd_sc_hd__mux2_1)
   0.00    2.79 v data_out[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.79   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    5.29 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.29 ^ data_out[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.29   clock reconvergence pessimism
  -0.11    5.18   library setup time
           5.18   data required time
---------------------------------------------------------
           5.18   data required time
          -2.79   data arrival time
---------------------------------------------------------
           2.39   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: scl_internal$_DFFE_PN1N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: scl_internal$_DFFE_PN1N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ scl_internal$_DFFE_PN1N_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.37    0.66 v scl_internal$_DFFE_PN1N_/Q (sky130_fd_sc_hd__dfstp_1)
   0.05    0.71 ^ _535_/Y (sky130_fd_sc_hd__nand2_1)
   0.04    0.75 v _538_/Y (sky130_fd_sc_hd__nand2_1)
   0.00    0.75 v scl_internal$_DFFE_PN1N_/D (sky130_fd_sc_hd__dfstp_1)
           0.75   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ scl_internal$_DFFE_PN1N_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.00    0.29   clock reconvergence pessimism
   0.00    0.28   library hold time
           0.28   data required time
---------------------------------------------------------
           0.28   data required time
          -0.75   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2885

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2919

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.7939

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2.3857

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
85.389599

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.15e-04   0.00e+00   4.67e-10   3.15e-04  57.7%
Combinational          9.33e-06   1.40e-05   8.42e-10   2.34e-05   4.3%
Clock                  9.52e-05   1.12e-04   4.03e-11   2.07e-04  38.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.20e-04   1.26e-04   1.35e-09   5.46e-04 100.0%
                          76.9%      23.1%       0.0%
