
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 800 MT/s
CPU 0 runs traces/SPEC2017/623.xalancbmk_s-10B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000002 cycles: 3146074 heartbeat IPC: 3.17857 cumulative IPC: 3.17857 (Simulation time: 0 hr 16 min 37 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 3146074 (Simulation time: 0 hr 16 min 37 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 47682520 heartbeat IPC: 0.224535 cumulative IPC: 0.224535 (Simulation time: 0 hr 40 min 22 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 91347419 heartbeat IPC: 0.229017 cumulative IPC: 0.226754 (Simulation time: 1 hr 3 min 40 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 132489320 heartbeat IPC: 0.243061 cumulative IPC: 0.231941 (Simulation time: 1 hr 26 min 30 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 179563282 heartbeat IPC: 0.212432 cumulative IPC: 0.226735 (Simulation time: 1 hr 50 min 0 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 223869677 heartbeat IPC: 0.225701 cumulative IPC: 0.226528 (Simulation time: 2 hr 8 min 1 sec) 
Finished CPU 0 instructions: 50000003 cycles: 220723604 cumulative IPC: 0.226528 (Simulation time: 2 hr 8 min 1 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.226528 instructions: 50000003 cycles: 220723604
ITLB TOTAL     ACCESS:    7748312  HIT:    7718404  MISS:      29908  HIT %:     99.614  MISS %:   0.385994   MPKI: 0.59816
ITLB LOAD TRANSLATION ACCESS:    7748312  HIT:    7718404  MISS:      29908  HIT %:     99.614  MISS %:   0.385994   MPKI: 0.59816
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 19.9339 cycles
ITLB RQ	ACCESS:    8915038	FORWARD:          0	MERGED:    1159764	TO_CACHE:    7755274

DTLB TOTAL     ACCESS:   10267949  HIT:    9926879  MISS:     341070  HIT %:    96.6783  MISS %:     3.3217   MPKI: 6.8214
DTLB LOAD TRANSLATION ACCESS:   10267949  HIT:    9926879  MISS:     341070  HIT %:    96.6783  MISS %:     3.3217   MPKI: 6.8214
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 69.7073 cycles
DTLB RQ	ACCESS:   11353423	FORWARD:          0	MERGED:    1038162	TO_CACHE:   10315261

STLB TOTAL     ACCESS:     370978  HIT:     107457  MISS:     263521  HIT %:    28.9659  MISS %:    71.0341   MPKI: 5.27042
STLB LOAD TRANSLATION ACCESS:     370978  HIT:     107457  MISS:     263521  HIT %:    28.9659  MISS %:    71.0341   MPKI: 5.27042
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 79.7703 cycles
STLB RQ	ACCESS:     370978	FORWARD:          0	MERGED:          0	TO_CACHE:     370978

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   11220837  HIT:    9831856  MISS:    1388981  HIT %:    87.6214  MISS %:    12.3786   MPKI: 27.7796
L1D LOAD      ACCESS:    9003150  HIT:    7632874  MISS:    1370276  HIT %:      84.78  MISS %:      15.22   MPKI: 27.4055
L1D RFO       ACCESS:    2217687  HIT:    2198982  MISS:      18705  HIT %:    99.1566  MISS %:   0.843446   MPKI: 0.3741
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 148.575 cycles
L1D RQ	ACCESS:   14736082	FORWARD:          0	MERGED:    5596281	TO_CACHE:    9083265
L1D WQ	ACCESS:    2303184	FORWARD:      56536	MERGED:      33026	TO_CACHE:    2270158

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    8864793  HIT:    8693446  MISS:     171347  HIT %:    98.0671  MISS %:    1.93289   MPKI: 3.42694
L1I LOAD      ACCESS:    8864793  HIT:    8693446  MISS:     171347  HIT %:    98.0671  MISS %:    1.93289   MPKI: 3.42694
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 41.1052 cycles
L1I RQ	ACCESS:   15118735	FORWARD:          0	MERGED:    6203697	TO_CACHE:    8915038

BTB TOTAL     ACCESS:    8242338  HIT:    8167686  MISS:      74652  HIT %:    99.0943  MISS %:   0.905714   MPKI: 1.49304
BTB BRANCH_DIRECT_JUMP	ACCESS:     118676  HIT:     118023  MISS:        653
BTB BRANCH_INDIRECT	ACCESS:      21952  HIT:       8655  MISS:      13297
BTB BRANCH_CONDITIONAL	ACCESS:    6931274  HIT:    6928562  MISS:       2712
BTB BRANCH_DIRECT_CALL	ACCESS:     319784  HIT:     318786  MISS:        998
BTB BRANCH_INDIRECT_CALL	ACCESS:     265434  HIT:     262598  MISS:       2836
BTB BRANCH_RETURN	ACCESS:     585218  HIT:     531062  MISS:      54156
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    1861142  HIT:     511872  MISS:    1349270  HIT %:    27.5031  MISS %:    72.4969   MPKI: 26.9854
L2C LOAD      ACCESS:    1541623  HIT:     267306  MISS:    1274317  HIT %:    17.3393  MISS %:    82.6607   MPKI: 25.4863
L2C DATA LOAD MPKI: 24.8292
L2C INSTRUCTION LOAD MPKI: 0.65712
L2C RFO       ACCESS:      18704  HIT:       6557  MISS:      12147  HIT %:    35.0567  MISS %:    64.9433   MPKI: 0.24294
L2C WRITEBACK ACCESS:      36130  HIT:      35962  MISS:        168  HIT %:     99.535  MISS %:   0.464988   MPKI: 0.00336
L2C LOAD TRANSLATION ACCESS:     264685  HIT:     202047  MISS:      62638  HIT %:    76.3349  MISS %:    23.6651   MPKI: 1.25276
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 149.852 cycles
L2C RQ	ACCESS:    1825015	FORWARD:          0	MERGED:          0	TO_CACHE:    1825014
L2C WQ	ACCESS:      36130	FORWARD:          1	MERGED:          0	TO_CACHE:      36130

L2C Instructions Evicting Data 30853
L2C Translations Evicting Data 58066
L2C Data Evicting Data 1163719
L2C Instructions Evicting Instructions 824
L2C Translations Evicting Instructions 1384
L2C Data Evicting Instructions 31619
L2C Instructions Evicting Translations 1179
L2C Translations Evicting Translations 3188
L2C Data Evicting Translations 58270
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:     263521  HIT:     263521  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:     263521  HIT:     263521  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:     263521  HIT:     263521  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:     263521  HIT:     263521  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:     263521  HIT:     263521  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:     263521  HIT:     263521  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:     263521  HIT:     262357  MISS:       1164  HIT %:    99.5583  MISS %:   0.441711   MPKI: 0.02328
PSCL2 LOAD TRANSLATION ACCESS:     263521  HIT:     262357  MISS:       1164  HIT %:    99.5583  MISS %:   0.441711   MPKI: 0.02328
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    1368849  HIT:      82450  MISS:    1286399  HIT %:    6.02331  MISS %:    93.9767   MPKI: 25.728
LLC LOAD      ACCESS:    1274317  HIT:      59049  MISS:    1215268  HIT %:    4.63378  MISS %:    95.3662   MPKI: 24.3054
LLC RFO       ACCESS:      12147  HIT:       1275  MISS:      10872  HIT %:    10.4964  MISS %:    89.5036   MPKI: 0.21744
LLC WRITEBACK ACCESS:      19747  HIT:      19626  MISS:        121  HIT %:    99.3872  MISS %:   0.612751   MPKI: 0.00242
LLC LOAD TRANSLATION ACCESS:      62638  HIT:       2500  MISS:      60138  HIT %:    3.99119  MISS %:    96.0088   MPKI: 1.20276
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 125.713 cycles
LLC RQ	ACCESS:    1349104	FORWARD:          0	MERGED:          0	TO_CACHE:    1349104
LLC WQ	ACCESS:      19747	FORWARD:          0	MERGED:          0	TO_CACHE:      19747

LLC Dense regions hint to LLC: 0

RAW hits: 60209
Loads Generated: 14796291
Loads sent to L1D: 14736082
Stores Generated: 2303186
Stores sent to L1D: 2303184
Major fault: 0 Minor fault: 10925
Allocated PAGES: 10925

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     792473  ROW_BUFFER_MISS:     493805
 DBUS_CONGESTED:     419165
 WQ ROW_BUFFER_HIT:       1426  ROW_BUFFER_MISS:      15105  FULL:          0

 AVG_CONGESTED_CYCLE: 31
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 129450656
0banks busy for write cycles: 14252
1banks busy for read cycles: 57374840
1banks busy for write cycles: 3023512
2banks busy for read cycles: 20360991
2banks busy for write cycles: 349405
3banks busy for read cycles: 8179453
3banks busy for write cycles: 46006
4banks busy for read cycles: 1718959
4banks busy for write cycles: 6795
5banks busy for read cycles: 111129
5banks busy for write cycles: 3701
6banks busy for read cycles: 19725
6banks busy for write cycles: 131
7banks busy for read cycles: 24065
7banks busy for write cycles: 0
8banks busy for read cycles: 39985
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 94.93% MPKI: 13.2206 Average ROB Occupancy at Mispredict: 36.9433
Branch types
NOT_BRANCH: 36961542 73.9231%
BRANCH_DIRECT_JUMP: 118676 0.237352%
BRANCH_INDIRECT: 21952 0.043904%
BRANCH_CONDITIONAL: 11727055 23.4541%
BRANCH_DIRECT_CALL: 319784 0.639568%
BRANCH_INDIRECT_CALL: 265434 0.530868%
BRANCH_RETURN: 585218 1.17044%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 10925
