latency {
	5
}

alloc {
	+ 2
	* 1
}

ports {
	x     INPUT
	a     INPUT
	b     INPUT

	y     OUTPUT
	as(0) OUT_ASSERT_0
	as(1) OUT_ASSERT_1
	as(2) OUT_ASSERT_2
}

timings {
	x 1
	a 2
	b 3
}