Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Thu Jan 15 17:53:29 2015
| Host         : maclab3-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file system_top_wrapper_control_sets_placed.rpt
| Design       : system_top_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    36 |
| Minimum Number of register sites lost to control set restrictions |    92 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             113 |           42 |
| No           | No                    | Yes                    |               8 |            5 |
| No           | Yes                   | No                     |              79 |           23 |
| Yes          | No                    | No                     |             371 |          103 |
| Yes          | No                    | Yes                    |              34 |           11 |
| Yes          | Yes                   | No                     |              23 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                                    Enable Signal                                                                                    |                                                                                Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count |
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                            |                                                                                                                                                                               |                1 |              2 |
|  system_top_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                                                     | system_top_i/PWM_controller_PWM_Controller_ipcore_0/n_0_write_reg_direction_i_2                                                                                               |                2 |              3 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                                                                                        |                                                                                                                                                                               |                2 |              4 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                        |                                                                                                                                                                               |                2 |              4 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                                                                           |                                                                                                                                                                               |                1 |              4 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[6]_i_1                                                                                                           | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[8]_i_1                                                                                                     |                2 |              4 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/PWM_controller_PWM_Controller_ipcore_0/n_0_FSM_onehot_is_Chart[3]_i_1                                                                                                  | system_top_i/PWM_controller_PWM_Controller_ipcore_0/n_0_write_reg_direction_i_2                                                                                               |                2 |              4 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                        | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[8]_i_1__0                                                                                                  |                1 |              5 |
|  system_top_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                                                     | system_top_i/PWM_controller_PWM_Controller_ipcore_0/U0/u_PWM_controller_PWM_Controller_ipcore_axi_lite_inst/u_PWM_controller_PWM_Controller_ipcore_axi_lite_module_inst/reset |                3 |              5 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axlen_cnt[6]_i_1                                                                                                           |                                                                                                                                                                               |                3 |              5 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                     | system_top_i/proc_sys_reset_0/U0/clear                                                                                                                                        |                1 |              6 |
|  system_top_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                                                     | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_areset_d1_i_1                                                                                                        |                3 |              8 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                          | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                    |                3 |              8 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/PWM_controller_PWM_Controller_ipcore_0/U0/u_PWM_controller_PWM_Controller_ipcore_axi_lite_inst/u_PWM_controller_PWM_Controller_ipcore_addr_decoder_inst/reg_enb_duty   | system_top_i/PWM_controller_PWM_Controller_ipcore_0/n_0_write_reg_direction_i_2                                                                                               |                4 |              8 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/PWM_controller_PWM_Controller_ipcore_0/U0/u_PWM_controller_PWM_Controller_ipcore_axi_lite_inst/u_PWM_controller_PWM_Controller_ipcore_axi_lite_module_inst/w_transfer  | system_top_i/PWM_controller_PWM_Controller_ipcore_0/U0/u_PWM_controller_PWM_Controller_ipcore_axi_lite_inst/u_PWM_controller_PWM_Controller_ipcore_axi_lite_module_inst/reset |                2 |              8 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                                                                         |                                                                                                                                                                               |                3 |             12 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                                                                             |                                                                                                                                                                               |                4 |             12 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                                                                          |                                                                                                                                                                               |                4 |             12 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                                                                                     |                                                                                                                                                                               |                5 |             12 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                                                                                      |                                                                                                                                                                               |                3 |             12 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                                                                                        |                                                                                                                                                                               |                3 |             12 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                              |                                                                                                                                                                               |                4 |             13 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                 |                                                                                                                                                                               |                4 |             14 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/PWM_controller_PWM_Controller_ipcore_0/U0/u_PWM_controller_PWM_Controller_ipcore_axi_lite_inst/u_PWM_controller_PWM_Controller_ipcore_axi_lite_module_inst/aw_transfer | system_top_i/PWM_controller_PWM_Controller_ipcore_0/U0/u_PWM_controller_PWM_Controller_ipcore_axi_lite_inst/u_PWM_controller_PWM_Controller_ipcore_axi_lite_module_inst/reset |                3 |             14 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                                                                         |                                                                                                                                                                               |                4 |             14 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/PWM_controller_PWM_Controller_ipcore_0/U0/u_PWM_controller_PWM_Controller_ipcore_dut_inst/u_PWM_Controller/u_Chart/count0                                              |                                                                                                                                                                               |                5 |             16 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                                                                               |                                                                                                                                                                               |                3 |             20 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                |                                                                                                                                                                               |                9 |             34 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                |                                                                                                                                                                               |                9 |             36 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                |                                                                                                                                                                               |                8 |             36 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/s_axi_awready                                                                                                                  |                                                                                                                                                                               |                9 |             36 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/s_axi_arready                                                                                                                  |                                                                                                                                                                               |                9 |             36 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                 |                                                                                                                                                                               |               11 |             47 |
|  system_top_i/clk_wiz_0/U0/clk_out1 | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                         |                                                                                                                                                                               |               14 |             47 |
|  system_top_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                                                     | system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                      |               20 |             71 |
|  system_top_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                                                     |                                                                                                                                                                               |               43 |            114 |
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


