vhdl xil_defaultlib  \
"../../../bd/design_1/ipshared/e41b/src/adder.vhd" \
"../../../bd/design_1/ip/design_1_adder_0_0/sim/design_1_adder_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps8_0_299M_0/sim/design_1_rst_ps8_0_299M_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
