:TIMINGPATHSTART:
:SOURCE:u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[1]
:DESTINATION:u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0
:DATAPATHDELAY:1.246
:CLOCKPATHDELAY:0.030
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[1]
0.07699999999999996
u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_8
0.187
u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_8
0.038
u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_6
0.140
u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_6
0.090
u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_5
0.214
u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_5
0.038
u_main_module_new/u_Chart1/ram_reg_bram_0_i_25
0.235
u_main_module_new/u_Chart1/ram_reg_bram_0_i_25
0.038
u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0
0.189
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[1]
:DESTINATION:u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0
:DATAPATHDELAY:1.244
:CLOCKPATHDELAY:0.030
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_main_module_new/u_Chart1/FSM_sequential_is_Chart1_reg[1]
0.07699999999999996
u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_8
0.187
u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_8
0.038
u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_6
0.140
u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_6
0.090
u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_5
0.214
u_main_module_new/u_Chart1/FSM_sequential_is_enable2[1]_i_5
0.038
u_main_module_new/u_Chart1/ram_reg_bram_0_i_25
0.235
u_main_module_new/u_Chart1/ram_reg_bram_0_i_25
0.038
u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0
0.187
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_enable/i_reg[4]
:DESTINATION:u_main_module_new/u_Single_Port_RAM/data_int_reg[0]
:DATAPATHDELAY:1.590
:CLOCKPATHDELAY:0.030
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_enable/i_reg[4]
0.07699999999999996
u_enable/FSM_sequential_is_enable[1]_i_6
0.149
u_enable/FSM_sequential_is_enable[1]_i_6
0.038
u_enable/FSM_sequential_is_enable[1]_i_3
0.186
u_enable/FSM_sequential_is_enable[1]_i_3
0.038
u_enable/ram_reg_0_255_0_0_i_9
0.230
u_enable/ram_reg_0_255_0_0_i_9
0.038
u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_0_0/RAMS64E_B
0.288
u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_0_0/RAMS64E_B
0.148
u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_0_0/F7.A
0.030
u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_0_0/F7.A
0.068
u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_0_0/F8
0.000
u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_0_0/F8
0.028
u_main_module_new/u_Chart/data_int[0]_i_1
0.186
u_main_module_new/u_Chart/data_int[0]_i_1
0.038
u_main_module_new/u_Single_Port_RAM/data_int_reg[0]
0.048
:DATAPATHEND:
:TIMINGPATHEND:
