<interfaceDefinition version='1.2' language='vhdl' kind='component' name='RAM'>
  <useClause path='ieee.NUMERIC_STD.all' />
  <useClause path='ieee.STD_LOGIC_UNSIGNED.all' />
  <useClause path='ieee.std_logic_1164.all' />
    <macroList>

      <macro name='M' type='INTEGER' kind='' baseType='integer' initializer='8' />
      <macro name='N' type='INTEGER' kind='' baseType='integer' initializer='8' />

    </macroList>
    <portList>

      <port name='CLK' direction='in' type='STD_LOGIC' kind='' />
      <port name='CS_n' direction='in' type='STD_LOGIC' kind='' />
      <port name='RW_n' direction='in' type='STD_LOGIC' kind='' />
      <port name='OE' direction='in' type='STD_LOGIC' kind='' />
      <port name='Din' direction='in' type='std_logic_vector (N - 1 downto 0)' kind='array' library='work' package='RAM' packedDimension=' (N - 1 downto 0)' />
      <port name='Adr' direction='in' type='std_logic_vector (M - 1 downto 0)' kind='array' library='work' package='RAM' packedDimension=' (M - 1 downto 0)' />
      <port name='Dout' direction='out' type='std_logic_vector (N - 1 downto 0)' kind='array' library='work' package='RAM' packedDimension=' (N - 1 downto 0)' />

    </portList>
</interfaceDefinition>
