Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr  2 11:35:17 2024
| Host         : DESKTOP-2RCNUVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5c_timing_summary_routed.rpt -pb lab5c_timing_summary_routed.pb -rpx lab5c_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5c
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    myReg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    myReg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    myReg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    myReg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    myReg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    myReg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    myReg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    myReg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    myReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    myReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    myReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    myReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    myReg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    myReg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    myReg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    myReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    myReg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    myReg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    myReg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    myReg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    myReg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    myReg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    myReg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    myReg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    myReg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    myReg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    myReg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    myReg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.692ns  (logic 3.986ns (59.563%)  route 2.706ns (40.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.634     5.155    CLK_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  myReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  myReg_reg[1]/Q
                         net (fo=1, routed)           2.706     8.317    OutputNumber_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.847 r  OutputNumber_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.847    OutputNumber[1]
    E19                                                               r  OutputNumber[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.026ns  (logic 3.961ns (65.727%)  route 2.065ns (34.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.634     5.155    CLK_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  myReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  myReg_reg[0]/Q
                         net (fo=1, routed)           2.065     7.677    OutputNumber_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.181 r  OutputNumber_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.181    OutputNumber[0]
    U16                                                               r  OutputNumber[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.904ns  (logic 3.962ns (67.108%)  route 1.942ns (32.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.635     5.156    CLK_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  myReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  myReg_reg[6]/Q
                         net (fo=1, routed)           1.942     7.554    OutputNumber_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.060 r  OutputNumber_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.060    OutputNumber[6]
    U14                                                               r  OutputNumber[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 3.957ns (67.267%)  route 1.925ns (32.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.635     5.156    CLK_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  myReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  myReg_reg[7]/Q
                         net (fo=1, routed)           1.925     7.538    OutputNumber_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.038 r  OutputNumber_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.038    OutputNumber[7]
    V14                                                               r  OutputNumber[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myReg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.865ns  (logic 3.970ns (67.695%)  route 1.895ns (32.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.635     5.156    CLK_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  myReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  myReg_reg[5]/Q
                         net (fo=1, routed)           1.895     7.507    OutputNumber_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.022 r  OutputNumber_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.022    OutputNumber[5]
    U15                                                               r  OutputNumber[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.843ns  (logic 3.965ns (67.855%)  route 1.878ns (32.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.634     5.155    CLK_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  myReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  myReg_reg[3]/Q
                         net (fo=1, routed)           1.878     7.490    OutputNumber_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.999 r  OutputNumber_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.999    OutputNumber[3]
    V19                                                               r  OutputNumber[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.829ns  (logic 3.965ns (68.018%)  route 1.864ns (31.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.635     5.156    CLK_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  myReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  myReg_reg[4]/Q
                         net (fo=1, routed)           1.864     7.476    OutputNumber_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.985 r  OutputNumber_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.985    OutputNumber[4]
    W18                                                               r  OutputNumber[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.825ns  (logic 3.957ns (67.931%)  route 1.868ns (32.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.634     5.155    CLK_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  myReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  myReg_reg[2]/Q
                         net (fo=1, routed)           1.868     7.479    OutputNumber_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.980 r  OutputNumber_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.980    OutputNumber[2]
    U19                                                               r  OutputNumber[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 myReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.351ns (77.059%)  route 0.402ns (22.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.593     1.476    CLK_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  myReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  myReg_reg[4]/Q
                         net (fo=1, routed)           0.402     2.019    OutputNumber_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.229 r  OutputNumber_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.229    OutputNumber[4]
    W18                                                               r  OutputNumber[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.351ns (76.530%)  route 0.414ns (23.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.592     1.475    CLK_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  myReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  myReg_reg[3]/Q
                         net (fo=1, routed)           0.414     2.030    OutputNumber_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.241 r  OutputNumber_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.241    OutputNumber[3]
    V19                                                               r  OutputNumber[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.343ns (75.920%)  route 0.426ns (24.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.592     1.475    CLK_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  myReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  myReg_reg[2]/Q
                         net (fo=1, routed)           0.426     2.042    OutputNumber_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.244 r  OutputNumber_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.244    OutputNumber[2]
    U19                                                               r  OutputNumber[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myReg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.357ns (75.939%)  route 0.430ns (24.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.593     1.476    CLK_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  myReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  myReg_reg[5]/Q
                         net (fo=1, routed)           0.430     2.047    OutputNumber_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.262 r  OutputNumber_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.262    OutputNumber[5]
    U15                                                               r  OutputNumber[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.343ns (74.884%)  route 0.450ns (25.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.593     1.476    CLK_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  myReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  myReg_reg[7]/Q
                         net (fo=1, routed)           0.450     2.068    OutputNumber_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.269 r  OutputNumber_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.269    OutputNumber[7]
    V14                                                               r  OutputNumber[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.348ns (74.602%)  route 0.459ns (25.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.593     1.476    CLK_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  myReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  myReg_reg[6]/Q
                         net (fo=1, routed)           0.459     2.076    OutputNumber_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.283 r  OutputNumber_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.283    OutputNumber[6]
    U14                                                               r  OutputNumber[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.347ns (73.472%)  route 0.486ns (26.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.592     1.475    CLK_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  myReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  myReg_reg[0]/Q
                         net (fo=1, routed)           0.486     2.102    OutputNumber_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.308 r  OutputNumber_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.308    OutputNumber[0]
    U16                                                               r  OutputNumber[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OutputNumber[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.372ns (63.368%)  route 0.793ns (36.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.592     1.475    CLK_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  myReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  myReg_reg[1]/Q
                         net (fo=1, routed)           0.793     2.409    OutputNumber_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.640 r  OutputNumber_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.640    OutputNumber[1]
    E19                                                               r  OutputNumber[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 N[2]
                            (input port)
  Destination:            myReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.528ns  (logic 1.939ns (25.757%)  route 5.589ns (74.243%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  N[2] (IN)
                         net (fo=0)                   0.000     0.000    N[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  N_IBUF[2]_inst/O
                         net (fo=16, routed)          4.865     6.323    N_IBUF[2]
    SLICE_X1Y11          LUT4 (Prop_lut4_I3_O)        0.154     6.477 r  myReg[3]_i_2/O
                         net (fo=2, routed)           0.724     7.201    myReg[3]_i_2_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.327     7.528 r  myReg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.528    p_0_in[2]
    SLICE_X1Y12          FDCE                                         r  myReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.515     4.856    CLK_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  myReg_reg[2]/C

Slack:                    inf
  Source:                 N[2]
                            (input port)
  Destination:            myReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.511ns  (logic 1.706ns (22.711%)  route 5.806ns (77.289%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  N[2] (IN)
                         net (fo=0)                   0.000     0.000    N[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  N_IBUF[2]_inst/O
                         net (fo=16, routed)          4.705     6.163    N_IBUF[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.124     6.287 r  myReg[4]_i_2/O
                         net (fo=2, routed)           1.101     7.387    myReg[4]_i_2_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.511 r  myReg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.511    p_0_in[3]
    SLICE_X1Y12          FDCE                                         r  myReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.515     4.856    CLK_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  myReg_reg[3]/C

Slack:                    inf
  Source:                 N[2]
                            (input port)
  Destination:            myReg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 1.706ns (23.106%)  route 5.677ns (76.894%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  N[2] (IN)
                         net (fo=0)                   0.000     0.000    N[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  N_IBUF[2]_inst/O
                         net (fo=16, routed)          4.866     6.324    N_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I4_O)        0.124     6.448 r  myReg[7]_i_4/O
                         net (fo=1, routed)           0.811     7.259    myReg[7]_i_4_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.124     7.383 r  myReg[7]_i_1/O
                         net (fo=1, routed)           0.000     7.383    p_0_in[7]
    SLICE_X0Y11          FDCE                                         r  myReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.516     4.857    CLK_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  myReg_reg[7]/C

Slack:                    inf
  Source:                 N[2]
                            (input port)
  Destination:            myReg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.205ns  (logic 1.706ns (23.678%)  route 5.499ns (76.322%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  N[2] (IN)
                         net (fo=0)                   0.000     0.000    N[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  N_IBUF[2]_inst/O
                         net (fo=16, routed)          4.865     6.323    N_IBUF[2]
    SLICE_X1Y11          LUT5 (Prop_lut5_I3_O)        0.124     6.447 r  myReg[5]_i_2/O
                         net (fo=2, routed)           0.634     7.081    myReg[5]_i_2_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     7.205 r  myReg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.205    p_0_in[5]
    SLICE_X0Y11          FDCE                                         r  myReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.516     4.857    CLK_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  myReg_reg[5]/C

Slack:                    inf
  Source:                 N[2]
                            (input port)
  Destination:            myReg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.094ns  (logic 1.934ns (27.261%)  route 5.160ns (72.739%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  N[2] (IN)
                         net (fo=0)                   0.000     0.000    N[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  N_IBUF[2]_inst/O
                         net (fo=16, routed)          4.705     6.163    N_IBUF[2]
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.150     6.313 r  myReg[6]_i_2/O
                         net (fo=2, routed)           0.455     6.768    myReg[6]_i_2_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.326     7.094 r  myReg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.094    p_0_in[6]
    SLICE_X0Y11          FDCE                                         r  myReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.516     4.857    CLK_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  myReg_reg[6]/C

Slack:                    inf
  Source:                 N[2]
                            (input port)
  Destination:            myReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.013ns  (logic 1.940ns (27.660%)  route 5.073ns (72.340%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  N[2] (IN)
                         net (fo=0)                   0.000     0.000    N[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  N_IBUF[2]_inst/O
                         net (fo=16, routed)          4.418     5.875    N_IBUF[2]
    SLICE_X1Y11          LUT5 (Prop_lut5_I3_O)        0.150     6.025 r  myReg[2]_i_3/O
                         net (fo=2, routed)           0.656     6.681    myReg[2]_i_3_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.332     7.013 r  myReg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.013    p_0_in[1]
    SLICE_X0Y12          FDCE                                         r  myReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.515     4.856    CLK_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  myReg_reg[1]/C

Slack:                    inf
  Source:                 N[2]
                            (input port)
  Destination:            myReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.972ns  (logic 1.936ns (27.768%)  route 5.036ns (72.232%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  N[2] (IN)
                         net (fo=0)                   0.000     0.000    N[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  N_IBUF[2]_inst/O
                         net (fo=16, routed)          4.362     5.820    N_IBUF[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.152     5.972 r  myReg[1]_i_2/O
                         net (fo=2, routed)           0.674     6.646    myReg[1]_i_2_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.326     6.972 r  myReg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.972    p_0_in[0]
    SLICE_X1Y12          FDCE                                         r  myReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.515     4.856    CLK_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  myReg_reg[0]/C

Slack:                    inf
  Source:                 N[2]
                            (input port)
  Destination:            myReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.914ns  (logic 1.706ns (24.672%)  route 5.209ns (75.328%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  N[2] (IN)
                         net (fo=0)                   0.000     0.000    N[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  N_IBUF[2]_inst/O
                         net (fo=16, routed)          4.705     6.163    N_IBUF[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.124     6.287 r  myReg[4]_i_2/O
                         net (fo=2, routed)           0.504     6.790    myReg[4]_i_2_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.914 r  myReg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.914    p_0_in[4]
    SLICE_X1Y11          FDCE                                         r  myReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.516     4.857    CLK_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  myReg_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            myReg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.425ns  (logic 1.456ns (26.841%)  route 3.969ns (73.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           3.969     5.425    RESET_IBUF
    SLICE_X0Y11          FDCE                                         f  myReg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.516     4.857    CLK_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  myReg_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            myReg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.425ns  (logic 1.456ns (26.841%)  route 3.969ns (73.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           3.969     5.425    RESET_IBUF
    SLICE_X0Y11          FDCE                                         f  myReg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.516     4.857    CLK_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  myReg_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 InputNumber[0]
                            (input port)
  Destination:            myReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.311ns (41.747%)  route 0.434ns (58.253%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  InputNumber[0] (IN)
                         net (fo=0)                   0.000     0.000    InputNumber[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  InputNumber_IBUF[0]_inst/O
                         net (fo=5, routed)           0.352     0.573    InputNumber_IBUF[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.618 r  myReg[0]_i_2/O
                         net (fo=1, routed)           0.082     0.700    myReg[0]_i_2_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I2_O)        0.045     0.745 r  myReg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.745    p_0_in[0]
    SLICE_X1Y12          FDCE                                         r  myReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.862     1.989    CLK_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  myReg_reg[0]/C

Slack:                    inf
  Source:                 InputNumber[4]
                            (input port)
  Destination:            myReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.309ns (38.894%)  route 0.485ns (61.106%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  InputNumber[4] (IN)
                         net (fo=0)                   0.000     0.000    InputNumber[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  InputNumber_IBUF[4]_inst/O
                         net (fo=5, routed)           0.423     0.642    InputNumber_IBUF[4]
    SLICE_X1Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.687 r  myReg[5]_i_2/O
                         net (fo=2, routed)           0.062     0.749    myReg[5]_i_2_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.794 r  myReg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.794    p_0_in[4]
    SLICE_X1Y11          FDCE                                         r  myReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.864     1.991    CLK_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  myReg_reg[4]/C

Slack:                    inf
  Source:                 InputNumber[3]
                            (input port)
  Destination:            myReg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.372ns (42.918%)  route 0.494ns (57.082%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  InputNumber[3] (IN)
                         net (fo=0)                   0.000     0.000    InputNumber[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  InputNumber_IBUF[3]_inst/O
                         net (fo=5, routed)           0.419     0.636    InputNumber_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.048     0.684 r  myReg[6]_i_2/O
                         net (fo=2, routed)           0.075     0.759    myReg[6]_i_2_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.107     0.866 r  myReg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.866    p_0_in[5]
    SLICE_X0Y11          FDCE                                         r  myReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.864     1.991    CLK_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  myReg_reg[5]/C

Slack:                    inf
  Source:                 InputNumber[1]
                            (input port)
  Destination:            myReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.319ns (36.057%)  route 0.566ns (63.943%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  InputNumber[1] (IN)
                         net (fo=0)                   0.000     0.000    InputNumber[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  InputNumber_IBUF[1]_inst/O
                         net (fo=5, routed)           0.401     0.630    InputNumber_IBUF[1]
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.045     0.675 r  myReg[2]_i_2/O
                         net (fo=2, routed)           0.166     0.841    myReg[2]_i_2_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.886 r  myReg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.886    p_0_in[2]
    SLICE_X1Y12          FDCE                                         r  myReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.862     1.989    CLK_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  myReg_reg[2]/C

Slack:                    inf
  Source:                 InputNumber[1]
                            (input port)
  Destination:            myReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.319ns (36.012%)  route 0.567ns (63.988%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  InputNumber[1] (IN)
                         net (fo=0)                   0.000     0.000    InputNumber[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  InputNumber_IBUF[1]_inst/O
                         net (fo=5, routed)           0.458     0.687    InputNumber_IBUF[1]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  myReg[1]_i_3/O
                         net (fo=2, routed)           0.110     0.842    myReg[1]_i_3_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I3_O)        0.045     0.887 r  myReg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.887    p_0_in[1]
    SLICE_X0Y12          FDCE                                         r  myReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.862     1.989    CLK_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  myReg_reg[1]/C

Slack:                    inf
  Source:                 InputNumber[3]
                            (input port)
  Destination:            myReg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.372ns (39.041%)  route 0.580ns (60.959%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  InputNumber[3] (IN)
                         net (fo=0)                   0.000     0.000    InputNumber[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  InputNumber_IBUF[3]_inst/O
                         net (fo=5, routed)           0.419     0.636    InputNumber_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.048     0.684 r  myReg[6]_i_2/O
                         net (fo=2, routed)           0.161     0.845    myReg[6]_i_2_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.107     0.952 r  myReg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.952    p_0_in[6]
    SLICE_X0Y11          FDCE                                         r  myReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.864     1.991    CLK_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  myReg_reg[6]/C

Slack:                    inf
  Source:                 InputNumber[4]
                            (input port)
  Destination:            myReg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.309ns (32.321%)  route 0.647ns (67.679%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  InputNumber[4] (IN)
                         net (fo=0)                   0.000     0.000    InputNumber[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  InputNumber_IBUF[4]_inst/O
                         net (fo=5, routed)           0.478     0.697    InputNumber_IBUF[4]
    SLICE_X1Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.742 r  myReg[7]_i_2/O
                         net (fo=2, routed)           0.169     0.911    myReg[7]_i_2_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.045     0.956 r  myReg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.956    p_0_in[7]
    SLICE_X0Y11          FDCE                                         r  myReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.864     1.991    CLK_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  myReg_reg[7]/C

Slack:                    inf
  Source:                 InputNumber[0]
                            (input port)
  Destination:            myReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.376ns (37.387%)  route 0.630ns (62.613%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  InputNumber[0] (IN)
                         net (fo=0)                   0.000     0.000    InputNumber[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  InputNumber_IBUF[0]_inst/O
                         net (fo=5, routed)           0.446     0.667    InputNumber_IBUF[0]
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.045     0.712 r  myReg[3]_i_2/O
                         net (fo=2, routed)           0.184     0.896    myReg[3]_i_2_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I1_O)        0.110     1.006 r  myReg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.006    p_0_in[3]
    SLICE_X1Y12          FDCE                                         r  myReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.862     1.989    CLK_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  myReg_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            myReg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.224ns (10.965%)  route 1.821ns (89.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           1.821     2.045    RESET_IBUF
    SLICE_X1Y12          FDCE                                         f  myReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.862     1.989    CLK_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  myReg_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            myReg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.224ns (10.965%)  route 1.821ns (89.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  RESET_IBUF_inst/O
                         net (fo=8, routed)           1.821     2.045    RESET_IBUF
    SLICE_X1Y12          FDCE                                         f  myReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.862     1.989    CLK_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  myReg_reg[2]/C





