
module PWM(
	input wire clk,
	input wire [11:0] valor_bin,
	output reg pwm
    );
	 
	 reg cont = 12'd0;
	 
	 always @(posedge clk)
		  begin
				if (cont < valor_bin)
					 pwm <= 1'b1;
			   else
					 pwm <= 1'b0;
					 
				if (cont == 12'd4095)
					 begin
						  cont <= 12'd0;
						  
					 end
			   else
					 cont <= cont + 1'b1;
		  end

endmodule

