{
	"route__net": 16044,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 18541,
	"route__wirelength__iter:1": 1029647,
	"route__drc_errors__iter:2": 10451,
	"route__wirelength__iter:2": 1024064,
	"route__drc_errors__iter:3": 9518,
	"route__wirelength__iter:3": 1022066,
	"route__drc_errors__iter:4": 1335,
	"route__wirelength__iter:4": 1021996,
	"route__drc_errors__iter:5": 193,
	"route__wirelength__iter:5": 1021851,
	"route__drc_errors__iter:6": 41,
	"route__wirelength__iter:6": 1021834,
	"route__drc_errors__iter:7": 1,
	"route__wirelength__iter:7": 1021857,
	"route__drc_errors__iter:8": 0,
	"route__wirelength__iter:8": 1021865,
	"route__drc_errors": 0,
	"route__wirelength": 1021865,
	"route__vias": 154261,
	"route__vias__singlecut": 154261,
	"route__vias__multicut": 0,
	"design__io": 522,
	"design__die__area": 448597,
	"design__core__area": 426409,
	"design__instance__count": 22311,
	"design__instance__area": 201204,
	"design__instance__count__stdcell": 22311,
	"design__instance__area__stdcell": 201204,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.471857,
	"design__instance__utilization__stdcell": 0.471857,
	"design__instance__count__class:fill_cell": 480,
	"design__instance__count__class:tap_cell": 6050,
	"design__instance__count__class:antenna_cell": 353,
	"design__instance__count__class:clock_buffer": 357,
	"design__instance__count__class:timing_repair_buffer": 729,
	"design__instance__count__class:inverter": 93,
	"design__instance__count__class:clock_inverter": 197,
	"design__instance__count__class:sequential_cell": 2476,
	"design__instance__count__class:multi_input_combinational_cell": 12056,
	"flow__warnings__count": 33,
	"flow__errors__count": 0
}