
major-project-base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c72c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000888  0800c8c0  0800c8c0  0001c8c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d148  0800d148  00020410  2**0
                  CONTENTS
  4 .ARM          00000000  0800d148  0800d148  00020410  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d148  0800d148  00020410  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d148  0800d148  0001d148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d14c  0800d14c  0001d14c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000410  20000000  0800d150  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020410  2**0
                  CONTENTS
 10 .bss          000004e0  20000410  20000410  00020410  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200008f0  200008f0  00020410  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020410  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000370f  00000000  00000000  00020440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000bed  00000000  00000000  00023b4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001278  00000000  00000000  0002473c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001118  00000000  00000000  000259b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eb12  00000000  00000000  00026acc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00003062  00000000  00000000  000355de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00038640  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065cc  00000000  00000000  00038690  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000410 	.word	0x20000410
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c8a4 	.word	0x0800c8a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000414 	.word	0x20000414
 80001cc:	0800c8a4 	.word	0x0800c8a4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <lsm303dlhc_initialise>:
//  {
//    Error_Handler();
//  }
//}

void lsm303dlhc_initialise(I2C_HandleTypeDef *i2c){
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b088      	sub	sp, #32
 8000c8c:	af04      	add	r7, sp, #16
 8000c8e:	6078      	str	r0, [r7, #4]
  uint8_t ctrl1_reg_a = 0x57; // Normal power mode, all axes enabled, 50Hz data rate
 8000c90:	2357      	movs	r3, #87	; 0x57
 8000c92:	733b      	strb	r3, [r7, #12]
  uint8_t ctrl4_reg_a = 0x00; // Continous conversion mode
 8000c94:	2300      	movs	r3, #0
 8000c96:	73fb      	strb	r3, [r7, #15]
  uint8_t ctrl1_reg_m = 0x00; // Temp sensor disabled, 4 Gauss full scale
 8000c98:	2300      	movs	r3, #0
 8000c9a:	73bb      	strb	r3, [r7, #14]
  uint8_t ctrl5_reg_m = 0x80; // Magnetic field sensor in high-resolution mode
 8000c9c:	2380      	movs	r3, #128	; 0x80
 8000c9e:	737b      	strb	r3, [r7, #13]

  // Configure accelerometer
  HAL_I2C_Mem_Write(i2c, LSM303DLHC_I2C_ADDRESS, 0x20, 1, &ctrl1_reg_a, 1, HAL_MAX_DELAY);
 8000ca0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca4:	9302      	str	r3, [sp, #8]
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	9301      	str	r3, [sp, #4]
 8000caa:	f107 030c 	add.w	r3, r7, #12
 8000cae:	9300      	str	r3, [sp, #0]
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	2220      	movs	r2, #32
 8000cb4:	2119      	movs	r1, #25
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f002 fe0e 	bl	80038d8 <HAL_I2C_Mem_Write>

//  if (read_ctrl1_reg_a != ctrl1_reg_a || read_ctrl1_reg_m != ctrl1_reg_m || read_ctrl5_reg_m != ctrl5_reg_m)
//  {
//    Error_Handler();
//  }
}
 8000cbc:	bf00      	nop
 8000cbe:	3710      	adds	r7, #16
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <lsm303dlhc_read_acc>:

void lsm303dlhc_read_acc(int16_t* accelData, I2C_HandleTypeDef *i2c)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b088      	sub	sp, #32
 8000cc8:	af04      	add	r7, sp, #16
 8000cca:	6078      	str	r0, [r7, #4]
 8000ccc:	6039      	str	r1, [r7, #0]
  uint8_t acc_data[6];

  HAL_I2C_Mem_Read(i2c, LSM303DLHC_I2C_ADDRESS, 0x28, 1, acc_data, 6, HAL_MAX_DELAY);
 8000cce:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd2:	9302      	str	r3, [sp, #8]
 8000cd4:	2306      	movs	r3, #6
 8000cd6:	9301      	str	r3, [sp, #4]
 8000cd8:	f107 0308 	add.w	r3, r7, #8
 8000cdc:	9300      	str	r3, [sp, #0]
 8000cde:	2301      	movs	r3, #1
 8000ce0:	2228      	movs	r2, #40	; 0x28
 8000ce2:	2119      	movs	r1, #25
 8000ce4:	6838      	ldr	r0, [r7, #0]
 8000ce6:	f002 ff0b 	bl	8003b00 <HAL_I2C_Mem_Read>

  accelData[0] = (int16_t)(acc_data[0] | (acc_data[1] << 8));
 8000cea:	7a3b      	ldrb	r3, [r7, #8]
 8000cec:	b21a      	sxth	r2, r3
 8000cee:	7a7b      	ldrb	r3, [r7, #9]
 8000cf0:	021b      	lsls	r3, r3, #8
 8000cf2:	b21b      	sxth	r3, r3
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	b21a      	sxth	r2, r3
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	801a      	strh	r2, [r3, #0]
  accelData[1] = (int16_t)(acc_data[2] | (acc_data[3] << 8));
 8000cfc:	7abb      	ldrb	r3, [r7, #10]
 8000cfe:	b219      	sxth	r1, r3
 8000d00:	7afb      	ldrb	r3, [r7, #11]
 8000d02:	021b      	lsls	r3, r3, #8
 8000d04:	b21a      	sxth	r2, r3
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	3302      	adds	r3, #2
 8000d0a:	430a      	orrs	r2, r1
 8000d0c:	b212      	sxth	r2, r2
 8000d0e:	801a      	strh	r2, [r3, #0]
  accelData[2] = (int16_t)(acc_data[4] | (acc_data[5] << 8));
 8000d10:	7b3b      	ldrb	r3, [r7, #12]
 8000d12:	b219      	sxth	r1, r3
 8000d14:	7b7b      	ldrb	r3, [r7, #13]
 8000d16:	021b      	lsls	r3, r3, #8
 8000d18:	b21a      	sxth	r2, r3
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	3304      	adds	r3, #4
 8000d1e:	430a      	orrs	r2, r1
 8000d20:	b212      	sxth	r2, r2
 8000d22:	801a      	strh	r2, [r3, #0]

  // Process accelerometer data
}
 8000d24:	bf00      	nop
 8000d26:	3710      	adds	r7, #16
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <enable_clocks>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// enable the clocks for desired peripherals (GPIOA, C and E)
void enable_clocks() {
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN;
 8000d30:	4b05      	ldr	r3, [pc, #20]	; (8000d48 <enable_clocks+0x1c>)
 8000d32:	695b      	ldr	r3, [r3, #20]
 8000d34:	4a04      	ldr	r2, [pc, #16]	; (8000d48 <enable_clocks+0x1c>)
 8000d36:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 8000d3a:	6153      	str	r3, [r2, #20]
}
 8000d3c:	bf00      	nop
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	40021000 	.word	0x40021000

08000d4c <initialise_board>:


// initialise the discovery board I/O (just outputs: inputs are selected by default)
void initialise_board() {
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
	// get a pointer to the second half word of the MODER register (for outputs pe8-15)
	uint16_t *led_output_registers = ((uint16_t *)&(GPIOE->MODER)) + 1;
 8000d52:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <initialise_board+0x20>)
 8000d54:	607b      	str	r3, [r7, #4]
	*led_output_registers = 0x5555;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	f245 5255 	movw	r2, #21845	; 0x5555
 8000d5c:	801a      	strh	r2, [r3, #0]
}
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	48001002 	.word	0x48001002

08000d70 <HAL_TIM_IC_CaptureCallback>:
uint16_t last_period = 0;

float x = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b08c      	sub	sp, #48	; 0x30
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
	uint8_t buffer[32];
	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a17      	ldr	r2, [pc, #92]	; (8000ddc <HAL_TIM_IC_CaptureCallback+0x6c>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d127      	bne.n	8000dd2 <HAL_TIM_IC_CaptureCallback+0x62>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	7f1b      	ldrb	r3, [r3, #28]
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d123      	bne.n	8000dd2 <HAL_TIM_IC_CaptureCallback+0x62>
	{
		uint16_t IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f005 ff7f 	bl	8006c90 <HAL_TIM_ReadCapturedValue>
 8000d92:	4603      	mov	r3, r0
 8000d94:	85fb      	strh	r3, [r7, #46]	; 0x2e

		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == 1)
 8000d96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d9e:	f002 fcdb 	bl	8003758 <HAL_GPIO_ReadPin>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d103      	bne.n	8000db0 <HAL_TIM_IC_CaptureCallback+0x40>
			rise_time = IC_Val1;
 8000da8:	4a0d      	ldr	r2, [pc, #52]	; (8000de0 <HAL_TIM_IC_CaptureCallback+0x70>)
 8000daa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000dac:	8013      	strh	r3, [r2, #0]
 8000dae:	e006      	b.n	8000dbe <HAL_TIM_IC_CaptureCallback+0x4e>
		else
			last_period = IC_Val1 - rise_time;
 8000db0:	4b0b      	ldr	r3, [pc, #44]	; (8000de0 <HAL_TIM_IC_CaptureCallback+0x70>)
 8000db2:	881b      	ldrh	r3, [r3, #0]
 8000db4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000db6:	1ad3      	subs	r3, r2, r3
 8000db8:	b29a      	uxth	r2, r3
 8000dba:	4b0a      	ldr	r3, [pc, #40]	; (8000de4 <HAL_TIM_IC_CaptureCallback+0x74>)
 8000dbc:	801a      	strh	r2, [r3, #0]

		diff = IC_Val1 - last_capture;
 8000dbe:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <HAL_TIM_IC_CaptureCallback+0x78>)
 8000dc0:	881b      	ldrh	r3, [r3, #0]
 8000dc2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	b29a      	uxth	r2, r3
 8000dc8:	4b08      	ldr	r3, [pc, #32]	; (8000dec <HAL_TIM_IC_CaptureCallback+0x7c>)
 8000dca:	801a      	strh	r2, [r3, #0]
		last_capture = IC_Val1;
 8000dcc:	4a06      	ldr	r2, [pc, #24]	; (8000de8 <HAL_TIM_IC_CaptureCallback+0x78>)
 8000dce:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000dd0:	8013      	strh	r3, [r2, #0]
	}
}
 8000dd2:	bf00      	nop
 8000dd4:	3730      	adds	r7, #48	; 0x30
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	40012c00 	.word	0x40012c00
 8000de0:	200008c0 	.word	0x200008c0
 8000de4:	200008c2 	.word	0x200008c2
 8000de8:	200008bc 	.word	0x200008bc
 8000dec:	200008be 	.word	0x200008be

08000df0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000df0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000df4:	ed2d 8b02 	vpush	{d8}
 8000df8:	b0be      	sub	sp, #248	; 0xf8
 8000dfa:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */

	enable_clocks();
 8000dfc:	f7ff ff96 	bl	8000d2c <enable_clocks>
	initialise_board();
 8000e00:	f7ff ffa4 	bl	8000d4c <initialise_board>

	LedRegister *led_register = ((uint8_t*)&(GPIOE->ODR)) + 1;
 8000e04:	4bbb      	ldr	r3, [pc, #748]	; (80010f4 <main+0x304>)
 8000e06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	SerialInitialise(BAUD_115200, &USART1_PORT, 0x00);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	49ba      	ldr	r1, [pc, #744]	; (80010f8 <main+0x308>)
 8000e0e:	2004      	movs	r0, #4
 8000e10:	f001 fd02 	bl	8002818 <SerialInitialise>


	HAL_StatusTypeDef return_value = 0x00;
 8000e14:	2300      	movs	r3, #0
 8000e16:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

	volatile uint16_t vertical_PWM = 1000;
 8000e1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e1e:	877b      	strh	r3, [r7, #58]	; 0x3a
	volatile uint16_t horizontal_PWM = 1000;
 8000e20:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e24:	873b      	strh	r3, [r7, #56]	; 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e26:	f002 f981 	bl	800312c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e2a:	f001 f8c5 	bl	8001fb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e2e:	f001 fae5 	bl	80023fc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000e32:	f001 f927 	bl	8002084 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000e36:	f001 f9a5 	bl	8002184 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 8000e3a:	f001 fabd 	bl	80023b8 <MX_USB_PCD_Init>
  MX_TIM2_Init();
 8000e3e:	f001 fa55 	bl	80022ec <MX_TIM2_Init>
  MX_TIM1_Init();
 8000e42:	f001 f9dd 	bl	8002200 <MX_TIM1_Init>
  MX_I2C2_Init();
 8000e46:	f001 f95d 	bl	8002104 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // PAN
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	48ab      	ldr	r0, [pc, #684]	; (80010fc <main+0x30c>)
 8000e4e:	f005 f8e1 	bl	8006014 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // TILT
 8000e52:	2104      	movs	r1, #4
 8000e54:	48a9      	ldr	r0, [pc, #676]	; (80010fc <main+0x30c>)
 8000e56:	f005 f8dd 	bl	8006014 <HAL_TIM_PWM_Start>

	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1); // LIDAR
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	48a8      	ldr	r0, [pc, #672]	; (8001100 <main+0x310>)
 8000e5e:	f005 fa3b 	bl	80062d8 <HAL_TIM_IC_Start_IT>

	// TIM 2 is setup with a prescaler that makes 1 count = 1 microsecond
	// Even with HAL, you can still set the values yourself
	TIM2->ARR = 20000; // 20000 = 20ms, which is the desired clock period for servos
 8000e62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e66:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000e6a:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CR1 |= TIM_CR1_ARPE; // this makes the timing not change until the next pulse is finished
 8000e6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e7a:	6013      	str	r3, [r2, #0]
	// NVIC_EnableIRQ(TIM2_IRQn);

	// literallty set the PTU registers using I2C
	// Stews code to initalise HAL_TYPE_STRUCT used for I2C communications
	// he is exrecting a certain stream of infromation and sets it up like so
	initialise_ptu_i2c(&hi2c2);
 8000e7c:	48a1      	ldr	r0, [pc, #644]	; (8001104 <main+0x314>)
 8000e7e:	f001 fb59 	bl	8002534 <initialise_ptu_i2c>

	lsm303dlhc_initialise(&hi2c1);
 8000e82:	48a1      	ldr	r0, [pc, #644]	; (8001108 <main+0x318>)
 8000e84:	f7ff ff00 	bl	8000c88 <lsm303dlhc_initialise>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


	// reset lidar board
	uint8_t reset_value = 0x00;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	return_value = HAL_I2C_Mem_Write(&hi2c2, LIDAR_WR, 0x00, 1, &reset_value, 1, 10);
 8000e8e:	230a      	movs	r3, #10
 8000e90:	9302      	str	r3, [sp, #8]
 8000e92:	2301      	movs	r3, #1
 8000e94:	9301      	str	r3, [sp, #4]
 8000e96:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8000e9a:	9300      	str	r3, [sp, #0]
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	21c4      	movs	r1, #196	; 0xc4
 8000ea2:	4898      	ldr	r0, [pc, #608]	; (8001104 <main+0x314>)
 8000ea4:	f002 fd18 	bl	80038d8 <HAL_I2C_Mem_Write>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

	uint8_t PWM_direction_clockwise = 1;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7

	// delay for initialisation of the lidar
	HAL_Delay(100);
 8000eb4:	2064      	movs	r0, #100	; 0x64
 8000eb6:	f002 f99f 	bl	80031f8 <HAL_Delay>

	uint16_t time = 100; // 4 seconds = 4000ms // 10ms = 10
 8000eba:	2364      	movs	r3, #100	; 0x64
 8000ebc:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
	//Idea get a interrupt every 10ms
	up_count_TIM3(time, PTU_callback_function);
 8000ec0:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8000ec4:	4991      	ldr	r1, [pc, #580]	; (800110c <main+0x31c>)
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f002 f8ae 	bl	8003028 <up_count_TIM3>

	float x_acc = 0.0;
 8000ecc:	f04f 0300 	mov.w	r3, #0
 8000ed0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	float y_acc = 0.0;
 8000ed4:	f04f 0300 	mov.w	r3, #0
 8000ed8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	float z_acc = 0.0;
 8000edc:	f04f 0300 	mov.w	r3, #0
 8000ee0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	float x_v = 0.0;
 8000ee4:	f04f 0300 	mov.w	r3, #0
 8000ee8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	float y_v = 0.0;
 8000eec:	f04f 0300 	mov.w	r3, #0
 8000ef0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	float z_v = 0.0;
 8000ef4:	f04f 0300 	mov.w	r3, #0
 8000ef8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	float x_angle = 0.0;
 8000efc:	f04f 0300 	mov.w	r3, #0
 8000f00:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	float y_angle = 0.0;
 8000f04:	f04f 0300 	mov.w	r3, #0
 8000f08:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	float z_angle = 0.0;
 8000f0c:	f04f 0300 	mov.w	r3, #0
 8000f10:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	float p_rps = 0.0;
 8000f14:	f04f 0300 	mov.w	r3, #0
 8000f18:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	float q_rps = 0.0;
 8000f1c:	f04f 0300 	mov.w	r3, #0
 8000f20:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	float r_rps = 0.0;
 8000f24:	f04f 0300 	mov.w	r3, #0
 8000f28:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	float global_roll = 0.0;
 8000f2c:	f04f 0300 	mov.w	r3, #0
 8000f30:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	float global_pitch = 0.0;
 8000f34:	f04f 0300 	mov.w	r3, #0
 8000f38:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	float global_yaw = 0.0;
 8000f3c:	f04f 0300 	mov.w	r3, #0
 8000f40:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	while (1)
	{
		if (PWM_direction_clockwise == 1) {
 8000f44:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d10a      	bne.n	8000f62 <main+0x172>
			vertical_PWM += 3;
 8000f4c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	3303      	adds	r3, #3
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	877b      	strh	r3, [r7, #58]	; 0x3a
			horizontal_PWM += 3;
 8000f56:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000f58:	b29b      	uxth	r3, r3
 8000f5a:	3303      	adds	r3, #3
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	873b      	strh	r3, [r7, #56]	; 0x38
 8000f60:	e009      	b.n	8000f76 <main+0x186>
		}
		else {
			vertical_PWM -= 3;
 8000f62:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000f64:	b29b      	uxth	r3, r3
 8000f66:	3b03      	subs	r3, #3
 8000f68:	b29b      	uxth	r3, r3
 8000f6a:	877b      	strh	r3, [r7, #58]	; 0x3a
			horizontal_PWM -= 3;
 8000f6c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000f6e:	b29b      	uxth	r3, r3
 8000f70:	3b03      	subs	r3, #3
 8000f72:	b29b      	uxth	r3, r3
 8000f74:	873b      	strh	r3, [r7, #56]	; 0x38
		}

		if (vertical_PWM > 1900) {
 8000f76:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000f78:	b29b      	uxth	r3, r3
 8000f7a:	f240 726c 	movw	r2, #1900	; 0x76c
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d905      	bls.n	8000f8e <main+0x19e>
			vertical_PWM = 1900;
 8000f82:	f240 736c 	movw	r3, #1900	; 0x76c
 8000f86:	877b      	strh	r3, [r7, #58]	; 0x3a
			PWM_direction_clockwise = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
		}
		if (vertical_PWM < 1200) {
 8000f8e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8000f96:	d205      	bcs.n	8000fa4 <main+0x1b4>
			vertical_PWM = 1200;
 8000f98:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 8000f9c:	877b      	strh	r3, [r7, #58]	; 0x3a
			PWM_direction_clockwise = 1;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
		}

		TIM2->CCR1 = vertical_PWM;
 8000fa4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000fa6:	b29a      	uxth	r2, r3
 8000fa8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fac:	635a      	str	r2, [r3, #52]	; 0x34
		TIM2->CCR2 = horizontal_PWM;
 8000fae:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000fb0:	b29a      	uxth	r2, r3
 8000fb2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fb6:	639a      	str	r2, [r3, #56]	; 0x38


		uint8_t xMSB = 0x00;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
		HAL_I2C_Mem_Read(&hi2c2,gyro_rd, 0x29, 1, &xMSB, 1, 10);
 8000fbe:	230a      	movs	r3, #10
 8000fc0:	9302      	str	r3, [sp, #8]
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	9301      	str	r3, [sp, #4]
 8000fc6:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8000fca:	9300      	str	r3, [sp, #0]
 8000fcc:	2301      	movs	r3, #1
 8000fce:	2229      	movs	r2, #41	; 0x29
 8000fd0:	21d3      	movs	r1, #211	; 0xd3
 8000fd2:	484c      	ldr	r0, [pc, #304]	; (8001104 <main+0x314>)
 8000fd4:	f002 fd94 	bl	8003b00 <HAL_I2C_Mem_Read>
		uint8_t xLSB = 0x00;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
		HAL_I2C_Mem_Read(&hi2c2,gyro_rd, 0x28, 1, &xLSB, 1, 10);
 8000fde:	230a      	movs	r3, #10
 8000fe0:	9302      	str	r3, [sp, #8]
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	9301      	str	r3, [sp, #4]
 8000fe6:	f107 0335 	add.w	r3, r7, #53	; 0x35
 8000fea:	9300      	str	r3, [sp, #0]
 8000fec:	2301      	movs	r3, #1
 8000fee:	2228      	movs	r2, #40	; 0x28
 8000ff0:	21d3      	movs	r1, #211	; 0xd3
 8000ff2:	4844      	ldr	r0, [pc, #272]	; (8001104 <main+0x314>)
 8000ff4:	f002 fd84 	bl	8003b00 <HAL_I2C_Mem_Read>
		int16_t yaw_rate = ((xMSB << 8) | xLSB);
 8000ff8:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000ffc:	021b      	lsls	r3, r3, #8
 8000ffe:	b21a      	sxth	r2, r3
 8001000:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001004:	b21b      	sxth	r3, r3
 8001006:	4313      	orrs	r3, r2
 8001008:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

		uint8_t yMSB = 0x00;
 800100c:	2300      	movs	r3, #0
 800100e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		HAL_I2C_Mem_Read(&hi2c2,gyro_rd, 0x2B, 1, &yMSB, 1, 10);
 8001012:	230a      	movs	r3, #10
 8001014:	9302      	str	r3, [sp, #8]
 8001016:	2301      	movs	r3, #1
 8001018:	9301      	str	r3, [sp, #4]
 800101a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800101e:	9300      	str	r3, [sp, #0]
 8001020:	2301      	movs	r3, #1
 8001022:	222b      	movs	r2, #43	; 0x2b
 8001024:	21d3      	movs	r1, #211	; 0xd3
 8001026:	4837      	ldr	r0, [pc, #220]	; (8001104 <main+0x314>)
 8001028:	f002 fd6a 	bl	8003b00 <HAL_I2C_Mem_Read>
		uint8_t yLSB = 0x00;
 800102c:	2300      	movs	r3, #0
 800102e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		HAL_I2C_Mem_Read(&hi2c2,gyro_rd, 0x2A, 1, &yLSB, 1, 10);
 8001032:	230a      	movs	r3, #10
 8001034:	9302      	str	r3, [sp, #8]
 8001036:	2301      	movs	r3, #1
 8001038:	9301      	str	r3, [sp, #4]
 800103a:	f107 0333 	add.w	r3, r7, #51	; 0x33
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	2301      	movs	r3, #1
 8001042:	222a      	movs	r2, #42	; 0x2a
 8001044:	21d3      	movs	r1, #211	; 0xd3
 8001046:	482f      	ldr	r0, [pc, #188]	; (8001104 <main+0x314>)
 8001048:	f002 fd5a 	bl	8003b00 <HAL_I2C_Mem_Read>
		int16_t pitch_rate = ((yMSB << 8) | yLSB);
 800104c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001050:	021b      	lsls	r3, r3, #8
 8001052:	b21a      	sxth	r2, r3
 8001054:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001058:	b21b      	sxth	r3, r3
 800105a:	4313      	orrs	r3, r2
 800105c:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98

		uint8_t zMSB = 0x00;
 8001060:	2300      	movs	r3, #0
 8001062:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		HAL_I2C_Mem_Read(&hi2c2,gyro_rd, 0x2D, 1, &zMSB, 1, 10);
 8001066:	230a      	movs	r3, #10
 8001068:	9302      	str	r3, [sp, #8]
 800106a:	2301      	movs	r3, #1
 800106c:	9301      	str	r3, [sp, #4]
 800106e:	f107 0332 	add.w	r3, r7, #50	; 0x32
 8001072:	9300      	str	r3, [sp, #0]
 8001074:	2301      	movs	r3, #1
 8001076:	222d      	movs	r2, #45	; 0x2d
 8001078:	21d3      	movs	r1, #211	; 0xd3
 800107a:	4822      	ldr	r0, [pc, #136]	; (8001104 <main+0x314>)
 800107c:	f002 fd40 	bl	8003b00 <HAL_I2C_Mem_Read>
		uint8_t zLSB = 0x00;
 8001080:	2300      	movs	r3, #0
 8001082:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
		HAL_I2C_Mem_Read(&hi2c2,gyro_rd, 0x2C, 1, &zLSB, 1, 10);
 8001086:	230a      	movs	r3, #10
 8001088:	9302      	str	r3, [sp, #8]
 800108a:	2301      	movs	r3, #1
 800108c:	9301      	str	r3, [sp, #4]
 800108e:	f107 0331 	add.w	r3, r7, #49	; 0x31
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	2301      	movs	r3, #1
 8001096:	222c      	movs	r2, #44	; 0x2c
 8001098:	21d3      	movs	r1, #211	; 0xd3
 800109a:	481a      	ldr	r0, [pc, #104]	; (8001104 <main+0x314>)
 800109c:	f002 fd30 	bl	8003b00 <HAL_I2C_Mem_Read>
		int16_t roll_rate = ((zMSB << 8) | zLSB);
 80010a0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80010a4:	021b      	lsls	r3, r3, #8
 80010a6:	b21a      	sxth	r2, r3
 80010a8:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	4313      	orrs	r3, r2
 80010b0:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

		if (pitch_rate < 0)
 80010b4:	f9b7 3098 	ldrsh.w	r3, [r7, #152]	; 0x98
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	da07      	bge.n	80010cc <main+0x2dc>
			led_register->led_groups.led_pair_1 = 0b01;
 80010bc:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80010c0:	7813      	ldrb	r3, [r2, #0]
 80010c2:	2101      	movs	r1, #1
 80010c4:	f361 0301 	bfi	r3, r1, #0, #2
 80010c8:	7013      	strb	r3, [r2, #0]
 80010ca:	e006      	b.n	80010da <main+0x2ea>
		else
			led_register->led_groups.led_pair_1 = 0b10;
 80010cc:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80010d0:	7813      	ldrb	r3, [r2, #0]
 80010d2:	2102      	movs	r1, #2
 80010d4:	f361 0301 	bfi	r3, r1, #0, #2
 80010d8:	7013      	strb	r3, [r2, #0]

		if (yaw_rate < 0)
 80010da:	f9b7 309a 	ldrsh.w	r3, [r7, #154]	; 0x9a
 80010de:	2b00      	cmp	r3, #0
 80010e0:	da16      	bge.n	8001110 <main+0x320>
			led_register->led_groups.led_pair_2 = 1;
 80010e2:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80010e6:	7813      	ldrb	r3, [r2, #0]
 80010e8:	2101      	movs	r1, #1
 80010ea:	f361 0383 	bfi	r3, r1, #2, #2
 80010ee:	7013      	strb	r3, [r2, #0]
 80010f0:	e015      	b.n	800111e <main+0x32e>
 80010f2:	bf00      	nop
 80010f4:	48001015 	.word	0x48001015
 80010f8:	200001f4 	.word	0x200001f4
 80010fc:	20000584 	.word	0x20000584
 8001100:	20000538 	.word	0x20000538
 8001104:	20000480 	.word	0x20000480
 8001108:	2000042c 	.word	0x2000042c
 800110c:	080024f9 	.word	0x080024f9
		else
			led_register->led_groups.led_pair_2 = 2;
 8001110:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8001114:	7813      	ldrb	r3, [r2, #0]
 8001116:	2102      	movs	r1, #2
 8001118:	f361 0383 	bfi	r3, r1, #2, #2
 800111c:	7013      	strb	r3, [r2, #0]


		uint8_t lidar_value = 0x03;
 800111e:	2303      	movs	r3, #3
 8001120:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
		return_value = HAL_I2C_Mem_Write(&hi2c2, LIDAR_WR, 0x00, 1, &lidar_value, 1, 100);
 8001124:	2364      	movs	r3, #100	; 0x64
 8001126:	9302      	str	r3, [sp, #8]
 8001128:	2301      	movs	r3, #1
 800112a:	9301      	str	r3, [sp, #4]
 800112c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001130:	9300      	str	r3, [sp, #0]
 8001132:	2301      	movs	r3, #1
 8001134:	2200      	movs	r2, #0
 8001136:	21c4      	movs	r1, #196	; 0xc4
 8001138:	482e      	ldr	r0, [pc, #184]	; (80011f4 <main+0x404>)
 800113a:	f002 fbcd 	bl	80038d8 <HAL_I2C_Mem_Write>
 800113e:	4603      	mov	r3, r0
 8001140:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

		lidar_value = 0xff;
 8001144:	23ff      	movs	r3, #255	; 0xff
 8001146:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

		uint8_t lidar_MSBa = 0x00;
 800114a:	2300      	movs	r3, #0
 800114c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		uint8_t lidar_LSBa = 0x00;
 8001150:	2300      	movs	r3, #0
 8001152:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

		volatile uint16_t lidar_distance = 0xff;
 8001156:	23ff      	movs	r3, #255	; 0xff
 8001158:	85bb      	strh	r3, [r7, #44]	; 0x2c

		uint16_t timeout;
// some WERID ERROS happen here
		while ((lidar_value & 0x01) != 0x00) {
 800115a:	e043      	b.n	80011e4 <main+0x3f4>
			return_value = HAL_I2C_Mem_Read(&hi2c2, LIDAR_RD, 0x01, 1, &lidar_value, 1, 100);
 800115c:	2364      	movs	r3, #100	; 0x64
 800115e:	9302      	str	r3, [sp, #8]
 8001160:	2301      	movs	r3, #1
 8001162:	9301      	str	r3, [sp, #4]
 8001164:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001168:	9300      	str	r3, [sp, #0]
 800116a:	2301      	movs	r3, #1
 800116c:	2201      	movs	r2, #1
 800116e:	21c5      	movs	r1, #197	; 0xc5
 8001170:	4820      	ldr	r0, [pc, #128]	; (80011f4 <main+0x404>)
 8001172:	f002 fcc5 	bl	8003b00 <HAL_I2C_Mem_Read>
 8001176:	4603      	mov	r3, r0
 8001178:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

			return_value = HAL_I2C_Mem_Read(&hi2c2, LIDAR_RD, 0x0f, 1, &lidar_MSBa, 1, 100);
 800117c:	2364      	movs	r3, #100	; 0x64
 800117e:	9302      	str	r3, [sp, #8]
 8001180:	2301      	movs	r3, #1
 8001182:	9301      	str	r3, [sp, #4]
 8001184:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8001188:	9300      	str	r3, [sp, #0]
 800118a:	2301      	movs	r3, #1
 800118c:	220f      	movs	r2, #15
 800118e:	21c5      	movs	r1, #197	; 0xc5
 8001190:	4818      	ldr	r0, [pc, #96]	; (80011f4 <main+0x404>)
 8001192:	f002 fcb5 	bl	8003b00 <HAL_I2C_Mem_Read>
 8001196:	4603      	mov	r3, r0
 8001198:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			return_value = HAL_I2C_Mem_Read(&hi2c2, LIDAR_RD, 0x10, 1, &lidar_LSBa, 1, 100);
 800119c:	2364      	movs	r3, #100	; 0x64
 800119e:	9302      	str	r3, [sp, #8]
 80011a0:	2301      	movs	r3, #1
 80011a2:	9301      	str	r3, [sp, #4]
 80011a4:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 80011a8:	9300      	str	r3, [sp, #0]
 80011aa:	2301      	movs	r3, #1
 80011ac:	2210      	movs	r2, #16
 80011ae:	21c5      	movs	r1, #197	; 0xc5
 80011b0:	4810      	ldr	r0, [pc, #64]	; (80011f4 <main+0x404>)
 80011b2:	f002 fca5 	bl	8003b00 <HAL_I2C_Mem_Read>
 80011b6:	4603      	mov	r3, r0
 80011b8:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

			lidar_distance = ((lidar_MSBa << 8) | lidar_LSBa);
 80011bc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80011c0:	021b      	lsls	r3, r3, #8
 80011c2:	b21a      	sxth	r2, r3
 80011c4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80011c8:	b21b      	sxth	r3, r3
 80011ca:	4313      	orrs	r3, r2
 80011cc:	b21b      	sxth	r3, r3
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	85bb      	strh	r3, [r7, #44]	; 0x2c
			timeout += 1;
 80011d2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80011d6:	3301      	adds	r3, #1
 80011d8:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
			if (timeout > 0xff)
 80011dc:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80011e0:	2bff      	cmp	r3, #255	; 0xff
 80011e2:	d809      	bhi.n	80011f8 <main+0x408>
		while ((lidar_value & 0x01) != 0x00) {
 80011e4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80011e8:	f003 0301 	and.w	r3, r3, #1
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d1b5      	bne.n	800115c <main+0x36c>
 80011f0:	e003      	b.n	80011fa <main+0x40a>
 80011f2:	bf00      	nop
 80011f4:	20000480 	.word	0x20000480
				break;
 80011f8:	bf00      	nop
		}

		uint8_t lidar_ranges = lidar_distance / (100/4); // 100cm broken into 4 groups
 80011fa:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	4adc      	ldr	r2, [pc, #880]	; (8001570 <main+0x780>)
 8001200:	fba2 2303 	umull	r2, r3, r2, r3
 8001204:	08db      	lsrs	r3, r3, #3
 8001206:	b29b      	uxth	r3, r3
 8001208:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
		if (lidar_ranges > 3)
 800120c:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 8001210:	2b03      	cmp	r3, #3
 8001212:	d902      	bls.n	800121a <main+0x42a>
			lidar_ranges = 3;
 8001214:	2303      	movs	r3, #3
 8001216:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5

		uint8_t led_values = pow(2, lidar_ranges);
 800121a:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff f970 	bl	8000504 <__aeabi_ui2d>
 8001224:	4602      	mov	r2, r0
 8001226:	460b      	mov	r3, r1
 8001228:	ec43 2b11 	vmov	d1, r2, r3
 800122c:	ed9f 0bca 	vldr	d0, [pc, #808]	; 8001558 <main+0x768>
 8001230:	f009 fe0a 	bl	800ae48 <pow>
 8001234:	ec53 2b10 	vmov	r2, r3, d0
 8001238:	4610      	mov	r0, r2
 800123a:	4619      	mov	r1, r3
 800123c:	f7ff fcb4 	bl	8000ba8 <__aeabi_d2uiz>
 8001240:	4603      	mov	r3, r0
 8001242:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95

		led_register->led_groups.led_set_of_4 = led_values;
 8001246:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 800124a:	f003 030f 	and.w	r3, r3, #15
 800124e:	b2d9      	uxtb	r1, r3
 8001250:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8001254:	7813      	ldrb	r3, [r2, #0]
 8001256:	f361 1307 	bfi	r3, r1, #4, #4
 800125a:	7013      	strb	r3, [r2, #0]

		volatile int read_values_now = 0;
 800125c:	2300      	movs	r3, #0
 800125e:	62bb      	str	r3, [r7, #40]	; 0x28

		if (last_period > 4000)
 8001260:	4bc4      	ldr	r3, [pc, #784]	; (8001574 <main+0x784>)
 8001262:	881b      	ldrh	r3, [r3, #0]
 8001264:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001268:	d903      	bls.n	8001272 <main+0x482>
			last_period = 5000;
 800126a:	4bc2      	ldr	r3, [pc, #776]	; (8001574 <main+0x784>)
 800126c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001270:	801a      	strh	r2, [r3, #0]
		if (lidar_distance > 4000)
 8001272:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001274:	b29b      	uxth	r3, r3
 8001276:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800127a:	d902      	bls.n	8001282 <main+0x492>
			lidar_distance = 5500;
 800127c:	f241 537c 	movw	r3, #5500	; 0x157c
 8001280:	85bb      	strh	r3, [r7, #44]	; 0x2c
		// Read the magnetometer

		uint8_t mag_setting = 0b11111100;
 8001282:	23fc      	movs	r3, #252	; 0xfc
 8001284:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		return_value = HAL_I2C_Mem_Write(&hi2c2, magnet_wr, 0x02, 1, &mag_setting, 1, 10);
 8001288:	230a      	movs	r3, #10
 800128a:	9302      	str	r3, [sp, #8]
 800128c:	2301      	movs	r3, #1
 800128e:	9301      	str	r3, [sp, #4]
 8001290:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	2301      	movs	r3, #1
 8001298:	2202      	movs	r2, #2
 800129a:	213c      	movs	r1, #60	; 0x3c
 800129c:	48b6      	ldr	r0, [pc, #728]	; (8001578 <main+0x788>)
 800129e:	f002 fb1b 	bl	80038d8 <HAL_I2C_Mem_Write>
 80012a2:	4603      	mov	r3, r0
 80012a4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

		uint8_t mag_data_buf[6];
		return_value = HAL_I2C_Mem_Read(&hi2c2, magnet_rd, 0x03, 1, mag_data_buf, 6, 10);
 80012a8:	230a      	movs	r3, #10
 80012aa:	9302      	str	r3, [sp, #8]
 80012ac:	2306      	movs	r3, #6
 80012ae:	9301      	str	r3, [sp, #4]
 80012b0:	f107 0320 	add.w	r3, r7, #32
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	2301      	movs	r3, #1
 80012b8:	2203      	movs	r2, #3
 80012ba:	213d      	movs	r1, #61	; 0x3d
 80012bc:	48ae      	ldr	r0, [pc, #696]	; (8001578 <main+0x788>)
 80012be:	f002 fc1f 	bl	8003b00 <HAL_I2C_Mem_Read>
 80012c2:	4603      	mov	r3, r0
 80012c4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		int16_t x_mag = ((mag_data_buf[0] << 8) | mag_data_buf[1]);
 80012c8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80012cc:	021b      	lsls	r3, r3, #8
 80012ce:	b21a      	sxth	r2, r3
 80012d0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80012d4:	b21b      	sxth	r3, r3
 80012d6:	4313      	orrs	r3, r2
 80012d8:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
		int16_t z_mag = ((mag_data_buf[2] << 8) | mag_data_buf[3]);
 80012dc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80012e0:	021b      	lsls	r3, r3, #8
 80012e2:	b21a      	sxth	r2, r3
 80012e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80012e8:	b21b      	sxth	r3, r3
 80012ea:	4313      	orrs	r3, r2
 80012ec:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
		int16_t y_mag = ((mag_data_buf[4] << 8) | mag_data_buf[5]);
 80012f0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80012f4:	021b      	lsls	r3, r3, #8
 80012f6:	b21a      	sxth	r2, r3
 80012f8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80012fc:	b21b      	sxth	r3, r3
 80012fe:	4313      	orrs	r3, r2
 8001300:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e

		// I'm so confused it seems stw things roll is z yaw is x pitch is y??

		// Read acceleration values from ADXL345 registers
		uint8_t buffer[6];
		HAL_I2C_Mem_Read(&hi2c2, accel_rd, 0x32, 1, buffer, 6, 10);
 8001304:	230a      	movs	r3, #10
 8001306:	9302      	str	r3, [sp, #8]
 8001308:	2306      	movs	r3, #6
 800130a:	9301      	str	r3, [sp, #4]
 800130c:	f107 0318 	add.w	r3, r7, #24
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	2301      	movs	r3, #1
 8001314:	2232      	movs	r2, #50	; 0x32
 8001316:	21a7      	movs	r1, #167	; 0xa7
 8001318:	4897      	ldr	r0, [pc, #604]	; (8001578 <main+0x788>)
 800131a:	f002 fbf1 	bl	8003b00 <HAL_I2C_Mem_Read>
		int16_t x_acceleration = ((buffer[1] << 8) | buffer[0]);
 800131e:	7e7b      	ldrb	r3, [r7, #25]
 8001320:	021b      	lsls	r3, r3, #8
 8001322:	b21a      	sxth	r2, r3
 8001324:	7e3b      	ldrb	r3, [r7, #24]
 8001326:	b21b      	sxth	r3, r3
 8001328:	4313      	orrs	r3, r2
 800132a:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
		int16_t y_acceleration = ((buffer[3] << 8) | buffer[2]);
 800132e:	7efb      	ldrb	r3, [r7, #27]
 8001330:	021b      	lsls	r3, r3, #8
 8001332:	b21a      	sxth	r2, r3
 8001334:	7ebb      	ldrb	r3, [r7, #26]
 8001336:	b21b      	sxth	r3, r3
 8001338:	4313      	orrs	r3, r2
 800133a:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
		int16_t z_acceleration = ((buffer[5] << 8) | buffer[4]);
 800133e:	7f7b      	ldrb	r3, [r7, #29]
 8001340:	021b      	lsls	r3, r3, #8
 8001342:	b21a      	sxth	r2, r3
 8001344:	7f3b      	ldrb	r3, [r7, #28]
 8001346:	b21b      	sxth	r3, r3
 8001348:	4313      	orrs	r3, r2
 800134a:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88


		// I think these calcs are wrong but wait and see
		int32_t x_input = y_acceleration*y_acceleration + z_acceleration*z_acceleration;
 800134e:	f9b7 308a 	ldrsh.w	r3, [r7, #138]	; 0x8a
 8001352:	f9b7 208a 	ldrsh.w	r2, [r7, #138]	; 0x8a
 8001356:	fb03 f202 	mul.w	r2, r3, r2
 800135a:	f9b7 3088 	ldrsh.w	r3, [r7, #136]	; 0x88
 800135e:	f9b7 1088 	ldrsh.w	r1, [r7, #136]	; 0x88
 8001362:	fb01 f303 	mul.w	r3, r1, r3
 8001366:	4413      	add	r3, r2
 8001368:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		int32_t y_input = x_acceleration*x_acceleration + z_acceleration*z_acceleration;
 800136c:	f9b7 308c 	ldrsh.w	r3, [r7, #140]	; 0x8c
 8001370:	f9b7 208c 	ldrsh.w	r2, [r7, #140]	; 0x8c
 8001374:	fb03 f202 	mul.w	r2, r3, r2
 8001378:	f9b7 3088 	ldrsh.w	r3, [r7, #136]	; 0x88
 800137c:	f9b7 1088 	ldrsh.w	r1, [r7, #136]	; 0x88
 8001380:	fb01 f303 	mul.w	r3, r1, r3
 8001384:	4413      	add	r3, r2
 8001386:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		int32_t z_input = x_acceleration*x_acceleration + y_acceleration*y_acceleration;
 800138a:	f9b7 308c 	ldrsh.w	r3, [r7, #140]	; 0x8c
 800138e:	f9b7 208c 	ldrsh.w	r2, [r7, #140]	; 0x8c
 8001392:	fb03 f202 	mul.w	r2, r3, r2
 8001396:	f9b7 308a 	ldrsh.w	r3, [r7, #138]	; 0x8a
 800139a:	f9b7 108a 	ldrsh.w	r1, [r7, #138]	; 0x8a
 800139e:	fb01 f303 	mul.w	r3, r1, r3
 80013a2:	4413      	add	r3, r2
 80013a4:	67fb      	str	r3, [r7, #124]	; 0x7c
		float ax_roll = (180/3.14)*atan(y_acceleration/sqrt(y_input));
 80013a6:	f9b7 308a 	ldrsh.w	r3, [r7, #138]	; 0x8a
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7ff f8ba 	bl	8000524 <__aeabi_i2d>
 80013b0:	4604      	mov	r4, r0
 80013b2:	460d      	mov	r5, r1
 80013b4:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 80013b8:	f7ff f8b4 	bl	8000524 <__aeabi_i2d>
 80013bc:	4602      	mov	r2, r0
 80013be:	460b      	mov	r3, r1
 80013c0:	ec43 2b10 	vmov	d0, r2, r3
 80013c4:	f009 fdb0 	bl	800af28 <sqrt>
 80013c8:	ec53 2b10 	vmov	r2, r3, d0
 80013cc:	4620      	mov	r0, r4
 80013ce:	4629      	mov	r1, r5
 80013d0:	f7ff fa3c 	bl	800084c <__aeabi_ddiv>
 80013d4:	4602      	mov	r2, r0
 80013d6:	460b      	mov	r3, r1
 80013d8:	ec43 2b17 	vmov	d7, r2, r3
 80013dc:	eeb0 0a47 	vmov.f32	s0, s14
 80013e0:	eef0 0a67 	vmov.f32	s1, s15
 80013e4:	f009 f9f4 	bl	800a7d0 <atan>
 80013e8:	ec51 0b10 	vmov	r0, r1, d0
 80013ec:	a35c      	add	r3, pc, #368	; (adr r3, 8001560 <main+0x770>)
 80013ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f2:	f7ff f901 	bl	80005f8 <__aeabi_dmul>
 80013f6:	4602      	mov	r2, r0
 80013f8:	460b      	mov	r3, r1
 80013fa:	4610      	mov	r0, r2
 80013fc:	4619      	mov	r1, r3
 80013fe:	f7ff fbf3 	bl	8000be8 <__aeabi_d2f>
 8001402:	4603      	mov	r3, r0
 8001404:	67bb      	str	r3, [r7, #120]	; 0x78
		float ax_pitch = (180/3.14)*atan(x_acceleration/sqrt(x_input));
 8001406:	f9b7 308c 	ldrsh.w	r3, [r7, #140]	; 0x8c
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff f88a 	bl	8000524 <__aeabi_i2d>
 8001410:	4604      	mov	r4, r0
 8001412:	460d      	mov	r5, r1
 8001414:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8001418:	f7ff f884 	bl	8000524 <__aeabi_i2d>
 800141c:	4602      	mov	r2, r0
 800141e:	460b      	mov	r3, r1
 8001420:	ec43 2b10 	vmov	d0, r2, r3
 8001424:	f009 fd80 	bl	800af28 <sqrt>
 8001428:	ec53 2b10 	vmov	r2, r3, d0
 800142c:	4620      	mov	r0, r4
 800142e:	4629      	mov	r1, r5
 8001430:	f7ff fa0c 	bl	800084c <__aeabi_ddiv>
 8001434:	4602      	mov	r2, r0
 8001436:	460b      	mov	r3, r1
 8001438:	ec43 2b17 	vmov	d7, r2, r3
 800143c:	eeb0 0a47 	vmov.f32	s0, s14
 8001440:	eef0 0a67 	vmov.f32	s1, s15
 8001444:	f009 f9c4 	bl	800a7d0 <atan>
 8001448:	ec51 0b10 	vmov	r0, r1, d0
 800144c:	a344      	add	r3, pc, #272	; (adr r3, 8001560 <main+0x770>)
 800144e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001452:	f7ff f8d1 	bl	80005f8 <__aeabi_dmul>
 8001456:	4602      	mov	r2, r0
 8001458:	460b      	mov	r3, r1
 800145a:	4610      	mov	r0, r2
 800145c:	4619      	mov	r1, r3
 800145e:	f7ff fbc3 	bl	8000be8 <__aeabi_d2f>
 8001462:	4603      	mov	r3, r0
 8001464:	677b      	str	r3, [r7, #116]	; 0x74
		float ax_yaw = (180/3.14)*atan(z_acceleration/sqrt(z_input));
 8001466:	f9b7 3088 	ldrsh.w	r3, [r7, #136]	; 0x88
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff f85a 	bl	8000524 <__aeabi_i2d>
 8001470:	4604      	mov	r4, r0
 8001472:	460d      	mov	r5, r1
 8001474:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001476:	f7ff f855 	bl	8000524 <__aeabi_i2d>
 800147a:	4602      	mov	r2, r0
 800147c:	460b      	mov	r3, r1
 800147e:	ec43 2b10 	vmov	d0, r2, r3
 8001482:	f009 fd51 	bl	800af28 <sqrt>
 8001486:	ec53 2b10 	vmov	r2, r3, d0
 800148a:	4620      	mov	r0, r4
 800148c:	4629      	mov	r1, r5
 800148e:	f7ff f9dd 	bl	800084c <__aeabi_ddiv>
 8001492:	4602      	mov	r2, r0
 8001494:	460b      	mov	r3, r1
 8001496:	ec43 2b17 	vmov	d7, r2, r3
 800149a:	eeb0 0a47 	vmov.f32	s0, s14
 800149e:	eef0 0a67 	vmov.f32	s1, s15
 80014a2:	f009 f995 	bl	800a7d0 <atan>
 80014a6:	ec51 0b10 	vmov	r0, r1, d0
 80014aa:	a32d      	add	r3, pc, #180	; (adr r3, 8001560 <main+0x770>)
 80014ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b0:	f7ff f8a2 	bl	80005f8 <__aeabi_dmul>
 80014b4:	4602      	mov	r2, r0
 80014b6:	460b      	mov	r3, r1
 80014b8:	4610      	mov	r0, r2
 80014ba:	4619      	mov	r1, r3
 80014bc:	f7ff fb94 	bl	8000be8 <__aeabi_d2f>
 80014c0:	4603      	mov	r3, r0
 80014c2:	673b      	str	r3, [r7, #112]	; 0x70
		float fYg = (roll_rate+86)*0.00875;
 80014c4:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	; 0x96
 80014c8:	3356      	adds	r3, #86	; 0x56
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff f82a 	bl	8000524 <__aeabi_i2d>
 80014d0:	a325      	add	r3, pc, #148	; (adr r3, 8001568 <main+0x778>)
 80014d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d6:	f7ff f88f 	bl	80005f8 <__aeabi_dmul>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
 80014de:	4610      	mov	r0, r2
 80014e0:	4619      	mov	r1, r3
 80014e2:	f7ff fb81 	bl	8000be8 <__aeabi_d2f>
 80014e6:	4603      	mov	r3, r0
 80014e8:	66fb      	str	r3, [r7, #108]	; 0x6c


		//float fXg = (roll_rate+86)*0.00875;
		// Do some math to get distance

		float ALPHA = 0.1;
 80014ea:	4b24      	ldr	r3, [pc, #144]	; (800157c <main+0x78c>)
 80014ec:	66bb      	str	r3, [r7, #104]	; 0x68
		 * 1. find the offset of acceleration to stablise it
		 * 2. see if can combine acceleration and velocity together to get some values for x y and z
		 * 3.
		 *  */
		// filter out information using low pass filter
		x_acc = ((float)x_acceleration) * 0.00390625 + (1.0-ALPHA)*x_acc;
 80014ee:	f9b7 308c 	ldrsh.w	r3, [r7, #140]	; 0x8c
 80014f2:	ee07 3a90 	vmov	s15, r3
 80014f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014fa:	ee17 0a90 	vmov	r0, s15
 80014fe:	f7ff f823 	bl	8000548 <__aeabi_f2d>
 8001502:	f04f 0200 	mov.w	r2, #0
 8001506:	4b1e      	ldr	r3, [pc, #120]	; (8001580 <main+0x790>)
 8001508:	f7ff f876 	bl	80005f8 <__aeabi_dmul>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	4614      	mov	r4, r2
 8001512:	461d      	mov	r5, r3
 8001514:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001516:	f7ff f817 	bl	8000548 <__aeabi_f2d>
 800151a:	4602      	mov	r2, r0
 800151c:	460b      	mov	r3, r1
 800151e:	f04f 0000 	mov.w	r0, #0
 8001522:	4918      	ldr	r1, [pc, #96]	; (8001584 <main+0x794>)
 8001524:	f7fe feb0 	bl	8000288 <__aeabi_dsub>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	4690      	mov	r8, r2
 800152e:	4699      	mov	r9, r3
 8001530:	f8d7 00e0 	ldr.w	r0, [r7, #224]	; 0xe0
 8001534:	f7ff f808 	bl	8000548 <__aeabi_f2d>
 8001538:	4602      	mov	r2, r0
 800153a:	460b      	mov	r3, r1
 800153c:	4640      	mov	r0, r8
 800153e:	4649      	mov	r1, r9
 8001540:	f7ff f85a 	bl	80005f8 <__aeabi_dmul>
 8001544:	4602      	mov	r2, r0
 8001546:	460b      	mov	r3, r1
 8001548:	4620      	mov	r0, r4
 800154a:	4629      	mov	r1, r5
 800154c:	f7fe fe9e 	bl	800028c <__adddf3>
 8001550:	4602      	mov	r2, r0
 8001552:	460b      	mov	r3, r1
 8001554:	4610      	mov	r0, r2
 8001556:	e017      	b.n	8001588 <main+0x798>
 8001558:	00000000 	.word	0x00000000
 800155c:	40000000 	.word	0x40000000
 8001560:	61d59ae7 	.word	0x61d59ae7
 8001564:	404ca994 	.word	0x404ca994
 8001568:	1eb851ec 	.word	0x1eb851ec
 800156c:	3f81eb85 	.word	0x3f81eb85
 8001570:	51eb851f 	.word	0x51eb851f
 8001574:	200008c2 	.word	0x200008c2
 8001578:	20000480 	.word	0x20000480
 800157c:	3dcccccd 	.word	0x3dcccccd
 8001580:	3f700000 	.word	0x3f700000
 8001584:	3ff00000 	.word	0x3ff00000
 8001588:	4619      	mov	r1, r3
 800158a:	f7ff fb2d 	bl	8000be8 <__aeabi_d2f>
 800158e:	4603      	mov	r3, r0
 8001590:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
		y_acc = ((float)y_acceleration) * 0.00390625 + (1.0-ALPHA)*y_acc;
 8001594:	f9b7 308a 	ldrsh.w	r3, [r7, #138]	; 0x8a
 8001598:	ee07 3a90 	vmov	s15, r3
 800159c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015a0:	ee17 0a90 	vmov	r0, s15
 80015a4:	f7fe ffd0 	bl	8000548 <__aeabi_f2d>
 80015a8:	f04f 0200 	mov.w	r2, #0
 80015ac:	4bee      	ldr	r3, [pc, #952]	; (8001968 <main+0xb78>)
 80015ae:	f7ff f823 	bl	80005f8 <__aeabi_dmul>
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	4614      	mov	r4, r2
 80015b8:	461d      	mov	r5, r3
 80015ba:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80015bc:	f7fe ffc4 	bl	8000548 <__aeabi_f2d>
 80015c0:	4602      	mov	r2, r0
 80015c2:	460b      	mov	r3, r1
 80015c4:	f04f 0000 	mov.w	r0, #0
 80015c8:	49e8      	ldr	r1, [pc, #928]	; (800196c <main+0xb7c>)
 80015ca:	f7fe fe5d 	bl	8000288 <__aeabi_dsub>
 80015ce:	4602      	mov	r2, r0
 80015d0:	460b      	mov	r3, r1
 80015d2:	4690      	mov	r8, r2
 80015d4:	4699      	mov	r9, r3
 80015d6:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 80015da:	f7fe ffb5 	bl	8000548 <__aeabi_f2d>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	4640      	mov	r0, r8
 80015e4:	4649      	mov	r1, r9
 80015e6:	f7ff f807 	bl	80005f8 <__aeabi_dmul>
 80015ea:	4602      	mov	r2, r0
 80015ec:	460b      	mov	r3, r1
 80015ee:	4620      	mov	r0, r4
 80015f0:	4629      	mov	r1, r5
 80015f2:	f7fe fe4b 	bl	800028c <__adddf3>
 80015f6:	4602      	mov	r2, r0
 80015f8:	460b      	mov	r3, r1
 80015fa:	4610      	mov	r0, r2
 80015fc:	4619      	mov	r1, r3
 80015fe:	f7ff faf3 	bl	8000be8 <__aeabi_d2f>
 8001602:	4603      	mov	r3, r0
 8001604:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
		z_acc = ((float)z_acceleration) * 0.00390625 + (1.0-ALPHA)*z_acc;
 8001608:	f9b7 3088 	ldrsh.w	r3, [r7, #136]	; 0x88
 800160c:	ee07 3a90 	vmov	s15, r3
 8001610:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001614:	ee17 0a90 	vmov	r0, s15
 8001618:	f7fe ff96 	bl	8000548 <__aeabi_f2d>
 800161c:	f04f 0200 	mov.w	r2, #0
 8001620:	4bd1      	ldr	r3, [pc, #836]	; (8001968 <main+0xb78>)
 8001622:	f7fe ffe9 	bl	80005f8 <__aeabi_dmul>
 8001626:	4602      	mov	r2, r0
 8001628:	460b      	mov	r3, r1
 800162a:	4614      	mov	r4, r2
 800162c:	461d      	mov	r5, r3
 800162e:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001630:	f7fe ff8a 	bl	8000548 <__aeabi_f2d>
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
 8001638:	f04f 0000 	mov.w	r0, #0
 800163c:	49cb      	ldr	r1, [pc, #812]	; (800196c <main+0xb7c>)
 800163e:	f7fe fe23 	bl	8000288 <__aeabi_dsub>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4690      	mov	r8, r2
 8001648:	4699      	mov	r9, r3
 800164a:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800164e:	f7fe ff7b 	bl	8000548 <__aeabi_f2d>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	4640      	mov	r0, r8
 8001658:	4649      	mov	r1, r9
 800165a:	f7fe ffcd 	bl	80005f8 <__aeabi_dmul>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4620      	mov	r0, r4
 8001664:	4629      	mov	r1, r5
 8001666:	f7fe fe11 	bl	800028c <__adddf3>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4610      	mov	r0, r2
 8001670:	4619      	mov	r1, r3
 8001672:	f7ff fab9 	bl	8000be8 <__aeabi_d2f>
 8001676:	4603      	mov	r3, r0
 8001678:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
		float a_roll = (180/3.14)*atan(y_acc/sqrt(x_acc*x_acc+z_acc*z_acc));
 800167c:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8001680:	f7fe ff62 	bl	8000548 <__aeabi_f2d>
 8001684:	4604      	mov	r4, r0
 8001686:	460d      	mov	r5, r1
 8001688:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 800168c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001690:	edd7 7a36 	vldr	s15, [r7, #216]	; 0xd8
 8001694:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001698:	ee77 7a27 	vadd.f32	s15, s14, s15
 800169c:	ee17 0a90 	vmov	r0, s15
 80016a0:	f7fe ff52 	bl	8000548 <__aeabi_f2d>
 80016a4:	4602      	mov	r2, r0
 80016a6:	460b      	mov	r3, r1
 80016a8:	ec43 2b10 	vmov	d0, r2, r3
 80016ac:	f009 fc3c 	bl	800af28 <sqrt>
 80016b0:	ec53 2b10 	vmov	r2, r3, d0
 80016b4:	4620      	mov	r0, r4
 80016b6:	4629      	mov	r1, r5
 80016b8:	f7ff f8c8 	bl	800084c <__aeabi_ddiv>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	ec43 2b17 	vmov	d7, r2, r3
 80016c4:	eeb0 0a47 	vmov.f32	s0, s14
 80016c8:	eef0 0a67 	vmov.f32	s1, s15
 80016cc:	f009 f880 	bl	800a7d0 <atan>
 80016d0:	ec51 0b10 	vmov	r0, r1, d0
 80016d4:	a3a0      	add	r3, pc, #640	; (adr r3, 8001958 <main+0xb68>)
 80016d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016da:	f7fe ff8d 	bl	80005f8 <__aeabi_dmul>
 80016de:	4602      	mov	r2, r0
 80016e0:	460b      	mov	r3, r1
 80016e2:	4610      	mov	r0, r2
 80016e4:	4619      	mov	r1, r3
 80016e6:	f7ff fa7f 	bl	8000be8 <__aeabi_d2f>
 80016ea:	4603      	mov	r3, r0
 80016ec:	667b      	str	r3, [r7, #100]	; 0x64
		float a_pitch = (180/3.14)*atan(x_acc/sqrt(y_acc*y_acc+z_acc*z_acc));
 80016ee:	f8d7 00e0 	ldr.w	r0, [r7, #224]	; 0xe0
 80016f2:	f7fe ff29 	bl	8000548 <__aeabi_f2d>
 80016f6:	4604      	mov	r4, r0
 80016f8:	460d      	mov	r5, r1
 80016fa:	edd7 7a37 	vldr	s15, [r7, #220]	; 0xdc
 80016fe:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001702:	edd7 7a36 	vldr	s15, [r7, #216]	; 0xd8
 8001706:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800170a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800170e:	ee17 0a90 	vmov	r0, s15
 8001712:	f7fe ff19 	bl	8000548 <__aeabi_f2d>
 8001716:	4602      	mov	r2, r0
 8001718:	460b      	mov	r3, r1
 800171a:	ec43 2b10 	vmov	d0, r2, r3
 800171e:	f009 fc03 	bl	800af28 <sqrt>
 8001722:	ec53 2b10 	vmov	r2, r3, d0
 8001726:	4620      	mov	r0, r4
 8001728:	4629      	mov	r1, r5
 800172a:	f7ff f88f 	bl	800084c <__aeabi_ddiv>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	ec43 2b17 	vmov	d7, r2, r3
 8001736:	eeb0 0a47 	vmov.f32	s0, s14
 800173a:	eef0 0a67 	vmov.f32	s1, s15
 800173e:	f009 f847 	bl	800a7d0 <atan>
 8001742:	ec51 0b10 	vmov	r0, r1, d0
 8001746:	a384      	add	r3, pc, #528	; (adr r3, 8001958 <main+0xb68>)
 8001748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174c:	f7fe ff54 	bl	80005f8 <__aeabi_dmul>
 8001750:	4602      	mov	r2, r0
 8001752:	460b      	mov	r3, r1
 8001754:	4610      	mov	r0, r2
 8001756:	4619      	mov	r1, r3
 8001758:	f7ff fa46 	bl	8000be8 <__aeabi_d2f>
 800175c:	4603      	mov	r3, r0
 800175e:	663b      	str	r3, [r7, #96]	; 0x60
		float a_yaw = (180/3.14)*atan(z_acc/sqrt(y_acc*y_acc+x_acc*x_acc));
 8001760:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8001764:	f7fe fef0 	bl	8000548 <__aeabi_f2d>
 8001768:	4604      	mov	r4, r0
 800176a:	460d      	mov	r5, r1
 800176c:	edd7 7a37 	vldr	s15, [r7, #220]	; 0xdc
 8001770:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001774:	edd7 7a38 	vldr	s15, [r7, #224]	; 0xe0
 8001778:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800177c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001780:	ee17 0a90 	vmov	r0, s15
 8001784:	f7fe fee0 	bl	8000548 <__aeabi_f2d>
 8001788:	4602      	mov	r2, r0
 800178a:	460b      	mov	r3, r1
 800178c:	ec43 2b10 	vmov	d0, r2, r3
 8001790:	f009 fbca 	bl	800af28 <sqrt>
 8001794:	ec53 2b10 	vmov	r2, r3, d0
 8001798:	4620      	mov	r0, r4
 800179a:	4629      	mov	r1, r5
 800179c:	f7ff f856 	bl	800084c <__aeabi_ddiv>
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	ec43 2b17 	vmov	d7, r2, r3
 80017a8:	eeb0 0a47 	vmov.f32	s0, s14
 80017ac:	eef0 0a67 	vmov.f32	s1, s15
 80017b0:	f009 f80e 	bl	800a7d0 <atan>
 80017b4:	ec51 0b10 	vmov	r0, r1, d0
 80017b8:	a367      	add	r3, pc, #412	; (adr r3, 8001958 <main+0xb68>)
 80017ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017be:	f7fe ff1b 	bl	80005f8 <__aeabi_dmul>
 80017c2:	4602      	mov	r2, r0
 80017c4:	460b      	mov	r3, r1
 80017c6:	4610      	mov	r0, r2
 80017c8:	4619      	mov	r1, r3
 80017ca:	f7ff fa0d 	bl	8000be8 <__aeabi_d2f>
 80017ce:	4603      	mov	r3, r0
 80017d0:	65fb      	str	r3, [r7, #92]	; 0x5c
		//sprintf(string_to_send, "%lf,%lf,%lf,%lf,%lf,%lf\r\n", x_acc, y_acc, z_acc, a_roll, a_pitch, a_yaw);
		//sprintf(string_to_send, "%hd,%hd,%hd\r\n", x_acceleration, y_acceleration, z_acceleration);
		// DO cals on all gryo parts..

		x_v = ((pitch_rate-74)*0.00875* ALPHA + x_v * (1.0-ALPHA));
 80017d2:	f9b7 3098 	ldrsh.w	r3, [r7, #152]	; 0x98
 80017d6:	3b4a      	subs	r3, #74	; 0x4a
 80017d8:	4618      	mov	r0, r3
 80017da:	f7fe fea3 	bl	8000524 <__aeabi_i2d>
 80017de:	a360      	add	r3, pc, #384	; (adr r3, 8001960 <main+0xb70>)
 80017e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e4:	f7fe ff08 	bl	80005f8 <__aeabi_dmul>
 80017e8:	4602      	mov	r2, r0
 80017ea:	460b      	mov	r3, r1
 80017ec:	4614      	mov	r4, r2
 80017ee:	461d      	mov	r5, r3
 80017f0:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80017f2:	f7fe fea9 	bl	8000548 <__aeabi_f2d>
 80017f6:	4602      	mov	r2, r0
 80017f8:	460b      	mov	r3, r1
 80017fa:	4620      	mov	r0, r4
 80017fc:	4629      	mov	r1, r5
 80017fe:	f7fe fefb 	bl	80005f8 <__aeabi_dmul>
 8001802:	4602      	mov	r2, r0
 8001804:	460b      	mov	r3, r1
 8001806:	4690      	mov	r8, r2
 8001808:	4699      	mov	r9, r3
 800180a:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 800180e:	f7fe fe9b 	bl	8000548 <__aeabi_f2d>
 8001812:	4604      	mov	r4, r0
 8001814:	460d      	mov	r5, r1
 8001816:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001818:	f7fe fe96 	bl	8000548 <__aeabi_f2d>
 800181c:	4602      	mov	r2, r0
 800181e:	460b      	mov	r3, r1
 8001820:	f04f 0000 	mov.w	r0, #0
 8001824:	4951      	ldr	r1, [pc, #324]	; (800196c <main+0xb7c>)
 8001826:	f7fe fd2f 	bl	8000288 <__aeabi_dsub>
 800182a:	4602      	mov	r2, r0
 800182c:	460b      	mov	r3, r1
 800182e:	4620      	mov	r0, r4
 8001830:	4629      	mov	r1, r5
 8001832:	f7fe fee1 	bl	80005f8 <__aeabi_dmul>
 8001836:	4602      	mov	r2, r0
 8001838:	460b      	mov	r3, r1
 800183a:	4640      	mov	r0, r8
 800183c:	4649      	mov	r1, r9
 800183e:	f7fe fd25 	bl	800028c <__adddf3>
 8001842:	4602      	mov	r2, r0
 8001844:	460b      	mov	r3, r1
 8001846:	4610      	mov	r0, r2
 8001848:	4619      	mov	r1, r3
 800184a:	f7ff f9cd 	bl	8000be8 <__aeabi_d2f>
 800184e:	4603      	mov	r3, r0
 8001850:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
		y_v = (yaw_rate+86)*0.00875* ALPHA + y_v * (1.0-ALPHA);
 8001854:	f9b7 309a 	ldrsh.w	r3, [r7, #154]	; 0x9a
 8001858:	3356      	adds	r3, #86	; 0x56
 800185a:	4618      	mov	r0, r3
 800185c:	f7fe fe62 	bl	8000524 <__aeabi_i2d>
 8001860:	a33f      	add	r3, pc, #252	; (adr r3, 8001960 <main+0xb70>)
 8001862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001866:	f7fe fec7 	bl	80005f8 <__aeabi_dmul>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	4614      	mov	r4, r2
 8001870:	461d      	mov	r5, r3
 8001872:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001874:	f7fe fe68 	bl	8000548 <__aeabi_f2d>
 8001878:	4602      	mov	r2, r0
 800187a:	460b      	mov	r3, r1
 800187c:	4620      	mov	r0, r4
 800187e:	4629      	mov	r1, r5
 8001880:	f7fe feba 	bl	80005f8 <__aeabi_dmul>
 8001884:	4602      	mov	r2, r0
 8001886:	460b      	mov	r3, r1
 8001888:	4690      	mov	r8, r2
 800188a:	4699      	mov	r9, r3
 800188c:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 8001890:	f7fe fe5a 	bl	8000548 <__aeabi_f2d>
 8001894:	4604      	mov	r4, r0
 8001896:	460d      	mov	r5, r1
 8001898:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800189a:	f7fe fe55 	bl	8000548 <__aeabi_f2d>
 800189e:	4602      	mov	r2, r0
 80018a0:	460b      	mov	r3, r1
 80018a2:	f04f 0000 	mov.w	r0, #0
 80018a6:	4931      	ldr	r1, [pc, #196]	; (800196c <main+0xb7c>)
 80018a8:	f7fe fcee 	bl	8000288 <__aeabi_dsub>
 80018ac:	4602      	mov	r2, r0
 80018ae:	460b      	mov	r3, r1
 80018b0:	4620      	mov	r0, r4
 80018b2:	4629      	mov	r1, r5
 80018b4:	f7fe fea0 	bl	80005f8 <__aeabi_dmul>
 80018b8:	4602      	mov	r2, r0
 80018ba:	460b      	mov	r3, r1
 80018bc:	4640      	mov	r0, r8
 80018be:	4649      	mov	r1, r9
 80018c0:	f7fe fce4 	bl	800028c <__adddf3>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	4610      	mov	r0, r2
 80018ca:	4619      	mov	r1, r3
 80018cc:	f7ff f98c 	bl	8000be8 <__aeabi_d2f>
 80018d0:	4603      	mov	r3, r0
 80018d2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
		z_v = (roll_rate-100)*0.00875* ALPHA + z_v * (1.0-ALPHA);
 80018d6:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	; 0x96
 80018da:	3b64      	subs	r3, #100	; 0x64
 80018dc:	4618      	mov	r0, r3
 80018de:	f7fe fe21 	bl	8000524 <__aeabi_i2d>
 80018e2:	a31f      	add	r3, pc, #124	; (adr r3, 8001960 <main+0xb70>)
 80018e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e8:	f7fe fe86 	bl	80005f8 <__aeabi_dmul>
 80018ec:	4602      	mov	r2, r0
 80018ee:	460b      	mov	r3, r1
 80018f0:	4614      	mov	r4, r2
 80018f2:	461d      	mov	r5, r3
 80018f4:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80018f6:	f7fe fe27 	bl	8000548 <__aeabi_f2d>
 80018fa:	4602      	mov	r2, r0
 80018fc:	460b      	mov	r3, r1
 80018fe:	4620      	mov	r0, r4
 8001900:	4629      	mov	r1, r5
 8001902:	f7fe fe79 	bl	80005f8 <__aeabi_dmul>
 8001906:	4602      	mov	r2, r0
 8001908:	460b      	mov	r3, r1
 800190a:	4690      	mov	r8, r2
 800190c:	4699      	mov	r9, r3
 800190e:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8001912:	f7fe fe19 	bl	8000548 <__aeabi_f2d>
 8001916:	4604      	mov	r4, r0
 8001918:	460d      	mov	r5, r1
 800191a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800191c:	f7fe fe14 	bl	8000548 <__aeabi_f2d>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	f04f 0000 	mov.w	r0, #0
 8001928:	4910      	ldr	r1, [pc, #64]	; (800196c <main+0xb7c>)
 800192a:	f7fe fcad 	bl	8000288 <__aeabi_dsub>
 800192e:	4602      	mov	r2, r0
 8001930:	460b      	mov	r3, r1
 8001932:	4620      	mov	r0, r4
 8001934:	4629      	mov	r1, r5
 8001936:	f7fe fe5f 	bl	80005f8 <__aeabi_dmul>
 800193a:	4602      	mov	r2, r0
 800193c:	460b      	mov	r3, r1
 800193e:	4640      	mov	r0, r8
 8001940:	4649      	mov	r1, r9
 8001942:	f7fe fca3 	bl	800028c <__adddf3>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	4610      	mov	r0, r2
 800194c:	4619      	mov	r1, r3
 800194e:	f7ff f94b 	bl	8000be8 <__aeabi_d2f>
 8001952:	e00d      	b.n	8001970 <main+0xb80>
 8001954:	f3af 8000 	nop.w
 8001958:	61d59ae7 	.word	0x61d59ae7
 800195c:	404ca994 	.word	0x404ca994
 8001960:	1eb851ec 	.word	0x1eb851ec
 8001964:	3f81eb85 	.word	0x3f81eb85
 8001968:	3f700000 	.word	0x3f700000
 800196c:	3ff00000 	.word	0x3ff00000
 8001970:	4603      	mov	r3, r0
 8001972:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
		//sprintf(string_to_send, "%hd,%hd,%hd,%lf,%lf,%lf\r\n", roll_rate, pitch_rate, yaw_rate, x_v, y_v, z_v);


		// Now do math to combines readings
		x_angle = 0.95*(x_angle + x_v*0.09) + 0.05*a_roll;
 8001976:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 800197a:	f7fe fde5 	bl	8000548 <__aeabi_f2d>
 800197e:	4604      	mov	r4, r0
 8001980:	460d      	mov	r5, r1
 8001982:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8001986:	f7fe fddf 	bl	8000548 <__aeabi_f2d>
 800198a:	f20f 53c0 	addw	r3, pc, #1472	; 0x5c0
 800198e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001992:	f7fe fe31 	bl	80005f8 <__aeabi_dmul>
 8001996:	4602      	mov	r2, r0
 8001998:	460b      	mov	r3, r1
 800199a:	4620      	mov	r0, r4
 800199c:	4629      	mov	r1, r5
 800199e:	f7fe fc75 	bl	800028c <__adddf3>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	4610      	mov	r0, r2
 80019a8:	4619      	mov	r1, r3
 80019aa:	f20f 538c 	addw	r3, pc, #1420	; 0x58c
 80019ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019b2:	f7fe fe21 	bl	80005f8 <__aeabi_dmul>
 80019b6:	4602      	mov	r2, r0
 80019b8:	460b      	mov	r3, r1
 80019ba:	4614      	mov	r4, r2
 80019bc:	461d      	mov	r5, r3
 80019be:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80019c0:	f7fe fdc2 	bl	8000548 <__aeabi_f2d>
 80019c4:	f20f 5378 	addw	r3, pc, #1400	; 0x578
 80019c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019cc:	f7fe fe14 	bl	80005f8 <__aeabi_dmul>
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	4620      	mov	r0, r4
 80019d6:	4629      	mov	r1, r5
 80019d8:	f7fe fc58 	bl	800028c <__adddf3>
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
 80019e0:	4610      	mov	r0, r2
 80019e2:	4619      	mov	r1, r3
 80019e4:	f7ff f900 	bl	8000be8 <__aeabi_d2f>
 80019e8:	4603      	mov	r3, r0
 80019ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
		y_angle = 0.95*(y_angle + y_v*0.09) + 0.05*a_pitch;
 80019ee:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 80019f2:	f7fe fda9 	bl	8000548 <__aeabi_f2d>
 80019f6:	4604      	mov	r4, r0
 80019f8:	460d      	mov	r5, r1
 80019fa:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 80019fe:	f7fe fda3 	bl	8000548 <__aeabi_f2d>
 8001a02:	f20f 5348 	addw	r3, pc, #1352	; 0x548
 8001a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a0a:	f7fe fdf5 	bl	80005f8 <__aeabi_dmul>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4620      	mov	r0, r4
 8001a14:	4629      	mov	r1, r5
 8001a16:	f7fe fc39 	bl	800028c <__adddf3>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	4610      	mov	r0, r2
 8001a20:	4619      	mov	r1, r3
 8001a22:	f20f 5314 	addw	r3, pc, #1300	; 0x514
 8001a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a2a:	f7fe fde5 	bl	80005f8 <__aeabi_dmul>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	4614      	mov	r4, r2
 8001a34:	461d      	mov	r5, r3
 8001a36:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001a38:	f7fe fd86 	bl	8000548 <__aeabi_f2d>
 8001a3c:	f20f 5300 	addw	r3, pc, #1280	; 0x500
 8001a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a44:	f7fe fdd8 	bl	80005f8 <__aeabi_dmul>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4620      	mov	r0, r4
 8001a4e:	4629      	mov	r1, r5
 8001a50:	f7fe fc1c 	bl	800028c <__adddf3>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4610      	mov	r0, r2
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	f7ff f8c4 	bl	8000be8 <__aeabi_d2f>
 8001a60:	4603      	mov	r3, r0
 8001a62:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
		z_angle = 0.95*(z_angle + z_v*0.09) + 0.05*a_yaw;
 8001a66:	f8d7 00c0 	ldr.w	r0, [r7, #192]	; 0xc0
 8001a6a:	f7fe fd6d 	bl	8000548 <__aeabi_f2d>
 8001a6e:	4604      	mov	r4, r0
 8001a70:	460d      	mov	r5, r1
 8001a72:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8001a76:	f7fe fd67 	bl	8000548 <__aeabi_f2d>
 8001a7a:	f20f 43d0 	addw	r3, pc, #1232	; 0x4d0
 8001a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a82:	f7fe fdb9 	bl	80005f8 <__aeabi_dmul>
 8001a86:	4602      	mov	r2, r0
 8001a88:	460b      	mov	r3, r1
 8001a8a:	4620      	mov	r0, r4
 8001a8c:	4629      	mov	r1, r5
 8001a8e:	f7fe fbfd 	bl	800028c <__adddf3>
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	4610      	mov	r0, r2
 8001a98:	4619      	mov	r1, r3
 8001a9a:	f20f 439c 	addw	r3, pc, #1180	; 0x49c
 8001a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa2:	f7fe fda9 	bl	80005f8 <__aeabi_dmul>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	4614      	mov	r4, r2
 8001aac:	461d      	mov	r5, r3
 8001aae:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001ab0:	f7fe fd4a 	bl	8000548 <__aeabi_f2d>
 8001ab4:	f20f 4388 	addw	r3, pc, #1160	; 0x488
 8001ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001abc:	f7fe fd9c 	bl	80005f8 <__aeabi_dmul>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4620      	mov	r0, r4
 8001ac6:	4629      	mov	r1, r5
 8001ac8:	f7fe fbe0 	bl	800028c <__adddf3>
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	4610      	mov	r0, r2
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	f7ff f888 	bl	8000be8 <__aeabi_d2f>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
		float angle = (y_angle + x_angle);
 8001ade:	ed97 7a31 	vldr	s14, [r7, #196]	; 0xc4
 8001ae2:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8001ae6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aea:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
		float y = y_angle - x_angle;
 8001aee:	ed97 7a31 	vldr	s14, [r7, #196]	; 0xc4
 8001af2:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8001af6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001afa:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
		//sprintf(string_to_send, "%lf,%lf,%lf,%lf,%lf,%lf\r\n", x_v, y_v, z_v, x_angle, y_angle, z_angle);
		//sprintf(string_to_send, "%lf,%lf,%lf\r\n", x_angle, y_angle, z_angle);
		//sprintf(string_to_send, "%lf,%lf\r\n",angle*100, y*100);

		// Investigating magnetic rates
		float mag_angle = atan(y_mag/x_mag);
 8001afe:	f9b7 208e 	ldrsh.w	r2, [r7, #142]	; 0x8e
 8001b02:	f9b7 3092 	ldrsh.w	r3, [r7, #146]	; 0x92
 8001b06:	fb92 f3f3 	sdiv	r3, r2, r3
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7fe fd0a 	bl	8000524 <__aeabi_i2d>
 8001b10:	4602      	mov	r2, r0
 8001b12:	460b      	mov	r3, r1
 8001b14:	ec43 2b10 	vmov	d0, r2, r3
 8001b18:	f008 fe5a 	bl	800a7d0 <atan>
 8001b1c:	ec53 2b10 	vmov	r2, r3, d0
 8001b20:	4610      	mov	r0, r2
 8001b22:	4619      	mov	r1, r3
 8001b24:	f7ff f860 	bl	8000be8 <__aeabi_d2f>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	653b      	str	r3, [r7, #80]	; 0x50

		//sprintf(string_to_send,"%hd,%hd,%hd,%\r\n",x_mag, z_mag, y_mag);


		// Global roll pitch can't get yaw
		p_rps = ((pitch_rate-74)*0.00875*ALPHA)*(3.14/180) + p_rps * (1.0-ALPHA);
 8001b2c:	f9b7 3098 	ldrsh.w	r3, [r7, #152]	; 0x98
 8001b30:	3b4a      	subs	r3, #74	; 0x4a
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7fe fcf6 	bl	8000524 <__aeabi_i2d>
 8001b38:	a3f7      	add	r3, pc, #988	; (adr r3, 8001f18 <main+0x1128>)
 8001b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b3e:	f7fe fd5b 	bl	80005f8 <__aeabi_dmul>
 8001b42:	4602      	mov	r2, r0
 8001b44:	460b      	mov	r3, r1
 8001b46:	4614      	mov	r4, r2
 8001b48:	461d      	mov	r5, r3
 8001b4a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001b4c:	f7fe fcfc 	bl	8000548 <__aeabi_f2d>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4620      	mov	r0, r4
 8001b56:	4629      	mov	r1, r5
 8001b58:	f7fe fd4e 	bl	80005f8 <__aeabi_dmul>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	4610      	mov	r0, r2
 8001b62:	4619      	mov	r1, r3
 8001b64:	a3ee      	add	r3, pc, #952	; (adr r3, 8001f20 <main+0x1130>)
 8001b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b6a:	f7fe fd45 	bl	80005f8 <__aeabi_dmul>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	460b      	mov	r3, r1
 8001b72:	4690      	mov	r8, r2
 8001b74:	4699      	mov	r9, r3
 8001b76:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8001b7a:	f7fe fce5 	bl	8000548 <__aeabi_f2d>
 8001b7e:	4604      	mov	r4, r0
 8001b80:	460d      	mov	r5, r1
 8001b82:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001b84:	f7fe fce0 	bl	8000548 <__aeabi_f2d>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	f04f 0000 	mov.w	r0, #0
 8001b90:	49ed      	ldr	r1, [pc, #948]	; (8001f48 <main+0x1158>)
 8001b92:	f7fe fb79 	bl	8000288 <__aeabi_dsub>
 8001b96:	4602      	mov	r2, r0
 8001b98:	460b      	mov	r3, r1
 8001b9a:	4620      	mov	r0, r4
 8001b9c:	4629      	mov	r1, r5
 8001b9e:	f7fe fd2b 	bl	80005f8 <__aeabi_dmul>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	4640      	mov	r0, r8
 8001ba8:	4649      	mov	r1, r9
 8001baa:	f7fe fb6f 	bl	800028c <__adddf3>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	4610      	mov	r0, r2
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f7ff f817 	bl	8000be8 <__aeabi_d2f>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
		q_rps = ((yaw_rate+86)*0.00875*ALPHA)*(3.14/180) + q_rps * (1.0-ALPHA);
 8001bc0:	f9b7 309a 	ldrsh.w	r3, [r7, #154]	; 0x9a
 8001bc4:	3356      	adds	r3, #86	; 0x56
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7fe fcac 	bl	8000524 <__aeabi_i2d>
 8001bcc:	a3d2      	add	r3, pc, #840	; (adr r3, 8001f18 <main+0x1128>)
 8001bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd2:	f7fe fd11 	bl	80005f8 <__aeabi_dmul>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	460b      	mov	r3, r1
 8001bda:	4614      	mov	r4, r2
 8001bdc:	461d      	mov	r5, r3
 8001bde:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001be0:	f7fe fcb2 	bl	8000548 <__aeabi_f2d>
 8001be4:	4602      	mov	r2, r0
 8001be6:	460b      	mov	r3, r1
 8001be8:	4620      	mov	r0, r4
 8001bea:	4629      	mov	r1, r5
 8001bec:	f7fe fd04 	bl	80005f8 <__aeabi_dmul>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	4610      	mov	r0, r2
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	a3c9      	add	r3, pc, #804	; (adr r3, 8001f20 <main+0x1130>)
 8001bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bfe:	f7fe fcfb 	bl	80005f8 <__aeabi_dmul>
 8001c02:	4602      	mov	r2, r0
 8001c04:	460b      	mov	r3, r1
 8001c06:	4690      	mov	r8, r2
 8001c08:	4699      	mov	r9, r3
 8001c0a:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8001c0e:	f7fe fc9b 	bl	8000548 <__aeabi_f2d>
 8001c12:	4604      	mov	r4, r0
 8001c14:	460d      	mov	r5, r1
 8001c16:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001c18:	f7fe fc96 	bl	8000548 <__aeabi_f2d>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	460b      	mov	r3, r1
 8001c20:	f04f 0000 	mov.w	r0, #0
 8001c24:	49c8      	ldr	r1, [pc, #800]	; (8001f48 <main+0x1158>)
 8001c26:	f7fe fb2f 	bl	8000288 <__aeabi_dsub>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	4620      	mov	r0, r4
 8001c30:	4629      	mov	r1, r5
 8001c32:	f7fe fce1 	bl	80005f8 <__aeabi_dmul>
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	4640      	mov	r0, r8
 8001c3c:	4649      	mov	r1, r9
 8001c3e:	f7fe fb25 	bl	800028c <__adddf3>
 8001c42:	4602      	mov	r2, r0
 8001c44:	460b      	mov	r3, r1
 8001c46:	4610      	mov	r0, r2
 8001c48:	4619      	mov	r1, r3
 8001c4a:	f7fe ffcd 	bl	8000be8 <__aeabi_d2f>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
		r_rps = ((roll_rate-100)*0.00875*ALPHA)*(3.14/180) + r_rps * (1.0-ALPHA);
 8001c54:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	; 0x96
 8001c58:	3b64      	subs	r3, #100	; 0x64
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7fe fc62 	bl	8000524 <__aeabi_i2d>
 8001c60:	a3ad      	add	r3, pc, #692	; (adr r3, 8001f18 <main+0x1128>)
 8001c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c66:	f7fe fcc7 	bl	80005f8 <__aeabi_dmul>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	4614      	mov	r4, r2
 8001c70:	461d      	mov	r5, r3
 8001c72:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001c74:	f7fe fc68 	bl	8000548 <__aeabi_f2d>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	4620      	mov	r0, r4
 8001c7e:	4629      	mov	r1, r5
 8001c80:	f7fe fcba 	bl	80005f8 <__aeabi_dmul>
 8001c84:	4602      	mov	r2, r0
 8001c86:	460b      	mov	r3, r1
 8001c88:	4610      	mov	r0, r2
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	a3a4      	add	r3, pc, #656	; (adr r3, 8001f20 <main+0x1130>)
 8001c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c92:	f7fe fcb1 	bl	80005f8 <__aeabi_dmul>
 8001c96:	4602      	mov	r2, r0
 8001c98:	460b      	mov	r3, r1
 8001c9a:	4690      	mov	r8, r2
 8001c9c:	4699      	mov	r9, r3
 8001c9e:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001ca2:	f7fe fc51 	bl	8000548 <__aeabi_f2d>
 8001ca6:	4604      	mov	r4, r0
 8001ca8:	460d      	mov	r5, r1
 8001caa:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001cac:	f7fe fc4c 	bl	8000548 <__aeabi_f2d>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	f04f 0000 	mov.w	r0, #0
 8001cb8:	49a3      	ldr	r1, [pc, #652]	; (8001f48 <main+0x1158>)
 8001cba:	f7fe fae5 	bl	8000288 <__aeabi_dsub>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	4620      	mov	r0, r4
 8001cc4:	4629      	mov	r1, r5
 8001cc6:	f7fe fc97 	bl	80005f8 <__aeabi_dmul>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	4640      	mov	r0, r8
 8001cd0:	4649      	mov	r1, r9
 8001cd2:	f7fe fadb 	bl	800028c <__adddf3>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	460b      	mov	r3, r1
 8001cda:	4610      	mov	r0, r2
 8001cdc:	4619      	mov	r1, r3
 8001cde:	f7fe ff83 	bl	8000be8 <__aeabi_d2f>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

		// trial of global pitch, roll using accelerometer
		float global_acc_roll = atanf(y_acc/z_acc);
 8001ce8:	ed97 7a37 	vldr	s14, [r7, #220]	; 0xdc
 8001cec:	edd7 7a36 	vldr	s15, [r7, #216]	; 0xd8
 8001cf0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001cf4:	eeb0 0a66 	vmov.f32	s0, s13
 8001cf8:	f008 ff14 	bl	800ab24 <atanf>
 8001cfc:	ed87 0a13 	vstr	s0, [r7, #76]	; 0x4c
		float global_acc_pitch = atanf(x_acc/9.81);
 8001d00:	f8d7 00e0 	ldr.w	r0, [r7, #224]	; 0xe0
 8001d04:	f7fe fc20 	bl	8000548 <__aeabi_f2d>
 8001d08:	a387      	add	r3, pc, #540	; (adr r3, 8001f28 <main+0x1138>)
 8001d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d0e:	f7fe fd9d 	bl	800084c <__aeabi_ddiv>
 8001d12:	4602      	mov	r2, r0
 8001d14:	460b      	mov	r3, r1
 8001d16:	4610      	mov	r0, r2
 8001d18:	4619      	mov	r1, r3
 8001d1a:	f7fe ff65 	bl	8000be8 <__aeabi_d2f>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	ee00 3a10 	vmov	s0, r3
 8001d24:	f008 fefe 	bl	800ab24 <atanf>
 8001d28:	ed87 0a12 	vstr	s0, [r7, #72]	; 0x48

		float phi_dot = p_rps + tanf(global_acc_pitch)*(sinf(global_acc_roll)*q_rps + cosf(global_acc_roll)*r_rps);
 8001d2c:	ed97 0a12 	vldr	s0, [r7, #72]	; 0x48
 8001d30:	f009 f85e 	bl	800adf0 <tanf>
 8001d34:	eef0 8a40 	vmov.f32	s17, s0
 8001d38:	ed97 0a13 	vldr	s0, [r7, #76]	; 0x4c
 8001d3c:	f009 f812 	bl	800ad64 <sinf>
 8001d40:	eeb0 7a40 	vmov.f32	s14, s0
 8001d44:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8001d48:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001d4c:	ed97 0a13 	vldr	s0, [r7, #76]	; 0x4c
 8001d50:	f008 ffbc 	bl	800accc <cosf>
 8001d54:	eeb0 7a40 	vmov.f32	s14, s0
 8001d58:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8001d5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d60:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001d64:	ee68 7aa7 	vmul.f32	s15, s17, s15
 8001d68:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 8001d6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d70:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		float theta_dot = cosf(global_acc_roll)*q_rps - sinf(global_acc_roll)*r_rps;
 8001d74:	ed97 0a13 	vldr	s0, [r7, #76]	; 0x4c
 8001d78:	f008 ffa8 	bl	800accc <cosf>
 8001d7c:	eeb0 7a40 	vmov.f32	s14, s0
 8001d80:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8001d84:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001d88:	ed97 0a13 	vldr	s0, [r7, #76]	; 0x4c
 8001d8c:	f008 ffea 	bl	800ad64 <sinf>
 8001d90:	eeb0 7a40 	vmov.f32	s14, s0
 8001d94:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8001d98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d9c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001da0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

		global_roll = 0.95*(global_roll + 0.1*phi_dot) + 0.05*global_acc_roll;
 8001da4:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8001da8:	f7fe fbce 	bl	8000548 <__aeabi_f2d>
 8001dac:	4604      	mov	r4, r0
 8001dae:	460d      	mov	r5, r1
 8001db0:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001db2:	f7fe fbc9 	bl	8000548 <__aeabi_f2d>
 8001db6:	a35e      	add	r3, pc, #376	; (adr r3, 8001f30 <main+0x1140>)
 8001db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dbc:	f7fe fc1c 	bl	80005f8 <__aeabi_dmul>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	4620      	mov	r0, r4
 8001dc6:	4629      	mov	r1, r5
 8001dc8:	f7fe fa60 	bl	800028c <__adddf3>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	460b      	mov	r3, r1
 8001dd0:	4610      	mov	r0, r2
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	a358      	add	r3, pc, #352	; (adr r3, 8001f38 <main+0x1148>)
 8001dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dda:	f7fe fc0d 	bl	80005f8 <__aeabi_dmul>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	4614      	mov	r4, r2
 8001de4:	461d      	mov	r5, r3
 8001de6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001de8:	f7fe fbae 	bl	8000548 <__aeabi_f2d>
 8001dec:	a354      	add	r3, pc, #336	; (adr r3, 8001f40 <main+0x1150>)
 8001dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df2:	f7fe fc01 	bl	80005f8 <__aeabi_dmul>
 8001df6:	4602      	mov	r2, r0
 8001df8:	460b      	mov	r3, r1
 8001dfa:	4620      	mov	r0, r4
 8001dfc:	4629      	mov	r1, r5
 8001dfe:	f7fe fa45 	bl	800028c <__adddf3>
 8001e02:	4602      	mov	r2, r0
 8001e04:	460b      	mov	r3, r1
 8001e06:	4610      	mov	r0, r2
 8001e08:	4619      	mov	r1, r3
 8001e0a:	f7fe feed 	bl	8000be8 <__aeabi_d2f>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		global_pitch = 0.95*(global_pitch + 0.1*theta_dot) + 0.05*global_acc_pitch;
 8001e14:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8001e18:	f7fe fb96 	bl	8000548 <__aeabi_f2d>
 8001e1c:	4604      	mov	r4, r0
 8001e1e:	460d      	mov	r5, r1
 8001e20:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001e22:	f7fe fb91 	bl	8000548 <__aeabi_f2d>
 8001e26:	a342      	add	r3, pc, #264	; (adr r3, 8001f30 <main+0x1140>)
 8001e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e2c:	f7fe fbe4 	bl	80005f8 <__aeabi_dmul>
 8001e30:	4602      	mov	r2, r0
 8001e32:	460b      	mov	r3, r1
 8001e34:	4620      	mov	r0, r4
 8001e36:	4629      	mov	r1, r5
 8001e38:	f7fe fa28 	bl	800028c <__adddf3>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	4610      	mov	r0, r2
 8001e42:	4619      	mov	r1, r3
 8001e44:	a33c      	add	r3, pc, #240	; (adr r3, 8001f38 <main+0x1148>)
 8001e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e4a:	f7fe fbd5 	bl	80005f8 <__aeabi_dmul>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	460b      	mov	r3, r1
 8001e52:	4614      	mov	r4, r2
 8001e54:	461d      	mov	r5, r3
 8001e56:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001e58:	f7fe fb76 	bl	8000548 <__aeabi_f2d>
 8001e5c:	a338      	add	r3, pc, #224	; (adr r3, 8001f40 <main+0x1150>)
 8001e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e62:	f7fe fbc9 	bl	80005f8 <__aeabi_dmul>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	4620      	mov	r0, r4
 8001e6c:	4629      	mov	r1, r5
 8001e6e:	f7fe fa0d 	bl	800028c <__adddf3>
 8001e72:	4602      	mov	r2, r0
 8001e74:	460b      	mov	r3, r1
 8001e76:	4610      	mov	r0, r2
 8001e78:	4619      	mov	r1, r3
 8001e7a:	f7fe feb5 	bl	8000be8 <__aeabi_d2f>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

		// try this tomorrow!
		// idea to get si
		float si_dot = sinf(global_acc_roll)*q_rps/cosf(global_acc_pitch) + cosf(global_acc_roll)*r_rps/cosf(global_acc_pitch);
 8001e84:	ed97 0a13 	vldr	s0, [r7, #76]	; 0x4c
 8001e88:	f008 ff6c 	bl	800ad64 <sinf>
 8001e8c:	eeb0 7a40 	vmov.f32	s14, s0
 8001e90:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8001e94:	ee67 8a27 	vmul.f32	s17, s14, s15
 8001e98:	ed97 0a12 	vldr	s0, [r7, #72]	; 0x48
 8001e9c:	f008 ff16 	bl	800accc <cosf>
 8001ea0:	eef0 7a40 	vmov.f32	s15, s0
 8001ea4:	ee88 8aa7 	vdiv.f32	s16, s17, s15
 8001ea8:	ed97 0a13 	vldr	s0, [r7, #76]	; 0x4c
 8001eac:	f008 ff0e 	bl	800accc <cosf>
 8001eb0:	eeb0 7a40 	vmov.f32	s14, s0
 8001eb4:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8001eb8:	ee67 8a27 	vmul.f32	s17, s14, s15
 8001ebc:	ed97 0a12 	vldr	s0, [r7, #72]	; 0x48
 8001ec0:	f008 ff04 	bl	800accc <cosf>
 8001ec4:	eeb0 7a40 	vmov.f32	s14, s0
 8001ec8:	eec8 7a87 	vdiv.f32	s15, s17, s14
 8001ecc:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001ed0:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		// So to find global yaw
		global_yaw = global_yaw + 0.1*(si_dot);
 8001ed4:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 8001ed8:	f7fe fb36 	bl	8000548 <__aeabi_f2d>
 8001edc:	4604      	mov	r4, r0
 8001ede:	460d      	mov	r5, r1
 8001ee0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001ee2:	f7fe fb31 	bl	8000548 <__aeabi_f2d>
 8001ee6:	a312      	add	r3, pc, #72	; (adr r3, 8001f30 <main+0x1140>)
 8001ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eec:	f7fe fb84 	bl	80005f8 <__aeabi_dmul>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	4620      	mov	r0, r4
 8001ef6:	4629      	mov	r1, r5
 8001ef8:	f7fe f9c8 	bl	800028c <__adddf3>
 8001efc:	4602      	mov	r2, r0
 8001efe:	460b      	mov	r3, r1
 8001f00:	4610      	mov	r0, r2
 8001f02:	4619      	mov	r1, r3
 8001f04:	f7fe fe70 	bl	8000be8 <__aeabi_d2f>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		int16_t accelData[3];
		int16_t magData[3];
		uint8_t acc_data[6];
		//lsm6dsl_read_accel_data(accelData, &hi2c1);
		//lsm6dsl_read_gyro_data(gyroData, &hi2c1);
		lsm303dlhc_read_acc(accelData,&hi2c1);
 8001f0e:	f107 0310 	add.w	r3, r7, #16
 8001f12:	e01f      	b.n	8001f54 <main+0x1164>
 8001f14:	f3af 8000 	nop.w
 8001f18:	1eb851ec 	.word	0x1eb851ec
 8001f1c:	3f81eb85 	.word	0x3f81eb85
 8001f20:	d98b0955 	.word	0xd98b0955
 8001f24:	3f91dcf4 	.word	0x3f91dcf4
 8001f28:	51eb851f 	.word	0x51eb851f
 8001f2c:	40239eb8 	.word	0x40239eb8
 8001f30:	9999999a 	.word	0x9999999a
 8001f34:	3fb99999 	.word	0x3fb99999
 8001f38:	66666666 	.word	0x66666666
 8001f3c:	3fee6666 	.word	0x3fee6666
 8001f40:	9999999a 	.word	0x9999999a
 8001f44:	3fa99999 	.word	0x3fa99999
 8001f48:	3ff00000 	.word	0x3ff00000
 8001f4c:	70a3d70a 	.word	0x70a3d70a
 8001f50:	3fb70a3d 	.word	0x3fb70a3d
 8001f54:	4915      	ldr	r1, [pc, #84]	; (8001fac <main+0x11bc>)
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7fe feb4 	bl	8000cc4 <lsm303dlhc_read_acc>
		//lsm303dlhc_read_mag(magData,&hi2c1);

		//HAL_I2C_Mem_Read(&hi2c1, LSM303DLHC_I2C_ADDRESS, 0x28, 1, acc_data, 6, HAL_MAX_DELAY);
		//HAL_I2C_Master_Receive(&hi2c1, LSM303DLHC_I2C_ADDRESS, accelData, 6, 1000);
		accelData[0] = (int16_t)(acc_data[0] | (acc_data[1] << 8));
 8001f5c:	783b      	ldrb	r3, [r7, #0]
 8001f5e:	b21a      	sxth	r2, r3
 8001f60:	787b      	ldrb	r3, [r7, #1]
 8001f62:	021b      	lsls	r3, r3, #8
 8001f64:	b21b      	sxth	r3, r3
 8001f66:	4313      	orrs	r3, r2
 8001f68:	b21b      	sxth	r3, r3
 8001f6a:	823b      	strh	r3, [r7, #16]
		accelData[1] = (int16_t)(acc_data[2] | (acc_data[3] << 8));
 8001f6c:	78bb      	ldrb	r3, [r7, #2]
 8001f6e:	b21a      	sxth	r2, r3
 8001f70:	78fb      	ldrb	r3, [r7, #3]
 8001f72:	021b      	lsls	r3, r3, #8
 8001f74:	b21b      	sxth	r3, r3
 8001f76:	4313      	orrs	r3, r2
 8001f78:	b21b      	sxth	r3, r3
 8001f7a:	827b      	strh	r3, [r7, #18]
		accelData[2] = (int16_t)(acc_data[4] | (acc_data[5] << 8));
 8001f7c:	793b      	ldrb	r3, [r7, #4]
 8001f7e:	b21a      	sxth	r2, r3
 8001f80:	797b      	ldrb	r3, [r7, #5]
 8001f82:	021b      	lsls	r3, r3, #8
 8001f84:	b21b      	sxth	r3, r3
 8001f86:	4313      	orrs	r3, r2
 8001f88:	b21b      	sxth	r3, r3
 8001f8a:	82bb      	strh	r3, [r7, #20]
		sprintf(string_to_send, "%hd,%hd,%hd\r\n", accelData[0], accelData[1],accelData[2]);
 8001f8c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001f90:	461a      	mov	r2, r3
 8001f92:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001f96:	4619      	mov	r1, r3
 8001f98:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001f9c:	9300      	str	r3, [sp, #0]
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	4903      	ldr	r1, [pc, #12]	; (8001fb0 <main+0x11c0>)
 8001fa2:	4804      	ldr	r0, [pc, #16]	; (8001fb4 <main+0x11c4>)
 8001fa4:	f006 f99a 	bl	80082dc <siprintf>
	{
 8001fa8:	f7fe bfcc 	b.w	8000f44 <main+0x154>
 8001fac:	2000042c 	.word	0x2000042c
 8001fb0:	0800c8c0 	.word	0x0800c8c0
 8001fb4:	20000000 	.word	0x20000000

08001fb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b09e      	sub	sp, #120	; 0x78
 8001fbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fbe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001fc2:	2228      	movs	r2, #40	; 0x28
 8001fc4:	2100      	movs	r1, #0
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f005 fd16 	bl	80079f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fcc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
 8001fd4:	605a      	str	r2, [r3, #4]
 8001fd6:	609a      	str	r2, [r3, #8]
 8001fd8:	60da      	str	r2, [r3, #12]
 8001fda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fdc:	463b      	mov	r3, r7
 8001fde:	223c      	movs	r2, #60	; 0x3c
 8001fe0:	2100      	movs	r1, #0
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f005 fd08 	bl	80079f8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001fec:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001ff0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ffa:	2310      	movs	r3, #16
 8001ffc:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ffe:	2302      	movs	r3, #2
 8002000:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002002:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002006:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002008:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800200c:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800200e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002012:	4618      	mov	r0, r3
 8002014:	f002 fad0 	bl	80045b8 <HAL_RCC_OscConfig>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800201e:	f000 fa83 	bl	8002528 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002022:	230f      	movs	r3, #15
 8002024:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002026:	2302      	movs	r3, #2
 8002028:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800202a:	2300      	movs	r3, #0
 800202c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800202e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002032:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002034:	2300      	movs	r3, #0
 8002036:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002038:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800203c:	2101      	movs	r1, #1
 800203e:	4618      	mov	r0, r3
 8002040:	f003 faf8 	bl	8005634 <HAL_RCC_ClockConfig>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800204a:	f000 fa6d 	bl	8002528 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1
 800204e:	4b0c      	ldr	r3, [pc, #48]	; (8002080 <SystemClock_Config+0xc8>)
 8002050:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_TIM1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002052:	2300      	movs	r3, #0
 8002054:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_HSI;
 8002056:	2300      	movs	r3, #0
 8002058:	623b      	str	r3, [r7, #32]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 800205a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800205e:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8002060:	2300      	movs	r3, #0
 8002062:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002064:	463b      	mov	r3, r7
 8002066:	4618      	mov	r0, r3
 8002068:	f003 fcca 	bl	8005a00 <HAL_RCCEx_PeriphCLKConfig>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8002072:	f000 fa59 	bl	8002528 <Error_Handler>
  }
}
 8002076:	bf00      	nop
 8002078:	3778      	adds	r7, #120	; 0x78
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	00021060 	.word	0x00021060

08002084 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002088:	4b1b      	ldr	r3, [pc, #108]	; (80020f8 <MX_I2C1_Init+0x74>)
 800208a:	4a1c      	ldr	r2, [pc, #112]	; (80020fc <MX_I2C1_Init+0x78>)
 800208c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800208e:	4b1a      	ldr	r3, [pc, #104]	; (80020f8 <MX_I2C1_Init+0x74>)
 8002090:	4a1b      	ldr	r2, [pc, #108]	; (8002100 <MX_I2C1_Init+0x7c>)
 8002092:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002094:	4b18      	ldr	r3, [pc, #96]	; (80020f8 <MX_I2C1_Init+0x74>)
 8002096:	2200      	movs	r2, #0
 8002098:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800209a:	4b17      	ldr	r3, [pc, #92]	; (80020f8 <MX_I2C1_Init+0x74>)
 800209c:	2201      	movs	r2, #1
 800209e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020a0:	4b15      	ldr	r3, [pc, #84]	; (80020f8 <MX_I2C1_Init+0x74>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80020a6:	4b14      	ldr	r3, [pc, #80]	; (80020f8 <MX_I2C1_Init+0x74>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80020ac:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <MX_I2C1_Init+0x74>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020b2:	4b11      	ldr	r3, [pc, #68]	; (80020f8 <MX_I2C1_Init+0x74>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020b8:	4b0f      	ldr	r3, [pc, #60]	; (80020f8 <MX_I2C1_Init+0x74>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020be:	480e      	ldr	r0, [pc, #56]	; (80020f8 <MX_I2C1_Init+0x74>)
 80020c0:	f001 fb7a 	bl	80037b8 <HAL_I2C_Init>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80020ca:	f000 fa2d 	bl	8002528 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80020ce:	2100      	movs	r1, #0
 80020d0:	4809      	ldr	r0, [pc, #36]	; (80020f8 <MX_I2C1_Init+0x74>)
 80020d2:	f002 f8e7 	bl	80042a4 <HAL_I2CEx_ConfigAnalogFilter>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80020dc:	f000 fa24 	bl	8002528 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80020e0:	2100      	movs	r1, #0
 80020e2:	4805      	ldr	r0, [pc, #20]	; (80020f8 <MX_I2C1_Init+0x74>)
 80020e4:	f002 f929 	bl	800433a <HAL_I2CEx_ConfigDigitalFilter>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80020ee:	f000 fa1b 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020f2:	bf00      	nop
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	2000042c 	.word	0x2000042c
 80020fc:	40005400 	.word	0x40005400
 8002100:	2000090e 	.word	0x2000090e

08002104 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002108:	4b1b      	ldr	r3, [pc, #108]	; (8002178 <MX_I2C2_Init+0x74>)
 800210a:	4a1c      	ldr	r2, [pc, #112]	; (800217c <MX_I2C2_Init+0x78>)
 800210c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2000090E;
 800210e:	4b1a      	ldr	r3, [pc, #104]	; (8002178 <MX_I2C2_Init+0x74>)
 8002110:	4a1b      	ldr	r2, [pc, #108]	; (8002180 <MX_I2C2_Init+0x7c>)
 8002112:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002114:	4b18      	ldr	r3, [pc, #96]	; (8002178 <MX_I2C2_Init+0x74>)
 8002116:	2200      	movs	r2, #0
 8002118:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800211a:	4b17      	ldr	r3, [pc, #92]	; (8002178 <MX_I2C2_Init+0x74>)
 800211c:	2201      	movs	r2, #1
 800211e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002120:	4b15      	ldr	r3, [pc, #84]	; (8002178 <MX_I2C2_Init+0x74>)
 8002122:	2200      	movs	r2, #0
 8002124:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002126:	4b14      	ldr	r3, [pc, #80]	; (8002178 <MX_I2C2_Init+0x74>)
 8002128:	2200      	movs	r2, #0
 800212a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800212c:	4b12      	ldr	r3, [pc, #72]	; (8002178 <MX_I2C2_Init+0x74>)
 800212e:	2200      	movs	r2, #0
 8002130:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002132:	4b11      	ldr	r3, [pc, #68]	; (8002178 <MX_I2C2_Init+0x74>)
 8002134:	2200      	movs	r2, #0
 8002136:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002138:	4b0f      	ldr	r3, [pc, #60]	; (8002178 <MX_I2C2_Init+0x74>)
 800213a:	2200      	movs	r2, #0
 800213c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800213e:	480e      	ldr	r0, [pc, #56]	; (8002178 <MX_I2C2_Init+0x74>)
 8002140:	f001 fb3a 	bl	80037b8 <HAL_I2C_Init>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800214a:	f000 f9ed 	bl	8002528 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800214e:	2100      	movs	r1, #0
 8002150:	4809      	ldr	r0, [pc, #36]	; (8002178 <MX_I2C2_Init+0x74>)
 8002152:	f002 f8a7 	bl	80042a4 <HAL_I2CEx_ConfigAnalogFilter>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800215c:	f000 f9e4 	bl	8002528 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002160:	2100      	movs	r1, #0
 8002162:	4805      	ldr	r0, [pc, #20]	; (8002178 <MX_I2C2_Init+0x74>)
 8002164:	f002 f8e9 	bl	800433a <HAL_I2CEx_ConfigDigitalFilter>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800216e:	f000 f9db 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20000480 	.word	0x20000480
 800217c:	40005800 	.word	0x40005800
 8002180:	2000090e 	.word	0x2000090e

08002184 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002188:	4b1b      	ldr	r3, [pc, #108]	; (80021f8 <MX_SPI1_Init+0x74>)
 800218a:	4a1c      	ldr	r2, [pc, #112]	; (80021fc <MX_SPI1_Init+0x78>)
 800218c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800218e:	4b1a      	ldr	r3, [pc, #104]	; (80021f8 <MX_SPI1_Init+0x74>)
 8002190:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002194:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002196:	4b18      	ldr	r3, [pc, #96]	; (80021f8 <MX_SPI1_Init+0x74>)
 8002198:	2200      	movs	r2, #0
 800219a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800219c:	4b16      	ldr	r3, [pc, #88]	; (80021f8 <MX_SPI1_Init+0x74>)
 800219e:	f44f 7240 	mov.w	r2, #768	; 0x300
 80021a2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021a4:	4b14      	ldr	r3, [pc, #80]	; (80021f8 <MX_SPI1_Init+0x74>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021aa:	4b13      	ldr	r3, [pc, #76]	; (80021f8 <MX_SPI1_Init+0x74>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80021b0:	4b11      	ldr	r3, [pc, #68]	; (80021f8 <MX_SPI1_Init+0x74>)
 80021b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021b6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80021b8:	4b0f      	ldr	r3, [pc, #60]	; (80021f8 <MX_SPI1_Init+0x74>)
 80021ba:	2208      	movs	r2, #8
 80021bc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021be:	4b0e      	ldr	r3, [pc, #56]	; (80021f8 <MX_SPI1_Init+0x74>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80021c4:	4b0c      	ldr	r3, [pc, #48]	; (80021f8 <MX_SPI1_Init+0x74>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021ca:	4b0b      	ldr	r3, [pc, #44]	; (80021f8 <MX_SPI1_Init+0x74>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80021d0:	4b09      	ldr	r3, [pc, #36]	; (80021f8 <MX_SPI1_Init+0x74>)
 80021d2:	2207      	movs	r2, #7
 80021d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80021d6:	4b08      	ldr	r3, [pc, #32]	; (80021f8 <MX_SPI1_Init+0x74>)
 80021d8:	2200      	movs	r2, #0
 80021da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80021dc:	4b06      	ldr	r3, [pc, #24]	; (80021f8 <MX_SPI1_Init+0x74>)
 80021de:	2208      	movs	r2, #8
 80021e0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80021e2:	4805      	ldr	r0, [pc, #20]	; (80021f8 <MX_SPI1_Init+0x74>)
 80021e4:	f003 fdbc 	bl	8005d60 <HAL_SPI_Init>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80021ee:	f000 f99b 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	200004d4 	.word	0x200004d4
 80021fc:	40013000 	.word	0x40013000

08002200 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08c      	sub	sp, #48	; 0x30
 8002204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002206:	f107 0320 	add.w	r3, r7, #32
 800220a:	2200      	movs	r2, #0
 800220c:	601a      	str	r2, [r3, #0]
 800220e:	605a      	str	r2, [r3, #4]
 8002210:	609a      	str	r2, [r3, #8]
 8002212:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002214:	f107 0314 	add.w	r3, r7, #20
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002220:	1d3b      	adds	r3, r7, #4
 8002222:	2200      	movs	r2, #0
 8002224:	601a      	str	r2, [r3, #0]
 8002226:	605a      	str	r2, [r3, #4]
 8002228:	609a      	str	r2, [r3, #8]
 800222a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800222c:	4b2d      	ldr	r3, [pc, #180]	; (80022e4 <MX_TIM1_Init+0xe4>)
 800222e:	4a2e      	ldr	r2, [pc, #184]	; (80022e8 <MX_TIM1_Init+0xe8>)
 8002230:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 8002232:	4b2c      	ldr	r3, [pc, #176]	; (80022e4 <MX_TIM1_Init+0xe4>)
 8002234:	222f      	movs	r2, #47	; 0x2f
 8002236:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002238:	4b2a      	ldr	r3, [pc, #168]	; (80022e4 <MX_TIM1_Init+0xe4>)
 800223a:	2200      	movs	r2, #0
 800223c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800223e:	4b29      	ldr	r3, [pc, #164]	; (80022e4 <MX_TIM1_Init+0xe4>)
 8002240:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002244:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002246:	4b27      	ldr	r3, [pc, #156]	; (80022e4 <MX_TIM1_Init+0xe4>)
 8002248:	2200      	movs	r2, #0
 800224a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800224c:	4b25      	ldr	r3, [pc, #148]	; (80022e4 <MX_TIM1_Init+0xe4>)
 800224e:	2200      	movs	r2, #0
 8002250:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002252:	4b24      	ldr	r3, [pc, #144]	; (80022e4 <MX_TIM1_Init+0xe4>)
 8002254:	2200      	movs	r2, #0
 8002256:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002258:	4822      	ldr	r0, [pc, #136]	; (80022e4 <MX_TIM1_Init+0xe4>)
 800225a:	f003 fe2c 	bl	8005eb6 <HAL_TIM_Base_Init>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 8002264:	f000 f960 	bl	8002528 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002268:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800226c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800226e:	f107 0320 	add.w	r3, r7, #32
 8002272:	4619      	mov	r1, r3
 8002274:	481b      	ldr	r0, [pc, #108]	; (80022e4 <MX_TIM1_Init+0xe4>)
 8002276:	f004 fc41 	bl	8006afc <HAL_TIM_ConfigClockSource>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8002280:	f000 f952 	bl	8002528 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002284:	4817      	ldr	r0, [pc, #92]	; (80022e4 <MX_TIM1_Init+0xe4>)
 8002286:	f003 ffc5 	bl	8006214 <HAL_TIM_IC_Init>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002290:	f000 f94a 	bl	8002528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002294:	2300      	movs	r3, #0
 8002296:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002298:	2300      	movs	r3, #0
 800229a:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800229c:	2300      	movs	r3, #0
 800229e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80022a0:	f107 0314 	add.w	r3, r7, #20
 80022a4:	4619      	mov	r1, r3
 80022a6:	480f      	ldr	r0, [pc, #60]	; (80022e4 <MX_TIM1_Init+0xe4>)
 80022a8:	f005 faa2 	bl	80077f0 <HAL_TIMEx_MasterConfigSynchronization>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 80022b2:	f000 f939 	bl	8002528 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80022b6:	230a      	movs	r3, #10
 80022b8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80022ba:	2301      	movs	r3, #1
 80022bc:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80022be:	2300      	movs	r3, #0
 80022c0:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80022c2:	2300      	movs	r3, #0
 80022c4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80022c6:	1d3b      	adds	r3, r7, #4
 80022c8:	2200      	movs	r2, #0
 80022ca:	4619      	mov	r1, r3
 80022cc:	4805      	ldr	r0, [pc, #20]	; (80022e4 <MX_TIM1_Init+0xe4>)
 80022ce:	f004 fa64 	bl	800679a <HAL_TIM_IC_ConfigChannel>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80022d8:	f000 f926 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80022dc:	bf00      	nop
 80022de:	3730      	adds	r7, #48	; 0x30
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20000538 	.word	0x20000538
 80022e8:	40012c00 	.word	0x40012c00

080022ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b08a      	sub	sp, #40	; 0x28
 80022f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022f2:	f107 031c 	add.w	r3, r7, #28
 80022f6:	2200      	movs	r2, #0
 80022f8:	601a      	str	r2, [r3, #0]
 80022fa:	605a      	str	r2, [r3, #4]
 80022fc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022fe:	463b      	mov	r3, r7
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]
 8002304:	605a      	str	r2, [r3, #4]
 8002306:	609a      	str	r2, [r3, #8]
 8002308:	60da      	str	r2, [r3, #12]
 800230a:	611a      	str	r2, [r3, #16]
 800230c:	615a      	str	r2, [r3, #20]
 800230e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002310:	4b28      	ldr	r3, [pc, #160]	; (80023b4 <MX_TIM2_Init+0xc8>)
 8002312:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002316:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 8002318:	4b26      	ldr	r3, [pc, #152]	; (80023b4 <MX_TIM2_Init+0xc8>)
 800231a:	222f      	movs	r2, #47	; 0x2f
 800231c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800231e:	4b25      	ldr	r3, [pc, #148]	; (80023b4 <MX_TIM2_Init+0xc8>)
 8002320:	2200      	movs	r2, #0
 8002322:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 8002324:	4b23      	ldr	r3, [pc, #140]	; (80023b4 <MX_TIM2_Init+0xc8>)
 8002326:	f644 6220 	movw	r2, #20000	; 0x4e20
 800232a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800232c:	4b21      	ldr	r3, [pc, #132]	; (80023b4 <MX_TIM2_Init+0xc8>)
 800232e:	2200      	movs	r2, #0
 8002330:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002332:	4b20      	ldr	r3, [pc, #128]	; (80023b4 <MX_TIM2_Init+0xc8>)
 8002334:	2280      	movs	r2, #128	; 0x80
 8002336:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002338:	481e      	ldr	r0, [pc, #120]	; (80023b4 <MX_TIM2_Init+0xc8>)
 800233a:	f003 fe13 	bl	8005f64 <HAL_TIM_PWM_Init>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d001      	beq.n	8002348 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8002344:	f000 f8f0 	bl	8002528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002348:	2300      	movs	r3, #0
 800234a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800234c:	2300      	movs	r3, #0
 800234e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002350:	f107 031c 	add.w	r3, r7, #28
 8002354:	4619      	mov	r1, r3
 8002356:	4817      	ldr	r0, [pc, #92]	; (80023b4 <MX_TIM2_Init+0xc8>)
 8002358:	f005 fa4a 	bl	80077f0 <HAL_TIMEx_MasterConfigSynchronization>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8002362:	f000 f8e1 	bl	8002528 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002366:	2360      	movs	r3, #96	; 0x60
 8002368:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 2000;
 800236a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800236e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002370:	2300      	movs	r3, #0
 8002372:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002374:	2300      	movs	r3, #0
 8002376:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002378:	463b      	mov	r3, r7
 800237a:	2200      	movs	r2, #0
 800237c:	4619      	mov	r1, r3
 800237e:	480d      	ldr	r0, [pc, #52]	; (80023b4 <MX_TIM2_Init+0xc8>)
 8002380:	f004 faa8 	bl	80068d4 <HAL_TIM_PWM_ConfigChannel>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 800238a:	f000 f8cd 	bl	8002528 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800238e:	463b      	mov	r3, r7
 8002390:	2204      	movs	r2, #4
 8002392:	4619      	mov	r1, r3
 8002394:	4807      	ldr	r0, [pc, #28]	; (80023b4 <MX_TIM2_Init+0xc8>)
 8002396:	f004 fa9d 	bl	80068d4 <HAL_TIM_PWM_ConfigChannel>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 80023a0:	f000 f8c2 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80023a4:	4803      	ldr	r0, [pc, #12]	; (80023b4 <MX_TIM2_Init+0xc8>)
 80023a6:	f000 fc91 	bl	8002ccc <HAL_TIM_MspPostInit>

}
 80023aa:	bf00      	nop
 80023ac:	3728      	adds	r7, #40	; 0x28
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	20000584 	.word	0x20000584

080023b8 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80023bc:	4b0d      	ldr	r3, [pc, #52]	; (80023f4 <MX_USB_PCD_Init+0x3c>)
 80023be:	4a0e      	ldr	r2, [pc, #56]	; (80023f8 <MX_USB_PCD_Init+0x40>)
 80023c0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80023c2:	4b0c      	ldr	r3, [pc, #48]	; (80023f4 <MX_USB_PCD_Init+0x3c>)
 80023c4:	2208      	movs	r2, #8
 80023c6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80023c8:	4b0a      	ldr	r3, [pc, #40]	; (80023f4 <MX_USB_PCD_Init+0x3c>)
 80023ca:	2202      	movs	r2, #2
 80023cc:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80023ce:	4b09      	ldr	r3, [pc, #36]	; (80023f4 <MX_USB_PCD_Init+0x3c>)
 80023d0:	2202      	movs	r2, #2
 80023d2:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80023d4:	4b07      	ldr	r3, [pc, #28]	; (80023f4 <MX_USB_PCD_Init+0x3c>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80023da:	4b06      	ldr	r3, [pc, #24]	; (80023f4 <MX_USB_PCD_Init+0x3c>)
 80023dc:	2200      	movs	r2, #0
 80023de:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80023e0:	4804      	ldr	r0, [pc, #16]	; (80023f4 <MX_USB_PCD_Init+0x3c>)
 80023e2:	f002 f817 	bl	8004414 <HAL_PCD_Init>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 80023ec:	f000 f89c 	bl	8002528 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80023f0:	bf00      	nop
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	200005d0 	.word	0x200005d0
 80023f8:	40005c00 	.word	0x40005c00

080023fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b08a      	sub	sp, #40	; 0x28
 8002400:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002402:	f107 0314 	add.w	r3, r7, #20
 8002406:	2200      	movs	r2, #0
 8002408:	601a      	str	r2, [r3, #0]
 800240a:	605a      	str	r2, [r3, #4]
 800240c:	609a      	str	r2, [r3, #8]
 800240e:	60da      	str	r2, [r3, #12]
 8002410:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002412:	4b37      	ldr	r3, [pc, #220]	; (80024f0 <MX_GPIO_Init+0xf4>)
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	4a36      	ldr	r2, [pc, #216]	; (80024f0 <MX_GPIO_Init+0xf4>)
 8002418:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800241c:	6153      	str	r3, [r2, #20]
 800241e:	4b34      	ldr	r3, [pc, #208]	; (80024f0 <MX_GPIO_Init+0xf4>)
 8002420:	695b      	ldr	r3, [r3, #20]
 8002422:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002426:	613b      	str	r3, [r7, #16]
 8002428:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800242a:	4b31      	ldr	r3, [pc, #196]	; (80024f0 <MX_GPIO_Init+0xf4>)
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	4a30      	ldr	r2, [pc, #192]	; (80024f0 <MX_GPIO_Init+0xf4>)
 8002430:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002434:	6153      	str	r3, [r2, #20]
 8002436:	4b2e      	ldr	r3, [pc, #184]	; (80024f0 <MX_GPIO_Init+0xf4>)
 8002438:	695b      	ldr	r3, [r3, #20]
 800243a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002442:	4b2b      	ldr	r3, [pc, #172]	; (80024f0 <MX_GPIO_Init+0xf4>)
 8002444:	695b      	ldr	r3, [r3, #20]
 8002446:	4a2a      	ldr	r2, [pc, #168]	; (80024f0 <MX_GPIO_Init+0xf4>)
 8002448:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800244c:	6153      	str	r3, [r2, #20]
 800244e:	4b28      	ldr	r3, [pc, #160]	; (80024f0 <MX_GPIO_Init+0xf4>)
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002456:	60bb      	str	r3, [r7, #8]
 8002458:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800245a:	4b25      	ldr	r3, [pc, #148]	; (80024f0 <MX_GPIO_Init+0xf4>)
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	4a24      	ldr	r2, [pc, #144]	; (80024f0 <MX_GPIO_Init+0xf4>)
 8002460:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002464:	6153      	str	r3, [r2, #20]
 8002466:	4b22      	ldr	r3, [pc, #136]	; (80024f0 <MX_GPIO_Init+0xf4>)
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800246e:	607b      	str	r3, [r7, #4]
 8002470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002472:	4b1f      	ldr	r3, [pc, #124]	; (80024f0 <MX_GPIO_Init+0xf4>)
 8002474:	695b      	ldr	r3, [r3, #20]
 8002476:	4a1e      	ldr	r2, [pc, #120]	; (80024f0 <MX_GPIO_Init+0xf4>)
 8002478:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800247c:	6153      	str	r3, [r2, #20]
 800247e:	4b1c      	ldr	r3, [pc, #112]	; (80024f0 <MX_GPIO_Init+0xf4>)
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002486:	603b      	str	r3, [r7, #0]
 8002488:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800248a:	2200      	movs	r2, #0
 800248c:	f64f 7108 	movw	r1, #65288	; 0xff08
 8002490:	4818      	ldr	r0, [pc, #96]	; (80024f4 <MX_GPIO_Init+0xf8>)
 8002492:	f001 f979 	bl	8003788 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8002496:	2337      	movs	r3, #55	; 0x37
 8002498:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800249a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800249e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a0:	2300      	movs	r3, #0
 80024a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024a4:	f107 0314 	add.w	r3, r7, #20
 80024a8:	4619      	mov	r1, r3
 80024aa:	4812      	ldr	r0, [pc, #72]	; (80024f4 <MX_GPIO_Init+0xf8>)
 80024ac:	f000 ffda 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80024b0:	f64f 7308 	movw	r3, #65288	; 0xff08
 80024b4:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024b6:	2301      	movs	r3, #1
 80024b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ba:	2300      	movs	r3, #0
 80024bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024be:	2300      	movs	r3, #0
 80024c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024c2:	f107 0314 	add.w	r3, r7, #20
 80024c6:	4619      	mov	r1, r3
 80024c8:	480a      	ldr	r0, [pc, #40]	; (80024f4 <MX_GPIO_Init+0xf8>)
 80024ca:	f000 ffcb 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80024ce:	2301      	movs	r3, #1
 80024d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024d2:	2300      	movs	r3, #0
 80024d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d6:	2300      	movs	r3, #0
 80024d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80024da:	f107 0314 	add.w	r3, r7, #20
 80024de:	4619      	mov	r1, r3
 80024e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024e4:	f000 ffbe 	bl	8003464 <HAL_GPIO_Init>

}
 80024e8:	bf00      	nop
 80024ea:	3728      	adds	r7, #40	; 0x28
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40021000 	.word	0x40021000
 80024f4:	48001000 	.word	0x48001000

080024f8 <PTU_callback_function>:

/* USER CODE BEGIN 4 */
void PTU_callback_function(){
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
	static uint8_t count = 0;
	if(count == 0){
 80024fc:	4b07      	ldr	r3, [pc, #28]	; (800251c <PTU_callback_function+0x24>)
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d106      	bne.n	8002512 <PTU_callback_function+0x1a>
		//setup_transmission(string_to_send, &USART1_PORT);
		count++;
 8002504:	4b05      	ldr	r3, [pc, #20]	; (800251c <PTU_callback_function+0x24>)
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	3301      	adds	r3, #1
 800250a:	b2da      	uxtb	r2, r3
 800250c:	4b03      	ldr	r3, [pc, #12]	; (800251c <PTU_callback_function+0x24>)
 800250e:	701a      	strb	r2, [r3, #0]
		return;
 8002510:	e003      	b.n	800251a <PTU_callback_function+0x22>
//		return;
//	}

//	LedRegister *led_register = ((uint8_t*)&(GPIOE->ODR)) + 1;
//	led_register->led_groups.led_pair_1 ^= 0b10;
	setup_transmission(string_to_send, &USART1_PORT);
 8002512:	4903      	ldr	r1, [pc, #12]	; (8002520 <PTU_callback_function+0x28>)
 8002514:	4803      	ldr	r0, [pc, #12]	; (8002524 <PTU_callback_function+0x2c>)
 8002516:	f000 f9f9 	bl	800290c <setup_transmission>
	// usart1_tx_push(string_to_send);
	// when called enable interrupts
	//enable_USART_interrupts(&USART1_PORT);
	// uint8_t *test = "new wtf hty\r\n";

}
 800251a:	bd80      	pop	{r7, pc}
 800251c:	200008c4 	.word	0x200008c4
 8002520:	200001f4 	.word	0x200001f4
 8002524:	20000000 	.word	0x20000000

08002528 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800252c:	b672      	cpsid	i
}
 800252e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002530:	e7fe      	b.n	8002530 <Error_Handler+0x8>
	...

08002534 <initialise_ptu_i2c>:
#include "ptu_i2c.h"
#include "ptu_definitions.h"

ACCELEROMETER_CFG_STRUCT accelerometer_cfg = {ADXL345_POWER_CTL, 0x08, ADXL345_DATA_FORMAT, 0x08};

void initialise_ptu_i2c(I2C_HandleTypeDef *i2c) {
 8002534:	b580      	push	{r7, lr}
 8002536:	b0d4      	sub	sp, #336	; 0x150
 8002538:	af04      	add	r7, sp, #16
 800253a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800253e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002542:	6018      	str	r0, [r3, #0]

	  /* USER CODE BEGIN 1 */
		uint8_t i2cBuf[2];
		uint8_t accdata[6];
		uint16_t x,y,z;
		uint8_t reg1a = 0x00;
 8002544:	2300      	movs	r3, #0
 8002546:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
		uint8_t reg2a = 0x00;
 800254a:	2300      	movs	r3, #0
 800254c:	f887 3122 	strb.w	r3, [r7, #290]	; 0x122
		uint8_t reg4a = 0x00;
 8002550:	2300      	movs	r3, #0
 8002552:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	  uint8_t ctrl1 = 0x00, ctrl4 = 0x00;
 8002556:	2300      	movs	r3, #0
 8002558:	f887 313e 	strb.w	r3, [r7, #318]	; 0x13e
 800255c:	2300      	movs	r3, #0
 800255e:	f887 313d 	strb.w	r3, [r7, #317]	; 0x13d

	  HAL_StatusTypeDef return_value = 0x00;
 8002562:	2300      	movs	r3, #0
 8002564:	f887 313c 	strb.w	r3, [r7, #316]	; 0x13c
	  i2cBuf[0]=0x21;
	  i2cBuf[1]=0x38;
	  HAL_I2C_Master_Transmit(&hi2c1, gyro_wr, i2cBuf, 2, 10);
	*/
	  // bit0 = X bit1 = Y bit2 = Z bit 3 = PD = power down
	  uint8_t reg_1 = 0b00001111;
 8002568:	230f      	movs	r3, #15
 800256a:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121
	  // Enable x, y, z and turn off power down:
	  HAL_I2C_Mem_Write(i2c, gyro_wr, L3G4200D_CTRL_REG1, 1, &reg_1, 1, 10);
 800256e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8002572:	f5a3 709e 	sub.w	r0, r3, #316	; 0x13c
 8002576:	230a      	movs	r3, #10
 8002578:	9302      	str	r3, [sp, #8]
 800257a:	2301      	movs	r3, #1
 800257c:	9301      	str	r3, [sp, #4]
 800257e:	f207 1321 	addw	r3, r7, #289	; 0x121
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	2301      	movs	r3, #1
 8002586:	2220      	movs	r2, #32
 8002588:	21d2      	movs	r1, #210	; 0xd2
 800258a:	6800      	ldr	r0, [r0, #0]
 800258c:	f001 f9a4 	bl	80038d8 <HAL_I2C_Mem_Write>


	  uint8_t reg_2 = 0b00000000;
 8002590:	2300      	movs	r3, #0
 8002592:	f887 3120 	strb.w	r3, [r7, #288]	; 0x120
	  // HPF = high_pass filter
	  // If you'd like to adjust/use the HPF, you can edit the line below to configure CTRL_REG2:
	  HAL_I2C_Mem_Write(i2c, gyro_wr, L3G4200D_CTRL_REG2, 1, &reg_2, 1, 10);
 8002596:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800259a:	f5a3 709e 	sub.w	r0, r3, #316	; 0x13c
 800259e:	230a      	movs	r3, #10
 80025a0:	9302      	str	r3, [sp, #8]
 80025a2:	2301      	movs	r3, #1
 80025a4:	9301      	str	r3, [sp, #4]
 80025a6:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80025aa:	9300      	str	r3, [sp, #0]
 80025ac:	2301      	movs	r3, #1
 80025ae:	2221      	movs	r2, #33	; 0x21
 80025b0:	21d2      	movs	r1, #210	; 0xd2
 80025b2:	6800      	ldr	r0, [r0, #0]
 80025b4:	f001 f990 	bl	80038d8 <HAL_I2C_Mem_Write>

	  // interrupt enabled everyhting else in reg 3 disabled
	  // Configure CTRL_REG3 to generate data ready interrupt on INT2
	  // No interrupts used on INT1, if you'd like to configure INT1
	  // or INT2 otherwise, consult the datasheet:
	  HAL_I2C_Mem_Write(i2c, gyro_wr, L3G4200D_CTRL_REG3, 1, &reg_2, 1, 10);
 80025b8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80025bc:	f5a3 709e 	sub.w	r0, r3, #316	; 0x13c
 80025c0:	230a      	movs	r3, #10
 80025c2:	9302      	str	r3, [sp, #8]
 80025c4:	2301      	movs	r3, #1
 80025c6:	9301      	str	r3, [sp, #4]
 80025c8:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80025cc:	9300      	str	r3, [sp, #0]
 80025ce:	2301      	movs	r3, #1
 80025d0:	2222      	movs	r2, #34	; 0x22
 80025d2:	21d2      	movs	r1, #210	; 0xd2
 80025d4:	6800      	ldr	r0, [r0, #0]
 80025d6:	f001 f97f 	bl	80038d8 <HAL_I2C_Mem_Write>

	  uint8_t reg_4 = 0b00000000;
 80025da:	2300      	movs	r3, #0
 80025dc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	  // CTRL_REG4 controls the full-scale range, among other things:
	  HAL_I2C_Mem_Write(i2c, gyro_wr, L3G4200D_CTRL_REG4, 1, &reg_4, 1, 10);
 80025e0:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80025e4:	f5a3 709e 	sub.w	r0, r3, #316	; 0x13c
 80025e8:	230a      	movs	r3, #10
 80025ea:	9302      	str	r3, [sp, #8]
 80025ec:	2301      	movs	r3, #1
 80025ee:	9301      	str	r3, [sp, #4]
 80025f0:	f207 131f 	addw	r3, r7, #287	; 0x11f
 80025f4:	9300      	str	r3, [sp, #0]
 80025f6:	2301      	movs	r3, #1
 80025f8:	2223      	movs	r2, #35	; 0x23
 80025fa:	21d2      	movs	r1, #210	; 0xd2
 80025fc:	6800      	ldr	r0, [r0, #0]
 80025fe:	f001 f96b 	bl	80038d8 <HAL_I2C_Mem_Write>
	  //writeRegister(gyro_Address, gyro_CTRL_REG4, 0b00110000);
	  //}

	  // CTRL_REG5 controls high-pass filtering of outputs, use it
	  // if you'd like:
	  uint8_t reg_5 = 0b00000000;
 8002602:	2300      	movs	r3, #0
 8002604:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
	  HAL_I2C_Mem_Write(i2c, gyro_wr, L3G4200D_CTRL_REG5, 1, &reg_5, 1, 10);
 8002608:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800260c:	f5a3 709e 	sub.w	r0, r3, #316	; 0x13c
 8002610:	230a      	movs	r3, #10
 8002612:	9302      	str	r3, [sp, #8]
 8002614:	2301      	movs	r3, #1
 8002616:	9301      	str	r3, [sp, #4]
 8002618:	f507 738f 	add.w	r3, r7, #286	; 0x11e
 800261c:	9300      	str	r3, [sp, #0]
 800261e:	2301      	movs	r3, #1
 8002620:	2224      	movs	r2, #36	; 0x24
 8002622:	21d2      	movs	r1, #210	; 0xd2
 8002624:	6800      	ldr	r0, [r0, #0]
 8002626:	f001 f957 	bl	80038d8 <HAL_I2C_Mem_Write>



	  //trying to read from the same registers where we wrote in
	  HAL_I2C_Mem_Read(i2c,gyro_rd,0x20,1,&reg1a,1,10);
 800262a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800262e:	f5a3 709e 	sub.w	r0, r3, #316	; 0x13c
 8002632:	230a      	movs	r3, #10
 8002634:	9302      	str	r3, [sp, #8]
 8002636:	2301      	movs	r3, #1
 8002638:	9301      	str	r3, [sp, #4]
 800263a:	f207 1323 	addw	r3, r7, #291	; 0x123
 800263e:	9300      	str	r3, [sp, #0]
 8002640:	2301      	movs	r3, #1
 8002642:	2220      	movs	r2, #32
 8002644:	21d3      	movs	r1, #211	; 0xd3
 8002646:	6800      	ldr	r0, [r0, #0]
 8002648:	f001 fa5a 	bl	8003b00 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(i2c,gyro_rd,0x21,1,&reg2a,1,10);
 800264c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8002650:	f5a3 709e 	sub.w	r0, r3, #316	; 0x13c
 8002654:	230a      	movs	r3, #10
 8002656:	9302      	str	r3, [sp, #8]
 8002658:	2301      	movs	r3, #1
 800265a:	9301      	str	r3, [sp, #4]
 800265c:	f507 7391 	add.w	r3, r7, #290	; 0x122
 8002660:	9300      	str	r3, [sp, #0]
 8002662:	2301      	movs	r3, #1
 8002664:	2221      	movs	r2, #33	; 0x21
 8002666:	21d3      	movs	r1, #211	; 0xd3
 8002668:	6800      	ldr	r0, [r0, #0]
 800266a:	f001 fa49 	bl	8003b00 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(&hi2c1,ACC_I2C_ADDRESS_READ,0x23,1,&reg4a,1,10);

	*/

	//uint8_t status = 0x00;
	uint8_t ready = 0x00;
 800266e:	2300      	movs	r3, #0
 8002670:	f887 313b 	strb.w	r3, [r7, #315]	; 0x13b
	uint8_t return_status = 0x00;
 8002674:	2300      	movs	r3, #0
 8002676:	f887 313a 	strb.w	r3, [r7, #314]	; 0x13a

	uint8_t val_1[2];
	uint16_t* val_1p = &val_1[0];
 800267a:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 800267e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
	val_1p = 0x00;
 8002682:	2300      	movs	r3, #0
 8002684:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134

	uint8_t text_buffer[255];

	uint16_t val_2 = 0x00;
 8002688:	2300      	movs	r3, #0
 800268a:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
	uint16_t val_3 = 0x00;
 800268e:	2300      	movs	r3, #0
 8002690:	f8a7 3130 	strh.w	r3, [r7, #304]	; 0x130

	uint8_t Text[] = "Hello\r\n";
 8002694:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8002698:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800269c:	4a4d      	ldr	r2, [pc, #308]	; (80027d4 <initialise_ptu_i2c+0x2a0>)
 800269e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026a2:	e883 0003 	stmia.w	r3, {r0, r1}
//	BSP_LED_Toggle(LED_GREEN);
	//BSP_GYRO_Init();
	//BSP_ACCELERO_Init();

	// reset lidar board
	uint8_t reset_value = 0x00;
 80026a6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80026aa:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 80026ae:	2200      	movs	r2, #0
 80026b0:	701a      	strb	r2, [r3, #0]
	return_value = HAL_I2C_Mem_Write(i2c, LIDAR_WR, 0x00, 1, &reset_value, 1, 10);
 80026b2:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80026b6:	f5a3 709e 	sub.w	r0, r3, #316	; 0x13c
 80026ba:	230a      	movs	r3, #10
 80026bc:	9302      	str	r3, [sp, #8]
 80026be:	2301      	movs	r3, #1
 80026c0:	9301      	str	r3, [sp, #4]
 80026c2:	f107 0313 	add.w	r3, r7, #19
 80026c6:	9300      	str	r3, [sp, #0]
 80026c8:	2301      	movs	r3, #1
 80026ca:	2200      	movs	r2, #0
 80026cc:	21c4      	movs	r1, #196	; 0xc4
 80026ce:	6800      	ldr	r0, [r0, #0]
 80026d0:	f001 f902 	bl	80038d8 <HAL_I2C_Mem_Write>
 80026d4:	4603      	mov	r3, r0
 80026d6:	f887 313c 	strb.w	r3, [r7, #316]	; 0x13c




	// Turn on measurements in power register
	uint8_t areg_1 = 0b00001000;
 80026da:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80026de:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 80026e2:	2208      	movs	r2, #8
 80026e4:	701a      	strb	r2, [r3, #0]
	// Enable x, y, z and turn off power down:
	HAL_I2C_Mem_Write(i2c, accel_wr, ADXL345_POWER_CTL, 1, &areg_1, 1, 10);
 80026e6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80026ea:	f5a3 709e 	sub.w	r0, r3, #316	; 0x13c
 80026ee:	230a      	movs	r3, #10
 80026f0:	9302      	str	r3, [sp, #8]
 80026f2:	2301      	movs	r3, #1
 80026f4:	9301      	str	r3, [sp, #4]
 80026f6:	f107 0312 	add.w	r3, r7, #18
 80026fa:	9300      	str	r3, [sp, #0]
 80026fc:	2301      	movs	r3, #1
 80026fe:	222d      	movs	r2, #45	; 0x2d
 8002700:	21a6      	movs	r1, #166	; 0xa6
 8002702:	6800      	ldr	r0, [r0, #0]
 8002704:	f001 f8e8 	bl	80038d8 <HAL_I2C_Mem_Write>

	// set the data register to full resolution i.e read every 4mg/LSB?
	uint8_t areg_2 = 0b00001000;
 8002708:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800270c:	f2a3 132f 	subw	r3, r3, #303	; 0x12f
 8002710:	2208      	movs	r2, #8
 8002712:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(i2c, accel_wr, ADXL345_DATA_FORMAT, 1, &areg_2, 1, 10);
 8002714:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8002718:	f5a3 709e 	sub.w	r0, r3, #316	; 0x13c
 800271c:	230a      	movs	r3, #10
 800271e:	9302      	str	r3, [sp, #8]
 8002720:	2301      	movs	r3, #1
 8002722:	9301      	str	r3, [sp, #4]
 8002724:	f107 0311 	add.w	r3, r7, #17
 8002728:	9300      	str	r3, [sp, #0]
 800272a:	2301      	movs	r3, #1
 800272c:	2231      	movs	r2, #49	; 0x31
 800272e:	21a6      	movs	r1, #166	; 0xa6
 8002730:	6800      	ldr	r0, [r0, #0]
 8002732:	f001 f8d1 	bl	80038d8 <HAL_I2C_Mem_Write>

	// accleration calibration
	// offset found to be 250 -8 18 note: the use of 2 compliment to send a -ve 8
	//
	uint8_t acc_offset_calibration[3] = {0x3, 0x01, 0xFE};
 8002736:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800273a:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800273e:	4a26      	ldr	r2, [pc, #152]	; (80027d8 <initialise_ptu_i2c+0x2a4>)
 8002740:	6812      	ldr	r2, [r2, #0]
 8002742:	4611      	mov	r1, r2
 8002744:	8019      	strh	r1, [r3, #0]
 8002746:	3302      	adds	r3, #2
 8002748:	0c12      	lsrs	r2, r2, #16
 800274a:	701a      	strb	r2, [r3, #0]

	// Left here in case I want to start setting the data offset registers
	HAL_I2C_Mem_Write(i2c, accel_wr, ADXL345_OFSX, 1, acc_offset_calibration, 3, 10);
 800274c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8002750:	f5a3 709e 	sub.w	r0, r3, #316	; 0x13c
 8002754:	230a      	movs	r3, #10
 8002756:	9302      	str	r3, [sp, #8]
 8002758:	2303      	movs	r3, #3
 800275a:	9301      	str	r3, [sp, #4]
 800275c:	f107 030c 	add.w	r3, r7, #12
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	2301      	movs	r3, #1
 8002764:	221e      	movs	r2, #30
 8002766:	21a6      	movs	r1, #166	; 0xa6
 8002768:	6800      	ldr	r0, [r0, #0]
 800276a:	f001 f8b5 	bl	80038d8 <HAL_I2C_Mem_Write>
	//HAL_I2C_Mem_Write(i2c, accel_wr, ADXL345_OFSY, 1, acc_offset_calibration[1], 1, 10);
	//HAL_I2C_Mem_Write(i2c, accel_wr, ADXL345_OFSZ, 1, acc_offset_calibration[2], 1, 10);

	// control register A values
	uint8_t register_setting_a = 0x78;
 800276e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8002772:	f2a3 1335 	subw	r3, r3, #309	; 0x135
 8002776:	2278      	movs	r2, #120	; 0x78
 8002778:	701a      	strb	r2, [r3, #0]
	// control register B values
	uint8_t register_setting_b = 0xA0;
 800277a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800277e:	f5a3 739b 	sub.w	r3, r3, #310	; 0x136
 8002782:	22a0      	movs	r2, #160	; 0xa0
 8002784:	701a      	strb	r2, [r3, #0]


	HAL_I2C_Mem_Write(i2c, magnet_wr, 0x00, 1, &register_setting_a, 1, 100);
 8002786:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800278a:	f5a3 709e 	sub.w	r0, r3, #316	; 0x13c
 800278e:	2364      	movs	r3, #100	; 0x64
 8002790:	9302      	str	r3, [sp, #8]
 8002792:	2301      	movs	r3, #1
 8002794:	9301      	str	r3, [sp, #4]
 8002796:	f107 030b 	add.w	r3, r7, #11
 800279a:	9300      	str	r3, [sp, #0]
 800279c:	2301      	movs	r3, #1
 800279e:	2200      	movs	r2, #0
 80027a0:	213c      	movs	r1, #60	; 0x3c
 80027a2:	6800      	ldr	r0, [r0, #0]
 80027a4:	f001 f898 	bl	80038d8 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(i2c, magnet_wr, 0x01, 1, &register_setting_b, 1, 100);
 80027a8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80027ac:	f5a3 709e 	sub.w	r0, r3, #316	; 0x13c
 80027b0:	2364      	movs	r3, #100	; 0x64
 80027b2:	9302      	str	r3, [sp, #8]
 80027b4:	2301      	movs	r3, #1
 80027b6:	9301      	str	r3, [sp, #4]
 80027b8:	f107 030a 	add.w	r3, r7, #10
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	2301      	movs	r3, #1
 80027c0:	2201      	movs	r2, #1
 80027c2:	213c      	movs	r1, #60	; 0x3c
 80027c4:	6800      	ldr	r0, [r0, #0]
 80027c6:	f001 f887 	bl	80038d8 <HAL_I2C_Mem_Write>

}
 80027ca:	bf00      	nop
 80027cc:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	0800c8d0 	.word	0x0800c8d0
 80027d8:	0800c8d8 	.word	0x0800c8d8

080027dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4603      	mov	r3, r0
 80027e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	db0b      	blt.n	8002806 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027ee:	79fb      	ldrb	r3, [r7, #7]
 80027f0:	f003 021f 	and.w	r2, r3, #31
 80027f4:	4907      	ldr	r1, [pc, #28]	; (8002814 <__NVIC_EnableIRQ+0x38>)
 80027f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027fa:	095b      	lsrs	r3, r3, #5
 80027fc:	2001      	movs	r0, #1
 80027fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002806:	bf00      	nop
 8002808:	370c      	adds	r7, #12
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	e000e100 	.word	0xe000e100

08002818 <SerialInitialise>:
};

void (*callback_function2)() = 0x00;

// Initialise the serial port using baudRate from an enumerated set
void SerialInitialise(uint32_t baudRate, SerialPort *serial_port, void (*completion_function)(uint32_t)) {
 8002818:	b580      	push	{r7, lr}
 800281a:	b086      	sub	sp, #24
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]

	serial_port->completion_function = completion_function; // Assign function pointer to run when interrupt is called.
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	63da      	str	r2, [r3, #60]	; 0x3c


	// Enable clock power, system configuration clock, and GPIOC.
	// Common to all UARTs.
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800282a:	4b36      	ldr	r3, [pc, #216]	; (8002904 <SerialInitialise+0xec>)
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	4a35      	ldr	r2, [pc, #212]	; (8002904 <SerialInitialise+0xec>)
 8002830:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002834:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8002836:	4b33      	ldr	r3, [pc, #204]	; (8002904 <SerialInitialise+0xec>)
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	4a32      	ldr	r2, [pc, #200]	; (8002904 <SerialInitialise+0xec>)
 800283c:	f043 0301 	orr.w	r3, r3, #1
 8002840:	6193      	str	r3, [r2, #24]

	// Select & assign correct GPIO port.
	switch(serial_port->SerialPortGPIO) {
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	6a1b      	ldr	r3, [r3, #32]
 8002846:	2b02      	cmp	r3, #2
 8002848:	d106      	bne.n	8002858 <SerialInitialise+0x40>
		case SERIAL_GPIO_C:
			RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 800284a:	4b2e      	ldr	r3, [pc, #184]	; (8002904 <SerialInitialise+0xec>)
 800284c:	695b      	ldr	r3, [r3, #20]
 800284e:	4a2d      	ldr	r2, [pc, #180]	; (8002904 <SerialInitialise+0xec>)
 8002850:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002854:	6153      	str	r3, [r2, #20]
			break;
 8002856:	e000      	b.n	800285a <SerialInitialise+0x42>
		default:
			break;
 8002858:	bf00      	nop
	}

	// Set pin mode for GPIO port.
	*(serial_port->SerialPinModeRegister) = serial_port->SerialPinModeValue;
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800285e:	68ba      	ldr	r2, [r7, #8]
 8002860:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002862:	601a      	str	r2, [r3, #0]

	// Enable high speed clock for GPIOC.
	*(serial_port->SerialPinSpeedRegister) = serial_port->SerialPinSpeedValue;
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002868:	68ba      	ldr	r2, [r7, #8]
 800286a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800286c:	601a      	str	r2, [r3, #0]

	// Set alternate function to enable USART to an external pin.
	*(serial_port->SerialPinAlternatePinRegister) = serial_port->SerialPinAlternatePinValue;
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002872:	68ba      	ldr	r2, [r7, #8]
 8002874:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 8002878:	b2d2      	uxtb	r2, r2
 800287a:	701a      	strb	r2, [r3, #0]

	// Enable output regulation timer to control baud rate.
	*(serial_port->TimerEnableRegister) |= serial_port->TimerEnableMask;
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	69d9      	ldr	r1, [r3, #28]
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	699b      	ldr	r3, [r3, #24]
 800288a:	430a      	orrs	r2, r1
 800288c:	601a      	str	r2, [r3, #0]

	// Set bead Rate. Only 16 bits used.
	uint16_t *baud_rate_config = ((uint16_t*)serial_port->BaudRate);
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	617b      	str	r3, [r7, #20]


	// Baud rate calculation:
	switch(baudRate) {
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2b04      	cmp	r3, #4
 8002898:	d823      	bhi.n	80028e2 <SerialInitialise+0xca>
 800289a:	a201      	add	r2, pc, #4	; (adr r2, 80028a0 <SerialInitialise+0x88>)
 800289c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028a0:	080028b5 	.word	0x080028b5
 80028a4:	080028bf 	.word	0x080028bf
 80028a8:	080028c9 	.word	0x080028c9
 80028ac:	080028d1 	.word	0x080028d1
 80028b0:	080028d9 	.word	0x080028d9
		case BAUD_9600:
			*baud_rate_config = 840;
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	f44f 7252 	mov.w	r2, #840	; 0x348
 80028ba:	801a      	strh	r2, [r3, #0]
			break;
 80028bc:	e011      	b.n	80028e2 <SerialInitialise+0xca>
		case BAUD_19200:
			*baud_rate_config = 420;
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 80028c4:	801a      	strh	r2, [r3, #0]
			break;
 80028c6:	e00c      	b.n	80028e2 <SerialInitialise+0xca>
		case BAUD_38400:
			*baud_rate_config = 210;
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	22d2      	movs	r2, #210	; 0xd2
 80028cc:	801a      	strh	r2, [r3, #0]
			break;
 80028ce:	e008      	b.n	80028e2 <SerialInitialise+0xca>
		case BAUD_57600:
			*baud_rate_config = 140;  // 57600 at 8MHz
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	228c      	movs	r2, #140	; 0x8c
 80028d4:	801a      	strh	r2, [r3, #0]
			break;
 80028d6:	e004      	b.n	80028e2 <SerialInitialise+0xca>
		case BAUD_115200:
			*baud_rate_config = 0x46*0x06;  // 115200 at 8MHz
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 80028de:	801a      	strh	r2, [r3, #0]
			break;
 80028e0:	bf00      	nop
	}


	// Enable serial port for tx and rx functionality.
	*(serial_port->ControlRegister1) |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE | USART_CR1_RXNEIE;
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f042 022d 	orr.w	r2, r2, #45	; 0x2d
 80028f0:	601a      	str	r2, [r3, #0]

	callback_function2 = completion_function;
 80028f2:	4a05      	ldr	r2, [pc, #20]	; (8002908 <SerialInitialise+0xf0>)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6013      	str	r3, [r2, #0]

	 EnableInterrupt(); // Enable interrupts for serial port.
 80028f8:	f000 f86c 	bl	80029d4 <EnableInterrupt>
}
 80028fc:	bf00      	nop
 80028fe:	3718      	adds	r7, #24
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	40021000 	.word	0x40021000
 8002908:	200008c8 	.word	0x200008c8

0800290c <setup_transmission>:

volatile static uint8_t *buffer;
static uint8_t *start;
static SerialPort *Saved_UART;

void setup_transmission(volatile uint8_t* string, SerialPort *serial_port){
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
	Saved_UART = serial_port;
 8002916:	4a12      	ldr	r2, [pc, #72]	; (8002960 <setup_transmission+0x54>)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	6013      	str	r3, [r2, #0]
	buffer = string;
 800291c:	4a11      	ldr	r2, [pc, #68]	; (8002964 <setup_transmission+0x58>)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6013      	str	r3, [r2, #0]
	*(Saved_UART->ControlRegister1) |= USART_CR1_TXEIE;
 8002922:	4b0f      	ldr	r3, [pc, #60]	; (8002960 <setup_transmission+0x54>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	4b0d      	ldr	r3, [pc, #52]	; (8002960 <setup_transmission+0x54>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002934:	601a      	str	r2, [r3, #0]
	*(Saved_UART->DataOutputRegister) = *buffer;
 8002936:	4b0b      	ldr	r3, [pc, #44]	; (8002964 <setup_transmission+0x58>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	b2da      	uxtb	r2, r3
 800293e:	4b08      	ldr	r3, [pc, #32]	; (8002960 <setup_transmission+0x54>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	695b      	ldr	r3, [r3, #20]
 8002944:	b292      	uxth	r2, r2
 8002946:	801a      	strh	r2, [r3, #0]
	buffer++;
 8002948:	4b06      	ldr	r3, [pc, #24]	; (8002964 <setup_transmission+0x58>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	3301      	adds	r3, #1
 800294e:	4a05      	ldr	r2, [pc, #20]	; (8002964 <setup_transmission+0x58>)
 8002950:	6013      	str	r3, [r2, #0]
	return;
 8002952:	bf00      	nop
}
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	200008d0 	.word	0x200008d0
 8002964:	200008cc 	.word	0x200008cc

08002968 <USART1_IRQHandler>:
	*(serial_port->DataOutputRegister) = *buffer;
	buffer++;
	return;
}

void USART1_IRQHandler(){
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
	*(Saved_UART->StatusRegister) ^= USART_ISR_TC;
 800296c:	4b17      	ldr	r3, [pc, #92]	; (80029cc <USART1_IRQHandler+0x64>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	4b15      	ldr	r3, [pc, #84]	; (80029cc <USART1_IRQHandler+0x64>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f082 0240 	eor.w	r2, r2, #64	; 0x40
 800297e:	601a      	str	r2, [r3, #0]
	if(*buffer){
 8002980:	4b13      	ldr	r3, [pc, #76]	; (80029d0 <USART1_IRQHandler+0x68>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	b2db      	uxtb	r3, r3
 8002988:	2b00      	cmp	r3, #0
 800298a:	d00e      	beq.n	80029aa <USART1_IRQHandler+0x42>
		*(Saved_UART->DataOutputRegister) = *buffer;
 800298c:	4b10      	ldr	r3, [pc, #64]	; (80029d0 <USART1_IRQHandler+0x68>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	b2da      	uxtb	r2, r3
 8002994:	4b0d      	ldr	r3, [pc, #52]	; (80029cc <USART1_IRQHandler+0x64>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	695b      	ldr	r3, [r3, #20]
 800299a:	b292      	uxth	r2, r2
 800299c:	801a      	strh	r2, [r3, #0]
		buffer++;
 800299e:	4b0c      	ldr	r3, [pc, #48]	; (80029d0 <USART1_IRQHandler+0x68>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	3301      	adds	r3, #1
 80029a4:	4a0a      	ldr	r2, [pc, #40]	; (80029d0 <USART1_IRQHandler+0x68>)
 80029a6:	6013      	str	r3, [r2, #0]
		return;
 80029a8:	e00c      	b.n	80029c4 <USART1_IRQHandler+0x5c>
	}
	*(Saved_UART->ControlRegister1) ^= USART_CR1_TXEIE;
 80029aa:	4b08      	ldr	r3, [pc, #32]	; (80029cc <USART1_IRQHandler+0x64>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	4b06      	ldr	r3, [pc, #24]	; (80029cc <USART1_IRQHandler+0x64>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f082 0280 	eor.w	r2, r2, #128	; 0x80
 80029bc:	601a      	str	r2, [r3, #0]
	buffer = 0x00;
 80029be:	4b04      	ldr	r3, [pc, #16]	; (80029d0 <USART1_IRQHandler+0x68>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
}
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr
 80029cc:	200008d0 	.word	0x200008d0
 80029d0:	200008cc 	.word	0x200008cc

080029d4 <EnableInterrupt>:
//	}



// Enable interrupts for USART1 rx functionality.
void EnableInterrupt() {
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80029d8:	b672      	cpsid	i
}
 80029da:	bf00      	nop

	__disable_irq(); // Disable the interrupts while editing settings.

	// Enable the system configuration controller (SYSCFG in RCC).
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80029dc:	4b0e      	ldr	r3, [pc, #56]	; (8002a18 <EnableInterrupt+0x44>)
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	4a0d      	ldr	r2, [pc, #52]	; (8002a18 <EnableInterrupt+0x44>)
 80029e2:	f043 0301 	orr.w	r3, r3, #1
 80029e6:	6193      	str	r3, [r2, #24]

	//////USART1->CR1 |= USART_CR1_RXNEIE; // Enable RXNE (Receive Data Register Not Empty) interrupt.

    // Configure EXTI line for USART1.
    SYSCFG->EXTICR[1] &= ~SYSCFG_EXTICR2_EXTI5_Msk; // Clear EXTI5, remove previous settings.
 80029e8:	4b0c      	ldr	r3, [pc, #48]	; (8002a1c <EnableInterrupt+0x48>)
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	4a0b      	ldr	r2, [pc, #44]	; (8002a1c <EnableInterrupt+0x48>)
 80029ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029f2:	60d3      	str	r3, [r2, #12]
    SYSCFG->EXTICR[1] |= SYSCFG_EXTICR2_EXTI5_PA; // Set EXTI5 bits to PA for  (USART1)
 80029f4:	4b09      	ldr	r3, [pc, #36]	; (8002a1c <EnableInterrupt+0x48>)
 80029f6:	4a09      	ldr	r2, [pc, #36]	; (8002a1c <EnableInterrupt+0x48>)
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	60d3      	str	r3, [r2, #12]

    // Enable EXTI5 interrupt (corresponding to USART1).
    EXTI->IMR |= EXTI_IMR_MR5; // Enable interrupt on EXTI line 5 (corresponding to PA5/USART1).
 80029fc:	4b08      	ldr	r3, [pc, #32]	; (8002a20 <EnableInterrupt+0x4c>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a07      	ldr	r2, [pc, #28]	; (8002a20 <EnableInterrupt+0x4c>)
 8002a02:	f043 0320 	orr.w	r3, r3, #32
 8002a06:	6013      	str	r3, [r2, #0]

	// Tell the NVIC module that EXTI0 interrupts should be handled.
	// NVIC_SetPriority(USART1_IRQn, 3); // Set priority to 5, fairly low.
	NVIC_EnableIRQ(USART1_IRQn);
 8002a08:	2025      	movs	r0, #37	; 0x25
 8002a0a:	f7ff fee7 	bl	80027dc <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8002a0e:	b662      	cpsie	i
}
 8002a10:	bf00      	nop

	__enable_irq(); // Re-enable all interrupts now that we are finished editing settings.
}
 8002a12:	bf00      	nop
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	40010000 	.word	0x40010000
 8002a20:	40010400 	.word	0x40010400

08002a24 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a2a:	4b0f      	ldr	r3, [pc, #60]	; (8002a68 <HAL_MspInit+0x44>)
 8002a2c:	699b      	ldr	r3, [r3, #24]
 8002a2e:	4a0e      	ldr	r2, [pc, #56]	; (8002a68 <HAL_MspInit+0x44>)
 8002a30:	f043 0301 	orr.w	r3, r3, #1
 8002a34:	6193      	str	r3, [r2, #24]
 8002a36:	4b0c      	ldr	r3, [pc, #48]	; (8002a68 <HAL_MspInit+0x44>)
 8002a38:	699b      	ldr	r3, [r3, #24]
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	607b      	str	r3, [r7, #4]
 8002a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a42:	4b09      	ldr	r3, [pc, #36]	; (8002a68 <HAL_MspInit+0x44>)
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	4a08      	ldr	r2, [pc, #32]	; (8002a68 <HAL_MspInit+0x44>)
 8002a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a4c:	61d3      	str	r3, [r2, #28]
 8002a4e:	4b06      	ldr	r3, [pc, #24]	; (8002a68 <HAL_MspInit+0x44>)
 8002a50:	69db      	ldr	r3, [r3, #28]
 8002a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a56:	603b      	str	r3, [r7, #0]
 8002a58:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002a5a:	2007      	movs	r0, #7
 8002a5c:	f000 fcc0 	bl	80033e0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a60:	bf00      	nop
 8002a62:	3708      	adds	r7, #8
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	40021000 	.word	0x40021000

08002a6c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b08c      	sub	sp, #48	; 0x30
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a74:	f107 031c 	add.w	r3, r7, #28
 8002a78:	2200      	movs	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	605a      	str	r2, [r3, #4]
 8002a7e:	609a      	str	r2, [r3, #8]
 8002a80:	60da      	str	r2, [r3, #12]
 8002a82:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a33      	ldr	r2, [pc, #204]	; (8002b58 <HAL_I2C_MspInit+0xec>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d130      	bne.n	8002af0 <HAL_I2C_MspInit+0x84>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a8e:	4b33      	ldr	r3, [pc, #204]	; (8002b5c <HAL_I2C_MspInit+0xf0>)
 8002a90:	695b      	ldr	r3, [r3, #20]
 8002a92:	4a32      	ldr	r2, [pc, #200]	; (8002b5c <HAL_I2C_MspInit+0xf0>)
 8002a94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a98:	6153      	str	r3, [r2, #20]
 8002a9a:	4b30      	ldr	r3, [pc, #192]	; (8002b5c <HAL_I2C_MspInit+0xf0>)
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002aa2:	61bb      	str	r3, [r7, #24]
 8002aa4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8002aa6:	23c0      	movs	r3, #192	; 0xc0
 8002aa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002aaa:	2312      	movs	r3, #18
 8002aac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ab6:	2304      	movs	r3, #4
 8002ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aba:	f107 031c 	add.w	r3, r7, #28
 8002abe:	4619      	mov	r1, r3
 8002ac0:	4827      	ldr	r0, [pc, #156]	; (8002b60 <HAL_I2C_MspInit+0xf4>)
 8002ac2:	f000 fccf 	bl	8003464 <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_PB6_FMP);
 8002ac6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002aca:	f001 fc83 	bl	80043d4 <HAL_I2CEx_EnableFastModePlus>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_PB7_FMP);
 8002ace:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002ad2:	f001 fc7f 	bl	80043d4 <HAL_I2CEx_EnableFastModePlus>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ad6:	4b21      	ldr	r3, [pc, #132]	; (8002b5c <HAL_I2C_MspInit+0xf0>)
 8002ad8:	69db      	ldr	r3, [r3, #28]
 8002ada:	4a20      	ldr	r2, [pc, #128]	; (8002b5c <HAL_I2C_MspInit+0xf0>)
 8002adc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ae0:	61d3      	str	r3, [r2, #28]
 8002ae2:	4b1e      	ldr	r3, [pc, #120]	; (8002b5c <HAL_I2C_MspInit+0xf0>)
 8002ae4:	69db      	ldr	r3, [r3, #28]
 8002ae6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002aea:	617b      	str	r3, [r7, #20]
 8002aec:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002aee:	e02e      	b.n	8002b4e <HAL_I2C_MspInit+0xe2>
  else if(hi2c->Instance==I2C2)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a1b      	ldr	r2, [pc, #108]	; (8002b64 <HAL_I2C_MspInit+0xf8>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d129      	bne.n	8002b4e <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002afa:	4b18      	ldr	r3, [pc, #96]	; (8002b5c <HAL_I2C_MspInit+0xf0>)
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	4a17      	ldr	r2, [pc, #92]	; (8002b5c <HAL_I2C_MspInit+0xf0>)
 8002b00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b04:	6153      	str	r3, [r2, #20]
 8002b06:	4b15      	ldr	r3, [pc, #84]	; (8002b5c <HAL_I2C_MspInit+0xf0>)
 8002b08:	695b      	ldr	r3, [r3, #20]
 8002b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b0e:	613b      	str	r3, [r7, #16]
 8002b10:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002b12:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002b16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b18:	2312      	movs	r3, #18
 8002b1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b20:	2303      	movs	r3, #3
 8002b22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002b24:	2304      	movs	r3, #4
 8002b26:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b28:	f107 031c 	add.w	r3, r7, #28
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b32:	f000 fc97 	bl	8003464 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002b36:	4b09      	ldr	r3, [pc, #36]	; (8002b5c <HAL_I2C_MspInit+0xf0>)
 8002b38:	69db      	ldr	r3, [r3, #28]
 8002b3a:	4a08      	ldr	r2, [pc, #32]	; (8002b5c <HAL_I2C_MspInit+0xf0>)
 8002b3c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b40:	61d3      	str	r3, [r2, #28]
 8002b42:	4b06      	ldr	r3, [pc, #24]	; (8002b5c <HAL_I2C_MspInit+0xf0>)
 8002b44:	69db      	ldr	r3, [r3, #28]
 8002b46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b4a:	60fb      	str	r3, [r7, #12]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
}
 8002b4e:	bf00      	nop
 8002b50:	3730      	adds	r7, #48	; 0x30
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	40005400 	.word	0x40005400
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	48000400 	.word	0x48000400
 8002b64:	40005800 	.word	0x40005800

08002b68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b08a      	sub	sp, #40	; 0x28
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b70:	f107 0314 	add.w	r3, r7, #20
 8002b74:	2200      	movs	r2, #0
 8002b76:	601a      	str	r2, [r3, #0]
 8002b78:	605a      	str	r2, [r3, #4]
 8002b7a:	609a      	str	r2, [r3, #8]
 8002b7c:	60da      	str	r2, [r3, #12]
 8002b7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a17      	ldr	r2, [pc, #92]	; (8002be4 <HAL_SPI_MspInit+0x7c>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d128      	bne.n	8002bdc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b8a:	4b17      	ldr	r3, [pc, #92]	; (8002be8 <HAL_SPI_MspInit+0x80>)
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	4a16      	ldr	r2, [pc, #88]	; (8002be8 <HAL_SPI_MspInit+0x80>)
 8002b90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b94:	6193      	str	r3, [r2, #24]
 8002b96:	4b14      	ldr	r3, [pc, #80]	; (8002be8 <HAL_SPI_MspInit+0x80>)
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b9e:	613b      	str	r3, [r7, #16]
 8002ba0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ba2:	4b11      	ldr	r3, [pc, #68]	; (8002be8 <HAL_SPI_MspInit+0x80>)
 8002ba4:	695b      	ldr	r3, [r3, #20]
 8002ba6:	4a10      	ldr	r2, [pc, #64]	; (8002be8 <HAL_SPI_MspInit+0x80>)
 8002ba8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bac:	6153      	str	r3, [r2, #20]
 8002bae:	4b0e      	ldr	r3, [pc, #56]	; (8002be8 <HAL_SPI_MspInit+0x80>)
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bb6:	60fb      	str	r3, [r7, #12]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8002bba:	23e0      	movs	r3, #224	; 0xe0
 8002bbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002bca:	2305      	movs	r3, #5
 8002bcc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bce:	f107 0314 	add.w	r3, r7, #20
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bd8:	f000 fc44 	bl	8003464 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002bdc:	bf00      	nop
 8002bde:	3728      	adds	r7, #40	; 0x28
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	40013000 	.word	0x40013000
 8002be8:	40021000 	.word	0x40021000

08002bec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b08a      	sub	sp, #40	; 0x28
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bf4:	f107 0314 	add.w	r3, r7, #20
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	601a      	str	r2, [r3, #0]
 8002bfc:	605a      	str	r2, [r3, #4]
 8002bfe:	609a      	str	r2, [r3, #8]
 8002c00:	60da      	str	r2, [r3, #12]
 8002c02:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a1c      	ldr	r2, [pc, #112]	; (8002c7c <HAL_TIM_Base_MspInit+0x90>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d131      	bne.n	8002c72 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c0e:	4b1c      	ldr	r3, [pc, #112]	; (8002c80 <HAL_TIM_Base_MspInit+0x94>)
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	4a1b      	ldr	r2, [pc, #108]	; (8002c80 <HAL_TIM_Base_MspInit+0x94>)
 8002c14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c18:	6193      	str	r3, [r2, #24]
 8002c1a:	4b19      	ldr	r3, [pc, #100]	; (8002c80 <HAL_TIM_Base_MspInit+0x94>)
 8002c1c:	699b      	ldr	r3, [r3, #24]
 8002c1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c22:	613b      	str	r3, [r7, #16]
 8002c24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c26:	4b16      	ldr	r3, [pc, #88]	; (8002c80 <HAL_TIM_Base_MspInit+0x94>)
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	4a15      	ldr	r2, [pc, #84]	; (8002c80 <HAL_TIM_Base_MspInit+0x94>)
 8002c2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c30:	6153      	str	r3, [r2, #20]
 8002c32:	4b13      	ldr	r3, [pc, #76]	; (8002c80 <HAL_TIM_Base_MspInit+0x94>)
 8002c34:	695b      	ldr	r3, [r3, #20]
 8002c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c3a:	60fb      	str	r3, [r7, #12]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002c3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c44:	2302      	movs	r3, #2
 8002c46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002c50:	2306      	movs	r3, #6
 8002c52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c54:	f107 0314 	add.w	r3, r7, #20
 8002c58:	4619      	mov	r1, r3
 8002c5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c5e:	f000 fc01 	bl	8003464 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002c62:	2200      	movs	r2, #0
 8002c64:	2100      	movs	r1, #0
 8002c66:	201b      	movs	r0, #27
 8002c68:	f000 fbc5 	bl	80033f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002c6c:	201b      	movs	r0, #27
 8002c6e:	f000 fbde 	bl	800342e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002c72:	bf00      	nop
 8002c74:	3728      	adds	r7, #40	; 0x28
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40012c00 	.word	0x40012c00
 8002c80:	40021000 	.word	0x40021000

08002c84 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c94:	d113      	bne.n	8002cbe <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c96:	4b0c      	ldr	r3, [pc, #48]	; (8002cc8 <HAL_TIM_PWM_MspInit+0x44>)
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	4a0b      	ldr	r2, [pc, #44]	; (8002cc8 <HAL_TIM_PWM_MspInit+0x44>)
 8002c9c:	f043 0301 	orr.w	r3, r3, #1
 8002ca0:	61d3      	str	r3, [r2, #28]
 8002ca2:	4b09      	ldr	r3, [pc, #36]	; (8002cc8 <HAL_TIM_PWM_MspInit+0x44>)
 8002ca4:	69db      	ldr	r3, [r3, #28]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	60fb      	str	r3, [r7, #12]
 8002cac:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002cae:	2200      	movs	r2, #0
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	201c      	movs	r0, #28
 8002cb4:	f000 fb9f 	bl	80033f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002cb8:	201c      	movs	r0, #28
 8002cba:	f000 fbb8 	bl	800342e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002cbe:	bf00      	nop
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	40021000 	.word	0x40021000

08002ccc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b088      	sub	sp, #32
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd4:	f107 030c 	add.w	r3, r7, #12
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	605a      	str	r2, [r3, #4]
 8002cde:	609a      	str	r2, [r3, #8]
 8002ce0:	60da      	str	r2, [r3, #12]
 8002ce2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cec:	d11d      	bne.n	8002d2a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cee:	4b11      	ldr	r3, [pc, #68]	; (8002d34 <HAL_TIM_MspPostInit+0x68>)
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	4a10      	ldr	r2, [pc, #64]	; (8002d34 <HAL_TIM_MspPostInit+0x68>)
 8002cf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cf8:	6153      	str	r3, [r2, #20]
 8002cfa:	4b0e      	ldr	r3, [pc, #56]	; (8002d34 <HAL_TIM_MspPostInit+0x68>)
 8002cfc:	695b      	ldr	r3, [r3, #20]
 8002cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d02:	60bb      	str	r3, [r7, #8]
 8002d04:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8002d06:	f248 0302 	movw	r3, #32770	; 0x8002
 8002d0a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d10:	2300      	movs	r3, #0
 8002d12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d14:	2300      	movs	r3, #0
 8002d16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d1c:	f107 030c 	add.w	r3, r7, #12
 8002d20:	4619      	mov	r1, r3
 8002d22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d26:	f000 fb9d 	bl	8003464 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002d2a:	bf00      	nop
 8002d2c:	3720      	adds	r7, #32
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	40021000 	.word	0x40021000

08002d38 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b08a      	sub	sp, #40	; 0x28
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d40:	f107 0314 	add.w	r3, r7, #20
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	605a      	str	r2, [r3, #4]
 8002d4a:	609a      	str	r2, [r3, #8]
 8002d4c:	60da      	str	r2, [r3, #12]
 8002d4e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a18      	ldr	r2, [pc, #96]	; (8002db8 <HAL_PCD_MspInit+0x80>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d129      	bne.n	8002dae <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d5a:	4b18      	ldr	r3, [pc, #96]	; (8002dbc <HAL_PCD_MspInit+0x84>)
 8002d5c:	695b      	ldr	r3, [r3, #20]
 8002d5e:	4a17      	ldr	r2, [pc, #92]	; (8002dbc <HAL_PCD_MspInit+0x84>)
 8002d60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d64:	6153      	str	r3, [r2, #20]
 8002d66:	4b15      	ldr	r3, [pc, #84]	; (8002dbc <HAL_PCD_MspInit+0x84>)
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d6e:	613b      	str	r3, [r7, #16]
 8002d70:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8002d72:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002d76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d78:	2302      	movs	r3, #2
 8002d7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d80:	2303      	movs	r3, #3
 8002d82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8002d84:	230e      	movs	r3, #14
 8002d86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d88:	f107 0314 	add.w	r3, r7, #20
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d92:	f000 fb67 	bl	8003464 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8002d96:	4b09      	ldr	r3, [pc, #36]	; (8002dbc <HAL_PCD_MspInit+0x84>)
 8002d98:	69db      	ldr	r3, [r3, #28]
 8002d9a:	4a08      	ldr	r2, [pc, #32]	; (8002dbc <HAL_PCD_MspInit+0x84>)
 8002d9c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002da0:	61d3      	str	r3, [r2, #28]
 8002da2:	4b06      	ldr	r3, [pc, #24]	; (8002dbc <HAL_PCD_MspInit+0x84>)
 8002da4:	69db      	ldr	r3, [r3, #28]
 8002da6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002daa:	60fb      	str	r3, [r7, #12]
 8002dac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8002dae:	bf00      	nop
 8002db0:	3728      	adds	r7, #40	; 0x28
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	40005c00 	.word	0x40005c00
 8002dbc:	40021000 	.word	0x40021000

08002dc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002dc4:	e7fe      	b.n	8002dc4 <NMI_Handler+0x4>

08002dc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dc6:	b480      	push	{r7}
 8002dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002dca:	e7fe      	b.n	8002dca <HardFault_Handler+0x4>

08002dcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dd0:	e7fe      	b.n	8002dd0 <MemManage_Handler+0x4>

08002dd2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dd6:	e7fe      	b.n	8002dd6 <BusFault_Handler+0x4>

08002dd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ddc:	e7fe      	b.n	8002ddc <UsageFault_Handler+0x4>

08002dde <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002dde:	b480      	push	{r7}
 8002de0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002de2:	bf00      	nop
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002df0:	bf00      	nop
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr

08002dfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002dfa:	b480      	push	{r7}
 8002dfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002dfe:	bf00      	nop
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e0c:	f000 f9d4 	bl	80031b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e10:	bf00      	nop
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002e18:	4802      	ldr	r0, [pc, #8]	; (8002e24 <TIM1_CC_IRQHandler+0x10>)
 8002e1a:	f003 fb9f 	bl	800655c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002e1e:	bf00      	nop
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	20000538 	.word	0x20000538

08002e28 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002e2c:	4802      	ldr	r0, [pc, #8]	; (8002e38 <TIM2_IRQHandler+0x10>)
 8002e2e:	f003 fb95 	bl	800655c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002e32:	bf00      	nop
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	20000584 	.word	0x20000584

08002e3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
	return 1;
 8002e40:	2301      	movs	r3, #1
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <_kill>:

int _kill(int pid, int sig)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002e56:	f004 fda5 	bl	80079a4 <__errno>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2216      	movs	r2, #22
 8002e5e:	601a      	str	r2, [r3, #0]
	return -1;
 8002e60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3708      	adds	r7, #8
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <_exit>:

void _exit (int status)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002e74:	f04f 31ff 	mov.w	r1, #4294967295
 8002e78:	6878      	ldr	r0, [r7, #4]
 8002e7a:	f7ff ffe7 	bl	8002e4c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002e7e:	e7fe      	b.n	8002e7e <_exit+0x12>

08002e80 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	617b      	str	r3, [r7, #20]
 8002e90:	e00a      	b.n	8002ea8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002e92:	f3af 8000 	nop.w
 8002e96:	4601      	mov	r1, r0
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	1c5a      	adds	r2, r3, #1
 8002e9c:	60ba      	str	r2, [r7, #8]
 8002e9e:	b2ca      	uxtb	r2, r1
 8002ea0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	617b      	str	r3, [r7, #20]
 8002ea8:	697a      	ldr	r2, [r7, #20]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	dbf0      	blt.n	8002e92 <_read+0x12>
	}

return len;
 8002eb0:	687b      	ldr	r3, [r7, #4]
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3718      	adds	r7, #24
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}

08002eba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002eba:	b580      	push	{r7, lr}
 8002ebc:	b086      	sub	sp, #24
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	60f8      	str	r0, [r7, #12]
 8002ec2:	60b9      	str	r1, [r7, #8]
 8002ec4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	617b      	str	r3, [r7, #20]
 8002eca:	e009      	b.n	8002ee0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	1c5a      	adds	r2, r3, #1
 8002ed0:	60ba      	str	r2, [r7, #8]
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	3301      	adds	r3, #1
 8002ede:	617b      	str	r3, [r7, #20]
 8002ee0:	697a      	ldr	r2, [r7, #20]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	dbf1      	blt.n	8002ecc <_write+0x12>
	}
	return len;
 8002ee8:	687b      	ldr	r3, [r7, #4]
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3718      	adds	r7, #24
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <_close>:

int _close(int file)
{
 8002ef2:	b480      	push	{r7}
 8002ef4:	b083      	sub	sp, #12
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
	return -1;
 8002efa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	370c      	adds	r7, #12
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr

08002f0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f0a:	b480      	push	{r7}
 8002f0c:	b083      	sub	sp, #12
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	6078      	str	r0, [r7, #4]
 8002f12:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f1a:	605a      	str	r2, [r3, #4]
	return 0;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr

08002f2a <_isatty>:

int _isatty(int file)
{
 8002f2a:	b480      	push	{r7}
 8002f2c:	b083      	sub	sp, #12
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
	return 1;
 8002f32:	2301      	movs	r3, #1
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	370c      	adds	r7, #12
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr

08002f40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
	return 0;
 8002f4c:	2300      	movs	r3, #0
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3714      	adds	r7, #20
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
	...

08002f5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f64:	4a14      	ldr	r2, [pc, #80]	; (8002fb8 <_sbrk+0x5c>)
 8002f66:	4b15      	ldr	r3, [pc, #84]	; (8002fbc <_sbrk+0x60>)
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f70:	4b13      	ldr	r3, [pc, #76]	; (8002fc0 <_sbrk+0x64>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d102      	bne.n	8002f7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f78:	4b11      	ldr	r3, [pc, #68]	; (8002fc0 <_sbrk+0x64>)
 8002f7a:	4a12      	ldr	r2, [pc, #72]	; (8002fc4 <_sbrk+0x68>)
 8002f7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f7e:	4b10      	ldr	r3, [pc, #64]	; (8002fc0 <_sbrk+0x64>)
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4413      	add	r3, r2
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d207      	bcs.n	8002f9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f8c:	f004 fd0a 	bl	80079a4 <__errno>
 8002f90:	4603      	mov	r3, r0
 8002f92:	220c      	movs	r2, #12
 8002f94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f96:	f04f 33ff 	mov.w	r3, #4294967295
 8002f9a:	e009      	b.n	8002fb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f9c:	4b08      	ldr	r3, [pc, #32]	; (8002fc0 <_sbrk+0x64>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002fa2:	4b07      	ldr	r3, [pc, #28]	; (8002fc0 <_sbrk+0x64>)
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4413      	add	r3, r2
 8002faa:	4a05      	ldr	r2, [pc, #20]	; (8002fc0 <_sbrk+0x64>)
 8002fac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002fae:	68fb      	ldr	r3, [r7, #12]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	2000a000 	.word	0x2000a000
 8002fbc:	00000400 	.word	0x00000400
 8002fc0:	200008d4 	.word	0x200008d4
 8002fc4:	200008f0 	.word	0x200008f0

08002fc8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002fcc:	4b06      	ldr	r3, [pc, #24]	; (8002fe8 <SystemInit+0x20>)
 8002fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fd2:	4a05      	ldr	r2, [pc, #20]	; (8002fe8 <SystemInit+0x20>)
 8002fd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002fd8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002fdc:	bf00      	nop
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	e000ed00 	.word	0xe000ed00

08002fec <__NVIC_EnableIRQ>:
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	db0b      	blt.n	8003016 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ffe:	79fb      	ldrb	r3, [r7, #7]
 8003000:	f003 021f 	and.w	r2, r3, #31
 8003004:	4907      	ldr	r1, [pc, #28]	; (8003024 <__NVIC_EnableIRQ+0x38>)
 8003006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800300a:	095b      	lsrs	r3, r3, #5
 800300c:	2001      	movs	r0, #1
 800300e:	fa00 f202 	lsl.w	r2, r0, r2
 8003012:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003016:	bf00      	nop
 8003018:	370c      	adds	r7, #12
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	e000e100 	.word	0xe000e100

08003028 <up_count_TIM3>:
// Function pointer set up
void (*function_pointer)() = 0x00;
void (*oneshot_function_pointer)() = 0x00;
void (*interrupt_pointer)() = 0x00;

void up_count_TIM3(uint32_t time, void (*desired_function)()){
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
	// Set function pointer to given function
	interrupt_pointer = desired_function;
 8003032:	4a07      	ldr	r2, [pc, #28]	; (8003050 <up_count_TIM3+0x28>)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	6013      	str	r3, [r2, #0]

	uint32_t prescaler = 0;
 8003038:	2300      	movs	r3, #0
 800303a:	60fb      	str	r3, [r7, #12]

	// Enable timer 2 in PWM mode
	config_TIM3(time, prescaler, PWM_MODE);
 800303c:	2201      	movs	r2, #1
 800303e:	68f9      	ldr	r1, [r7, #12]
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f000 f807 	bl	8003054 <config_TIM3>

}
 8003046:	bf00      	nop
 8003048:	3710      	adds	r7, #16
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	200008d8 	.word	0x200008d8

08003054 <config_TIM3>:

void config_TIM3(uint32_t time, uint32_t prescaler, uint32_t mode){
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8003060:	b672      	cpsid	i
}
 8003062:	bf00      	nop
	__disable_irq();
	// enable the TIM3 Peripherial through the RCC registers
	RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8003064:	4b11      	ldr	r3, [pc, #68]	; (80030ac <config_TIM3+0x58>)
 8003066:	69db      	ldr	r3, [r3, #28]
 8003068:	4a10      	ldr	r2, [pc, #64]	; (80030ac <config_TIM3+0x58>)
 800306a:	f043 0304 	orr.w	r3, r3, #4
 800306e:	61d3      	str	r3, [r2, #28]

	// set the prescaler so that 1 count is 1 milisecond
	// 8MHz = 0.000000125, 1 microsecond is 0.000001,
	// prescaler 0.000001/0.000000125 = 8
	TIM4->PSC = 47999;  // timer at 48MHz/1KHz sysclock/desiredfreq
 8003070:	4b0f      	ldr	r3, [pc, #60]	; (80030b0 <config_TIM3+0x5c>)
 8003072:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8003076:	629a      	str	r2, [r3, #40]	; 0x28
	TIM4->ARR = time-1; // 1 second before reset
 8003078:	4a0d      	ldr	r2, [pc, #52]	; (80030b0 <config_TIM3+0x5c>)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	3b01      	subs	r3, #1
 800307e:	62d3      	str	r3, [r2, #44]	; 0x2c
	// Make the TIM3 trigger an interrupt when there is an overflow
	TIM4->DIER |= TIM_DIER_UIE;// | TIM_DIER_CC1IE;
 8003080:	4b0b      	ldr	r3, [pc, #44]	; (80030b0 <config_TIM3+0x5c>)
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	4a0a      	ldr	r2, [pc, #40]	; (80030b0 <config_TIM3+0x5c>)
 8003086:	f043 0301 	orr.w	r3, r3, #1
 800308a:	60d3      	str	r3, [r2, #12]

	// NVIC_SetPriority(TIM3_IRQn, 20);
	// Tell the NVIC module that timer2 interrupts should be handled
	NVIC_EnableIRQ(TIM4_IRQn); //TIM_CR1_CMS
 800308c:	201e      	movs	r0, #30
 800308e:	f7ff ffad 	bl	8002fec <__NVIC_EnableIRQ>

	// Finally, enable the timer 3
	TIM4->CR1 |= TIM_CR1_CEN;
 8003092:	4b07      	ldr	r3, [pc, #28]	; (80030b0 <config_TIM3+0x5c>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a06      	ldr	r2, [pc, #24]	; (80030b0 <config_TIM3+0x5c>)
 8003098:	f043 0301 	orr.w	r3, r3, #1
 800309c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800309e:	b662      	cpsie	i
}
 80030a0:	bf00      	nop

	// Re-enable all interrupts (now that we are finished)
	__enable_irq();
}
 80030a2:	bf00      	nop
 80030a4:	3710      	adds	r7, #16
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	40021000 	.word	0x40021000
 80030b0:	40000800 	.word	0x40000800

080030b4 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
	// enable interrupts on USART 1?
	interrupt_pointer();
 80030b8:	4b05      	ldr	r3, [pc, #20]	; (80030d0 <TIM4_IRQHandler+0x1c>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4798      	blx	r3
	//TIM3->SR &= ~TIM_SR_UIF
	TIM4->SR &= ~(TIM_SR_UIF | TIM_SR_CC1IF  | TIM_SR_CC2IF | TIM_SR_CC3IF );
 80030be:	4b05      	ldr	r3, [pc, #20]	; (80030d4 <TIM4_IRQHandler+0x20>)
 80030c0:	691b      	ldr	r3, [r3, #16]
 80030c2:	4a04      	ldr	r2, [pc, #16]	; (80030d4 <TIM4_IRQHandler+0x20>)
 80030c4:	f023 030f 	bic.w	r3, r3, #15
 80030c8:	6113      	str	r3, [r2, #16]
	//TIM4->SR ^= TIM4->SR;
}
 80030ca:	bf00      	nop
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	200008d8 	.word	0x200008d8
 80030d4:	40000800 	.word	0x40000800

080030d8 <Reset_Handler>:
 80030d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003110 <LoopForever+0x2>
 80030dc:	f7ff ff74 	bl	8002fc8 <SystemInit>
 80030e0:	480c      	ldr	r0, [pc, #48]	; (8003114 <LoopForever+0x6>)
 80030e2:	490d      	ldr	r1, [pc, #52]	; (8003118 <LoopForever+0xa>)
 80030e4:	4a0d      	ldr	r2, [pc, #52]	; (800311c <LoopForever+0xe>)
 80030e6:	2300      	movs	r3, #0
 80030e8:	e002      	b.n	80030f0 <LoopCopyDataInit>

080030ea <CopyDataInit>:
 80030ea:	58d4      	ldr	r4, [r2, r3]
 80030ec:	50c4      	str	r4, [r0, r3]
 80030ee:	3304      	adds	r3, #4

080030f0 <LoopCopyDataInit>:
 80030f0:	18c4      	adds	r4, r0, r3
 80030f2:	428c      	cmp	r4, r1
 80030f4:	d3f9      	bcc.n	80030ea <CopyDataInit>
 80030f6:	4a0a      	ldr	r2, [pc, #40]	; (8003120 <LoopForever+0x12>)
 80030f8:	4c0a      	ldr	r4, [pc, #40]	; (8003124 <LoopForever+0x16>)
 80030fa:	2300      	movs	r3, #0
 80030fc:	e001      	b.n	8003102 <LoopFillZerobss>

080030fe <FillZerobss>:
 80030fe:	6013      	str	r3, [r2, #0]
 8003100:	3204      	adds	r2, #4

08003102 <LoopFillZerobss>:
 8003102:	42a2      	cmp	r2, r4
 8003104:	d3fb      	bcc.n	80030fe <FillZerobss>
 8003106:	f004 fc53 	bl	80079b0 <__libc_init_array>
 800310a:	f7fd fe71 	bl	8000df0 <main>

0800310e <LoopForever>:
 800310e:	e7fe      	b.n	800310e <LoopForever>
 8003110:	2000a000 	.word	0x2000a000
 8003114:	20000000 	.word	0x20000000
 8003118:	20000410 	.word	0x20000410
 800311c:	0800d150 	.word	0x0800d150
 8003120:	20000410 	.word	0x20000410
 8003124:	200008f0 	.word	0x200008f0

08003128 <ADC1_2_IRQHandler>:
 8003128:	e7fe      	b.n	8003128 <ADC1_2_IRQHandler>
	...

0800312c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003130:	4b08      	ldr	r3, [pc, #32]	; (8003154 <HAL_Init+0x28>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a07      	ldr	r2, [pc, #28]	; (8003154 <HAL_Init+0x28>)
 8003136:	f043 0310 	orr.w	r3, r3, #16
 800313a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800313c:	2003      	movs	r0, #3
 800313e:	f000 f94f 	bl	80033e0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003142:	2000      	movs	r0, #0
 8003144:	f000 f808 	bl	8003158 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003148:	f7ff fc6c 	bl	8002a24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	40022000 	.word	0x40022000

08003158 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003160:	4b12      	ldr	r3, [pc, #72]	; (80031ac <HAL_InitTick+0x54>)
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	4b12      	ldr	r3, [pc, #72]	; (80031b0 <HAL_InitTick+0x58>)
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	4619      	mov	r1, r3
 800316a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800316e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003172:	fbb2 f3f3 	udiv	r3, r2, r3
 8003176:	4618      	mov	r0, r3
 8003178:	f000 f967 	bl	800344a <HAL_SYSTICK_Config>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e00e      	b.n	80031a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2b0f      	cmp	r3, #15
 800318a:	d80a      	bhi.n	80031a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800318c:	2200      	movs	r2, #0
 800318e:	6879      	ldr	r1, [r7, #4]
 8003190:	f04f 30ff 	mov.w	r0, #4294967295
 8003194:	f000 f92f 	bl	80033f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003198:	4a06      	ldr	r2, [pc, #24]	; (80031b4 <HAL_InitTick+0x5c>)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800319e:	2300      	movs	r3, #0
 80031a0:	e000      	b.n	80031a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	20000234 	.word	0x20000234
 80031b0:	2000023c 	.word	0x2000023c
 80031b4:	20000238 	.word	0x20000238

080031b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031b8:	b480      	push	{r7}
 80031ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031bc:	4b06      	ldr	r3, [pc, #24]	; (80031d8 <HAL_IncTick+0x20>)
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	461a      	mov	r2, r3
 80031c2:	4b06      	ldr	r3, [pc, #24]	; (80031dc <HAL_IncTick+0x24>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4413      	add	r3, r2
 80031c8:	4a04      	ldr	r2, [pc, #16]	; (80031dc <HAL_IncTick+0x24>)
 80031ca:	6013      	str	r3, [r2, #0]
}
 80031cc:	bf00      	nop
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	2000023c 	.word	0x2000023c
 80031dc:	200008dc 	.word	0x200008dc

080031e0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
  return uwTick;  
 80031e4:	4b03      	ldr	r3, [pc, #12]	; (80031f4 <HAL_GetTick+0x14>)
 80031e6:	681b      	ldr	r3, [r3, #0]
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	200008dc 	.word	0x200008dc

080031f8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003200:	f7ff ffee 	bl	80031e0 <HAL_GetTick>
 8003204:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003210:	d005      	beq.n	800321e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003212:	4b0a      	ldr	r3, [pc, #40]	; (800323c <HAL_Delay+0x44>)
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	461a      	mov	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	4413      	add	r3, r2
 800321c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800321e:	bf00      	nop
 8003220:	f7ff ffde 	bl	80031e0 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	429a      	cmp	r2, r3
 800322e:	d8f7      	bhi.n	8003220 <HAL_Delay+0x28>
  {
  }
}
 8003230:	bf00      	nop
 8003232:	bf00      	nop
 8003234:	3710      	adds	r7, #16
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	2000023c 	.word	0x2000023c

08003240 <__NVIC_SetPriorityGrouping>:
{
 8003240:	b480      	push	{r7}
 8003242:	b085      	sub	sp, #20
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f003 0307 	and.w	r3, r3, #7
 800324e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003250:	4b0c      	ldr	r3, [pc, #48]	; (8003284 <__NVIC_SetPriorityGrouping+0x44>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003256:	68ba      	ldr	r2, [r7, #8]
 8003258:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800325c:	4013      	ands	r3, r2
 800325e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003268:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800326c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003270:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003272:	4a04      	ldr	r2, [pc, #16]	; (8003284 <__NVIC_SetPriorityGrouping+0x44>)
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	60d3      	str	r3, [r2, #12]
}
 8003278:	bf00      	nop
 800327a:	3714      	adds	r7, #20
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr
 8003284:	e000ed00 	.word	0xe000ed00

08003288 <__NVIC_GetPriorityGrouping>:
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800328c:	4b04      	ldr	r3, [pc, #16]	; (80032a0 <__NVIC_GetPriorityGrouping+0x18>)
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	0a1b      	lsrs	r3, r3, #8
 8003292:	f003 0307 	and.w	r3, r3, #7
}
 8003296:	4618      	mov	r0, r3
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr
 80032a0:	e000ed00 	.word	0xe000ed00

080032a4 <__NVIC_EnableIRQ>:
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	4603      	mov	r3, r0
 80032ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	db0b      	blt.n	80032ce <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032b6:	79fb      	ldrb	r3, [r7, #7]
 80032b8:	f003 021f 	and.w	r2, r3, #31
 80032bc:	4907      	ldr	r1, [pc, #28]	; (80032dc <__NVIC_EnableIRQ+0x38>)
 80032be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c2:	095b      	lsrs	r3, r3, #5
 80032c4:	2001      	movs	r0, #1
 80032c6:	fa00 f202 	lsl.w	r2, r0, r2
 80032ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80032ce:	bf00      	nop
 80032d0:	370c      	adds	r7, #12
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	e000e100 	.word	0xe000e100

080032e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	4603      	mov	r3, r0
 80032e8:	6039      	str	r1, [r7, #0]
 80032ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	db0a      	blt.n	800330a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	b2da      	uxtb	r2, r3
 80032f8:	490c      	ldr	r1, [pc, #48]	; (800332c <__NVIC_SetPriority+0x4c>)
 80032fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032fe:	0112      	lsls	r2, r2, #4
 8003300:	b2d2      	uxtb	r2, r2
 8003302:	440b      	add	r3, r1
 8003304:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003308:	e00a      	b.n	8003320 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	b2da      	uxtb	r2, r3
 800330e:	4908      	ldr	r1, [pc, #32]	; (8003330 <__NVIC_SetPriority+0x50>)
 8003310:	79fb      	ldrb	r3, [r7, #7]
 8003312:	f003 030f 	and.w	r3, r3, #15
 8003316:	3b04      	subs	r3, #4
 8003318:	0112      	lsls	r2, r2, #4
 800331a:	b2d2      	uxtb	r2, r2
 800331c:	440b      	add	r3, r1
 800331e:	761a      	strb	r2, [r3, #24]
}
 8003320:	bf00      	nop
 8003322:	370c      	adds	r7, #12
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr
 800332c:	e000e100 	.word	0xe000e100
 8003330:	e000ed00 	.word	0xe000ed00

08003334 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003334:	b480      	push	{r7}
 8003336:	b089      	sub	sp, #36	; 0x24
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f003 0307 	and.w	r3, r3, #7
 8003346:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	f1c3 0307 	rsb	r3, r3, #7
 800334e:	2b04      	cmp	r3, #4
 8003350:	bf28      	it	cs
 8003352:	2304      	movcs	r3, #4
 8003354:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	3304      	adds	r3, #4
 800335a:	2b06      	cmp	r3, #6
 800335c:	d902      	bls.n	8003364 <NVIC_EncodePriority+0x30>
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	3b03      	subs	r3, #3
 8003362:	e000      	b.n	8003366 <NVIC_EncodePriority+0x32>
 8003364:	2300      	movs	r3, #0
 8003366:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003368:	f04f 32ff 	mov.w	r2, #4294967295
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	fa02 f303 	lsl.w	r3, r2, r3
 8003372:	43da      	mvns	r2, r3
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	401a      	ands	r2, r3
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800337c:	f04f 31ff 	mov.w	r1, #4294967295
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	fa01 f303 	lsl.w	r3, r1, r3
 8003386:	43d9      	mvns	r1, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800338c:	4313      	orrs	r3, r2
         );
}
 800338e:	4618      	mov	r0, r3
 8003390:	3724      	adds	r7, #36	; 0x24
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
	...

0800339c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	3b01      	subs	r3, #1
 80033a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033ac:	d301      	bcc.n	80033b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033ae:	2301      	movs	r3, #1
 80033b0:	e00f      	b.n	80033d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033b2:	4a0a      	ldr	r2, [pc, #40]	; (80033dc <SysTick_Config+0x40>)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3b01      	subs	r3, #1
 80033b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033ba:	210f      	movs	r1, #15
 80033bc:	f04f 30ff 	mov.w	r0, #4294967295
 80033c0:	f7ff ff8e 	bl	80032e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033c4:	4b05      	ldr	r3, [pc, #20]	; (80033dc <SysTick_Config+0x40>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033ca:	4b04      	ldr	r3, [pc, #16]	; (80033dc <SysTick_Config+0x40>)
 80033cc:	2207      	movs	r2, #7
 80033ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	e000e010 	.word	0xe000e010

080033e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f7ff ff29 	bl	8003240 <__NVIC_SetPriorityGrouping>
}
 80033ee:	bf00      	nop
 80033f0:	3708      	adds	r7, #8
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033f6:	b580      	push	{r7, lr}
 80033f8:	b086      	sub	sp, #24
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	4603      	mov	r3, r0
 80033fe:	60b9      	str	r1, [r7, #8]
 8003400:	607a      	str	r2, [r7, #4]
 8003402:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003404:	2300      	movs	r3, #0
 8003406:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003408:	f7ff ff3e 	bl	8003288 <__NVIC_GetPriorityGrouping>
 800340c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	68b9      	ldr	r1, [r7, #8]
 8003412:	6978      	ldr	r0, [r7, #20]
 8003414:	f7ff ff8e 	bl	8003334 <NVIC_EncodePriority>
 8003418:	4602      	mov	r2, r0
 800341a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800341e:	4611      	mov	r1, r2
 8003420:	4618      	mov	r0, r3
 8003422:	f7ff ff5d 	bl	80032e0 <__NVIC_SetPriority>
}
 8003426:	bf00      	nop
 8003428:	3718      	adds	r7, #24
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}

0800342e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800342e:	b580      	push	{r7, lr}
 8003430:	b082      	sub	sp, #8
 8003432:	af00      	add	r7, sp, #0
 8003434:	4603      	mov	r3, r0
 8003436:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003438:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800343c:	4618      	mov	r0, r3
 800343e:	f7ff ff31 	bl	80032a4 <__NVIC_EnableIRQ>
}
 8003442:	bf00      	nop
 8003444:	3708      	adds	r7, #8
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800344a:	b580      	push	{r7, lr}
 800344c:	b082      	sub	sp, #8
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f7ff ffa2 	bl	800339c <SysTick_Config>
 8003458:	4603      	mov	r3, r0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3708      	adds	r7, #8
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
	...

08003464 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003464:	b480      	push	{r7}
 8003466:	b087      	sub	sp, #28
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800346e:	2300      	movs	r3, #0
 8003470:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003472:	e154      	b.n	800371e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	2101      	movs	r1, #1
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	fa01 f303 	lsl.w	r3, r1, r3
 8003480:	4013      	ands	r3, r2
 8003482:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2b00      	cmp	r3, #0
 8003488:	f000 8146 	beq.w	8003718 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f003 0303 	and.w	r3, r3, #3
 8003494:	2b01      	cmp	r3, #1
 8003496:	d005      	beq.n	80034a4 <HAL_GPIO_Init+0x40>
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f003 0303 	and.w	r3, r3, #3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d130      	bne.n	8003506 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	2203      	movs	r2, #3
 80034b0:	fa02 f303 	lsl.w	r3, r2, r3
 80034b4:	43db      	mvns	r3, r3
 80034b6:	693a      	ldr	r2, [r7, #16]
 80034b8:	4013      	ands	r3, r2
 80034ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	68da      	ldr	r2, [r3, #12]
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	693a      	ldr	r2, [r7, #16]
 80034d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034da:	2201      	movs	r2, #1
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	fa02 f303 	lsl.w	r3, r2, r3
 80034e2:	43db      	mvns	r3, r3
 80034e4:	693a      	ldr	r2, [r7, #16]
 80034e6:	4013      	ands	r3, r2
 80034e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	091b      	lsrs	r3, r3, #4
 80034f0:	f003 0201 	and.w	r2, r3, #1
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	fa02 f303 	lsl.w	r3, r2, r3
 80034fa:	693a      	ldr	r2, [r7, #16]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f003 0303 	and.w	r3, r3, #3
 800350e:	2b03      	cmp	r3, #3
 8003510:	d017      	beq.n	8003542 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	2203      	movs	r2, #3
 800351e:	fa02 f303 	lsl.w	r3, r2, r3
 8003522:	43db      	mvns	r3, r3
 8003524:	693a      	ldr	r2, [r7, #16]
 8003526:	4013      	ands	r3, r2
 8003528:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	005b      	lsls	r3, r3, #1
 8003532:	fa02 f303 	lsl.w	r3, r2, r3
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	4313      	orrs	r3, r2
 800353a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f003 0303 	and.w	r3, r3, #3
 800354a:	2b02      	cmp	r3, #2
 800354c:	d123      	bne.n	8003596 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	08da      	lsrs	r2, r3, #3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	3208      	adds	r2, #8
 8003556:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800355a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	f003 0307 	and.w	r3, r3, #7
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	220f      	movs	r2, #15
 8003566:	fa02 f303 	lsl.w	r3, r2, r3
 800356a:	43db      	mvns	r3, r3
 800356c:	693a      	ldr	r2, [r7, #16]
 800356e:	4013      	ands	r3, r2
 8003570:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	691a      	ldr	r2, [r3, #16]
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	f003 0307 	and.w	r3, r3, #7
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	693a      	ldr	r2, [r7, #16]
 8003584:	4313      	orrs	r3, r2
 8003586:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	08da      	lsrs	r2, r3, #3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	3208      	adds	r2, #8
 8003590:	6939      	ldr	r1, [r7, #16]
 8003592:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	005b      	lsls	r3, r3, #1
 80035a0:	2203      	movs	r2, #3
 80035a2:	fa02 f303 	lsl.w	r3, r2, r3
 80035a6:	43db      	mvns	r3, r3
 80035a8:	693a      	ldr	r2, [r7, #16]
 80035aa:	4013      	ands	r3, r2
 80035ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f003 0203 	and.w	r2, r3, #3
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	fa02 f303 	lsl.w	r3, r2, r3
 80035be:	693a      	ldr	r2, [r7, #16]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	693a      	ldr	r2, [r7, #16]
 80035c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	f000 80a0 	beq.w	8003718 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035d8:	4b58      	ldr	r3, [pc, #352]	; (800373c <HAL_GPIO_Init+0x2d8>)
 80035da:	699b      	ldr	r3, [r3, #24]
 80035dc:	4a57      	ldr	r2, [pc, #348]	; (800373c <HAL_GPIO_Init+0x2d8>)
 80035de:	f043 0301 	orr.w	r3, r3, #1
 80035e2:	6193      	str	r3, [r2, #24]
 80035e4:	4b55      	ldr	r3, [pc, #340]	; (800373c <HAL_GPIO_Init+0x2d8>)
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	f003 0301 	and.w	r3, r3, #1
 80035ec:	60bb      	str	r3, [r7, #8]
 80035ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80035f0:	4a53      	ldr	r2, [pc, #332]	; (8003740 <HAL_GPIO_Init+0x2dc>)
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	089b      	lsrs	r3, r3, #2
 80035f6:	3302      	adds	r3, #2
 80035f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	f003 0303 	and.w	r3, r3, #3
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	220f      	movs	r2, #15
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	43db      	mvns	r3, r3
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	4013      	ands	r3, r2
 8003612:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800361a:	d019      	beq.n	8003650 <HAL_GPIO_Init+0x1ec>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a49      	ldr	r2, [pc, #292]	; (8003744 <HAL_GPIO_Init+0x2e0>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d013      	beq.n	800364c <HAL_GPIO_Init+0x1e8>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a48      	ldr	r2, [pc, #288]	; (8003748 <HAL_GPIO_Init+0x2e4>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d00d      	beq.n	8003648 <HAL_GPIO_Init+0x1e4>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	4a47      	ldr	r2, [pc, #284]	; (800374c <HAL_GPIO_Init+0x2e8>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d007      	beq.n	8003644 <HAL_GPIO_Init+0x1e0>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a46      	ldr	r2, [pc, #280]	; (8003750 <HAL_GPIO_Init+0x2ec>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d101      	bne.n	8003640 <HAL_GPIO_Init+0x1dc>
 800363c:	2304      	movs	r3, #4
 800363e:	e008      	b.n	8003652 <HAL_GPIO_Init+0x1ee>
 8003640:	2305      	movs	r3, #5
 8003642:	e006      	b.n	8003652 <HAL_GPIO_Init+0x1ee>
 8003644:	2303      	movs	r3, #3
 8003646:	e004      	b.n	8003652 <HAL_GPIO_Init+0x1ee>
 8003648:	2302      	movs	r3, #2
 800364a:	e002      	b.n	8003652 <HAL_GPIO_Init+0x1ee>
 800364c:	2301      	movs	r3, #1
 800364e:	e000      	b.n	8003652 <HAL_GPIO_Init+0x1ee>
 8003650:	2300      	movs	r3, #0
 8003652:	697a      	ldr	r2, [r7, #20]
 8003654:	f002 0203 	and.w	r2, r2, #3
 8003658:	0092      	lsls	r2, r2, #2
 800365a:	4093      	lsls	r3, r2
 800365c:	693a      	ldr	r2, [r7, #16]
 800365e:	4313      	orrs	r3, r2
 8003660:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003662:	4937      	ldr	r1, [pc, #220]	; (8003740 <HAL_GPIO_Init+0x2dc>)
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	089b      	lsrs	r3, r3, #2
 8003668:	3302      	adds	r3, #2
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003670:	4b38      	ldr	r3, [pc, #224]	; (8003754 <HAL_GPIO_Init+0x2f0>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	43db      	mvns	r3, r3
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	4013      	ands	r3, r2
 800367e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d003      	beq.n	8003694 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	4313      	orrs	r3, r2
 8003692:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003694:	4a2f      	ldr	r2, [pc, #188]	; (8003754 <HAL_GPIO_Init+0x2f0>)
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800369a:	4b2e      	ldr	r3, [pc, #184]	; (8003754 <HAL_GPIO_Init+0x2f0>)
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	43db      	mvns	r3, r3
 80036a4:	693a      	ldr	r2, [r7, #16]
 80036a6:	4013      	ands	r3, r2
 80036a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d003      	beq.n	80036be <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80036be:	4a25      	ldr	r2, [pc, #148]	; (8003754 <HAL_GPIO_Init+0x2f0>)
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036c4:	4b23      	ldr	r3, [pc, #140]	; (8003754 <HAL_GPIO_Init+0x2f0>)
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	43db      	mvns	r3, r3
 80036ce:	693a      	ldr	r2, [r7, #16]
 80036d0:	4013      	ands	r3, r2
 80036d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d003      	beq.n	80036e8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80036e0:	693a      	ldr	r2, [r7, #16]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80036e8:	4a1a      	ldr	r2, [pc, #104]	; (8003754 <HAL_GPIO_Init+0x2f0>)
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036ee:	4b19      	ldr	r3, [pc, #100]	; (8003754 <HAL_GPIO_Init+0x2f0>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	43db      	mvns	r3, r3
 80036f8:	693a      	ldr	r2, [r7, #16]
 80036fa:	4013      	ands	r3, r2
 80036fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d003      	beq.n	8003712 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800370a:	693a      	ldr	r2, [r7, #16]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	4313      	orrs	r3, r2
 8003710:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003712:	4a10      	ldr	r2, [pc, #64]	; (8003754 <HAL_GPIO_Init+0x2f0>)
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	3301      	adds	r3, #1
 800371c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	fa22 f303 	lsr.w	r3, r2, r3
 8003728:	2b00      	cmp	r3, #0
 800372a:	f47f aea3 	bne.w	8003474 <HAL_GPIO_Init+0x10>
  }
}
 800372e:	bf00      	nop
 8003730:	bf00      	nop
 8003732:	371c      	adds	r7, #28
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr
 800373c:	40021000 	.word	0x40021000
 8003740:	40010000 	.word	0x40010000
 8003744:	48000400 	.word	0x48000400
 8003748:	48000800 	.word	0x48000800
 800374c:	48000c00 	.word	0x48000c00
 8003750:	48001000 	.word	0x48001000
 8003754:	40010400 	.word	0x40010400

08003758 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003758:	b480      	push	{r7}
 800375a:	b085      	sub	sp, #20
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	460b      	mov	r3, r1
 8003762:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	691a      	ldr	r2, [r3, #16]
 8003768:	887b      	ldrh	r3, [r7, #2]
 800376a:	4013      	ands	r3, r2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d002      	beq.n	8003776 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003770:	2301      	movs	r3, #1
 8003772:	73fb      	strb	r3, [r7, #15]
 8003774:	e001      	b.n	800377a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003776:	2300      	movs	r3, #0
 8003778:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800377a:	7bfb      	ldrb	r3, [r7, #15]
}
 800377c:	4618      	mov	r0, r3
 800377e:	3714      	adds	r7, #20
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr

08003788 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	460b      	mov	r3, r1
 8003792:	807b      	strh	r3, [r7, #2]
 8003794:	4613      	mov	r3, r2
 8003796:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003798:	787b      	ldrb	r3, [r7, #1]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d003      	beq.n	80037a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800379e:	887a      	ldrh	r2, [r7, #2]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80037a4:	e002      	b.n	80037ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80037a6:	887a      	ldrh	r2, [r7, #2]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e081      	b.n	80038ce <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d106      	bne.n	80037e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f7ff f944 	bl	8002a6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2224      	movs	r2, #36	; 0x24
 80037e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f022 0201 	bic.w	r2, r2, #1
 80037fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	685a      	ldr	r2, [r3, #4]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003808:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689a      	ldr	r2, [r3, #8]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003818:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	2b01      	cmp	r3, #1
 8003820:	d107      	bne.n	8003832 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	689a      	ldr	r2, [r3, #8]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800382e:	609a      	str	r2, [r3, #8]
 8003830:	e006      	b.n	8003840 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	689a      	ldr	r2, [r3, #8]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800383e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	2b02      	cmp	r3, #2
 8003846:	d104      	bne.n	8003852 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003850:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	6812      	ldr	r2, [r2, #0]
 800385c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003860:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003864:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	68da      	ldr	r2, [r3, #12]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003874:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	691a      	ldr	r2, [r3, #16]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	699b      	ldr	r3, [r3, #24]
 8003886:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	430a      	orrs	r2, r1
 800388e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	69d9      	ldr	r1, [r3, #28]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6a1a      	ldr	r2, [r3, #32]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	430a      	orrs	r2, r1
 800389e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f042 0201 	orr.w	r2, r2, #1
 80038ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2220      	movs	r2, #32
 80038ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2200      	movs	r2, #0
 80038c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80038cc:	2300      	movs	r3, #0
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3708      	adds	r7, #8
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
	...

080038d8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b088      	sub	sp, #32
 80038dc:	af02      	add	r7, sp, #8
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	4608      	mov	r0, r1
 80038e2:	4611      	mov	r1, r2
 80038e4:	461a      	mov	r2, r3
 80038e6:	4603      	mov	r3, r0
 80038e8:	817b      	strh	r3, [r7, #10]
 80038ea:	460b      	mov	r3, r1
 80038ec:	813b      	strh	r3, [r7, #8]
 80038ee:	4613      	mov	r3, r2
 80038f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b20      	cmp	r3, #32
 80038fc:	f040 80f9 	bne.w	8003af2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003900:	6a3b      	ldr	r3, [r7, #32]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d002      	beq.n	800390c <HAL_I2C_Mem_Write+0x34>
 8003906:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003908:	2b00      	cmp	r3, #0
 800390a:	d105      	bne.n	8003918 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003912:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e0ed      	b.n	8003af4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800391e:	2b01      	cmp	r3, #1
 8003920:	d101      	bne.n	8003926 <HAL_I2C_Mem_Write+0x4e>
 8003922:	2302      	movs	r3, #2
 8003924:	e0e6      	b.n	8003af4 <HAL_I2C_Mem_Write+0x21c>
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2201      	movs	r2, #1
 800392a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800392e:	f7ff fc57 	bl	80031e0 <HAL_GetTick>
 8003932:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	9300      	str	r3, [sp, #0]
 8003938:	2319      	movs	r3, #25
 800393a:	2201      	movs	r2, #1
 800393c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	f000 fac3 	bl	8003ecc <I2C_WaitOnFlagUntilTimeout>
 8003946:	4603      	mov	r3, r0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d001      	beq.n	8003950 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e0d1      	b.n	8003af4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2221      	movs	r2, #33	; 0x21
 8003954:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2240      	movs	r2, #64	; 0x40
 800395c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6a3a      	ldr	r2, [r7, #32]
 800396a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003970:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2200      	movs	r2, #0
 8003976:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003978:	88f8      	ldrh	r0, [r7, #6]
 800397a:	893a      	ldrh	r2, [r7, #8]
 800397c:	8979      	ldrh	r1, [r7, #10]
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	9301      	str	r3, [sp, #4]
 8003982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003984:	9300      	str	r3, [sp, #0]
 8003986:	4603      	mov	r3, r0
 8003988:	68f8      	ldr	r0, [r7, #12]
 800398a:	f000 f9d3 	bl	8003d34 <I2C_RequestMemoryWrite>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d005      	beq.n	80039a0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e0a9      	b.n	8003af4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	2bff      	cmp	r3, #255	; 0xff
 80039a8:	d90e      	bls.n	80039c8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	22ff      	movs	r2, #255	; 0xff
 80039ae:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b4:	b2da      	uxtb	r2, r3
 80039b6:	8979      	ldrh	r1, [r7, #10]
 80039b8:	2300      	movs	r3, #0
 80039ba:	9300      	str	r3, [sp, #0]
 80039bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039c0:	68f8      	ldr	r0, [r7, #12]
 80039c2:	f000 fc3d 	bl	8004240 <I2C_TransferConfig>
 80039c6:	e00f      	b.n	80039e8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039cc:	b29a      	uxth	r2, r3
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039d6:	b2da      	uxtb	r2, r3
 80039d8:	8979      	ldrh	r1, [r7, #10]
 80039da:	2300      	movs	r3, #0
 80039dc:	9300      	str	r3, [sp, #0]
 80039de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039e2:	68f8      	ldr	r0, [r7, #12]
 80039e4:	f000 fc2c 	bl	8004240 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039e8:	697a      	ldr	r2, [r7, #20]
 80039ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80039ec:	68f8      	ldr	r0, [r7, #12]
 80039ee:	f000 fabc 	bl	8003f6a <I2C_WaitOnTXISFlagUntilTimeout>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d001      	beq.n	80039fc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e07b      	b.n	8003af4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a00:	781a      	ldrb	r2, [r3, #0]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0c:	1c5a      	adds	r2, r3, #1
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	3b01      	subs	r3, #1
 8003a1a:	b29a      	uxth	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a24:	3b01      	subs	r3, #1
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d034      	beq.n	8003aa0 <HAL_I2C_Mem_Write+0x1c8>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d130      	bne.n	8003aa0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	9300      	str	r3, [sp, #0]
 8003a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a44:	2200      	movs	r2, #0
 8003a46:	2180      	movs	r1, #128	; 0x80
 8003a48:	68f8      	ldr	r0, [r7, #12]
 8003a4a:	f000 fa3f 	bl	8003ecc <I2C_WaitOnFlagUntilTimeout>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d001      	beq.n	8003a58 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e04d      	b.n	8003af4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	2bff      	cmp	r3, #255	; 0xff
 8003a60:	d90e      	bls.n	8003a80 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	22ff      	movs	r2, #255	; 0xff
 8003a66:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a6c:	b2da      	uxtb	r2, r3
 8003a6e:	8979      	ldrh	r1, [r7, #10]
 8003a70:	2300      	movs	r3, #0
 8003a72:	9300      	str	r3, [sp, #0]
 8003a74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a78:	68f8      	ldr	r0, [r7, #12]
 8003a7a:	f000 fbe1 	bl	8004240 <I2C_TransferConfig>
 8003a7e:	e00f      	b.n	8003aa0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a84:	b29a      	uxth	r2, r3
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a8e:	b2da      	uxtb	r2, r3
 8003a90:	8979      	ldrh	r1, [r7, #10]
 8003a92:	2300      	movs	r3, #0
 8003a94:	9300      	str	r3, [sp, #0]
 8003a96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a9a:	68f8      	ldr	r0, [r7, #12]
 8003a9c:	f000 fbd0 	bl	8004240 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d19e      	bne.n	80039e8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003aaa:	697a      	ldr	r2, [r7, #20]
 8003aac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003aae:	68f8      	ldr	r0, [r7, #12]
 8003ab0:	f000 faa2 	bl	8003ff8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d001      	beq.n	8003abe <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e01a      	b.n	8003af4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2220      	movs	r2, #32
 8003ac4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	6859      	ldr	r1, [r3, #4]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	4b0a      	ldr	r3, [pc, #40]	; (8003afc <HAL_I2C_Mem_Write+0x224>)
 8003ad2:	400b      	ands	r3, r1
 8003ad4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2220      	movs	r2, #32
 8003ada:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003aee:	2300      	movs	r3, #0
 8003af0:	e000      	b.n	8003af4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003af2:	2302      	movs	r3, #2
  }
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3718      	adds	r7, #24
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	fe00e800 	.word	0xfe00e800

08003b00 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b088      	sub	sp, #32
 8003b04:	af02      	add	r7, sp, #8
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	4608      	mov	r0, r1
 8003b0a:	4611      	mov	r1, r2
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	4603      	mov	r3, r0
 8003b10:	817b      	strh	r3, [r7, #10]
 8003b12:	460b      	mov	r3, r1
 8003b14:	813b      	strh	r3, [r7, #8]
 8003b16:	4613      	mov	r3, r2
 8003b18:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	2b20      	cmp	r3, #32
 8003b24:	f040 80fd 	bne.w	8003d22 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b28:	6a3b      	ldr	r3, [r7, #32]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d002      	beq.n	8003b34 <HAL_I2C_Mem_Read+0x34>
 8003b2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d105      	bne.n	8003b40 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b3a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e0f1      	b.n	8003d24 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d101      	bne.n	8003b4e <HAL_I2C_Mem_Read+0x4e>
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	e0ea      	b.n	8003d24 <HAL_I2C_Mem_Read+0x224>
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2201      	movs	r2, #1
 8003b52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003b56:	f7ff fb43 	bl	80031e0 <HAL_GetTick>
 8003b5a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	9300      	str	r3, [sp, #0]
 8003b60:	2319      	movs	r3, #25
 8003b62:	2201      	movs	r2, #1
 8003b64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003b68:	68f8      	ldr	r0, [r7, #12]
 8003b6a:	f000 f9af 	bl	8003ecc <I2C_WaitOnFlagUntilTimeout>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d001      	beq.n	8003b78 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e0d5      	b.n	8003d24 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2222      	movs	r2, #34	; 0x22
 8003b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2240      	movs	r2, #64	; 0x40
 8003b84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6a3a      	ldr	r2, [r7, #32]
 8003b92:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003b98:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ba0:	88f8      	ldrh	r0, [r7, #6]
 8003ba2:	893a      	ldrh	r2, [r7, #8]
 8003ba4:	8979      	ldrh	r1, [r7, #10]
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	9301      	str	r3, [sp, #4]
 8003baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bac:	9300      	str	r3, [sp, #0]
 8003bae:	4603      	mov	r3, r0
 8003bb0:	68f8      	ldr	r0, [r7, #12]
 8003bb2:	f000 f913 	bl	8003ddc <I2C_RequestMemoryRead>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d005      	beq.n	8003bc8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e0ad      	b.n	8003d24 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	2bff      	cmp	r3, #255	; 0xff
 8003bd0:	d90e      	bls.n	8003bf0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	22ff      	movs	r2, #255	; 0xff
 8003bd6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bdc:	b2da      	uxtb	r2, r3
 8003bde:	8979      	ldrh	r1, [r7, #10]
 8003be0:	4b52      	ldr	r3, [pc, #328]	; (8003d2c <HAL_I2C_Mem_Read+0x22c>)
 8003be2:	9300      	str	r3, [sp, #0]
 8003be4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f000 fb29 	bl	8004240 <I2C_TransferConfig>
 8003bee:	e00f      	b.n	8003c10 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bf4:	b29a      	uxth	r2, r3
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bfe:	b2da      	uxtb	r2, r3
 8003c00:	8979      	ldrh	r1, [r7, #10]
 8003c02:	4b4a      	ldr	r3, [pc, #296]	; (8003d2c <HAL_I2C_Mem_Read+0x22c>)
 8003c04:	9300      	str	r3, [sp, #0]
 8003c06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f000 fb18 	bl	8004240 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	9300      	str	r3, [sp, #0]
 8003c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c16:	2200      	movs	r2, #0
 8003c18:	2104      	movs	r1, #4
 8003c1a:	68f8      	ldr	r0, [r7, #12]
 8003c1c:	f000 f956 	bl	8003ecc <I2C_WaitOnFlagUntilTimeout>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d001      	beq.n	8003c2a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e07c      	b.n	8003d24 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c34:	b2d2      	uxtb	r2, r2
 8003c36:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3c:	1c5a      	adds	r2, r3, #1
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c46:	3b01      	subs	r3, #1
 8003c48:	b29a      	uxth	r2, r3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	3b01      	subs	r3, #1
 8003c56:	b29a      	uxth	r2, r3
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d034      	beq.n	8003cd0 <HAL_I2C_Mem_Read+0x1d0>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d130      	bne.n	8003cd0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c74:	2200      	movs	r2, #0
 8003c76:	2180      	movs	r1, #128	; 0x80
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f000 f927 	bl	8003ecc <I2C_WaitOnFlagUntilTimeout>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d001      	beq.n	8003c88 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e04d      	b.n	8003d24 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	2bff      	cmp	r3, #255	; 0xff
 8003c90:	d90e      	bls.n	8003cb0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	22ff      	movs	r2, #255	; 0xff
 8003c96:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c9c:	b2da      	uxtb	r2, r3
 8003c9e:	8979      	ldrh	r1, [r7, #10]
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	9300      	str	r3, [sp, #0]
 8003ca4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ca8:	68f8      	ldr	r0, [r7, #12]
 8003caa:	f000 fac9 	bl	8004240 <I2C_TransferConfig>
 8003cae:	e00f      	b.n	8003cd0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb4:	b29a      	uxth	r2, r3
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cbe:	b2da      	uxtb	r2, r3
 8003cc0:	8979      	ldrh	r1, [r7, #10]
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	9300      	str	r3, [sp, #0]
 8003cc6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f000 fab8 	bl	8004240 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d19a      	bne.n	8003c10 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cda:	697a      	ldr	r2, [r7, #20]
 8003cdc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003cde:	68f8      	ldr	r0, [r7, #12]
 8003ce0:	f000 f98a 	bl	8003ff8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d001      	beq.n	8003cee <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e01a      	b.n	8003d24 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2220      	movs	r2, #32
 8003cf4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	6859      	ldr	r1, [r3, #4]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	4b0b      	ldr	r3, [pc, #44]	; (8003d30 <HAL_I2C_Mem_Read+0x230>)
 8003d02:	400b      	ands	r3, r1
 8003d04:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2220      	movs	r2, #32
 8003d0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	e000      	b.n	8003d24 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003d22:	2302      	movs	r3, #2
  }
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3718      	adds	r7, #24
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	80002400 	.word	0x80002400
 8003d30:	fe00e800 	.word	0xfe00e800

08003d34 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b086      	sub	sp, #24
 8003d38:	af02      	add	r7, sp, #8
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	4608      	mov	r0, r1
 8003d3e:	4611      	mov	r1, r2
 8003d40:	461a      	mov	r2, r3
 8003d42:	4603      	mov	r3, r0
 8003d44:	817b      	strh	r3, [r7, #10]
 8003d46:	460b      	mov	r3, r1
 8003d48:	813b      	strh	r3, [r7, #8]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003d4e:	88fb      	ldrh	r3, [r7, #6]
 8003d50:	b2da      	uxtb	r2, r3
 8003d52:	8979      	ldrh	r1, [r7, #10]
 8003d54:	4b20      	ldr	r3, [pc, #128]	; (8003dd8 <I2C_RequestMemoryWrite+0xa4>)
 8003d56:	9300      	str	r3, [sp, #0]
 8003d58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d5c:	68f8      	ldr	r0, [r7, #12]
 8003d5e:	f000 fa6f 	bl	8004240 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d62:	69fa      	ldr	r2, [r7, #28]
 8003d64:	69b9      	ldr	r1, [r7, #24]
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f000 f8ff 	bl	8003f6a <I2C_WaitOnTXISFlagUntilTimeout>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e02c      	b.n	8003dd0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d76:	88fb      	ldrh	r3, [r7, #6]
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d105      	bne.n	8003d88 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003d7c:	893b      	ldrh	r3, [r7, #8]
 8003d7e:	b2da      	uxtb	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	629a      	str	r2, [r3, #40]	; 0x28
 8003d86:	e015      	b.n	8003db4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003d88:	893b      	ldrh	r3, [r7, #8]
 8003d8a:	0a1b      	lsrs	r3, r3, #8
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	b2da      	uxtb	r2, r3
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d96:	69fa      	ldr	r2, [r7, #28]
 8003d98:	69b9      	ldr	r1, [r7, #24]
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f000 f8e5 	bl	8003f6a <I2C_WaitOnTXISFlagUntilTimeout>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d001      	beq.n	8003daa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e012      	b.n	8003dd0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003daa:	893b      	ldrh	r3, [r7, #8]
 8003dac:	b2da      	uxtb	r2, r3
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	9300      	str	r3, [sp, #0]
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	2180      	movs	r1, #128	; 0x80
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f000 f884 	bl	8003ecc <I2C_WaitOnFlagUntilTimeout>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d001      	beq.n	8003dce <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e000      	b.n	8003dd0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3710      	adds	r7, #16
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	80002000 	.word	0x80002000

08003ddc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b086      	sub	sp, #24
 8003de0:	af02      	add	r7, sp, #8
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	4608      	mov	r0, r1
 8003de6:	4611      	mov	r1, r2
 8003de8:	461a      	mov	r2, r3
 8003dea:	4603      	mov	r3, r0
 8003dec:	817b      	strh	r3, [r7, #10]
 8003dee:	460b      	mov	r3, r1
 8003df0:	813b      	strh	r3, [r7, #8]
 8003df2:	4613      	mov	r3, r2
 8003df4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003df6:	88fb      	ldrh	r3, [r7, #6]
 8003df8:	b2da      	uxtb	r2, r3
 8003dfa:	8979      	ldrh	r1, [r7, #10]
 8003dfc:	4b20      	ldr	r3, [pc, #128]	; (8003e80 <I2C_RequestMemoryRead+0xa4>)
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	2300      	movs	r3, #0
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f000 fa1c 	bl	8004240 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e08:	69fa      	ldr	r2, [r7, #28]
 8003e0a:	69b9      	ldr	r1, [r7, #24]
 8003e0c:	68f8      	ldr	r0, [r7, #12]
 8003e0e:	f000 f8ac 	bl	8003f6a <I2C_WaitOnTXISFlagUntilTimeout>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d001      	beq.n	8003e1c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e02c      	b.n	8003e76 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e1c:	88fb      	ldrh	r3, [r7, #6]
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d105      	bne.n	8003e2e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003e22:	893b      	ldrh	r3, [r7, #8]
 8003e24:	b2da      	uxtb	r2, r3
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	629a      	str	r2, [r3, #40]	; 0x28
 8003e2c:	e015      	b.n	8003e5a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003e2e:	893b      	ldrh	r3, [r7, #8]
 8003e30:	0a1b      	lsrs	r3, r3, #8
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	b2da      	uxtb	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e3c:	69fa      	ldr	r2, [r7, #28]
 8003e3e:	69b9      	ldr	r1, [r7, #24]
 8003e40:	68f8      	ldr	r0, [r7, #12]
 8003e42:	f000 f892 	bl	8003f6a <I2C_WaitOnTXISFlagUntilTimeout>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d001      	beq.n	8003e50 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e012      	b.n	8003e76 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003e50:	893b      	ldrh	r3, [r7, #8]
 8003e52:	b2da      	uxtb	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	9300      	str	r3, [sp, #0]
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	2200      	movs	r2, #0
 8003e62:	2140      	movs	r1, #64	; 0x40
 8003e64:	68f8      	ldr	r0, [r7, #12]
 8003e66:	f000 f831 	bl	8003ecc <I2C_WaitOnFlagUntilTimeout>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d001      	beq.n	8003e74 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e000      	b.n	8003e76 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003e74:	2300      	movs	r3, #0
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	80002000 	.word	0x80002000

08003e84 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	f003 0302 	and.w	r3, r3, #2
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d103      	bne.n	8003ea2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	699b      	ldr	r3, [r3, #24]
 8003ea8:	f003 0301 	and.w	r3, r3, #1
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d007      	beq.n	8003ec0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	699a      	ldr	r2, [r3, #24]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f042 0201 	orr.w	r2, r2, #1
 8003ebe:	619a      	str	r2, [r3, #24]
  }
}
 8003ec0:	bf00      	nop
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr

08003ecc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	60b9      	str	r1, [r7, #8]
 8003ed6:	603b      	str	r3, [r7, #0]
 8003ed8:	4613      	mov	r3, r2
 8003eda:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003edc:	e031      	b.n	8003f42 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee4:	d02d      	beq.n	8003f42 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ee6:	f7ff f97b 	bl	80031e0 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	683a      	ldr	r2, [r7, #0]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d302      	bcc.n	8003efc <I2C_WaitOnFlagUntilTimeout+0x30>
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d122      	bne.n	8003f42 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	699a      	ldr	r2, [r3, #24]
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	4013      	ands	r3, r2
 8003f06:	68ba      	ldr	r2, [r7, #8]
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	bf0c      	ite	eq
 8003f0c:	2301      	moveq	r3, #1
 8003f0e:	2300      	movne	r3, #0
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	461a      	mov	r2, r3
 8003f14:	79fb      	ldrb	r3, [r7, #7]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d113      	bne.n	8003f42 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f1e:	f043 0220 	orr.w	r2, r3, #32
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2220      	movs	r2, #32
 8003f2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e00f      	b.n	8003f62 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	699a      	ldr	r2, [r3, #24]
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	68ba      	ldr	r2, [r7, #8]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	bf0c      	ite	eq
 8003f52:	2301      	moveq	r3, #1
 8003f54:	2300      	movne	r3, #0
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	461a      	mov	r2, r3
 8003f5a:	79fb      	ldrb	r3, [r7, #7]
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d0be      	beq.n	8003ede <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3710      	adds	r7, #16
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}

08003f6a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003f6a:	b580      	push	{r7, lr}
 8003f6c:	b084      	sub	sp, #16
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	60f8      	str	r0, [r7, #12]
 8003f72:	60b9      	str	r1, [r7, #8]
 8003f74:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003f76:	e033      	b.n	8003fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	68b9      	ldr	r1, [r7, #8]
 8003f7c:	68f8      	ldr	r0, [r7, #12]
 8003f7e:	f000 f87f 	bl	8004080 <I2C_IsErrorOccurred>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d001      	beq.n	8003f8c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e031      	b.n	8003ff0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f92:	d025      	beq.n	8003fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f94:	f7ff f924 	bl	80031e0 <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	68ba      	ldr	r2, [r7, #8]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d302      	bcc.n	8003faa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d11a      	bne.n	8003fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	699b      	ldr	r3, [r3, #24]
 8003fb0:	f003 0302 	and.w	r3, r3, #2
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d013      	beq.n	8003fe0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fbc:	f043 0220 	orr.w	r2, r3, #32
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2220      	movs	r2, #32
 8003fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e007      	b.n	8003ff0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d1c4      	bne.n	8003f78 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003fee:	2300      	movs	r3, #0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3710      	adds	r7, #16
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	60b9      	str	r1, [r7, #8]
 8004002:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004004:	e02f      	b.n	8004066 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	68b9      	ldr	r1, [r7, #8]
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 f838 	bl	8004080 <I2C_IsErrorOccurred>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d001      	beq.n	800401a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e02d      	b.n	8004076 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800401a:	f7ff f8e1 	bl	80031e0 <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	68ba      	ldr	r2, [r7, #8]
 8004026:	429a      	cmp	r2, r3
 8004028:	d302      	bcc.n	8004030 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d11a      	bne.n	8004066 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	699b      	ldr	r3, [r3, #24]
 8004036:	f003 0320 	and.w	r3, r3, #32
 800403a:	2b20      	cmp	r3, #32
 800403c:	d013      	beq.n	8004066 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004042:	f043 0220 	orr.w	r2, r3, #32
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2220      	movs	r2, #32
 800404e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e007      	b.n	8004076 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	f003 0320 	and.w	r3, r3, #32
 8004070:	2b20      	cmp	r3, #32
 8004072:	d1c8      	bne.n	8004006 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
	...

08004080 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b08a      	sub	sp, #40	; 0x28
 8004084:	af00      	add	r7, sp, #0
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800408c:	2300      	movs	r3, #0
 800408e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	699b      	ldr	r3, [r3, #24]
 8004098:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800409a:	2300      	movs	r3, #0
 800409c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	f003 0310 	and.w	r3, r3, #16
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d068      	beq.n	800417e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2210      	movs	r2, #16
 80040b2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80040b4:	e049      	b.n	800414a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040bc:	d045      	beq.n	800414a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80040be:	f7ff f88f 	bl	80031e0 <HAL_GetTick>
 80040c2:	4602      	mov	r2, r0
 80040c4:	69fb      	ldr	r3, [r7, #28]
 80040c6:	1ad3      	subs	r3, r2, r3
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d302      	bcc.n	80040d4 <I2C_IsErrorOccurred+0x54>
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d13a      	bne.n	800414a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040de:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80040e6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	699b      	ldr	r3, [r3, #24]
 80040ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80040f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040f6:	d121      	bne.n	800413c <I2C_IsErrorOccurred+0xbc>
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80040fe:	d01d      	beq.n	800413c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004100:	7cfb      	ldrb	r3, [r7, #19]
 8004102:	2b20      	cmp	r3, #32
 8004104:	d01a      	beq.n	800413c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	685a      	ldr	r2, [r3, #4]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004114:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004116:	f7ff f863 	bl	80031e0 <HAL_GetTick>
 800411a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800411c:	e00e      	b.n	800413c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800411e:	f7ff f85f 	bl	80031e0 <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	2b19      	cmp	r3, #25
 800412a:	d907      	bls.n	800413c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800412c:	6a3b      	ldr	r3, [r7, #32]
 800412e:	f043 0320 	orr.w	r3, r3, #32
 8004132:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800413a:	e006      	b.n	800414a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	f003 0320 	and.w	r3, r3, #32
 8004146:	2b20      	cmp	r3, #32
 8004148:	d1e9      	bne.n	800411e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	699b      	ldr	r3, [r3, #24]
 8004150:	f003 0320 	and.w	r3, r3, #32
 8004154:	2b20      	cmp	r3, #32
 8004156:	d003      	beq.n	8004160 <I2C_IsErrorOccurred+0xe0>
 8004158:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800415c:	2b00      	cmp	r3, #0
 800415e:	d0aa      	beq.n	80040b6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004160:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004164:	2b00      	cmp	r3, #0
 8004166:	d103      	bne.n	8004170 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2220      	movs	r2, #32
 800416e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004170:	6a3b      	ldr	r3, [r7, #32]
 8004172:	f043 0304 	orr.w	r3, r3, #4
 8004176:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	699b      	ldr	r3, [r3, #24]
 8004184:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004186:	69bb      	ldr	r3, [r7, #24]
 8004188:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800418c:	2b00      	cmp	r3, #0
 800418e:	d00b      	beq.n	80041a8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004190:	6a3b      	ldr	r3, [r7, #32]
 8004192:	f043 0301 	orr.w	r3, r3, #1
 8004196:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80041a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80041a8:	69bb      	ldr	r3, [r7, #24]
 80041aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d00b      	beq.n	80041ca <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80041b2:	6a3b      	ldr	r3, [r7, #32]
 80041b4:	f043 0308 	orr.w	r3, r3, #8
 80041b8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80041c2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00b      	beq.n	80041ec <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80041d4:	6a3b      	ldr	r3, [r7, #32]
 80041d6:	f043 0302 	orr.w	r3, r3, #2
 80041da:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80041ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d01c      	beq.n	800422e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f7ff fe45 	bl	8003e84 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	6859      	ldr	r1, [r3, #4]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	4b0d      	ldr	r3, [pc, #52]	; (800423c <I2C_IsErrorOccurred+0x1bc>)
 8004206:	400b      	ands	r3, r1
 8004208:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800420e:	6a3b      	ldr	r3, [r7, #32]
 8004210:	431a      	orrs	r2, r3
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2220      	movs	r2, #32
 800421a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800422e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004232:	4618      	mov	r0, r3
 8004234:	3728      	adds	r7, #40	; 0x28
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	fe00e800 	.word	0xfe00e800

08004240 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004240:	b480      	push	{r7}
 8004242:	b087      	sub	sp, #28
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	607b      	str	r3, [r7, #4]
 800424a:	460b      	mov	r3, r1
 800424c:	817b      	strh	r3, [r7, #10]
 800424e:	4613      	mov	r3, r2
 8004250:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004252:	897b      	ldrh	r3, [r7, #10]
 8004254:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004258:	7a7b      	ldrb	r3, [r7, #9]
 800425a:	041b      	lsls	r3, r3, #16
 800425c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004260:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004266:	6a3b      	ldr	r3, [r7, #32]
 8004268:	4313      	orrs	r3, r2
 800426a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800426e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	685a      	ldr	r2, [r3, #4]
 8004276:	6a3b      	ldr	r3, [r7, #32]
 8004278:	0d5b      	lsrs	r3, r3, #21
 800427a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800427e:	4b08      	ldr	r3, [pc, #32]	; (80042a0 <I2C_TransferConfig+0x60>)
 8004280:	430b      	orrs	r3, r1
 8004282:	43db      	mvns	r3, r3
 8004284:	ea02 0103 	and.w	r1, r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	697a      	ldr	r2, [r7, #20]
 800428e:	430a      	orrs	r2, r1
 8004290:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004292:	bf00      	nop
 8004294:	371c      	adds	r7, #28
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	03ff63ff 	.word	0x03ff63ff

080042a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	2b20      	cmp	r3, #32
 80042b8:	d138      	bne.n	800432c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d101      	bne.n	80042c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80042c4:	2302      	movs	r3, #2
 80042c6:	e032      	b.n	800432e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2224      	movs	r2, #36	; 0x24
 80042d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f022 0201 	bic.w	r2, r2, #1
 80042e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80042f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	6819      	ldr	r1, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	683a      	ldr	r2, [r7, #0]
 8004304:	430a      	orrs	r2, r1
 8004306:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f042 0201 	orr.w	r2, r2, #1
 8004316:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2220      	movs	r2, #32
 800431c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004328:	2300      	movs	r3, #0
 800432a:	e000      	b.n	800432e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800432c:	2302      	movs	r3, #2
  }
}
 800432e:	4618      	mov	r0, r3
 8004330:	370c      	adds	r7, #12
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr

0800433a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800433a:	b480      	push	{r7}
 800433c:	b085      	sub	sp, #20
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
 8004342:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800434a:	b2db      	uxtb	r3, r3
 800434c:	2b20      	cmp	r3, #32
 800434e:	d139      	bne.n	80043c4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004356:	2b01      	cmp	r3, #1
 8004358:	d101      	bne.n	800435e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800435a:	2302      	movs	r3, #2
 800435c:	e033      	b.n	80043c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2201      	movs	r2, #1
 8004362:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2224      	movs	r2, #36	; 0x24
 800436a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f022 0201 	bic.w	r2, r2, #1
 800437c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800438c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	021b      	lsls	r3, r3, #8
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	4313      	orrs	r3, r2
 8004396:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68fa      	ldr	r2, [r7, #12]
 800439e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f042 0201 	orr.w	r2, r2, #1
 80043ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2220      	movs	r2, #32
 80043b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80043c0:	2300      	movs	r3, #0
 80043c2:	e000      	b.n	80043c6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80043c4:	2302      	movs	r3, #2
  }
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3714      	adds	r7, #20
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr
	...

080043d4 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b085      	sub	sp, #20
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043dc:	4b0b      	ldr	r3, [pc, #44]	; (800440c <HAL_I2CEx_EnableFastModePlus+0x38>)
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	4a0a      	ldr	r2, [pc, #40]	; (800440c <HAL_I2CEx_EnableFastModePlus+0x38>)
 80043e2:	f043 0301 	orr.w	r3, r3, #1
 80043e6:	6193      	str	r3, [r2, #24]
 80043e8:	4b08      	ldr	r3, [pc, #32]	; (800440c <HAL_I2CEx_EnableFastModePlus+0x38>)
 80043ea:	699b      	ldr	r3, [r3, #24]
 80043ec:	f003 0301 	and.w	r3, r3, #1
 80043f0:	60fb      	str	r3, [r7, #12]
 80043f2:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 80043f4:	4b06      	ldr	r3, [pc, #24]	; (8004410 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	4905      	ldr	r1, [pc, #20]	; (8004410 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	600b      	str	r3, [r1, #0]
}
 8004400:	bf00      	nop
 8004402:	3714      	adds	r7, #20
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr
 800440c:	40021000 	.word	0x40021000
 8004410:	40010000 	.word	0x40010000

08004414 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004416:	b08b      	sub	sp, #44	; 0x2c
 8004418:	af06      	add	r7, sp, #24
 800441a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e0c4      	b.n	80045b0 <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b00      	cmp	r3, #0
 8004430:	d106      	bne.n	8004440 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f7fe fc7c 	bl	8002d38 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2203      	movs	r2, #3
 8004444:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4618      	mov	r0, r3
 800444e:	f003 fa6d 	bl	800792c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004452:	2300      	movs	r3, #0
 8004454:	73fb      	strb	r3, [r7, #15]
 8004456:	e040      	b.n	80044da <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004458:	7bfb      	ldrb	r3, [r7, #15]
 800445a:	6879      	ldr	r1, [r7, #4]
 800445c:	1c5a      	adds	r2, r3, #1
 800445e:	4613      	mov	r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	4413      	add	r3, r2
 8004464:	00db      	lsls	r3, r3, #3
 8004466:	440b      	add	r3, r1
 8004468:	3301      	adds	r3, #1
 800446a:	2201      	movs	r2, #1
 800446c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800446e:	7bfb      	ldrb	r3, [r7, #15]
 8004470:	6879      	ldr	r1, [r7, #4]
 8004472:	1c5a      	adds	r2, r3, #1
 8004474:	4613      	mov	r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	4413      	add	r3, r2
 800447a:	00db      	lsls	r3, r3, #3
 800447c:	440b      	add	r3, r1
 800447e:	7bfa      	ldrb	r2, [r7, #15]
 8004480:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004482:	7bfb      	ldrb	r3, [r7, #15]
 8004484:	6879      	ldr	r1, [r7, #4]
 8004486:	1c5a      	adds	r2, r3, #1
 8004488:	4613      	mov	r3, r2
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	4413      	add	r3, r2
 800448e:	00db      	lsls	r3, r3, #3
 8004490:	440b      	add	r3, r1
 8004492:	3303      	adds	r3, #3
 8004494:	2200      	movs	r2, #0
 8004496:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004498:	7bfa      	ldrb	r2, [r7, #15]
 800449a:	6879      	ldr	r1, [r7, #4]
 800449c:	4613      	mov	r3, r2
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	4413      	add	r3, r2
 80044a2:	00db      	lsls	r3, r3, #3
 80044a4:	440b      	add	r3, r1
 80044a6:	3338      	adds	r3, #56	; 0x38
 80044a8:	2200      	movs	r2, #0
 80044aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80044ac:	7bfa      	ldrb	r2, [r7, #15]
 80044ae:	6879      	ldr	r1, [r7, #4]
 80044b0:	4613      	mov	r3, r2
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	4413      	add	r3, r2
 80044b6:	00db      	lsls	r3, r3, #3
 80044b8:	440b      	add	r3, r1
 80044ba:	333c      	adds	r3, #60	; 0x3c
 80044bc:	2200      	movs	r2, #0
 80044be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80044c0:	7bfa      	ldrb	r2, [r7, #15]
 80044c2:	6879      	ldr	r1, [r7, #4]
 80044c4:	4613      	mov	r3, r2
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	4413      	add	r3, r2
 80044ca:	00db      	lsls	r3, r3, #3
 80044cc:	440b      	add	r3, r1
 80044ce:	3340      	adds	r3, #64	; 0x40
 80044d0:	2200      	movs	r2, #0
 80044d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044d4:	7bfb      	ldrb	r3, [r7, #15]
 80044d6:	3301      	adds	r3, #1
 80044d8:	73fb      	strb	r3, [r7, #15]
 80044da:	7bfa      	ldrb	r2, [r7, #15]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d3b9      	bcc.n	8004458 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044e4:	2300      	movs	r3, #0
 80044e6:	73fb      	strb	r3, [r7, #15]
 80044e8:	e044      	b.n	8004574 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80044ea:	7bfa      	ldrb	r2, [r7, #15]
 80044ec:	6879      	ldr	r1, [r7, #4]
 80044ee:	4613      	mov	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4413      	add	r3, r2
 80044f4:	00db      	lsls	r3, r3, #3
 80044f6:	440b      	add	r3, r1
 80044f8:	f203 1369 	addw	r3, r3, #361	; 0x169
 80044fc:	2200      	movs	r2, #0
 80044fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004500:	7bfa      	ldrb	r2, [r7, #15]
 8004502:	6879      	ldr	r1, [r7, #4]
 8004504:	4613      	mov	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	4413      	add	r3, r2
 800450a:	00db      	lsls	r3, r3, #3
 800450c:	440b      	add	r3, r1
 800450e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004512:	7bfa      	ldrb	r2, [r7, #15]
 8004514:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004516:	7bfa      	ldrb	r2, [r7, #15]
 8004518:	6879      	ldr	r1, [r7, #4]
 800451a:	4613      	mov	r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	4413      	add	r3, r2
 8004520:	00db      	lsls	r3, r3, #3
 8004522:	440b      	add	r3, r1
 8004524:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8004528:	2200      	movs	r2, #0
 800452a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800452c:	7bfa      	ldrb	r2, [r7, #15]
 800452e:	6879      	ldr	r1, [r7, #4]
 8004530:	4613      	mov	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	4413      	add	r3, r2
 8004536:	00db      	lsls	r3, r3, #3
 8004538:	440b      	add	r3, r1
 800453a:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800453e:	2200      	movs	r2, #0
 8004540:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004542:	7bfa      	ldrb	r2, [r7, #15]
 8004544:	6879      	ldr	r1, [r7, #4]
 8004546:	4613      	mov	r3, r2
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	4413      	add	r3, r2
 800454c:	00db      	lsls	r3, r3, #3
 800454e:	440b      	add	r3, r1
 8004550:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004554:	2200      	movs	r2, #0
 8004556:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004558:	7bfa      	ldrb	r2, [r7, #15]
 800455a:	6879      	ldr	r1, [r7, #4]
 800455c:	4613      	mov	r3, r2
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	4413      	add	r3, r2
 8004562:	00db      	lsls	r3, r3, #3
 8004564:	440b      	add	r3, r1
 8004566:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800456a:	2200      	movs	r2, #0
 800456c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800456e:	7bfb      	ldrb	r3, [r7, #15]
 8004570:	3301      	adds	r3, #1
 8004572:	73fb      	strb	r3, [r7, #15]
 8004574:	7bfa      	ldrb	r2, [r7, #15]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	429a      	cmp	r2, r3
 800457c:	d3b5      	bcc.n	80044ea <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	603b      	str	r3, [r7, #0]
 8004584:	687e      	ldr	r6, [r7, #4]
 8004586:	466d      	mov	r5, sp
 8004588:	f106 0410 	add.w	r4, r6, #16
 800458c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800458e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004590:	6823      	ldr	r3, [r4, #0]
 8004592:	602b      	str	r3, [r5, #0]
 8004594:	1d33      	adds	r3, r6, #4
 8004596:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004598:	6838      	ldr	r0, [r7, #0]
 800459a:	f003 f9e2 	bl	8007962 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 80045ae:	2300      	movs	r3, #0
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3714      	adds	r7, #20
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080045b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80045be:	af00      	add	r7, sp, #0
 80045c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80045c8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d102      	bne.n	80045de <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	f001 b823 	b.w	8005624 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0301 	and.w	r3, r3, #1
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f000 817d 	beq.w	80048ee <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80045f4:	4bbc      	ldr	r3, [pc, #752]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	f003 030c 	and.w	r3, r3, #12
 80045fc:	2b04      	cmp	r3, #4
 80045fe:	d00c      	beq.n	800461a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004600:	4bb9      	ldr	r3, [pc, #740]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f003 030c 	and.w	r3, r3, #12
 8004608:	2b08      	cmp	r3, #8
 800460a:	d15c      	bne.n	80046c6 <HAL_RCC_OscConfig+0x10e>
 800460c:	4bb6      	ldr	r3, [pc, #728]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004614:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004618:	d155      	bne.n	80046c6 <HAL_RCC_OscConfig+0x10e>
 800461a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800461e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004622:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004626:	fa93 f3a3 	rbit	r3, r3
 800462a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800462e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004632:	fab3 f383 	clz	r3, r3
 8004636:	b2db      	uxtb	r3, r3
 8004638:	095b      	lsrs	r3, r3, #5
 800463a:	b2db      	uxtb	r3, r3
 800463c:	f043 0301 	orr.w	r3, r3, #1
 8004640:	b2db      	uxtb	r3, r3
 8004642:	2b01      	cmp	r3, #1
 8004644:	d102      	bne.n	800464c <HAL_RCC_OscConfig+0x94>
 8004646:	4ba8      	ldr	r3, [pc, #672]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	e015      	b.n	8004678 <HAL_RCC_OscConfig+0xc0>
 800464c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004650:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004654:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004658:	fa93 f3a3 	rbit	r3, r3
 800465c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004660:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004664:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004668:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800466c:	fa93 f3a3 	rbit	r3, r3
 8004670:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004674:	4b9c      	ldr	r3, [pc, #624]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 8004676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004678:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800467c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004680:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004684:	fa92 f2a2 	rbit	r2, r2
 8004688:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800468c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004690:	fab2 f282 	clz	r2, r2
 8004694:	b2d2      	uxtb	r2, r2
 8004696:	f042 0220 	orr.w	r2, r2, #32
 800469a:	b2d2      	uxtb	r2, r2
 800469c:	f002 021f 	and.w	r2, r2, #31
 80046a0:	2101      	movs	r1, #1
 80046a2:	fa01 f202 	lsl.w	r2, r1, r2
 80046a6:	4013      	ands	r3, r2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	f000 811f 	beq.w	80048ec <HAL_RCC_OscConfig+0x334>
 80046ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	f040 8116 	bne.w	80048ec <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	f000 bfaf 	b.w	8005624 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046ca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046d6:	d106      	bne.n	80046e6 <HAL_RCC_OscConfig+0x12e>
 80046d8:	4b83      	ldr	r3, [pc, #524]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a82      	ldr	r2, [pc, #520]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 80046de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046e2:	6013      	str	r3, [r2, #0]
 80046e4:	e036      	b.n	8004754 <HAL_RCC_OscConfig+0x19c>
 80046e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d10c      	bne.n	8004710 <HAL_RCC_OscConfig+0x158>
 80046f6:	4b7c      	ldr	r3, [pc, #496]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a7b      	ldr	r2, [pc, #492]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 80046fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004700:	6013      	str	r3, [r2, #0]
 8004702:	4b79      	ldr	r3, [pc, #484]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a78      	ldr	r2, [pc, #480]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 8004708:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800470c:	6013      	str	r3, [r2, #0]
 800470e:	e021      	b.n	8004754 <HAL_RCC_OscConfig+0x19c>
 8004710:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004714:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004720:	d10c      	bne.n	800473c <HAL_RCC_OscConfig+0x184>
 8004722:	4b71      	ldr	r3, [pc, #452]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a70      	ldr	r2, [pc, #448]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 8004728:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800472c:	6013      	str	r3, [r2, #0]
 800472e:	4b6e      	ldr	r3, [pc, #440]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a6d      	ldr	r2, [pc, #436]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 8004734:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004738:	6013      	str	r3, [r2, #0]
 800473a:	e00b      	b.n	8004754 <HAL_RCC_OscConfig+0x19c>
 800473c:	4b6a      	ldr	r3, [pc, #424]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a69      	ldr	r2, [pc, #420]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 8004742:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004746:	6013      	str	r3, [r2, #0]
 8004748:	4b67      	ldr	r3, [pc, #412]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a66      	ldr	r2, [pc, #408]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 800474e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004752:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004754:	4b64      	ldr	r3, [pc, #400]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 8004756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004758:	f023 020f 	bic.w	r2, r3, #15
 800475c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004760:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	495f      	ldr	r1, [pc, #380]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 800476a:	4313      	orrs	r3, r2
 800476c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800476e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004772:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d059      	beq.n	8004832 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800477e:	f7fe fd2f 	bl	80031e0 <HAL_GetTick>
 8004782:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004786:	e00a      	b.n	800479e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004788:	f7fe fd2a 	bl	80031e0 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	2b64      	cmp	r3, #100	; 0x64
 8004796:	d902      	bls.n	800479e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004798:	2303      	movs	r3, #3
 800479a:	f000 bf43 	b.w	8005624 <HAL_RCC_OscConfig+0x106c>
 800479e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047a2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047a6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80047aa:	fa93 f3a3 	rbit	r3, r3
 80047ae:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80047b2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047b6:	fab3 f383 	clz	r3, r3
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	095b      	lsrs	r3, r3, #5
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	f043 0301 	orr.w	r3, r3, #1
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d102      	bne.n	80047d0 <HAL_RCC_OscConfig+0x218>
 80047ca:	4b47      	ldr	r3, [pc, #284]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	e015      	b.n	80047fc <HAL_RCC_OscConfig+0x244>
 80047d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047d4:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80047dc:	fa93 f3a3 	rbit	r3, r3
 80047e0:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80047e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047e8:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80047ec:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80047f0:	fa93 f3a3 	rbit	r3, r3
 80047f4:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80047f8:	4b3b      	ldr	r3, [pc, #236]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 80047fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004800:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004804:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004808:	fa92 f2a2 	rbit	r2, r2
 800480c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004810:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004814:	fab2 f282 	clz	r2, r2
 8004818:	b2d2      	uxtb	r2, r2
 800481a:	f042 0220 	orr.w	r2, r2, #32
 800481e:	b2d2      	uxtb	r2, r2
 8004820:	f002 021f 	and.w	r2, r2, #31
 8004824:	2101      	movs	r1, #1
 8004826:	fa01 f202 	lsl.w	r2, r1, r2
 800482a:	4013      	ands	r3, r2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d0ab      	beq.n	8004788 <HAL_RCC_OscConfig+0x1d0>
 8004830:	e05d      	b.n	80048ee <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004832:	f7fe fcd5 	bl	80031e0 <HAL_GetTick>
 8004836:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800483a:	e00a      	b.n	8004852 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800483c:	f7fe fcd0 	bl	80031e0 <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	2b64      	cmp	r3, #100	; 0x64
 800484a:	d902      	bls.n	8004852 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	f000 bee9 	b.w	8005624 <HAL_RCC_OscConfig+0x106c>
 8004852:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004856:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800485a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800485e:	fa93 f3a3 	rbit	r3, r3
 8004862:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004866:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800486a:	fab3 f383 	clz	r3, r3
 800486e:	b2db      	uxtb	r3, r3
 8004870:	095b      	lsrs	r3, r3, #5
 8004872:	b2db      	uxtb	r3, r3
 8004874:	f043 0301 	orr.w	r3, r3, #1
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b01      	cmp	r3, #1
 800487c:	d102      	bne.n	8004884 <HAL_RCC_OscConfig+0x2cc>
 800487e:	4b1a      	ldr	r3, [pc, #104]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	e015      	b.n	80048b0 <HAL_RCC_OscConfig+0x2f8>
 8004884:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004888:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800488c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004890:	fa93 f3a3 	rbit	r3, r3
 8004894:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004898:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800489c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80048a0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80048a4:	fa93 f3a3 	rbit	r3, r3
 80048a8:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80048ac:	4b0e      	ldr	r3, [pc, #56]	; (80048e8 <HAL_RCC_OscConfig+0x330>)
 80048ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80048b4:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80048b8:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80048bc:	fa92 f2a2 	rbit	r2, r2
 80048c0:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80048c4:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80048c8:	fab2 f282 	clz	r2, r2
 80048cc:	b2d2      	uxtb	r2, r2
 80048ce:	f042 0220 	orr.w	r2, r2, #32
 80048d2:	b2d2      	uxtb	r2, r2
 80048d4:	f002 021f 	and.w	r2, r2, #31
 80048d8:	2101      	movs	r1, #1
 80048da:	fa01 f202 	lsl.w	r2, r1, r2
 80048de:	4013      	ands	r3, r2
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d1ab      	bne.n	800483c <HAL_RCC_OscConfig+0x284>
 80048e4:	e003      	b.n	80048ee <HAL_RCC_OscConfig+0x336>
 80048e6:	bf00      	nop
 80048e8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0302 	and.w	r3, r3, #2
 80048fe:	2b00      	cmp	r3, #0
 8004900:	f000 817d 	beq.w	8004bfe <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004904:	4ba6      	ldr	r3, [pc, #664]	; (8004ba0 <HAL_RCC_OscConfig+0x5e8>)
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	f003 030c 	and.w	r3, r3, #12
 800490c:	2b00      	cmp	r3, #0
 800490e:	d00b      	beq.n	8004928 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004910:	4ba3      	ldr	r3, [pc, #652]	; (8004ba0 <HAL_RCC_OscConfig+0x5e8>)
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f003 030c 	and.w	r3, r3, #12
 8004918:	2b08      	cmp	r3, #8
 800491a:	d172      	bne.n	8004a02 <HAL_RCC_OscConfig+0x44a>
 800491c:	4ba0      	ldr	r3, [pc, #640]	; (8004ba0 <HAL_RCC_OscConfig+0x5e8>)
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004924:	2b00      	cmp	r3, #0
 8004926:	d16c      	bne.n	8004a02 <HAL_RCC_OscConfig+0x44a>
 8004928:	2302      	movs	r3, #2
 800492a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800492e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004932:	fa93 f3a3 	rbit	r3, r3
 8004936:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800493a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800493e:	fab3 f383 	clz	r3, r3
 8004942:	b2db      	uxtb	r3, r3
 8004944:	095b      	lsrs	r3, r3, #5
 8004946:	b2db      	uxtb	r3, r3
 8004948:	f043 0301 	orr.w	r3, r3, #1
 800494c:	b2db      	uxtb	r3, r3
 800494e:	2b01      	cmp	r3, #1
 8004950:	d102      	bne.n	8004958 <HAL_RCC_OscConfig+0x3a0>
 8004952:	4b93      	ldr	r3, [pc, #588]	; (8004ba0 <HAL_RCC_OscConfig+0x5e8>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	e013      	b.n	8004980 <HAL_RCC_OscConfig+0x3c8>
 8004958:	2302      	movs	r3, #2
 800495a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800495e:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004962:	fa93 f3a3 	rbit	r3, r3
 8004966:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800496a:	2302      	movs	r3, #2
 800496c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004970:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004974:	fa93 f3a3 	rbit	r3, r3
 8004978:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800497c:	4b88      	ldr	r3, [pc, #544]	; (8004ba0 <HAL_RCC_OscConfig+0x5e8>)
 800497e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004980:	2202      	movs	r2, #2
 8004982:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004986:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800498a:	fa92 f2a2 	rbit	r2, r2
 800498e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004992:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004996:	fab2 f282 	clz	r2, r2
 800499a:	b2d2      	uxtb	r2, r2
 800499c:	f042 0220 	orr.w	r2, r2, #32
 80049a0:	b2d2      	uxtb	r2, r2
 80049a2:	f002 021f 	and.w	r2, r2, #31
 80049a6:	2101      	movs	r1, #1
 80049a8:	fa01 f202 	lsl.w	r2, r1, r2
 80049ac:	4013      	ands	r3, r2
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00a      	beq.n	80049c8 <HAL_RCC_OscConfig+0x410>
 80049b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d002      	beq.n	80049c8 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	f000 be2e 	b.w	8005624 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049c8:	4b75      	ldr	r3, [pc, #468]	; (8004ba0 <HAL_RCC_OscConfig+0x5e8>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	695b      	ldr	r3, [r3, #20]
 80049dc:	21f8      	movs	r1, #248	; 0xf8
 80049de:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049e2:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80049e6:	fa91 f1a1 	rbit	r1, r1
 80049ea:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80049ee:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80049f2:	fab1 f181 	clz	r1, r1
 80049f6:	b2c9      	uxtb	r1, r1
 80049f8:	408b      	lsls	r3, r1
 80049fa:	4969      	ldr	r1, [pc, #420]	; (8004ba0 <HAL_RCC_OscConfig+0x5e8>)
 80049fc:	4313      	orrs	r3, r2
 80049fe:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a00:	e0fd      	b.n	8004bfe <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a06:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	691b      	ldr	r3, [r3, #16]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	f000 8088 	beq.w	8004b24 <HAL_RCC_OscConfig+0x56c>
 8004a14:	2301      	movs	r3, #1
 8004a16:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a1a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004a1e:	fa93 f3a3 	rbit	r3, r3
 8004a22:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004a26:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a2a:	fab3 f383 	clz	r3, r3
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004a34:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004a38:	009b      	lsls	r3, r3, #2
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a40:	f7fe fbce 	bl	80031e0 <HAL_GetTick>
 8004a44:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a48:	e00a      	b.n	8004a60 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a4a:	f7fe fbc9 	bl	80031e0 <HAL_GetTick>
 8004a4e:	4602      	mov	r2, r0
 8004a50:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d902      	bls.n	8004a60 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	f000 bde2 	b.w	8005624 <HAL_RCC_OscConfig+0x106c>
 8004a60:	2302      	movs	r3, #2
 8004a62:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a66:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004a6a:	fa93 f3a3 	rbit	r3, r3
 8004a6e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8004a72:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a76:	fab3 f383 	clz	r3, r3
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	095b      	lsrs	r3, r3, #5
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	f043 0301 	orr.w	r3, r3, #1
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d102      	bne.n	8004a90 <HAL_RCC_OscConfig+0x4d8>
 8004a8a:	4b45      	ldr	r3, [pc, #276]	; (8004ba0 <HAL_RCC_OscConfig+0x5e8>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	e013      	b.n	8004ab8 <HAL_RCC_OscConfig+0x500>
 8004a90:	2302      	movs	r3, #2
 8004a92:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a96:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004a9a:	fa93 f3a3 	rbit	r3, r3
 8004a9e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004aa2:	2302      	movs	r3, #2
 8004aa4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004aa8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004aac:	fa93 f3a3 	rbit	r3, r3
 8004ab0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004ab4:	4b3a      	ldr	r3, [pc, #232]	; (8004ba0 <HAL_RCC_OscConfig+0x5e8>)
 8004ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab8:	2202      	movs	r2, #2
 8004aba:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004abe:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004ac2:	fa92 f2a2 	rbit	r2, r2
 8004ac6:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004aca:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004ace:	fab2 f282 	clz	r2, r2
 8004ad2:	b2d2      	uxtb	r2, r2
 8004ad4:	f042 0220 	orr.w	r2, r2, #32
 8004ad8:	b2d2      	uxtb	r2, r2
 8004ada:	f002 021f 	and.w	r2, r2, #31
 8004ade:	2101      	movs	r1, #1
 8004ae0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d0af      	beq.n	8004a4a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aea:	4b2d      	ldr	r3, [pc, #180]	; (8004ba0 <HAL_RCC_OscConfig+0x5e8>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004af2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004af6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	695b      	ldr	r3, [r3, #20]
 8004afe:	21f8      	movs	r1, #248	; 0xf8
 8004b00:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b04:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004b08:	fa91 f1a1 	rbit	r1, r1
 8004b0c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004b10:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004b14:	fab1 f181 	clz	r1, r1
 8004b18:	b2c9      	uxtb	r1, r1
 8004b1a:	408b      	lsls	r3, r1
 8004b1c:	4920      	ldr	r1, [pc, #128]	; (8004ba0 <HAL_RCC_OscConfig+0x5e8>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	600b      	str	r3, [r1, #0]
 8004b22:	e06c      	b.n	8004bfe <HAL_RCC_OscConfig+0x646>
 8004b24:	2301      	movs	r3, #1
 8004b26:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b2a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004b2e:	fa93 f3a3 	rbit	r3, r3
 8004b32:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004b36:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b3a:	fab3 f383 	clz	r3, r3
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004b44:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004b48:	009b      	lsls	r3, r3, #2
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b50:	f7fe fb46 	bl	80031e0 <HAL_GetTick>
 8004b54:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b58:	e00a      	b.n	8004b70 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b5a:	f7fe fb41 	bl	80031e0 <HAL_GetTick>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b64:	1ad3      	subs	r3, r2, r3
 8004b66:	2b02      	cmp	r3, #2
 8004b68:	d902      	bls.n	8004b70 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004b6a:	2303      	movs	r3, #3
 8004b6c:	f000 bd5a 	b.w	8005624 <HAL_RCC_OscConfig+0x106c>
 8004b70:	2302      	movs	r3, #2
 8004b72:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b76:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004b7a:	fa93 f3a3 	rbit	r3, r3
 8004b7e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004b82:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b86:	fab3 f383 	clz	r3, r3
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	095b      	lsrs	r3, r3, #5
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	f043 0301 	orr.w	r3, r3, #1
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d104      	bne.n	8004ba4 <HAL_RCC_OscConfig+0x5ec>
 8004b9a:	4b01      	ldr	r3, [pc, #4]	; (8004ba0 <HAL_RCC_OscConfig+0x5e8>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	e015      	b.n	8004bcc <HAL_RCC_OscConfig+0x614>
 8004ba0:	40021000 	.word	0x40021000
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004baa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004bae:	fa93 f3a3 	rbit	r3, r3
 8004bb2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004bbc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004bc0:	fa93 f3a3 	rbit	r3, r3
 8004bc4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004bc8:	4bc8      	ldr	r3, [pc, #800]	; (8004eec <HAL_RCC_OscConfig+0x934>)
 8004bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bcc:	2202      	movs	r2, #2
 8004bce:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004bd2:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004bd6:	fa92 f2a2 	rbit	r2, r2
 8004bda:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004bde:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004be2:	fab2 f282 	clz	r2, r2
 8004be6:	b2d2      	uxtb	r2, r2
 8004be8:	f042 0220 	orr.w	r2, r2, #32
 8004bec:	b2d2      	uxtb	r2, r2
 8004bee:	f002 021f 	and.w	r2, r2, #31
 8004bf2:	2101      	movs	r1, #1
 8004bf4:	fa01 f202 	lsl.w	r2, r1, r2
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1ad      	bne.n	8004b5a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c02:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0308 	and.w	r3, r3, #8
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	f000 8110 	beq.w	8004e34 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c18:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d079      	beq.n	8004d18 <HAL_RCC_OscConfig+0x760>
 8004c24:	2301      	movs	r3, #1
 8004c26:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c2a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004c2e:	fa93 f3a3 	rbit	r3, r3
 8004c32:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004c36:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c3a:	fab3 f383 	clz	r3, r3
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	461a      	mov	r2, r3
 8004c42:	4bab      	ldr	r3, [pc, #684]	; (8004ef0 <HAL_RCC_OscConfig+0x938>)
 8004c44:	4413      	add	r3, r2
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	461a      	mov	r2, r3
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c4e:	f7fe fac7 	bl	80031e0 <HAL_GetTick>
 8004c52:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c56:	e00a      	b.n	8004c6e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c58:	f7fe fac2 	bl	80031e0 <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	2b02      	cmp	r3, #2
 8004c66:	d902      	bls.n	8004c6e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8004c68:	2303      	movs	r3, #3
 8004c6a:	f000 bcdb 	b.w	8005624 <HAL_RCC_OscConfig+0x106c>
 8004c6e:	2302      	movs	r3, #2
 8004c70:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c74:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004c78:	fa93 f3a3 	rbit	r3, r3
 8004c7c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004c80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c84:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004c88:	2202      	movs	r2, #2
 8004c8a:	601a      	str	r2, [r3, #0]
 8004c8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c90:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	fa93 f2a3 	rbit	r2, r3
 8004c9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c9e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004ca2:	601a      	str	r2, [r3, #0]
 8004ca4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ca8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004cac:	2202      	movs	r2, #2
 8004cae:	601a      	str	r2, [r3, #0]
 8004cb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cb4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	fa93 f2a3 	rbit	r2, r3
 8004cbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cc2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004cc6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cc8:	4b88      	ldr	r3, [pc, #544]	; (8004eec <HAL_RCC_OscConfig+0x934>)
 8004cca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ccc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cd0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004cd4:	2102      	movs	r1, #2
 8004cd6:	6019      	str	r1, [r3, #0]
 8004cd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cdc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	fa93 f1a3 	rbit	r1, r3
 8004ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cea:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004cee:	6019      	str	r1, [r3, #0]
  return result;
 8004cf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cf4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	fab3 f383 	clz	r3, r3
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004d04:	b2db      	uxtb	r3, r3
 8004d06:	f003 031f 	and.w	r3, r3, #31
 8004d0a:	2101      	movs	r1, #1
 8004d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d10:	4013      	ands	r3, r2
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d0a0      	beq.n	8004c58 <HAL_RCC_OscConfig+0x6a0>
 8004d16:	e08d      	b.n	8004e34 <HAL_RCC_OscConfig+0x87c>
 8004d18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d1c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004d20:	2201      	movs	r2, #1
 8004d22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d28:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	fa93 f2a3 	rbit	r2, r3
 8004d32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d36:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004d3a:	601a      	str	r2, [r3, #0]
  return result;
 8004d3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d40:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004d44:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d46:	fab3 f383 	clz	r3, r3
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	4b68      	ldr	r3, [pc, #416]	; (8004ef0 <HAL_RCC_OscConfig+0x938>)
 8004d50:	4413      	add	r3, r2
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	461a      	mov	r2, r3
 8004d56:	2300      	movs	r3, #0
 8004d58:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d5a:	f7fe fa41 	bl	80031e0 <HAL_GetTick>
 8004d5e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d62:	e00a      	b.n	8004d7a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d64:	f7fe fa3c 	bl	80031e0 <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d902      	bls.n	8004d7a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	f000 bc55 	b.w	8005624 <HAL_RCC_OscConfig+0x106c>
 8004d7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d7e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004d82:	2202      	movs	r2, #2
 8004d84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d8a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	fa93 f2a3 	rbit	r2, r3
 8004d94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d98:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004d9c:	601a      	str	r2, [r3, #0]
 8004d9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004da2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004da6:	2202      	movs	r2, #2
 8004da8:	601a      	str	r2, [r3, #0]
 8004daa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dae:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	fa93 f2a3 	rbit	r2, r3
 8004db8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dbc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004dc0:	601a      	str	r2, [r3, #0]
 8004dc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dc6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004dca:	2202      	movs	r2, #2
 8004dcc:	601a      	str	r2, [r3, #0]
 8004dce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dd2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	fa93 f2a3 	rbit	r2, r3
 8004ddc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004de0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004de4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004de6:	4b41      	ldr	r3, [pc, #260]	; (8004eec <HAL_RCC_OscConfig+0x934>)
 8004de8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004dea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dee:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004df2:	2102      	movs	r1, #2
 8004df4:	6019      	str	r1, [r3, #0]
 8004df6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dfa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	fa93 f1a3 	rbit	r1, r3
 8004e04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e08:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004e0c:	6019      	str	r1, [r3, #0]
  return result;
 8004e0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e12:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	fab3 f383 	clz	r3, r3
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	f003 031f 	and.w	r3, r3, #31
 8004e28:	2101      	movs	r1, #1
 8004e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e2e:	4013      	ands	r3, r2
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d197      	bne.n	8004d64 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e38:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0304 	and.w	r3, r3, #4
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	f000 81a1 	beq.w	800518c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e50:	4b26      	ldr	r3, [pc, #152]	; (8004eec <HAL_RCC_OscConfig+0x934>)
 8004e52:	69db      	ldr	r3, [r3, #28]
 8004e54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d116      	bne.n	8004e8a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e5c:	4b23      	ldr	r3, [pc, #140]	; (8004eec <HAL_RCC_OscConfig+0x934>)
 8004e5e:	69db      	ldr	r3, [r3, #28]
 8004e60:	4a22      	ldr	r2, [pc, #136]	; (8004eec <HAL_RCC_OscConfig+0x934>)
 8004e62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e66:	61d3      	str	r3, [r2, #28]
 8004e68:	4b20      	ldr	r3, [pc, #128]	; (8004eec <HAL_RCC_OscConfig+0x934>)
 8004e6a:	69db      	ldr	r3, [r3, #28]
 8004e6c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004e70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e74:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004e78:	601a      	str	r2, [r3, #0]
 8004e7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e7e:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004e82:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004e84:	2301      	movs	r3, #1
 8004e86:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e8a:	4b1a      	ldr	r3, [pc, #104]	; (8004ef4 <HAL_RCC_OscConfig+0x93c>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d11a      	bne.n	8004ecc <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e96:	4b17      	ldr	r3, [pc, #92]	; (8004ef4 <HAL_RCC_OscConfig+0x93c>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a16      	ldr	r2, [pc, #88]	; (8004ef4 <HAL_RCC_OscConfig+0x93c>)
 8004e9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ea0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ea2:	f7fe f99d 	bl	80031e0 <HAL_GetTick>
 8004ea6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eaa:	e009      	b.n	8004ec0 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eac:	f7fe f998 	bl	80031e0 <HAL_GetTick>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	2b64      	cmp	r3, #100	; 0x64
 8004eba:	d901      	bls.n	8004ec0 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e3b1      	b.n	8005624 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ec0:	4b0c      	ldr	r3, [pc, #48]	; (8004ef4 <HAL_RCC_OscConfig+0x93c>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d0ef      	beq.n	8004eac <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ecc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ed0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d10d      	bne.n	8004ef8 <HAL_RCC_OscConfig+0x940>
 8004edc:	4b03      	ldr	r3, [pc, #12]	; (8004eec <HAL_RCC_OscConfig+0x934>)
 8004ede:	6a1b      	ldr	r3, [r3, #32]
 8004ee0:	4a02      	ldr	r2, [pc, #8]	; (8004eec <HAL_RCC_OscConfig+0x934>)
 8004ee2:	f043 0301 	orr.w	r3, r3, #1
 8004ee6:	6213      	str	r3, [r2, #32]
 8004ee8:	e03c      	b.n	8004f64 <HAL_RCC_OscConfig+0x9ac>
 8004eea:	bf00      	nop
 8004eec:	40021000 	.word	0x40021000
 8004ef0:	10908120 	.word	0x10908120
 8004ef4:	40007000 	.word	0x40007000
 8004ef8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004efc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d10c      	bne.n	8004f22 <HAL_RCC_OscConfig+0x96a>
 8004f08:	4bc1      	ldr	r3, [pc, #772]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8004f0a:	6a1b      	ldr	r3, [r3, #32]
 8004f0c:	4ac0      	ldr	r2, [pc, #768]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8004f0e:	f023 0301 	bic.w	r3, r3, #1
 8004f12:	6213      	str	r3, [r2, #32]
 8004f14:	4bbe      	ldr	r3, [pc, #760]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8004f16:	6a1b      	ldr	r3, [r3, #32]
 8004f18:	4abd      	ldr	r2, [pc, #756]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8004f1a:	f023 0304 	bic.w	r3, r3, #4
 8004f1e:	6213      	str	r3, [r2, #32]
 8004f20:	e020      	b.n	8004f64 <HAL_RCC_OscConfig+0x9ac>
 8004f22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f26:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	2b05      	cmp	r3, #5
 8004f30:	d10c      	bne.n	8004f4c <HAL_RCC_OscConfig+0x994>
 8004f32:	4bb7      	ldr	r3, [pc, #732]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	4ab6      	ldr	r2, [pc, #728]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8004f38:	f043 0304 	orr.w	r3, r3, #4
 8004f3c:	6213      	str	r3, [r2, #32]
 8004f3e:	4bb4      	ldr	r3, [pc, #720]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8004f40:	6a1b      	ldr	r3, [r3, #32]
 8004f42:	4ab3      	ldr	r2, [pc, #716]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8004f44:	f043 0301 	orr.w	r3, r3, #1
 8004f48:	6213      	str	r3, [r2, #32]
 8004f4a:	e00b      	b.n	8004f64 <HAL_RCC_OscConfig+0x9ac>
 8004f4c:	4bb0      	ldr	r3, [pc, #704]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8004f4e:	6a1b      	ldr	r3, [r3, #32]
 8004f50:	4aaf      	ldr	r2, [pc, #700]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8004f52:	f023 0301 	bic.w	r3, r3, #1
 8004f56:	6213      	str	r3, [r2, #32]
 8004f58:	4bad      	ldr	r3, [pc, #692]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8004f5a:	6a1b      	ldr	r3, [r3, #32]
 8004f5c:	4aac      	ldr	r2, [pc, #688]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8004f5e:	f023 0304 	bic.w	r3, r3, #4
 8004f62:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f68:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	f000 8081 	beq.w	8005078 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f76:	f7fe f933 	bl	80031e0 <HAL_GetTick>
 8004f7a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f7e:	e00b      	b.n	8004f98 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f80:	f7fe f92e 	bl	80031e0 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d901      	bls.n	8004f98 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004f94:	2303      	movs	r3, #3
 8004f96:	e345      	b.n	8005624 <HAL_RCC_OscConfig+0x106c>
 8004f98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f9c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004fa0:	2202      	movs	r2, #2
 8004fa2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fa4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fa8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	fa93 f2a3 	rbit	r2, r3
 8004fb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fb6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8004fba:	601a      	str	r2, [r3, #0]
 8004fbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fc0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004fc4:	2202      	movs	r2, #2
 8004fc6:	601a      	str	r2, [r3, #0]
 8004fc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fcc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	fa93 f2a3 	rbit	r2, r3
 8004fd6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fda:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004fde:	601a      	str	r2, [r3, #0]
  return result;
 8004fe0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fe4:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004fe8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fea:	fab3 f383 	clz	r3, r3
 8004fee:	b2db      	uxtb	r3, r3
 8004ff0:	095b      	lsrs	r3, r3, #5
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	f043 0302 	orr.w	r3, r3, #2
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d102      	bne.n	8005004 <HAL_RCC_OscConfig+0xa4c>
 8004ffe:	4b84      	ldr	r3, [pc, #528]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8005000:	6a1b      	ldr	r3, [r3, #32]
 8005002:	e013      	b.n	800502c <HAL_RCC_OscConfig+0xa74>
 8005004:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005008:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800500c:	2202      	movs	r2, #2
 800500e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005010:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005014:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	fa93 f2a3 	rbit	r2, r3
 800501e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005022:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8005026:	601a      	str	r2, [r3, #0]
 8005028:	4b79      	ldr	r3, [pc, #484]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 800502a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005030:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005034:	2102      	movs	r1, #2
 8005036:	6011      	str	r1, [r2, #0]
 8005038:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800503c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005040:	6812      	ldr	r2, [r2, #0]
 8005042:	fa92 f1a2 	rbit	r1, r2
 8005046:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800504a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800504e:	6011      	str	r1, [r2, #0]
  return result;
 8005050:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005054:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005058:	6812      	ldr	r2, [r2, #0]
 800505a:	fab2 f282 	clz	r2, r2
 800505e:	b2d2      	uxtb	r2, r2
 8005060:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005064:	b2d2      	uxtb	r2, r2
 8005066:	f002 021f 	and.w	r2, r2, #31
 800506a:	2101      	movs	r1, #1
 800506c:	fa01 f202 	lsl.w	r2, r1, r2
 8005070:	4013      	ands	r3, r2
 8005072:	2b00      	cmp	r3, #0
 8005074:	d084      	beq.n	8004f80 <HAL_RCC_OscConfig+0x9c8>
 8005076:	e07f      	b.n	8005178 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005078:	f7fe f8b2 	bl	80031e0 <HAL_GetTick>
 800507c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005080:	e00b      	b.n	800509a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005082:	f7fe f8ad 	bl	80031e0 <HAL_GetTick>
 8005086:	4602      	mov	r2, r0
 8005088:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005092:	4293      	cmp	r3, r2
 8005094:	d901      	bls.n	800509a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e2c4      	b.n	8005624 <HAL_RCC_OscConfig+0x106c>
 800509a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800509e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80050a2:	2202      	movs	r2, #2
 80050a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050aa:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	fa93 f2a3 	rbit	r2, r3
 80050b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050b8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80050bc:	601a      	str	r2, [r3, #0]
 80050be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050c2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80050c6:	2202      	movs	r2, #2
 80050c8:	601a      	str	r2, [r3, #0]
 80050ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ce:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	fa93 f2a3 	rbit	r2, r3
 80050d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050dc:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80050e0:	601a      	str	r2, [r3, #0]
  return result;
 80050e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050e6:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80050ea:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050ec:	fab3 f383 	clz	r3, r3
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	095b      	lsrs	r3, r3, #5
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	f043 0302 	orr.w	r3, r3, #2
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d102      	bne.n	8005106 <HAL_RCC_OscConfig+0xb4e>
 8005100:	4b43      	ldr	r3, [pc, #268]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8005102:	6a1b      	ldr	r3, [r3, #32]
 8005104:	e013      	b.n	800512e <HAL_RCC_OscConfig+0xb76>
 8005106:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800510a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800510e:	2202      	movs	r2, #2
 8005110:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005112:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005116:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	fa93 f2a3 	rbit	r2, r3
 8005120:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005124:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005128:	601a      	str	r2, [r3, #0]
 800512a:	4b39      	ldr	r3, [pc, #228]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 800512c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005132:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8005136:	2102      	movs	r1, #2
 8005138:	6011      	str	r1, [r2, #0]
 800513a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800513e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8005142:	6812      	ldr	r2, [r2, #0]
 8005144:	fa92 f1a2 	rbit	r1, r2
 8005148:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800514c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005150:	6011      	str	r1, [r2, #0]
  return result;
 8005152:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005156:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800515a:	6812      	ldr	r2, [r2, #0]
 800515c:	fab2 f282 	clz	r2, r2
 8005160:	b2d2      	uxtb	r2, r2
 8005162:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005166:	b2d2      	uxtb	r2, r2
 8005168:	f002 021f 	and.w	r2, r2, #31
 800516c:	2101      	movs	r1, #1
 800516e:	fa01 f202 	lsl.w	r2, r1, r2
 8005172:	4013      	ands	r3, r2
 8005174:	2b00      	cmp	r3, #0
 8005176:	d184      	bne.n	8005082 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005178:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800517c:	2b01      	cmp	r3, #1
 800517e:	d105      	bne.n	800518c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005180:	4b23      	ldr	r3, [pc, #140]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8005182:	69db      	ldr	r3, [r3, #28]
 8005184:	4a22      	ldr	r2, [pc, #136]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 8005186:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800518a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800518c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005190:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	69db      	ldr	r3, [r3, #28]
 8005198:	2b00      	cmp	r3, #0
 800519a:	f000 8242 	beq.w	8005622 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800519e:	4b1c      	ldr	r3, [pc, #112]	; (8005210 <HAL_RCC_OscConfig+0xc58>)
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	f003 030c 	and.w	r3, r3, #12
 80051a6:	2b08      	cmp	r3, #8
 80051a8:	f000 8213 	beq.w	80055d2 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051b0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	69db      	ldr	r3, [r3, #28]
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	f040 8162 	bne.w	8005482 <HAL_RCC_OscConfig+0xeca>
 80051be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051c2:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80051c6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80051ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051d0:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	fa93 f2a3 	rbit	r2, r3
 80051da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051de:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80051e2:	601a      	str	r2, [r3, #0]
  return result;
 80051e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051e8:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80051ec:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051ee:	fab3 f383 	clz	r3, r3
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80051f8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	461a      	mov	r2, r3
 8005200:	2300      	movs	r3, #0
 8005202:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005204:	f7fd ffec 	bl	80031e0 <HAL_GetTick>
 8005208:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800520c:	e00c      	b.n	8005228 <HAL_RCC_OscConfig+0xc70>
 800520e:	bf00      	nop
 8005210:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005214:	f7fd ffe4 	bl	80031e0 <HAL_GetTick>
 8005218:	4602      	mov	r2, r0
 800521a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800521e:	1ad3      	subs	r3, r2, r3
 8005220:	2b02      	cmp	r3, #2
 8005222:	d901      	bls.n	8005228 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8005224:	2303      	movs	r3, #3
 8005226:	e1fd      	b.n	8005624 <HAL_RCC_OscConfig+0x106c>
 8005228:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800522c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005230:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005234:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005236:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800523a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	fa93 f2a3 	rbit	r2, r3
 8005244:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005248:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800524c:	601a      	str	r2, [r3, #0]
  return result;
 800524e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005252:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005256:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005258:	fab3 f383 	clz	r3, r3
 800525c:	b2db      	uxtb	r3, r3
 800525e:	095b      	lsrs	r3, r3, #5
 8005260:	b2db      	uxtb	r3, r3
 8005262:	f043 0301 	orr.w	r3, r3, #1
 8005266:	b2db      	uxtb	r3, r3
 8005268:	2b01      	cmp	r3, #1
 800526a:	d102      	bne.n	8005272 <HAL_RCC_OscConfig+0xcba>
 800526c:	4bb0      	ldr	r3, [pc, #704]	; (8005530 <HAL_RCC_OscConfig+0xf78>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	e027      	b.n	80052c2 <HAL_RCC_OscConfig+0xd0a>
 8005272:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005276:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800527a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800527e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005280:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005284:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	fa93 f2a3 	rbit	r2, r3
 800528e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005292:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8005296:	601a      	str	r2, [r3, #0]
 8005298:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800529c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80052a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80052a4:	601a      	str	r2, [r3, #0]
 80052a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052aa:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	fa93 f2a3 	rbit	r2, r3
 80052b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052b8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80052bc:	601a      	str	r2, [r3, #0]
 80052be:	4b9c      	ldr	r3, [pc, #624]	; (8005530 <HAL_RCC_OscConfig+0xf78>)
 80052c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052c6:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80052ca:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80052ce:	6011      	str	r1, [r2, #0]
 80052d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052d4:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80052d8:	6812      	ldr	r2, [r2, #0]
 80052da:	fa92 f1a2 	rbit	r1, r2
 80052de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052e2:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80052e6:	6011      	str	r1, [r2, #0]
  return result;
 80052e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052ec:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80052f0:	6812      	ldr	r2, [r2, #0]
 80052f2:	fab2 f282 	clz	r2, r2
 80052f6:	b2d2      	uxtb	r2, r2
 80052f8:	f042 0220 	orr.w	r2, r2, #32
 80052fc:	b2d2      	uxtb	r2, r2
 80052fe:	f002 021f 	and.w	r2, r2, #31
 8005302:	2101      	movs	r1, #1
 8005304:	fa01 f202 	lsl.w	r2, r1, r2
 8005308:	4013      	ands	r3, r2
 800530a:	2b00      	cmp	r3, #0
 800530c:	d182      	bne.n	8005214 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800530e:	4b88      	ldr	r3, [pc, #544]	; (8005530 <HAL_RCC_OscConfig+0xf78>)
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005316:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800531a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005322:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005326:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	6a1b      	ldr	r3, [r3, #32]
 800532e:	430b      	orrs	r3, r1
 8005330:	497f      	ldr	r1, [pc, #508]	; (8005530 <HAL_RCC_OscConfig+0xf78>)
 8005332:	4313      	orrs	r3, r2
 8005334:	604b      	str	r3, [r1, #4]
 8005336:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800533a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800533e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005342:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005344:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005348:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	fa93 f2a3 	rbit	r2, r3
 8005352:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005356:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800535a:	601a      	str	r2, [r3, #0]
  return result;
 800535c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005360:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005364:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005366:	fab3 f383 	clz	r3, r3
 800536a:	b2db      	uxtb	r3, r3
 800536c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005370:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	461a      	mov	r2, r3
 8005378:	2301      	movs	r3, #1
 800537a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800537c:	f7fd ff30 	bl	80031e0 <HAL_GetTick>
 8005380:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005384:	e009      	b.n	800539a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005386:	f7fd ff2b 	bl	80031e0 <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	2b02      	cmp	r3, #2
 8005394:	d901      	bls.n	800539a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e144      	b.n	8005624 <HAL_RCC_OscConfig+0x106c>
 800539a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800539e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80053a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053ac:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	fa93 f2a3 	rbit	r2, r3
 80053b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053ba:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80053be:	601a      	str	r2, [r3, #0]
  return result;
 80053c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053c4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80053c8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80053ca:	fab3 f383 	clz	r3, r3
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	095b      	lsrs	r3, r3, #5
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	f043 0301 	orr.w	r3, r3, #1
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d102      	bne.n	80053e4 <HAL_RCC_OscConfig+0xe2c>
 80053de:	4b54      	ldr	r3, [pc, #336]	; (8005530 <HAL_RCC_OscConfig+0xf78>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	e027      	b.n	8005434 <HAL_RCC_OscConfig+0xe7c>
 80053e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053e8:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80053ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053f6:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	fa93 f2a3 	rbit	r2, r3
 8005400:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005404:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005408:	601a      	str	r2, [r3, #0]
 800540a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800540e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005412:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005416:	601a      	str	r2, [r3, #0]
 8005418:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800541c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	fa93 f2a3 	rbit	r2, r3
 8005426:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800542a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800542e:	601a      	str	r2, [r3, #0]
 8005430:	4b3f      	ldr	r3, [pc, #252]	; (8005530 <HAL_RCC_OscConfig+0xf78>)
 8005432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005434:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005438:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800543c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005440:	6011      	str	r1, [r2, #0]
 8005442:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005446:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800544a:	6812      	ldr	r2, [r2, #0]
 800544c:	fa92 f1a2 	rbit	r1, r2
 8005450:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005454:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005458:	6011      	str	r1, [r2, #0]
  return result;
 800545a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800545e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005462:	6812      	ldr	r2, [r2, #0]
 8005464:	fab2 f282 	clz	r2, r2
 8005468:	b2d2      	uxtb	r2, r2
 800546a:	f042 0220 	orr.w	r2, r2, #32
 800546e:	b2d2      	uxtb	r2, r2
 8005470:	f002 021f 	and.w	r2, r2, #31
 8005474:	2101      	movs	r1, #1
 8005476:	fa01 f202 	lsl.w	r2, r1, r2
 800547a:	4013      	ands	r3, r2
 800547c:	2b00      	cmp	r3, #0
 800547e:	d082      	beq.n	8005386 <HAL_RCC_OscConfig+0xdce>
 8005480:	e0cf      	b.n	8005622 <HAL_RCC_OscConfig+0x106a>
 8005482:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005486:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800548a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800548e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005490:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005494:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	fa93 f2a3 	rbit	r2, r3
 800549e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054a2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80054a6:	601a      	str	r2, [r3, #0]
  return result;
 80054a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ac:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80054b0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054b2:	fab3 f383 	clz	r3, r3
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80054bc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	461a      	mov	r2, r3
 80054c4:	2300      	movs	r3, #0
 80054c6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054c8:	f7fd fe8a 	bl	80031e0 <HAL_GetTick>
 80054cc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054d0:	e009      	b.n	80054e6 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054d2:	f7fd fe85 	bl	80031e0 <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d901      	bls.n	80054e6 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e09e      	b.n	8005624 <HAL_RCC_OscConfig+0x106c>
 80054e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ea:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80054ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80054f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054f8:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	fa93 f2a3 	rbit	r2, r3
 8005502:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005506:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800550a:	601a      	str	r2, [r3, #0]
  return result;
 800550c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005510:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005514:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005516:	fab3 f383 	clz	r3, r3
 800551a:	b2db      	uxtb	r3, r3
 800551c:	095b      	lsrs	r3, r3, #5
 800551e:	b2db      	uxtb	r3, r3
 8005520:	f043 0301 	orr.w	r3, r3, #1
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b01      	cmp	r3, #1
 8005528:	d104      	bne.n	8005534 <HAL_RCC_OscConfig+0xf7c>
 800552a:	4b01      	ldr	r3, [pc, #4]	; (8005530 <HAL_RCC_OscConfig+0xf78>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	e029      	b.n	8005584 <HAL_RCC_OscConfig+0xfcc>
 8005530:	40021000 	.word	0x40021000
 8005534:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005538:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800553c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005540:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005542:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005546:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	fa93 f2a3 	rbit	r2, r3
 8005550:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005554:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005558:	601a      	str	r2, [r3, #0]
 800555a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800555e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005562:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005566:	601a      	str	r2, [r3, #0]
 8005568:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800556c:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	fa93 f2a3 	rbit	r2, r3
 8005576:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800557a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800557e:	601a      	str	r2, [r3, #0]
 8005580:	4b2b      	ldr	r3, [pc, #172]	; (8005630 <HAL_RCC_OscConfig+0x1078>)
 8005582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005584:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005588:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800558c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005590:	6011      	str	r1, [r2, #0]
 8005592:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005596:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800559a:	6812      	ldr	r2, [r2, #0]
 800559c:	fa92 f1a2 	rbit	r1, r2
 80055a0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055a4:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80055a8:	6011      	str	r1, [r2, #0]
  return result;
 80055aa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80055ae:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80055b2:	6812      	ldr	r2, [r2, #0]
 80055b4:	fab2 f282 	clz	r2, r2
 80055b8:	b2d2      	uxtb	r2, r2
 80055ba:	f042 0220 	orr.w	r2, r2, #32
 80055be:	b2d2      	uxtb	r2, r2
 80055c0:	f002 021f 	and.w	r2, r2, #31
 80055c4:	2101      	movs	r1, #1
 80055c6:	fa01 f202 	lsl.w	r2, r1, r2
 80055ca:	4013      	ands	r3, r2
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d180      	bne.n	80054d2 <HAL_RCC_OscConfig+0xf1a>
 80055d0:	e027      	b.n	8005622 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055d6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	69db      	ldr	r3, [r3, #28]
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d101      	bne.n	80055e6 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e01e      	b.n	8005624 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80055e6:	4b12      	ldr	r3, [pc, #72]	; (8005630 <HAL_RCC_OscConfig+0x1078>)
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80055ee:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80055f2:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80055f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055fa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	6a1b      	ldr	r3, [r3, #32]
 8005602:	429a      	cmp	r2, r3
 8005604:	d10b      	bne.n	800561e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005606:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800560a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800560e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005612:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800561a:	429a      	cmp	r2, r3
 800561c:	d001      	beq.n	8005622 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e000      	b.n	8005624 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	40021000 	.word	0x40021000

08005634 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b09e      	sub	sp, #120	; 0x78
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800563e:	2300      	movs	r3, #0
 8005640:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d101      	bne.n	800564c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e162      	b.n	8005912 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800564c:	4b90      	ldr	r3, [pc, #576]	; (8005890 <HAL_RCC_ClockConfig+0x25c>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0307 	and.w	r3, r3, #7
 8005654:	683a      	ldr	r2, [r7, #0]
 8005656:	429a      	cmp	r2, r3
 8005658:	d910      	bls.n	800567c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800565a:	4b8d      	ldr	r3, [pc, #564]	; (8005890 <HAL_RCC_ClockConfig+0x25c>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f023 0207 	bic.w	r2, r3, #7
 8005662:	498b      	ldr	r1, [pc, #556]	; (8005890 <HAL_RCC_ClockConfig+0x25c>)
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	4313      	orrs	r3, r2
 8005668:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800566a:	4b89      	ldr	r3, [pc, #548]	; (8005890 <HAL_RCC_ClockConfig+0x25c>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f003 0307 	and.w	r3, r3, #7
 8005672:	683a      	ldr	r2, [r7, #0]
 8005674:	429a      	cmp	r2, r3
 8005676:	d001      	beq.n	800567c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	e14a      	b.n	8005912 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 0302 	and.w	r3, r3, #2
 8005684:	2b00      	cmp	r3, #0
 8005686:	d008      	beq.n	800569a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005688:	4b82      	ldr	r3, [pc, #520]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	497f      	ldr	r1, [pc, #508]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 8005696:	4313      	orrs	r3, r2
 8005698:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0301 	and.w	r3, r3, #1
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	f000 80dc 	beq.w	8005860 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d13c      	bne.n	800572a <HAL_RCC_ClockConfig+0xf6>
 80056b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80056b4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056b8:	fa93 f3a3 	rbit	r3, r3
 80056bc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80056be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056c0:	fab3 f383 	clz	r3, r3
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	095b      	lsrs	r3, r3, #5
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	f043 0301 	orr.w	r3, r3, #1
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d102      	bne.n	80056da <HAL_RCC_ClockConfig+0xa6>
 80056d4:	4b6f      	ldr	r3, [pc, #444]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	e00f      	b.n	80056fa <HAL_RCC_ClockConfig+0xc6>
 80056da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80056de:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80056e2:	fa93 f3a3 	rbit	r3, r3
 80056e6:	667b      	str	r3, [r7, #100]	; 0x64
 80056e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80056ec:	663b      	str	r3, [r7, #96]	; 0x60
 80056ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80056f0:	fa93 f3a3 	rbit	r3, r3
 80056f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80056f6:	4b67      	ldr	r3, [pc, #412]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 80056f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80056fe:	65ba      	str	r2, [r7, #88]	; 0x58
 8005700:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005702:	fa92 f2a2 	rbit	r2, r2
 8005706:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005708:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800570a:	fab2 f282 	clz	r2, r2
 800570e:	b2d2      	uxtb	r2, r2
 8005710:	f042 0220 	orr.w	r2, r2, #32
 8005714:	b2d2      	uxtb	r2, r2
 8005716:	f002 021f 	and.w	r2, r2, #31
 800571a:	2101      	movs	r1, #1
 800571c:	fa01 f202 	lsl.w	r2, r1, r2
 8005720:	4013      	ands	r3, r2
 8005722:	2b00      	cmp	r3, #0
 8005724:	d17b      	bne.n	800581e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e0f3      	b.n	8005912 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	2b02      	cmp	r3, #2
 8005730:	d13c      	bne.n	80057ac <HAL_RCC_ClockConfig+0x178>
 8005732:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005736:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005738:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800573a:	fa93 f3a3 	rbit	r3, r3
 800573e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005740:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005742:	fab3 f383 	clz	r3, r3
 8005746:	b2db      	uxtb	r3, r3
 8005748:	095b      	lsrs	r3, r3, #5
 800574a:	b2db      	uxtb	r3, r3
 800574c:	f043 0301 	orr.w	r3, r3, #1
 8005750:	b2db      	uxtb	r3, r3
 8005752:	2b01      	cmp	r3, #1
 8005754:	d102      	bne.n	800575c <HAL_RCC_ClockConfig+0x128>
 8005756:	4b4f      	ldr	r3, [pc, #316]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	e00f      	b.n	800577c <HAL_RCC_ClockConfig+0x148>
 800575c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005760:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005762:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005764:	fa93 f3a3 	rbit	r3, r3
 8005768:	647b      	str	r3, [r7, #68]	; 0x44
 800576a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800576e:	643b      	str	r3, [r7, #64]	; 0x40
 8005770:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005772:	fa93 f3a3 	rbit	r3, r3
 8005776:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005778:	4b46      	ldr	r3, [pc, #280]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 800577a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005780:	63ba      	str	r2, [r7, #56]	; 0x38
 8005782:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005784:	fa92 f2a2 	rbit	r2, r2
 8005788:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800578a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800578c:	fab2 f282 	clz	r2, r2
 8005790:	b2d2      	uxtb	r2, r2
 8005792:	f042 0220 	orr.w	r2, r2, #32
 8005796:	b2d2      	uxtb	r2, r2
 8005798:	f002 021f 	and.w	r2, r2, #31
 800579c:	2101      	movs	r1, #1
 800579e:	fa01 f202 	lsl.w	r2, r1, r2
 80057a2:	4013      	ands	r3, r2
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d13a      	bne.n	800581e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e0b2      	b.n	8005912 <HAL_RCC_ClockConfig+0x2de>
 80057ac:	2302      	movs	r3, #2
 80057ae:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057b2:	fa93 f3a3 	rbit	r3, r3
 80057b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80057b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057ba:	fab3 f383 	clz	r3, r3
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	095b      	lsrs	r3, r3, #5
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	f043 0301 	orr.w	r3, r3, #1
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d102      	bne.n	80057d4 <HAL_RCC_ClockConfig+0x1a0>
 80057ce:	4b31      	ldr	r3, [pc, #196]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	e00d      	b.n	80057f0 <HAL_RCC_ClockConfig+0x1bc>
 80057d4:	2302      	movs	r3, #2
 80057d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057da:	fa93 f3a3 	rbit	r3, r3
 80057de:	627b      	str	r3, [r7, #36]	; 0x24
 80057e0:	2302      	movs	r3, #2
 80057e2:	623b      	str	r3, [r7, #32]
 80057e4:	6a3b      	ldr	r3, [r7, #32]
 80057e6:	fa93 f3a3 	rbit	r3, r3
 80057ea:	61fb      	str	r3, [r7, #28]
 80057ec:	4b29      	ldr	r3, [pc, #164]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 80057ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f0:	2202      	movs	r2, #2
 80057f2:	61ba      	str	r2, [r7, #24]
 80057f4:	69ba      	ldr	r2, [r7, #24]
 80057f6:	fa92 f2a2 	rbit	r2, r2
 80057fa:	617a      	str	r2, [r7, #20]
  return result;
 80057fc:	697a      	ldr	r2, [r7, #20]
 80057fe:	fab2 f282 	clz	r2, r2
 8005802:	b2d2      	uxtb	r2, r2
 8005804:	f042 0220 	orr.w	r2, r2, #32
 8005808:	b2d2      	uxtb	r2, r2
 800580a:	f002 021f 	and.w	r2, r2, #31
 800580e:	2101      	movs	r1, #1
 8005810:	fa01 f202 	lsl.w	r2, r1, r2
 8005814:	4013      	ands	r3, r2
 8005816:	2b00      	cmp	r3, #0
 8005818:	d101      	bne.n	800581e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e079      	b.n	8005912 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800581e:	4b1d      	ldr	r3, [pc, #116]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	f023 0203 	bic.w	r2, r3, #3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	491a      	ldr	r1, [pc, #104]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 800582c:	4313      	orrs	r3, r2
 800582e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005830:	f7fd fcd6 	bl	80031e0 <HAL_GetTick>
 8005834:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005836:	e00a      	b.n	800584e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005838:	f7fd fcd2 	bl	80031e0 <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	f241 3288 	movw	r2, #5000	; 0x1388
 8005846:	4293      	cmp	r3, r2
 8005848:	d901      	bls.n	800584e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e061      	b.n	8005912 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800584e:	4b11      	ldr	r3, [pc, #68]	; (8005894 <HAL_RCC_ClockConfig+0x260>)
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	f003 020c 	and.w	r2, r3, #12
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	429a      	cmp	r2, r3
 800585e:	d1eb      	bne.n	8005838 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005860:	4b0b      	ldr	r3, [pc, #44]	; (8005890 <HAL_RCC_ClockConfig+0x25c>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 0307 	and.w	r3, r3, #7
 8005868:	683a      	ldr	r2, [r7, #0]
 800586a:	429a      	cmp	r2, r3
 800586c:	d214      	bcs.n	8005898 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800586e:	4b08      	ldr	r3, [pc, #32]	; (8005890 <HAL_RCC_ClockConfig+0x25c>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f023 0207 	bic.w	r2, r3, #7
 8005876:	4906      	ldr	r1, [pc, #24]	; (8005890 <HAL_RCC_ClockConfig+0x25c>)
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	4313      	orrs	r3, r2
 800587c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800587e:	4b04      	ldr	r3, [pc, #16]	; (8005890 <HAL_RCC_ClockConfig+0x25c>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f003 0307 	and.w	r3, r3, #7
 8005886:	683a      	ldr	r2, [r7, #0]
 8005888:	429a      	cmp	r2, r3
 800588a:	d005      	beq.n	8005898 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	e040      	b.n	8005912 <HAL_RCC_ClockConfig+0x2de>
 8005890:	40022000 	.word	0x40022000
 8005894:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f003 0304 	and.w	r3, r3, #4
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d008      	beq.n	80058b6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058a4:	4b1d      	ldr	r3, [pc, #116]	; (800591c <HAL_RCC_ClockConfig+0x2e8>)
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	68db      	ldr	r3, [r3, #12]
 80058b0:	491a      	ldr	r1, [pc, #104]	; (800591c <HAL_RCC_ClockConfig+0x2e8>)
 80058b2:	4313      	orrs	r3, r2
 80058b4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 0308 	and.w	r3, r3, #8
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d009      	beq.n	80058d6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058c2:	4b16      	ldr	r3, [pc, #88]	; (800591c <HAL_RCC_ClockConfig+0x2e8>)
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	691b      	ldr	r3, [r3, #16]
 80058ce:	00db      	lsls	r3, r3, #3
 80058d0:	4912      	ldr	r1, [pc, #72]	; (800591c <HAL_RCC_ClockConfig+0x2e8>)
 80058d2:	4313      	orrs	r3, r2
 80058d4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80058d6:	f000 f829 	bl	800592c <HAL_RCC_GetSysClockFreq>
 80058da:	4601      	mov	r1, r0
 80058dc:	4b0f      	ldr	r3, [pc, #60]	; (800591c <HAL_RCC_ClockConfig+0x2e8>)
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80058e4:	22f0      	movs	r2, #240	; 0xf0
 80058e6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058e8:	693a      	ldr	r2, [r7, #16]
 80058ea:	fa92 f2a2 	rbit	r2, r2
 80058ee:	60fa      	str	r2, [r7, #12]
  return result;
 80058f0:	68fa      	ldr	r2, [r7, #12]
 80058f2:	fab2 f282 	clz	r2, r2
 80058f6:	b2d2      	uxtb	r2, r2
 80058f8:	40d3      	lsrs	r3, r2
 80058fa:	4a09      	ldr	r2, [pc, #36]	; (8005920 <HAL_RCC_ClockConfig+0x2ec>)
 80058fc:	5cd3      	ldrb	r3, [r2, r3]
 80058fe:	fa21 f303 	lsr.w	r3, r1, r3
 8005902:	4a08      	ldr	r2, [pc, #32]	; (8005924 <HAL_RCC_ClockConfig+0x2f0>)
 8005904:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005906:	4b08      	ldr	r3, [pc, #32]	; (8005928 <HAL_RCC_ClockConfig+0x2f4>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4618      	mov	r0, r3
 800590c:	f7fd fc24 	bl	8003158 <HAL_InitTick>
  
  return HAL_OK;
 8005910:	2300      	movs	r3, #0
}
 8005912:	4618      	mov	r0, r3
 8005914:	3778      	adds	r7, #120	; 0x78
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
 800591a:	bf00      	nop
 800591c:	40021000 	.word	0x40021000
 8005920:	0800c8dc 	.word	0x0800c8dc
 8005924:	20000234 	.word	0x20000234
 8005928:	20000238 	.word	0x20000238

0800592c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800592c:	b480      	push	{r7}
 800592e:	b08b      	sub	sp, #44	; 0x2c
 8005930:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005932:	2300      	movs	r3, #0
 8005934:	61fb      	str	r3, [r7, #28]
 8005936:	2300      	movs	r3, #0
 8005938:	61bb      	str	r3, [r7, #24]
 800593a:	2300      	movs	r3, #0
 800593c:	627b      	str	r3, [r7, #36]	; 0x24
 800593e:	2300      	movs	r3, #0
 8005940:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005942:	2300      	movs	r3, #0
 8005944:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005946:	4b29      	ldr	r3, [pc, #164]	; (80059ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800594c:	69fb      	ldr	r3, [r7, #28]
 800594e:	f003 030c 	and.w	r3, r3, #12
 8005952:	2b04      	cmp	r3, #4
 8005954:	d002      	beq.n	800595c <HAL_RCC_GetSysClockFreq+0x30>
 8005956:	2b08      	cmp	r3, #8
 8005958:	d003      	beq.n	8005962 <HAL_RCC_GetSysClockFreq+0x36>
 800595a:	e03c      	b.n	80059d6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800595c:	4b24      	ldr	r3, [pc, #144]	; (80059f0 <HAL_RCC_GetSysClockFreq+0xc4>)
 800595e:	623b      	str	r3, [r7, #32]
      break;
 8005960:	e03c      	b.n	80059dc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005968:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800596c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800596e:	68ba      	ldr	r2, [r7, #8]
 8005970:	fa92 f2a2 	rbit	r2, r2
 8005974:	607a      	str	r2, [r7, #4]
  return result;
 8005976:	687a      	ldr	r2, [r7, #4]
 8005978:	fab2 f282 	clz	r2, r2
 800597c:	b2d2      	uxtb	r2, r2
 800597e:	40d3      	lsrs	r3, r2
 8005980:	4a1c      	ldr	r2, [pc, #112]	; (80059f4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005982:	5cd3      	ldrb	r3, [r2, r3]
 8005984:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005986:	4b19      	ldr	r3, [pc, #100]	; (80059ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8005988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800598a:	f003 030f 	and.w	r3, r3, #15
 800598e:	220f      	movs	r2, #15
 8005990:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005992:	693a      	ldr	r2, [r7, #16]
 8005994:	fa92 f2a2 	rbit	r2, r2
 8005998:	60fa      	str	r2, [r7, #12]
  return result;
 800599a:	68fa      	ldr	r2, [r7, #12]
 800599c:	fab2 f282 	clz	r2, r2
 80059a0:	b2d2      	uxtb	r2, r2
 80059a2:	40d3      	lsrs	r3, r2
 80059a4:	4a14      	ldr	r2, [pc, #80]	; (80059f8 <HAL_RCC_GetSysClockFreq+0xcc>)
 80059a6:	5cd3      	ldrb	r3, [r2, r3]
 80059a8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80059aa:	69fb      	ldr	r3, [r7, #28]
 80059ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d008      	beq.n	80059c6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80059b4:	4a0e      	ldr	r2, [pc, #56]	; (80059f0 <HAL_RCC_GetSysClockFreq+0xc4>)
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	fb02 f303 	mul.w	r3, r2, r3
 80059c2:	627b      	str	r3, [r7, #36]	; 0x24
 80059c4:	e004      	b.n	80059d0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	4a0c      	ldr	r2, [pc, #48]	; (80059fc <HAL_RCC_GetSysClockFreq+0xd0>)
 80059ca:	fb02 f303 	mul.w	r3, r2, r3
 80059ce:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80059d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d2:	623b      	str	r3, [r7, #32]
      break;
 80059d4:	e002      	b.n	80059dc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80059d6:	4b06      	ldr	r3, [pc, #24]	; (80059f0 <HAL_RCC_GetSysClockFreq+0xc4>)
 80059d8:	623b      	str	r3, [r7, #32]
      break;
 80059da:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059dc:	6a3b      	ldr	r3, [r7, #32]
}
 80059de:	4618      	mov	r0, r3
 80059e0:	372c      	adds	r7, #44	; 0x2c
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr
 80059ea:	bf00      	nop
 80059ec:	40021000 	.word	0x40021000
 80059f0:	007a1200 	.word	0x007a1200
 80059f4:	0800c8ec 	.word	0x0800c8ec
 80059f8:	0800c8fc 	.word	0x0800c8fc
 80059fc:	003d0900 	.word	0x003d0900

08005a00 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b092      	sub	sp, #72	; 0x48
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005a10:	2300      	movs	r3, #0
 8005a12:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	f000 80d4 	beq.w	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a24:	4b4e      	ldr	r3, [pc, #312]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a26:	69db      	ldr	r3, [r3, #28]
 8005a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d10e      	bne.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a30:	4b4b      	ldr	r3, [pc, #300]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a32:	69db      	ldr	r3, [r3, #28]
 8005a34:	4a4a      	ldr	r2, [pc, #296]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a3a:	61d3      	str	r3, [r2, #28]
 8005a3c:	4b48      	ldr	r3, [pc, #288]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a3e:	69db      	ldr	r3, [r3, #28]
 8005a40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a44:	60bb      	str	r3, [r7, #8]
 8005a46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a4e:	4b45      	ldr	r3, [pc, #276]	; (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d118      	bne.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a5a:	4b42      	ldr	r3, [pc, #264]	; (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a41      	ldr	r2, [pc, #260]	; (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a64:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a66:	f7fd fbbb 	bl	80031e0 <HAL_GetTick>
 8005a6a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a6c:	e008      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a6e:	f7fd fbb7 	bl	80031e0 <HAL_GetTick>
 8005a72:	4602      	mov	r2, r0
 8005a74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	2b64      	cmp	r3, #100	; 0x64
 8005a7a:	d901      	bls.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e169      	b.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a80:	4b38      	ldr	r3, [pc, #224]	; (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d0f0      	beq.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a8c:	4b34      	ldr	r3, [pc, #208]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a8e:	6a1b      	ldr	r3, [r3, #32]
 8005a90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a94:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	f000 8084 	beq.w	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005aa6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d07c      	beq.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005aac:	4b2c      	ldr	r3, [pc, #176]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005aae:	6a1b      	ldr	r3, [r3, #32]
 8005ab0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ab4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ab6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005aba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005abe:	fa93 f3a3 	rbit	r3, r3
 8005ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ac6:	fab3 f383 	clz	r3, r3
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	461a      	mov	r2, r3
 8005ace:	4b26      	ldr	r3, [pc, #152]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005ad0:	4413      	add	r3, r2
 8005ad2:	009b      	lsls	r3, r3, #2
 8005ad4:	461a      	mov	r2, r3
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	6013      	str	r3, [r2, #0]
 8005ada:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005ade:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ae2:	fa93 f3a3 	rbit	r3, r3
 8005ae6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005ae8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005aea:	fab3 f383 	clz	r3, r3
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	461a      	mov	r2, r3
 8005af2:	4b1d      	ldr	r3, [pc, #116]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005af4:	4413      	add	r3, r2
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	461a      	mov	r2, r3
 8005afa:	2300      	movs	r3, #0
 8005afc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005afe:	4a18      	ldr	r2, [pc, #96]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b02:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005b04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b06:	f003 0301 	and.w	r3, r3, #1
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d04b      	beq.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b0e:	f7fd fb67 	bl	80031e0 <HAL_GetTick>
 8005b12:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b14:	e00a      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b16:	f7fd fb63 	bl	80031e0 <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d901      	bls.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	e113      	b.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8005b2c:	2302      	movs	r3, #2
 8005b2e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b32:	fa93 f3a3 	rbit	r3, r3
 8005b36:	627b      	str	r3, [r7, #36]	; 0x24
 8005b38:	2302      	movs	r3, #2
 8005b3a:	623b      	str	r3, [r7, #32]
 8005b3c:	6a3b      	ldr	r3, [r7, #32]
 8005b3e:	fa93 f3a3 	rbit	r3, r3
 8005b42:	61fb      	str	r3, [r7, #28]
  return result;
 8005b44:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b46:	fab3 f383 	clz	r3, r3
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	095b      	lsrs	r3, r3, #5
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	f043 0302 	orr.w	r3, r3, #2
 8005b54:	b2db      	uxtb	r3, r3
 8005b56:	2b02      	cmp	r3, #2
 8005b58:	d108      	bne.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005b5a:	4b01      	ldr	r3, [pc, #4]	; (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b5c:	6a1b      	ldr	r3, [r3, #32]
 8005b5e:	e00d      	b.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005b60:	40021000 	.word	0x40021000
 8005b64:	40007000 	.word	0x40007000
 8005b68:	10908100 	.word	0x10908100
 8005b6c:	2302      	movs	r3, #2
 8005b6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b70:	69bb      	ldr	r3, [r7, #24]
 8005b72:	fa93 f3a3 	rbit	r3, r3
 8005b76:	617b      	str	r3, [r7, #20]
 8005b78:	4b78      	ldr	r3, [pc, #480]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b7c:	2202      	movs	r2, #2
 8005b7e:	613a      	str	r2, [r7, #16]
 8005b80:	693a      	ldr	r2, [r7, #16]
 8005b82:	fa92 f2a2 	rbit	r2, r2
 8005b86:	60fa      	str	r2, [r7, #12]
  return result;
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	fab2 f282 	clz	r2, r2
 8005b8e:	b2d2      	uxtb	r2, r2
 8005b90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b94:	b2d2      	uxtb	r2, r2
 8005b96:	f002 021f 	and.w	r2, r2, #31
 8005b9a:	2101      	movs	r1, #1
 8005b9c:	fa01 f202 	lsl.w	r2, r1, r2
 8005ba0:	4013      	ands	r3, r2
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d0b7      	beq.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005ba6:	4b6d      	ldr	r3, [pc, #436]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005ba8:	6a1b      	ldr	r3, [r3, #32]
 8005baa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	496a      	ldr	r1, [pc, #424]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005bb8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d105      	bne.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bc0:	4b66      	ldr	r3, [pc, #408]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005bc2:	69db      	ldr	r3, [r3, #28]
 8005bc4:	4a65      	ldr	r2, [pc, #404]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005bc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bca:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 0301 	and.w	r3, r3, #1
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d008      	beq.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005bd8:	4b60      	ldr	r3, [pc, #384]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bdc:	f023 0203 	bic.w	r2, r3, #3
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	495d      	ldr	r1, [pc, #372]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005be6:	4313      	orrs	r3, r2
 8005be8:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f003 0302 	and.w	r3, r3, #2
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d008      	beq.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005bf6:	4b59      	ldr	r3, [pc, #356]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bfa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	4956      	ldr	r1, [pc, #344]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f003 0304 	and.w	r3, r3, #4
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d008      	beq.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c14:	4b51      	ldr	r3, [pc, #324]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c18:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	691b      	ldr	r3, [r3, #16]
 8005c20:	494e      	ldr	r1, [pc, #312]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c22:	4313      	orrs	r3, r2
 8005c24:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 0320 	and.w	r3, r3, #32
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d008      	beq.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005c32:	4b4a      	ldr	r3, [pc, #296]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c36:	f023 0210 	bic.w	r2, r3, #16
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	69db      	ldr	r3, [r3, #28]
 8005c3e:	4947      	ldr	r1, [pc, #284]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c40:	4313      	orrs	r3, r2
 8005c42:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d008      	beq.n	8005c62 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005c50:	4b42      	ldr	r3, [pc, #264]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c5c:	493f      	ldr	r1, [pc, #252]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d008      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005c6e:	4b3b      	ldr	r3, [pc, #236]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c72:	f023 0220 	bic.w	r2, r3, #32
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a1b      	ldr	r3, [r3, #32]
 8005c7a:	4938      	ldr	r1, [pc, #224]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f003 0308 	and.w	r3, r3, #8
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d008      	beq.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c8c:	4b33      	ldr	r3, [pc, #204]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c90:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	695b      	ldr	r3, [r3, #20]
 8005c98:	4930      	ldr	r1, [pc, #192]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 0310 	and.w	r3, r3, #16
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d008      	beq.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005caa:	4b2c      	ldr	r3, [pc, #176]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cae:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	699b      	ldr	r3, [r3, #24]
 8005cb6:	4929      	ldr	r1, [pc, #164]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d008      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005cc8:	4b24      	ldr	r3, [pc, #144]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cd4:	4921      	ldr	r1, [pc, #132]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d008      	beq.n	8005cf8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005ce6:	4b1d      	ldr	r3, [pc, #116]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cea:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf2:	491a      	ldr	r1, [pc, #104]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d008      	beq.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005d04:	4b15      	ldr	r3, [pc, #84]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d08:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d10:	4912      	ldr	r1, [pc, #72]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d12:	4313      	orrs	r3, r2
 8005d14:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d008      	beq.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005d22:	4b0e      	ldr	r3, [pc, #56]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d26:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d2e:	490b      	ldr	r1, [pc, #44]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d30:	4313      	orrs	r3, r2
 8005d32:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d008      	beq.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005d40:	4b06      	ldr	r3, [pc, #24]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d44:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d4c:	4903      	ldr	r1, [pc, #12]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3748      	adds	r7, #72	; 0x48
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}
 8005d5c:	40021000 	.word	0x40021000

08005d60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b084      	sub	sp, #16
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d101      	bne.n	8005d72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e09d      	b.n	8005eae <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d108      	bne.n	8005d8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d82:	d009      	beq.n	8005d98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	61da      	str	r2, [r3, #28]
 8005d8a:	e005      	b.n	8005d98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d106      	bne.n	8005db8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2200      	movs	r2, #0
 8005dae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f7fc fed8 	bl	8002b68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2202      	movs	r2, #2
 8005dbc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005dd8:	d902      	bls.n	8005de0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	60fb      	str	r3, [r7, #12]
 8005dde:	e002      	b.n	8005de6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005de0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005de4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005dee:	d007      	beq.n	8005e00 <HAL_SPI_Init+0xa0>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005df8:	d002      	beq.n	8005e00 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005e10:	431a      	orrs	r2, r3
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	f003 0302 	and.w	r3, r3, #2
 8005e1a:	431a      	orrs	r2, r3
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	695b      	ldr	r3, [r3, #20]
 8005e20:	f003 0301 	and.w	r3, r3, #1
 8005e24:	431a      	orrs	r2, r3
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e2e:	431a      	orrs	r2, r3
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	69db      	ldr	r3, [r3, #28]
 8005e34:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e38:	431a      	orrs	r2, r3
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6a1b      	ldr	r3, [r3, #32]
 8005e3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e42:	ea42 0103 	orr.w	r1, r2, r3
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e4a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	430a      	orrs	r2, r1
 8005e54:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	699b      	ldr	r3, [r3, #24]
 8005e5a:	0c1b      	lsrs	r3, r3, #16
 8005e5c:	f003 0204 	and.w	r2, r3, #4
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e64:	f003 0310 	and.w	r3, r3, #16
 8005e68:	431a      	orrs	r2, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e6e:	f003 0308 	and.w	r3, r3, #8
 8005e72:	431a      	orrs	r2, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005e7c:	ea42 0103 	orr.w	r1, r2, r3
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	430a      	orrs	r2, r1
 8005e8c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	69da      	ldr	r2, [r3, #28]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e9c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3710      	adds	r7, #16
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}

08005eb6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b082      	sub	sp, #8
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d101      	bne.n	8005ec8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e049      	b.n	8005f5c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d106      	bne.n	8005ee2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f7fc fe85 	bl	8002bec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2202      	movs	r2, #2
 8005ee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	3304      	adds	r3, #4
 8005ef2:	4619      	mov	r1, r3
 8005ef4:	4610      	mov	r0, r2
 8005ef6:	f000 ff37 	bl	8006d68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2201      	movs	r2, #1
 8005efe:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2201      	movs	r2, #1
 8005f06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2201      	movs	r2, #1
 8005f16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2201      	movs	r2, #1
 8005f26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2201      	movs	r2, #1
 8005f36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2201      	movs	r2, #1
 8005f46:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2201      	movs	r2, #1
 8005f56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f5a:	2300      	movs	r3, #0
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3708      	adds	r7, #8
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b082      	sub	sp, #8
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d101      	bne.n	8005f76 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e049      	b.n	800600a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d106      	bne.n	8005f90 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f7fc fe7a 	bl	8002c84 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2202      	movs	r2, #2
 8005f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	3304      	adds	r3, #4
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	4610      	mov	r0, r2
 8005fa4:	f000 fee0 	bl	8006d68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006008:	2300      	movs	r3, #0
}
 800600a:	4618      	mov	r0, r3
 800600c:	3708      	adds	r7, #8
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}
	...

08006014 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b084      	sub	sp, #16
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d109      	bne.n	8006038 <HAL_TIM_PWM_Start+0x24>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800602a:	b2db      	uxtb	r3, r3
 800602c:	2b01      	cmp	r3, #1
 800602e:	bf14      	ite	ne
 8006030:	2301      	movne	r3, #1
 8006032:	2300      	moveq	r3, #0
 8006034:	b2db      	uxtb	r3, r3
 8006036:	e03c      	b.n	80060b2 <HAL_TIM_PWM_Start+0x9e>
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	2b04      	cmp	r3, #4
 800603c:	d109      	bne.n	8006052 <HAL_TIM_PWM_Start+0x3e>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006044:	b2db      	uxtb	r3, r3
 8006046:	2b01      	cmp	r3, #1
 8006048:	bf14      	ite	ne
 800604a:	2301      	movne	r3, #1
 800604c:	2300      	moveq	r3, #0
 800604e:	b2db      	uxtb	r3, r3
 8006050:	e02f      	b.n	80060b2 <HAL_TIM_PWM_Start+0x9e>
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	2b08      	cmp	r3, #8
 8006056:	d109      	bne.n	800606c <HAL_TIM_PWM_Start+0x58>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800605e:	b2db      	uxtb	r3, r3
 8006060:	2b01      	cmp	r3, #1
 8006062:	bf14      	ite	ne
 8006064:	2301      	movne	r3, #1
 8006066:	2300      	moveq	r3, #0
 8006068:	b2db      	uxtb	r3, r3
 800606a:	e022      	b.n	80060b2 <HAL_TIM_PWM_Start+0x9e>
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	2b0c      	cmp	r3, #12
 8006070:	d109      	bne.n	8006086 <HAL_TIM_PWM_Start+0x72>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b01      	cmp	r3, #1
 800607c:	bf14      	ite	ne
 800607e:	2301      	movne	r3, #1
 8006080:	2300      	moveq	r3, #0
 8006082:	b2db      	uxtb	r3, r3
 8006084:	e015      	b.n	80060b2 <HAL_TIM_PWM_Start+0x9e>
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	2b10      	cmp	r3, #16
 800608a:	d109      	bne.n	80060a0 <HAL_TIM_PWM_Start+0x8c>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006092:	b2db      	uxtb	r3, r3
 8006094:	2b01      	cmp	r3, #1
 8006096:	bf14      	ite	ne
 8006098:	2301      	movne	r3, #1
 800609a:	2300      	moveq	r3, #0
 800609c:	b2db      	uxtb	r3, r3
 800609e:	e008      	b.n	80060b2 <HAL_TIM_PWM_Start+0x9e>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	bf14      	ite	ne
 80060ac:	2301      	movne	r3, #1
 80060ae:	2300      	moveq	r3, #0
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d001      	beq.n	80060ba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e097      	b.n	80061ea <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d104      	bne.n	80060ca <HAL_TIM_PWM_Start+0xb6>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2202      	movs	r2, #2
 80060c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060c8:	e023      	b.n	8006112 <HAL_TIM_PWM_Start+0xfe>
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	2b04      	cmp	r3, #4
 80060ce:	d104      	bne.n	80060da <HAL_TIM_PWM_Start+0xc6>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2202      	movs	r2, #2
 80060d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060d8:	e01b      	b.n	8006112 <HAL_TIM_PWM_Start+0xfe>
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	2b08      	cmp	r3, #8
 80060de:	d104      	bne.n	80060ea <HAL_TIM_PWM_Start+0xd6>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2202      	movs	r2, #2
 80060e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060e8:	e013      	b.n	8006112 <HAL_TIM_PWM_Start+0xfe>
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	2b0c      	cmp	r3, #12
 80060ee:	d104      	bne.n	80060fa <HAL_TIM_PWM_Start+0xe6>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2202      	movs	r2, #2
 80060f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80060f8:	e00b      	b.n	8006112 <HAL_TIM_PWM_Start+0xfe>
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	2b10      	cmp	r3, #16
 80060fe:	d104      	bne.n	800610a <HAL_TIM_PWM_Start+0xf6>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2202      	movs	r2, #2
 8006104:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006108:	e003      	b.n	8006112 <HAL_TIM_PWM_Start+0xfe>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2202      	movs	r2, #2
 800610e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2201      	movs	r2, #1
 8006118:	6839      	ldr	r1, [r7, #0]
 800611a:	4618      	mov	r0, r3
 800611c:	f001 fb42 	bl	80077a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a33      	ldr	r2, [pc, #204]	; (80061f4 <HAL_TIM_PWM_Start+0x1e0>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d013      	beq.n	8006152 <HAL_TIM_PWM_Start+0x13e>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a32      	ldr	r2, [pc, #200]	; (80061f8 <HAL_TIM_PWM_Start+0x1e4>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d00e      	beq.n	8006152 <HAL_TIM_PWM_Start+0x13e>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a30      	ldr	r2, [pc, #192]	; (80061fc <HAL_TIM_PWM_Start+0x1e8>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d009      	beq.n	8006152 <HAL_TIM_PWM_Start+0x13e>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a2f      	ldr	r2, [pc, #188]	; (8006200 <HAL_TIM_PWM_Start+0x1ec>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d004      	beq.n	8006152 <HAL_TIM_PWM_Start+0x13e>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a2d      	ldr	r2, [pc, #180]	; (8006204 <HAL_TIM_PWM_Start+0x1f0>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d101      	bne.n	8006156 <HAL_TIM_PWM_Start+0x142>
 8006152:	2301      	movs	r3, #1
 8006154:	e000      	b.n	8006158 <HAL_TIM_PWM_Start+0x144>
 8006156:	2300      	movs	r3, #0
 8006158:	2b00      	cmp	r3, #0
 800615a:	d007      	beq.n	800616c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800616a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a20      	ldr	r2, [pc, #128]	; (80061f4 <HAL_TIM_PWM_Start+0x1e0>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d018      	beq.n	80061a8 <HAL_TIM_PWM_Start+0x194>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800617e:	d013      	beq.n	80061a8 <HAL_TIM_PWM_Start+0x194>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a20      	ldr	r2, [pc, #128]	; (8006208 <HAL_TIM_PWM_Start+0x1f4>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d00e      	beq.n	80061a8 <HAL_TIM_PWM_Start+0x194>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a1f      	ldr	r2, [pc, #124]	; (800620c <HAL_TIM_PWM_Start+0x1f8>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d009      	beq.n	80061a8 <HAL_TIM_PWM_Start+0x194>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a17      	ldr	r2, [pc, #92]	; (80061f8 <HAL_TIM_PWM_Start+0x1e4>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d004      	beq.n	80061a8 <HAL_TIM_PWM_Start+0x194>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a16      	ldr	r2, [pc, #88]	; (80061fc <HAL_TIM_PWM_Start+0x1e8>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d115      	bne.n	80061d4 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	689a      	ldr	r2, [r3, #8]
 80061ae:	4b18      	ldr	r3, [pc, #96]	; (8006210 <HAL_TIM_PWM_Start+0x1fc>)
 80061b0:	4013      	ands	r3, r2
 80061b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2b06      	cmp	r3, #6
 80061b8:	d015      	beq.n	80061e6 <HAL_TIM_PWM_Start+0x1d2>
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061c0:	d011      	beq.n	80061e6 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f042 0201 	orr.w	r2, r2, #1
 80061d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061d2:	e008      	b.n	80061e6 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f042 0201 	orr.w	r2, r2, #1
 80061e2:	601a      	str	r2, [r3, #0]
 80061e4:	e000      	b.n	80061e8 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80061e8:	2300      	movs	r3, #0
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3710      	adds	r7, #16
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}
 80061f2:	bf00      	nop
 80061f4:	40012c00 	.word	0x40012c00
 80061f8:	40013400 	.word	0x40013400
 80061fc:	40014000 	.word	0x40014000
 8006200:	40014400 	.word	0x40014400
 8006204:	40014800 	.word	0x40014800
 8006208:	40000400 	.word	0x40000400
 800620c:	40000800 	.word	0x40000800
 8006210:	00010007 	.word	0x00010007

08006214 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b082      	sub	sp, #8
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d101      	bne.n	8006226 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e049      	b.n	80062ba <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800622c:	b2db      	uxtb	r3, r3
 800622e:	2b00      	cmp	r3, #0
 8006230:	d106      	bne.n	8006240 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f000 f841 	bl	80062c2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2202      	movs	r2, #2
 8006244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	3304      	adds	r3, #4
 8006250:	4619      	mov	r1, r3
 8006252:	4610      	mov	r0, r2
 8006254:	f000 fd88 	bl	8006d68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062b8:	2300      	movs	r3, #0
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3708      	adds	r7, #8
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}

080062c2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80062c2:	b480      	push	{r7}
 80062c4:	b083      	sub	sp, #12
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80062ca:	bf00      	nop
 80062cc:	370c      	adds	r7, #12
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr
	...

080062d8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062e2:	2300      	movs	r3, #0
 80062e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d104      	bne.n	80062f6 <HAL_TIM_IC_Start_IT+0x1e>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	e023      	b.n	800633e <HAL_TIM_IC_Start_IT+0x66>
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	2b04      	cmp	r3, #4
 80062fa:	d104      	bne.n	8006306 <HAL_TIM_IC_Start_IT+0x2e>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006302:	b2db      	uxtb	r3, r3
 8006304:	e01b      	b.n	800633e <HAL_TIM_IC_Start_IT+0x66>
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	2b08      	cmp	r3, #8
 800630a:	d104      	bne.n	8006316 <HAL_TIM_IC_Start_IT+0x3e>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006312:	b2db      	uxtb	r3, r3
 8006314:	e013      	b.n	800633e <HAL_TIM_IC_Start_IT+0x66>
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	2b0c      	cmp	r3, #12
 800631a:	d104      	bne.n	8006326 <HAL_TIM_IC_Start_IT+0x4e>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006322:	b2db      	uxtb	r3, r3
 8006324:	e00b      	b.n	800633e <HAL_TIM_IC_Start_IT+0x66>
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	2b10      	cmp	r3, #16
 800632a:	d104      	bne.n	8006336 <HAL_TIM_IC_Start_IT+0x5e>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006332:	b2db      	uxtb	r3, r3
 8006334:	e003      	b.n	800633e <HAL_TIM_IC_Start_IT+0x66>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800633c:	b2db      	uxtb	r3, r3
 800633e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d104      	bne.n	8006350 <HAL_TIM_IC_Start_IT+0x78>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800634c:	b2db      	uxtb	r3, r3
 800634e:	e013      	b.n	8006378 <HAL_TIM_IC_Start_IT+0xa0>
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	2b04      	cmp	r3, #4
 8006354:	d104      	bne.n	8006360 <HAL_TIM_IC_Start_IT+0x88>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800635c:	b2db      	uxtb	r3, r3
 800635e:	e00b      	b.n	8006378 <HAL_TIM_IC_Start_IT+0xa0>
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	2b08      	cmp	r3, #8
 8006364:	d104      	bne.n	8006370 <HAL_TIM_IC_Start_IT+0x98>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800636c:	b2db      	uxtb	r3, r3
 800636e:	e003      	b.n	8006378 <HAL_TIM_IC_Start_IT+0xa0>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006376:	b2db      	uxtb	r3, r3
 8006378:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800637a:	7bbb      	ldrb	r3, [r7, #14]
 800637c:	2b01      	cmp	r3, #1
 800637e:	d102      	bne.n	8006386 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006380:	7b7b      	ldrb	r3, [r7, #13]
 8006382:	2b01      	cmp	r3, #1
 8006384:	d001      	beq.n	800638a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	e0d8      	b.n	800653c <HAL_TIM_IC_Start_IT+0x264>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d104      	bne.n	800639a <HAL_TIM_IC_Start_IT+0xc2>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2202      	movs	r2, #2
 8006394:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006398:	e023      	b.n	80063e2 <HAL_TIM_IC_Start_IT+0x10a>
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	2b04      	cmp	r3, #4
 800639e:	d104      	bne.n	80063aa <HAL_TIM_IC_Start_IT+0xd2>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2202      	movs	r2, #2
 80063a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063a8:	e01b      	b.n	80063e2 <HAL_TIM_IC_Start_IT+0x10a>
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	2b08      	cmp	r3, #8
 80063ae:	d104      	bne.n	80063ba <HAL_TIM_IC_Start_IT+0xe2>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2202      	movs	r2, #2
 80063b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063b8:	e013      	b.n	80063e2 <HAL_TIM_IC_Start_IT+0x10a>
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	2b0c      	cmp	r3, #12
 80063be:	d104      	bne.n	80063ca <HAL_TIM_IC_Start_IT+0xf2>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2202      	movs	r2, #2
 80063c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80063c8:	e00b      	b.n	80063e2 <HAL_TIM_IC_Start_IT+0x10a>
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	2b10      	cmp	r3, #16
 80063ce:	d104      	bne.n	80063da <HAL_TIM_IC_Start_IT+0x102>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2202      	movs	r2, #2
 80063d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063d8:	e003      	b.n	80063e2 <HAL_TIM_IC_Start_IT+0x10a>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2202      	movs	r2, #2
 80063de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d104      	bne.n	80063f2 <HAL_TIM_IC_Start_IT+0x11a>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2202      	movs	r2, #2
 80063ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063f0:	e013      	b.n	800641a <HAL_TIM_IC_Start_IT+0x142>
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	2b04      	cmp	r3, #4
 80063f6:	d104      	bne.n	8006402 <HAL_TIM_IC_Start_IT+0x12a>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2202      	movs	r2, #2
 80063fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006400:	e00b      	b.n	800641a <HAL_TIM_IC_Start_IT+0x142>
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	2b08      	cmp	r3, #8
 8006406:	d104      	bne.n	8006412 <HAL_TIM_IC_Start_IT+0x13a>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2202      	movs	r2, #2
 800640c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006410:	e003      	b.n	800641a <HAL_TIM_IC_Start_IT+0x142>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2202      	movs	r2, #2
 8006416:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	2b0c      	cmp	r3, #12
 800641e:	d841      	bhi.n	80064a4 <HAL_TIM_IC_Start_IT+0x1cc>
 8006420:	a201      	add	r2, pc, #4	; (adr r2, 8006428 <HAL_TIM_IC_Start_IT+0x150>)
 8006422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006426:	bf00      	nop
 8006428:	0800645d 	.word	0x0800645d
 800642c:	080064a5 	.word	0x080064a5
 8006430:	080064a5 	.word	0x080064a5
 8006434:	080064a5 	.word	0x080064a5
 8006438:	0800646f 	.word	0x0800646f
 800643c:	080064a5 	.word	0x080064a5
 8006440:	080064a5 	.word	0x080064a5
 8006444:	080064a5 	.word	0x080064a5
 8006448:	08006481 	.word	0x08006481
 800644c:	080064a5 	.word	0x080064a5
 8006450:	080064a5 	.word	0x080064a5
 8006454:	080064a5 	.word	0x080064a5
 8006458:	08006493 	.word	0x08006493
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68da      	ldr	r2, [r3, #12]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f042 0202 	orr.w	r2, r2, #2
 800646a:	60da      	str	r2, [r3, #12]
      break;
 800646c:	e01d      	b.n	80064aa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	68da      	ldr	r2, [r3, #12]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f042 0204 	orr.w	r2, r2, #4
 800647c:	60da      	str	r2, [r3, #12]
      break;
 800647e:	e014      	b.n	80064aa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68da      	ldr	r2, [r3, #12]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f042 0208 	orr.w	r2, r2, #8
 800648e:	60da      	str	r2, [r3, #12]
      break;
 8006490:	e00b      	b.n	80064aa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	68da      	ldr	r2, [r3, #12]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f042 0210 	orr.w	r2, r2, #16
 80064a0:	60da      	str	r2, [r3, #12]
      break;
 80064a2:	e002      	b.n	80064aa <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	73fb      	strb	r3, [r7, #15]
      break;
 80064a8:	bf00      	nop
  }

  if (status == HAL_OK)
 80064aa:	7bfb      	ldrb	r3, [r7, #15]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d144      	bne.n	800653a <HAL_TIM_IC_Start_IT+0x262>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2201      	movs	r2, #1
 80064b6:	6839      	ldr	r1, [r7, #0]
 80064b8:	4618      	mov	r0, r3
 80064ba:	f001 f973 	bl	80077a4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a20      	ldr	r2, [pc, #128]	; (8006544 <HAL_TIM_IC_Start_IT+0x26c>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d018      	beq.n	80064fa <HAL_TIM_IC_Start_IT+0x222>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064d0:	d013      	beq.n	80064fa <HAL_TIM_IC_Start_IT+0x222>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a1c      	ldr	r2, [pc, #112]	; (8006548 <HAL_TIM_IC_Start_IT+0x270>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d00e      	beq.n	80064fa <HAL_TIM_IC_Start_IT+0x222>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a1a      	ldr	r2, [pc, #104]	; (800654c <HAL_TIM_IC_Start_IT+0x274>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d009      	beq.n	80064fa <HAL_TIM_IC_Start_IT+0x222>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a19      	ldr	r2, [pc, #100]	; (8006550 <HAL_TIM_IC_Start_IT+0x278>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d004      	beq.n	80064fa <HAL_TIM_IC_Start_IT+0x222>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a17      	ldr	r2, [pc, #92]	; (8006554 <HAL_TIM_IC_Start_IT+0x27c>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d115      	bne.n	8006526 <HAL_TIM_IC_Start_IT+0x24e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	689a      	ldr	r2, [r3, #8]
 8006500:	4b15      	ldr	r3, [pc, #84]	; (8006558 <HAL_TIM_IC_Start_IT+0x280>)
 8006502:	4013      	ands	r3, r2
 8006504:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	2b06      	cmp	r3, #6
 800650a:	d015      	beq.n	8006538 <HAL_TIM_IC_Start_IT+0x260>
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006512:	d011      	beq.n	8006538 <HAL_TIM_IC_Start_IT+0x260>
      {
        __HAL_TIM_ENABLE(htim);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f042 0201 	orr.w	r2, r2, #1
 8006522:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006524:	e008      	b.n	8006538 <HAL_TIM_IC_Start_IT+0x260>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f042 0201 	orr.w	r2, r2, #1
 8006534:	601a      	str	r2, [r3, #0]
 8006536:	e000      	b.n	800653a <HAL_TIM_IC_Start_IT+0x262>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006538:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800653a:	7bfb      	ldrb	r3, [r7, #15]
}
 800653c:	4618      	mov	r0, r3
 800653e:	3710      	adds	r7, #16
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}
 8006544:	40012c00 	.word	0x40012c00
 8006548:	40000400 	.word	0x40000400
 800654c:	40000800 	.word	0x40000800
 8006550:	40013400 	.word	0x40013400
 8006554:	40014000 	.word	0x40014000
 8006558:	00010007 	.word	0x00010007

0800655c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b082      	sub	sp, #8
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	691b      	ldr	r3, [r3, #16]
 800656a:	f003 0302 	and.w	r3, r3, #2
 800656e:	2b02      	cmp	r3, #2
 8006570:	d122      	bne.n	80065b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	68db      	ldr	r3, [r3, #12]
 8006578:	f003 0302 	and.w	r3, r3, #2
 800657c:	2b02      	cmp	r3, #2
 800657e:	d11b      	bne.n	80065b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f06f 0202 	mvn.w	r2, #2
 8006588:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2201      	movs	r2, #1
 800658e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	699b      	ldr	r3, [r3, #24]
 8006596:	f003 0303 	and.w	r3, r3, #3
 800659a:	2b00      	cmp	r3, #0
 800659c:	d003      	beq.n	80065a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f7fa fbe6 	bl	8000d70 <HAL_TIM_IC_CaptureCallback>
 80065a4:	e005      	b.n	80065b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 fbc0 	bl	8006d2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f000 fbc7 	bl	8006d40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	f003 0304 	and.w	r3, r3, #4
 80065c2:	2b04      	cmp	r3, #4
 80065c4:	d122      	bne.n	800660c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	68db      	ldr	r3, [r3, #12]
 80065cc:	f003 0304 	and.w	r3, r3, #4
 80065d0:	2b04      	cmp	r3, #4
 80065d2:	d11b      	bne.n	800660c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f06f 0204 	mvn.w	r2, #4
 80065dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2202      	movs	r2, #2
 80065e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	699b      	ldr	r3, [r3, #24]
 80065ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d003      	beq.n	80065fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f7fa fbbc 	bl	8000d70 <HAL_TIM_IC_CaptureCallback>
 80065f8:	e005      	b.n	8006606 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 fb96 	bl	8006d2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f000 fb9d 	bl	8006d40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2200      	movs	r2, #0
 800660a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	691b      	ldr	r3, [r3, #16]
 8006612:	f003 0308 	and.w	r3, r3, #8
 8006616:	2b08      	cmp	r3, #8
 8006618:	d122      	bne.n	8006660 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	f003 0308 	and.w	r3, r3, #8
 8006624:	2b08      	cmp	r3, #8
 8006626:	d11b      	bne.n	8006660 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f06f 0208 	mvn.w	r2, #8
 8006630:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2204      	movs	r2, #4
 8006636:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	69db      	ldr	r3, [r3, #28]
 800663e:	f003 0303 	and.w	r3, r3, #3
 8006642:	2b00      	cmp	r3, #0
 8006644:	d003      	beq.n	800664e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f7fa fb92 	bl	8000d70 <HAL_TIM_IC_CaptureCallback>
 800664c:	e005      	b.n	800665a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 fb6c 	bl	8006d2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 fb73 	bl	8006d40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2200      	movs	r2, #0
 800665e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	f003 0310 	and.w	r3, r3, #16
 800666a:	2b10      	cmp	r3, #16
 800666c:	d122      	bne.n	80066b4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	f003 0310 	and.w	r3, r3, #16
 8006678:	2b10      	cmp	r3, #16
 800667a:	d11b      	bne.n	80066b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f06f 0210 	mvn.w	r2, #16
 8006684:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2208      	movs	r2, #8
 800668a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	69db      	ldr	r3, [r3, #28]
 8006692:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006696:	2b00      	cmp	r3, #0
 8006698:	d003      	beq.n	80066a2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f7fa fb68 	bl	8000d70 <HAL_TIM_IC_CaptureCallback>
 80066a0:	e005      	b.n	80066ae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 fb42 	bl	8006d2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f000 fb49 	bl	8006d40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	691b      	ldr	r3, [r3, #16]
 80066ba:	f003 0301 	and.w	r3, r3, #1
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d10e      	bne.n	80066e0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	68db      	ldr	r3, [r3, #12]
 80066c8:	f003 0301 	and.w	r3, r3, #1
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	d107      	bne.n	80066e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f06f 0201 	mvn.w	r2, #1
 80066d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 fb1c 	bl	8006d18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066ea:	2b80      	cmp	r3, #128	; 0x80
 80066ec:	d10e      	bne.n	800670c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066f8:	2b80      	cmp	r3, #128	; 0x80
 80066fa:	d107      	bne.n	800670c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f001 f8fc 	bl	8007904 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	691b      	ldr	r3, [r3, #16]
 8006712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006716:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800671a:	d10e      	bne.n	800673a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006726:	2b80      	cmp	r3, #128	; 0x80
 8006728:	d107      	bne.n	800673a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006732:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f001 f8ef 	bl	8007918 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	691b      	ldr	r3, [r3, #16]
 8006740:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006744:	2b40      	cmp	r3, #64	; 0x40
 8006746:	d10e      	bne.n	8006766 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006752:	2b40      	cmp	r3, #64	; 0x40
 8006754:	d107      	bne.n	8006766 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800675e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 faf7 	bl	8006d54 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	691b      	ldr	r3, [r3, #16]
 800676c:	f003 0320 	and.w	r3, r3, #32
 8006770:	2b20      	cmp	r3, #32
 8006772:	d10e      	bne.n	8006792 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68db      	ldr	r3, [r3, #12]
 800677a:	f003 0320 	and.w	r3, r3, #32
 800677e:	2b20      	cmp	r3, #32
 8006780:	d107      	bne.n	8006792 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f06f 0220 	mvn.w	r2, #32
 800678a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800678c:	6878      	ldr	r0, [r7, #4]
 800678e:	f001 f8af 	bl	80078f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006792:	bf00      	nop
 8006794:	3708      	adds	r7, #8
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}

0800679a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800679a:	b580      	push	{r7, lr}
 800679c:	b086      	sub	sp, #24
 800679e:	af00      	add	r7, sp, #0
 80067a0:	60f8      	str	r0, [r7, #12]
 80067a2:	60b9      	str	r1, [r7, #8]
 80067a4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067a6:	2300      	movs	r3, #0
 80067a8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d101      	bne.n	80067b8 <HAL_TIM_IC_ConfigChannel+0x1e>
 80067b4:	2302      	movs	r3, #2
 80067b6:	e088      	b.n	80068ca <HAL_TIM_IC_ConfigChannel+0x130>
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d11b      	bne.n	80067fe <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	6818      	ldr	r0, [r3, #0]
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	6819      	ldr	r1, [r3, #0]
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	685a      	ldr	r2, [r3, #4]
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	f000 fe2d 	bl	8007434 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	699a      	ldr	r2, [r3, #24]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f022 020c 	bic.w	r2, r2, #12
 80067e8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	6999      	ldr	r1, [r3, #24]
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	689a      	ldr	r2, [r3, #8]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	430a      	orrs	r2, r1
 80067fa:	619a      	str	r2, [r3, #24]
 80067fc:	e060      	b.n	80068c0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b04      	cmp	r3, #4
 8006802:	d11c      	bne.n	800683e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6818      	ldr	r0, [r3, #0]
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	6819      	ldr	r1, [r3, #0]
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	685a      	ldr	r2, [r3, #4]
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	f000 fea5 	bl	8007562 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	699a      	ldr	r2, [r3, #24]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006826:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	6999      	ldr	r1, [r3, #24]
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	021a      	lsls	r2, r3, #8
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	430a      	orrs	r2, r1
 800683a:	619a      	str	r2, [r3, #24]
 800683c:	e040      	b.n	80068c0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2b08      	cmp	r3, #8
 8006842:	d11b      	bne.n	800687c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	6818      	ldr	r0, [r3, #0]
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	6819      	ldr	r1, [r3, #0]
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	685a      	ldr	r2, [r3, #4]
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	68db      	ldr	r3, [r3, #12]
 8006854:	f000 fef2 	bl	800763c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	69da      	ldr	r2, [r3, #28]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f022 020c 	bic.w	r2, r2, #12
 8006866:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	69d9      	ldr	r1, [r3, #28]
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	689a      	ldr	r2, [r3, #8]
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	430a      	orrs	r2, r1
 8006878:	61da      	str	r2, [r3, #28]
 800687a:	e021      	b.n	80068c0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2b0c      	cmp	r3, #12
 8006880:	d11c      	bne.n	80068bc <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6818      	ldr	r0, [r3, #0]
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	6819      	ldr	r1, [r3, #0]
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	685a      	ldr	r2, [r3, #4]
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	f000 ff0f 	bl	80076b4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	69da      	ldr	r2, [r3, #28]
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80068a4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	69d9      	ldr	r1, [r3, #28]
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	021a      	lsls	r2, r3, #8
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	430a      	orrs	r2, r1
 80068b8:	61da      	str	r2, [r3, #28]
 80068ba:	e001      	b.n	80068c0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2200      	movs	r2, #0
 80068c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80068c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	3718      	adds	r7, #24
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
	...

080068d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b086      	sub	sp, #24
 80068d8:	af00      	add	r7, sp, #0
 80068da:	60f8      	str	r0, [r7, #12]
 80068dc:	60b9      	str	r1, [r7, #8]
 80068de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068e0:	2300      	movs	r3, #0
 80068e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d101      	bne.n	80068f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80068ee:	2302      	movs	r3, #2
 80068f0:	e0ff      	b.n	8006af2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2b14      	cmp	r3, #20
 80068fe:	f200 80f0 	bhi.w	8006ae2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006902:	a201      	add	r2, pc, #4	; (adr r2, 8006908 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006908:	0800695d 	.word	0x0800695d
 800690c:	08006ae3 	.word	0x08006ae3
 8006910:	08006ae3 	.word	0x08006ae3
 8006914:	08006ae3 	.word	0x08006ae3
 8006918:	0800699d 	.word	0x0800699d
 800691c:	08006ae3 	.word	0x08006ae3
 8006920:	08006ae3 	.word	0x08006ae3
 8006924:	08006ae3 	.word	0x08006ae3
 8006928:	080069df 	.word	0x080069df
 800692c:	08006ae3 	.word	0x08006ae3
 8006930:	08006ae3 	.word	0x08006ae3
 8006934:	08006ae3 	.word	0x08006ae3
 8006938:	08006a1f 	.word	0x08006a1f
 800693c:	08006ae3 	.word	0x08006ae3
 8006940:	08006ae3 	.word	0x08006ae3
 8006944:	08006ae3 	.word	0x08006ae3
 8006948:	08006a61 	.word	0x08006a61
 800694c:	08006ae3 	.word	0x08006ae3
 8006950:	08006ae3 	.word	0x08006ae3
 8006954:	08006ae3 	.word	0x08006ae3
 8006958:	08006aa1 	.word	0x08006aa1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	68b9      	ldr	r1, [r7, #8]
 8006962:	4618      	mov	r0, r3
 8006964:	f000 fa90 	bl	8006e88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	699a      	ldr	r2, [r3, #24]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f042 0208 	orr.w	r2, r2, #8
 8006976:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	699a      	ldr	r2, [r3, #24]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f022 0204 	bic.w	r2, r2, #4
 8006986:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	6999      	ldr	r1, [r3, #24]
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	691a      	ldr	r2, [r3, #16]
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	430a      	orrs	r2, r1
 8006998:	619a      	str	r2, [r3, #24]
      break;
 800699a:	e0a5      	b.n	8006ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	68b9      	ldr	r1, [r7, #8]
 80069a2:	4618      	mov	r0, r3
 80069a4:	f000 fb00 	bl	8006fa8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	699a      	ldr	r2, [r3, #24]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	699a      	ldr	r2, [r3, #24]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	6999      	ldr	r1, [r3, #24]
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	021a      	lsls	r2, r3, #8
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	430a      	orrs	r2, r1
 80069da:	619a      	str	r2, [r3, #24]
      break;
 80069dc:	e084      	b.n	8006ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	68b9      	ldr	r1, [r7, #8]
 80069e4:	4618      	mov	r0, r3
 80069e6:	f000 fb69 	bl	80070bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	69da      	ldr	r2, [r3, #28]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f042 0208 	orr.w	r2, r2, #8
 80069f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	69da      	ldr	r2, [r3, #28]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f022 0204 	bic.w	r2, r2, #4
 8006a08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	69d9      	ldr	r1, [r3, #28]
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	691a      	ldr	r2, [r3, #16]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	430a      	orrs	r2, r1
 8006a1a:	61da      	str	r2, [r3, #28]
      break;
 8006a1c:	e064      	b.n	8006ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	68b9      	ldr	r1, [r7, #8]
 8006a24:	4618      	mov	r0, r3
 8006a26:	f000 fbd1 	bl	80071cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	69da      	ldr	r2, [r3, #28]
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	69da      	ldr	r2, [r3, #28]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	69d9      	ldr	r1, [r3, #28]
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	691b      	ldr	r3, [r3, #16]
 8006a54:	021a      	lsls	r2, r3, #8
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	430a      	orrs	r2, r1
 8006a5c:	61da      	str	r2, [r3, #28]
      break;
 8006a5e:	e043      	b.n	8006ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	68b9      	ldr	r1, [r7, #8]
 8006a66:	4618      	mov	r0, r3
 8006a68:	f000 fc1a 	bl	80072a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f042 0208 	orr.w	r2, r2, #8
 8006a7a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f022 0204 	bic.w	r2, r2, #4
 8006a8a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	691a      	ldr	r2, [r3, #16]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	430a      	orrs	r2, r1
 8006a9c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006a9e:	e023      	b.n	8006ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	68b9      	ldr	r1, [r7, #8]
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f000 fc5e 	bl	8007368 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006aba:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006aca:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	021a      	lsls	r2, r3, #8
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	430a      	orrs	r2, r1
 8006ade:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006ae0:	e002      	b.n	8006ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	75fb      	strb	r3, [r7, #23]
      break;
 8006ae6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2200      	movs	r2, #0
 8006aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006af0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3718      	adds	r7, #24
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}
 8006afa:	bf00      	nop

08006afc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b084      	sub	sp, #16
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b06:	2300      	movs	r3, #0
 8006b08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d101      	bne.n	8006b18 <HAL_TIM_ConfigClockSource+0x1c>
 8006b14:	2302      	movs	r3, #2
 8006b16:	e0b6      	b.n	8006c86 <HAL_TIM_ConfigClockSource+0x18a>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2202      	movs	r2, #2
 8006b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b36:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006b3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	68ba      	ldr	r2, [r7, #8]
 8006b4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b54:	d03e      	beq.n	8006bd4 <HAL_TIM_ConfigClockSource+0xd8>
 8006b56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b5a:	f200 8087 	bhi.w	8006c6c <HAL_TIM_ConfigClockSource+0x170>
 8006b5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b62:	f000 8086 	beq.w	8006c72 <HAL_TIM_ConfigClockSource+0x176>
 8006b66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b6a:	d87f      	bhi.n	8006c6c <HAL_TIM_ConfigClockSource+0x170>
 8006b6c:	2b70      	cmp	r3, #112	; 0x70
 8006b6e:	d01a      	beq.n	8006ba6 <HAL_TIM_ConfigClockSource+0xaa>
 8006b70:	2b70      	cmp	r3, #112	; 0x70
 8006b72:	d87b      	bhi.n	8006c6c <HAL_TIM_ConfigClockSource+0x170>
 8006b74:	2b60      	cmp	r3, #96	; 0x60
 8006b76:	d050      	beq.n	8006c1a <HAL_TIM_ConfigClockSource+0x11e>
 8006b78:	2b60      	cmp	r3, #96	; 0x60
 8006b7a:	d877      	bhi.n	8006c6c <HAL_TIM_ConfigClockSource+0x170>
 8006b7c:	2b50      	cmp	r3, #80	; 0x50
 8006b7e:	d03c      	beq.n	8006bfa <HAL_TIM_ConfigClockSource+0xfe>
 8006b80:	2b50      	cmp	r3, #80	; 0x50
 8006b82:	d873      	bhi.n	8006c6c <HAL_TIM_ConfigClockSource+0x170>
 8006b84:	2b40      	cmp	r3, #64	; 0x40
 8006b86:	d058      	beq.n	8006c3a <HAL_TIM_ConfigClockSource+0x13e>
 8006b88:	2b40      	cmp	r3, #64	; 0x40
 8006b8a:	d86f      	bhi.n	8006c6c <HAL_TIM_ConfigClockSource+0x170>
 8006b8c:	2b30      	cmp	r3, #48	; 0x30
 8006b8e:	d064      	beq.n	8006c5a <HAL_TIM_ConfigClockSource+0x15e>
 8006b90:	2b30      	cmp	r3, #48	; 0x30
 8006b92:	d86b      	bhi.n	8006c6c <HAL_TIM_ConfigClockSource+0x170>
 8006b94:	2b20      	cmp	r3, #32
 8006b96:	d060      	beq.n	8006c5a <HAL_TIM_ConfigClockSource+0x15e>
 8006b98:	2b20      	cmp	r3, #32
 8006b9a:	d867      	bhi.n	8006c6c <HAL_TIM_ConfigClockSource+0x170>
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d05c      	beq.n	8006c5a <HAL_TIM_ConfigClockSource+0x15e>
 8006ba0:	2b10      	cmp	r3, #16
 8006ba2:	d05a      	beq.n	8006c5a <HAL_TIM_ConfigClockSource+0x15e>
 8006ba4:	e062      	b.n	8006c6c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6818      	ldr	r0, [r3, #0]
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	6899      	ldr	r1, [r3, #8]
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	685a      	ldr	r2, [r3, #4]
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	68db      	ldr	r3, [r3, #12]
 8006bb6:	f000 fdd5 	bl	8007764 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	689b      	ldr	r3, [r3, #8]
 8006bc0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006bc8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	68ba      	ldr	r2, [r7, #8]
 8006bd0:	609a      	str	r2, [r3, #8]
      break;
 8006bd2:	e04f      	b.n	8006c74 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6818      	ldr	r0, [r3, #0]
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	6899      	ldr	r1, [r3, #8]
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	685a      	ldr	r2, [r3, #4]
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	f000 fdbe 	bl	8007764 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	689a      	ldr	r2, [r3, #8]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006bf6:	609a      	str	r2, [r3, #8]
      break;
 8006bf8:	e03c      	b.n	8006c74 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6818      	ldr	r0, [r3, #0]
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	6859      	ldr	r1, [r3, #4]
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	461a      	mov	r2, r3
 8006c08:	f000 fc7c 	bl	8007504 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2150      	movs	r1, #80	; 0x50
 8006c12:	4618      	mov	r0, r3
 8006c14:	f000 fd8b 	bl	800772e <TIM_ITRx_SetConfig>
      break;
 8006c18:	e02c      	b.n	8006c74 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6818      	ldr	r0, [r3, #0]
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	6859      	ldr	r1, [r3, #4]
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	461a      	mov	r2, r3
 8006c28:	f000 fcd8 	bl	80075dc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2160      	movs	r1, #96	; 0x60
 8006c32:	4618      	mov	r0, r3
 8006c34:	f000 fd7b 	bl	800772e <TIM_ITRx_SetConfig>
      break;
 8006c38:	e01c      	b.n	8006c74 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6818      	ldr	r0, [r3, #0]
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	6859      	ldr	r1, [r3, #4]
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	68db      	ldr	r3, [r3, #12]
 8006c46:	461a      	mov	r2, r3
 8006c48:	f000 fc5c 	bl	8007504 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	2140      	movs	r1, #64	; 0x40
 8006c52:	4618      	mov	r0, r3
 8006c54:	f000 fd6b 	bl	800772e <TIM_ITRx_SetConfig>
      break;
 8006c58:	e00c      	b.n	8006c74 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4619      	mov	r1, r3
 8006c64:	4610      	mov	r0, r2
 8006c66:	f000 fd62 	bl	800772e <TIM_ITRx_SetConfig>
      break;
 8006c6a:	e003      	b.n	8006c74 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	73fb      	strb	r3, [r7, #15]
      break;
 8006c70:	e000      	b.n	8006c74 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006c72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3710      	adds	r7, #16
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
	...

08006c90 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b085      	sub	sp, #20
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	2b0c      	cmp	r3, #12
 8006ca2:	d831      	bhi.n	8006d08 <HAL_TIM_ReadCapturedValue+0x78>
 8006ca4:	a201      	add	r2, pc, #4	; (adr r2, 8006cac <HAL_TIM_ReadCapturedValue+0x1c>)
 8006ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006caa:	bf00      	nop
 8006cac:	08006ce1 	.word	0x08006ce1
 8006cb0:	08006d09 	.word	0x08006d09
 8006cb4:	08006d09 	.word	0x08006d09
 8006cb8:	08006d09 	.word	0x08006d09
 8006cbc:	08006ceb 	.word	0x08006ceb
 8006cc0:	08006d09 	.word	0x08006d09
 8006cc4:	08006d09 	.word	0x08006d09
 8006cc8:	08006d09 	.word	0x08006d09
 8006ccc:	08006cf5 	.word	0x08006cf5
 8006cd0:	08006d09 	.word	0x08006d09
 8006cd4:	08006d09 	.word	0x08006d09
 8006cd8:	08006d09 	.word	0x08006d09
 8006cdc:	08006cff 	.word	0x08006cff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ce6:	60fb      	str	r3, [r7, #12]

      break;
 8006ce8:	e00f      	b.n	8006d0a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cf0:	60fb      	str	r3, [r7, #12]

      break;
 8006cf2:	e00a      	b.n	8006d0a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cfa:	60fb      	str	r3, [r7, #12]

      break;
 8006cfc:	e005      	b.n	8006d0a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d04:	60fb      	str	r3, [r7, #12]

      break;
 8006d06:	e000      	b.n	8006d0a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006d08:	bf00      	nop
  }

  return tmpreg;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3714      	adds	r7, #20
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr

08006d18 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b083      	sub	sp, #12
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006d20:	bf00      	nop
 8006d22:	370c      	adds	r7, #12
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d34:	bf00      	nop
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d48:	bf00      	nop
 8006d4a:	370c      	adds	r7, #12
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr

08006d54 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b083      	sub	sp, #12
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d5c:	bf00      	nop
 8006d5e:	370c      	adds	r7, #12
 8006d60:	46bd      	mov	sp, r7
 8006d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d66:	4770      	bx	lr

08006d68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b085      	sub	sp, #20
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	4a3c      	ldr	r2, [pc, #240]	; (8006e6c <TIM_Base_SetConfig+0x104>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d00f      	beq.n	8006da0 <TIM_Base_SetConfig+0x38>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d86:	d00b      	beq.n	8006da0 <TIM_Base_SetConfig+0x38>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4a39      	ldr	r2, [pc, #228]	; (8006e70 <TIM_Base_SetConfig+0x108>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d007      	beq.n	8006da0 <TIM_Base_SetConfig+0x38>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	4a38      	ldr	r2, [pc, #224]	; (8006e74 <TIM_Base_SetConfig+0x10c>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d003      	beq.n	8006da0 <TIM_Base_SetConfig+0x38>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a37      	ldr	r2, [pc, #220]	; (8006e78 <TIM_Base_SetConfig+0x110>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d108      	bne.n	8006db2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006da6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	68fa      	ldr	r2, [r7, #12]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	4a2d      	ldr	r2, [pc, #180]	; (8006e6c <TIM_Base_SetConfig+0x104>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d01b      	beq.n	8006df2 <TIM_Base_SetConfig+0x8a>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dc0:	d017      	beq.n	8006df2 <TIM_Base_SetConfig+0x8a>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	4a2a      	ldr	r2, [pc, #168]	; (8006e70 <TIM_Base_SetConfig+0x108>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d013      	beq.n	8006df2 <TIM_Base_SetConfig+0x8a>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	4a29      	ldr	r2, [pc, #164]	; (8006e74 <TIM_Base_SetConfig+0x10c>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d00f      	beq.n	8006df2 <TIM_Base_SetConfig+0x8a>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a28      	ldr	r2, [pc, #160]	; (8006e78 <TIM_Base_SetConfig+0x110>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d00b      	beq.n	8006df2 <TIM_Base_SetConfig+0x8a>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4a27      	ldr	r2, [pc, #156]	; (8006e7c <TIM_Base_SetConfig+0x114>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d007      	beq.n	8006df2 <TIM_Base_SetConfig+0x8a>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4a26      	ldr	r2, [pc, #152]	; (8006e80 <TIM_Base_SetConfig+0x118>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d003      	beq.n	8006df2 <TIM_Base_SetConfig+0x8a>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a25      	ldr	r2, [pc, #148]	; (8006e84 <TIM_Base_SetConfig+0x11c>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d108      	bne.n	8006e04 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006df8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	68db      	ldr	r3, [r3, #12]
 8006dfe:	68fa      	ldr	r2, [r7, #12]
 8006e00:	4313      	orrs	r3, r2
 8006e02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	695b      	ldr	r3, [r3, #20]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	689a      	ldr	r2, [r3, #8]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a10      	ldr	r2, [pc, #64]	; (8006e6c <TIM_Base_SetConfig+0x104>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d00f      	beq.n	8006e50 <TIM_Base_SetConfig+0xe8>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a11      	ldr	r2, [pc, #68]	; (8006e78 <TIM_Base_SetConfig+0x110>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d00b      	beq.n	8006e50 <TIM_Base_SetConfig+0xe8>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	4a10      	ldr	r2, [pc, #64]	; (8006e7c <TIM_Base_SetConfig+0x114>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d007      	beq.n	8006e50 <TIM_Base_SetConfig+0xe8>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4a0f      	ldr	r2, [pc, #60]	; (8006e80 <TIM_Base_SetConfig+0x118>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d003      	beq.n	8006e50 <TIM_Base_SetConfig+0xe8>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	4a0e      	ldr	r2, [pc, #56]	; (8006e84 <TIM_Base_SetConfig+0x11c>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d103      	bne.n	8006e58 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	691a      	ldr	r2, [r3, #16]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	615a      	str	r2, [r3, #20]
}
 8006e5e:	bf00      	nop
 8006e60:	3714      	adds	r7, #20
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr
 8006e6a:	bf00      	nop
 8006e6c:	40012c00 	.word	0x40012c00
 8006e70:	40000400 	.word	0x40000400
 8006e74:	40000800 	.word	0x40000800
 8006e78:	40013400 	.word	0x40013400
 8006e7c:	40014000 	.word	0x40014000
 8006e80:	40014400 	.word	0x40014400
 8006e84:	40014800 	.word	0x40014800

08006e88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b087      	sub	sp, #28
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6a1b      	ldr	r3, [r3, #32]
 8006e96:	f023 0201 	bic.w	r2, r3, #1
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6a1b      	ldr	r3, [r3, #32]
 8006ea2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	699b      	ldr	r3, [r3, #24]
 8006eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f023 0303 	bic.w	r3, r3, #3
 8006ec2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	68fa      	ldr	r2, [r7, #12]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	f023 0302 	bic.w	r3, r3, #2
 8006ed4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	697a      	ldr	r2, [r7, #20]
 8006edc:	4313      	orrs	r3, r2
 8006ede:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	4a2c      	ldr	r2, [pc, #176]	; (8006f94 <TIM_OC1_SetConfig+0x10c>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d00f      	beq.n	8006f08 <TIM_OC1_SetConfig+0x80>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	4a2b      	ldr	r2, [pc, #172]	; (8006f98 <TIM_OC1_SetConfig+0x110>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d00b      	beq.n	8006f08 <TIM_OC1_SetConfig+0x80>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	4a2a      	ldr	r2, [pc, #168]	; (8006f9c <TIM_OC1_SetConfig+0x114>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d007      	beq.n	8006f08 <TIM_OC1_SetConfig+0x80>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	4a29      	ldr	r2, [pc, #164]	; (8006fa0 <TIM_OC1_SetConfig+0x118>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d003      	beq.n	8006f08 <TIM_OC1_SetConfig+0x80>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	4a28      	ldr	r2, [pc, #160]	; (8006fa4 <TIM_OC1_SetConfig+0x11c>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d10c      	bne.n	8006f22 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	f023 0308 	bic.w	r3, r3, #8
 8006f0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	68db      	ldr	r3, [r3, #12]
 8006f14:	697a      	ldr	r2, [r7, #20]
 8006f16:	4313      	orrs	r3, r2
 8006f18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	f023 0304 	bic.w	r3, r3, #4
 8006f20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	4a1b      	ldr	r2, [pc, #108]	; (8006f94 <TIM_OC1_SetConfig+0x10c>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d00f      	beq.n	8006f4a <TIM_OC1_SetConfig+0xc2>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a1a      	ldr	r2, [pc, #104]	; (8006f98 <TIM_OC1_SetConfig+0x110>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d00b      	beq.n	8006f4a <TIM_OC1_SetConfig+0xc2>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	4a19      	ldr	r2, [pc, #100]	; (8006f9c <TIM_OC1_SetConfig+0x114>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d007      	beq.n	8006f4a <TIM_OC1_SetConfig+0xc2>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	4a18      	ldr	r2, [pc, #96]	; (8006fa0 <TIM_OC1_SetConfig+0x118>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d003      	beq.n	8006f4a <TIM_OC1_SetConfig+0xc2>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a17      	ldr	r2, [pc, #92]	; (8006fa4 <TIM_OC1_SetConfig+0x11c>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d111      	bne.n	8006f6e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	693a      	ldr	r2, [r7, #16]
 8006f60:	4313      	orrs	r3, r2
 8006f62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	699b      	ldr	r3, [r3, #24]
 8006f68:	693a      	ldr	r2, [r7, #16]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	693a      	ldr	r2, [r7, #16]
 8006f72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	68fa      	ldr	r2, [r7, #12]
 8006f78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	685a      	ldr	r2, [r3, #4]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	697a      	ldr	r2, [r7, #20]
 8006f86:	621a      	str	r2, [r3, #32]
}
 8006f88:	bf00      	nop
 8006f8a:	371c      	adds	r7, #28
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr
 8006f94:	40012c00 	.word	0x40012c00
 8006f98:	40013400 	.word	0x40013400
 8006f9c:	40014000 	.word	0x40014000
 8006fa0:	40014400 	.word	0x40014400
 8006fa4:	40014800 	.word	0x40014800

08006fa8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b087      	sub	sp, #28
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
 8006fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6a1b      	ldr	r3, [r3, #32]
 8006fb6:	f023 0210 	bic.w	r2, r3, #16
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6a1b      	ldr	r3, [r3, #32]
 8006fc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	699b      	ldr	r3, [r3, #24]
 8006fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006fd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fe2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	021b      	lsls	r3, r3, #8
 8006fea:	68fa      	ldr	r2, [r7, #12]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	f023 0320 	bic.w	r3, r3, #32
 8006ff6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	011b      	lsls	r3, r3, #4
 8006ffe:	697a      	ldr	r2, [r7, #20]
 8007000:	4313      	orrs	r3, r2
 8007002:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	4a28      	ldr	r2, [pc, #160]	; (80070a8 <TIM_OC2_SetConfig+0x100>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d003      	beq.n	8007014 <TIM_OC2_SetConfig+0x6c>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	4a27      	ldr	r2, [pc, #156]	; (80070ac <TIM_OC2_SetConfig+0x104>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d10d      	bne.n	8007030 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800701a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	68db      	ldr	r3, [r3, #12]
 8007020:	011b      	lsls	r3, r3, #4
 8007022:	697a      	ldr	r2, [r7, #20]
 8007024:	4313      	orrs	r3, r2
 8007026:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800702e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4a1d      	ldr	r2, [pc, #116]	; (80070a8 <TIM_OC2_SetConfig+0x100>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d00f      	beq.n	8007058 <TIM_OC2_SetConfig+0xb0>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a1c      	ldr	r2, [pc, #112]	; (80070ac <TIM_OC2_SetConfig+0x104>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d00b      	beq.n	8007058 <TIM_OC2_SetConfig+0xb0>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4a1b      	ldr	r2, [pc, #108]	; (80070b0 <TIM_OC2_SetConfig+0x108>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d007      	beq.n	8007058 <TIM_OC2_SetConfig+0xb0>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	4a1a      	ldr	r2, [pc, #104]	; (80070b4 <TIM_OC2_SetConfig+0x10c>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d003      	beq.n	8007058 <TIM_OC2_SetConfig+0xb0>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a19      	ldr	r2, [pc, #100]	; (80070b8 <TIM_OC2_SetConfig+0x110>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d113      	bne.n	8007080 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800705e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007066:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	695b      	ldr	r3, [r3, #20]
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	693a      	ldr	r2, [r7, #16]
 8007070:	4313      	orrs	r3, r2
 8007072:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	699b      	ldr	r3, [r3, #24]
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	693a      	ldr	r2, [r7, #16]
 800707c:	4313      	orrs	r3, r2
 800707e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	693a      	ldr	r2, [r7, #16]
 8007084:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	68fa      	ldr	r2, [r7, #12]
 800708a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	685a      	ldr	r2, [r3, #4]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	697a      	ldr	r2, [r7, #20]
 8007098:	621a      	str	r2, [r3, #32]
}
 800709a:	bf00      	nop
 800709c:	371c      	adds	r7, #28
 800709e:	46bd      	mov	sp, r7
 80070a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a4:	4770      	bx	lr
 80070a6:	bf00      	nop
 80070a8:	40012c00 	.word	0x40012c00
 80070ac:	40013400 	.word	0x40013400
 80070b0:	40014000 	.word	0x40014000
 80070b4:	40014400 	.word	0x40014400
 80070b8:	40014800 	.word	0x40014800

080070bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070bc:	b480      	push	{r7}
 80070be:	b087      	sub	sp, #28
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
 80070c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6a1b      	ldr	r3, [r3, #32]
 80070ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6a1b      	ldr	r3, [r3, #32]
 80070d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	69db      	ldr	r3, [r3, #28]
 80070e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	f023 0303 	bic.w	r3, r3, #3
 80070f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	68fa      	ldr	r2, [r7, #12]
 80070fe:	4313      	orrs	r3, r2
 8007100:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007108:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	021b      	lsls	r3, r3, #8
 8007110:	697a      	ldr	r2, [r7, #20]
 8007112:	4313      	orrs	r3, r2
 8007114:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	4a27      	ldr	r2, [pc, #156]	; (80071b8 <TIM_OC3_SetConfig+0xfc>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d003      	beq.n	8007126 <TIM_OC3_SetConfig+0x6a>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	4a26      	ldr	r2, [pc, #152]	; (80071bc <TIM_OC3_SetConfig+0x100>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d10d      	bne.n	8007142 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800712c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	68db      	ldr	r3, [r3, #12]
 8007132:	021b      	lsls	r3, r3, #8
 8007134:	697a      	ldr	r2, [r7, #20]
 8007136:	4313      	orrs	r3, r2
 8007138:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007140:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	4a1c      	ldr	r2, [pc, #112]	; (80071b8 <TIM_OC3_SetConfig+0xfc>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d00f      	beq.n	800716a <TIM_OC3_SetConfig+0xae>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	4a1b      	ldr	r2, [pc, #108]	; (80071bc <TIM_OC3_SetConfig+0x100>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d00b      	beq.n	800716a <TIM_OC3_SetConfig+0xae>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	4a1a      	ldr	r2, [pc, #104]	; (80071c0 <TIM_OC3_SetConfig+0x104>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d007      	beq.n	800716a <TIM_OC3_SetConfig+0xae>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	4a19      	ldr	r2, [pc, #100]	; (80071c4 <TIM_OC3_SetConfig+0x108>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d003      	beq.n	800716a <TIM_OC3_SetConfig+0xae>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	4a18      	ldr	r2, [pc, #96]	; (80071c8 <TIM_OC3_SetConfig+0x10c>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d113      	bne.n	8007192 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007170:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007178:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	695b      	ldr	r3, [r3, #20]
 800717e:	011b      	lsls	r3, r3, #4
 8007180:	693a      	ldr	r2, [r7, #16]
 8007182:	4313      	orrs	r3, r2
 8007184:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	699b      	ldr	r3, [r3, #24]
 800718a:	011b      	lsls	r3, r3, #4
 800718c:	693a      	ldr	r2, [r7, #16]
 800718e:	4313      	orrs	r3, r2
 8007190:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	693a      	ldr	r2, [r7, #16]
 8007196:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	68fa      	ldr	r2, [r7, #12]
 800719c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	685a      	ldr	r2, [r3, #4]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	697a      	ldr	r2, [r7, #20]
 80071aa:	621a      	str	r2, [r3, #32]
}
 80071ac:	bf00      	nop
 80071ae:	371c      	adds	r7, #28
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr
 80071b8:	40012c00 	.word	0x40012c00
 80071bc:	40013400 	.word	0x40013400
 80071c0:	40014000 	.word	0x40014000
 80071c4:	40014400 	.word	0x40014400
 80071c8:	40014800 	.word	0x40014800

080071cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b087      	sub	sp, #28
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6a1b      	ldr	r3, [r3, #32]
 80071da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6a1b      	ldr	r3, [r3, #32]
 80071e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	69db      	ldr	r3, [r3, #28]
 80071f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007206:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	021b      	lsls	r3, r3, #8
 800720e:	68fa      	ldr	r2, [r7, #12]
 8007210:	4313      	orrs	r3, r2
 8007212:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800721a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	031b      	lsls	r3, r3, #12
 8007222:	693a      	ldr	r2, [r7, #16]
 8007224:	4313      	orrs	r3, r2
 8007226:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a18      	ldr	r2, [pc, #96]	; (800728c <TIM_OC4_SetConfig+0xc0>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d00f      	beq.n	8007250 <TIM_OC4_SetConfig+0x84>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a17      	ldr	r2, [pc, #92]	; (8007290 <TIM_OC4_SetConfig+0xc4>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d00b      	beq.n	8007250 <TIM_OC4_SetConfig+0x84>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	4a16      	ldr	r2, [pc, #88]	; (8007294 <TIM_OC4_SetConfig+0xc8>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d007      	beq.n	8007250 <TIM_OC4_SetConfig+0x84>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	4a15      	ldr	r2, [pc, #84]	; (8007298 <TIM_OC4_SetConfig+0xcc>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d003      	beq.n	8007250 <TIM_OC4_SetConfig+0x84>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4a14      	ldr	r2, [pc, #80]	; (800729c <TIM_OC4_SetConfig+0xd0>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d109      	bne.n	8007264 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007256:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	695b      	ldr	r3, [r3, #20]
 800725c:	019b      	lsls	r3, r3, #6
 800725e:	697a      	ldr	r2, [r7, #20]
 8007260:	4313      	orrs	r3, r2
 8007262:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	697a      	ldr	r2, [r7, #20]
 8007268:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	68fa      	ldr	r2, [r7, #12]
 800726e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	685a      	ldr	r2, [r3, #4]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	693a      	ldr	r2, [r7, #16]
 800727c:	621a      	str	r2, [r3, #32]
}
 800727e:	bf00      	nop
 8007280:	371c      	adds	r7, #28
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
 800728a:	bf00      	nop
 800728c:	40012c00 	.word	0x40012c00
 8007290:	40013400 	.word	0x40013400
 8007294:	40014000 	.word	0x40014000
 8007298:	40014400 	.word	0x40014400
 800729c:	40014800 	.word	0x40014800

080072a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b087      	sub	sp, #28
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6a1b      	ldr	r3, [r3, #32]
 80072ae:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6a1b      	ldr	r3, [r3, #32]
 80072ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	68fa      	ldr	r2, [r7, #12]
 80072da:	4313      	orrs	r3, r2
 80072dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80072e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	041b      	lsls	r3, r3, #16
 80072ec:	693a      	ldr	r2, [r7, #16]
 80072ee:	4313      	orrs	r3, r2
 80072f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	4a17      	ldr	r2, [pc, #92]	; (8007354 <TIM_OC5_SetConfig+0xb4>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d00f      	beq.n	800731a <TIM_OC5_SetConfig+0x7a>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	4a16      	ldr	r2, [pc, #88]	; (8007358 <TIM_OC5_SetConfig+0xb8>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d00b      	beq.n	800731a <TIM_OC5_SetConfig+0x7a>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	4a15      	ldr	r2, [pc, #84]	; (800735c <TIM_OC5_SetConfig+0xbc>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d007      	beq.n	800731a <TIM_OC5_SetConfig+0x7a>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	4a14      	ldr	r2, [pc, #80]	; (8007360 <TIM_OC5_SetConfig+0xc0>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d003      	beq.n	800731a <TIM_OC5_SetConfig+0x7a>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	4a13      	ldr	r2, [pc, #76]	; (8007364 <TIM_OC5_SetConfig+0xc4>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d109      	bne.n	800732e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007320:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	695b      	ldr	r3, [r3, #20]
 8007326:	021b      	lsls	r3, r3, #8
 8007328:	697a      	ldr	r2, [r7, #20]
 800732a:	4313      	orrs	r3, r2
 800732c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	697a      	ldr	r2, [r7, #20]
 8007332:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	68fa      	ldr	r2, [r7, #12]
 8007338:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	685a      	ldr	r2, [r3, #4]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	693a      	ldr	r2, [r7, #16]
 8007346:	621a      	str	r2, [r3, #32]
}
 8007348:	bf00      	nop
 800734a:	371c      	adds	r7, #28
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr
 8007354:	40012c00 	.word	0x40012c00
 8007358:	40013400 	.word	0x40013400
 800735c:	40014000 	.word	0x40014000
 8007360:	40014400 	.word	0x40014400
 8007364:	40014800 	.word	0x40014800

08007368 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007368:	b480      	push	{r7}
 800736a:	b087      	sub	sp, #28
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6a1b      	ldr	r3, [r3, #32]
 8007376:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6a1b      	ldr	r3, [r3, #32]
 8007382:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800738e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007396:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800739a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	021b      	lsls	r3, r3, #8
 80073a2:	68fa      	ldr	r2, [r7, #12]
 80073a4:	4313      	orrs	r3, r2
 80073a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80073ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	051b      	lsls	r3, r3, #20
 80073b6:	693a      	ldr	r2, [r7, #16]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a18      	ldr	r2, [pc, #96]	; (8007420 <TIM_OC6_SetConfig+0xb8>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d00f      	beq.n	80073e4 <TIM_OC6_SetConfig+0x7c>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a17      	ldr	r2, [pc, #92]	; (8007424 <TIM_OC6_SetConfig+0xbc>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d00b      	beq.n	80073e4 <TIM_OC6_SetConfig+0x7c>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a16      	ldr	r2, [pc, #88]	; (8007428 <TIM_OC6_SetConfig+0xc0>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d007      	beq.n	80073e4 <TIM_OC6_SetConfig+0x7c>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a15      	ldr	r2, [pc, #84]	; (800742c <TIM_OC6_SetConfig+0xc4>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d003      	beq.n	80073e4 <TIM_OC6_SetConfig+0x7c>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	4a14      	ldr	r2, [pc, #80]	; (8007430 <TIM_OC6_SetConfig+0xc8>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d109      	bne.n	80073f8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80073ea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	695b      	ldr	r3, [r3, #20]
 80073f0:	029b      	lsls	r3, r3, #10
 80073f2:	697a      	ldr	r2, [r7, #20]
 80073f4:	4313      	orrs	r3, r2
 80073f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	697a      	ldr	r2, [r7, #20]
 80073fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	68fa      	ldr	r2, [r7, #12]
 8007402:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	685a      	ldr	r2, [r3, #4]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	693a      	ldr	r2, [r7, #16]
 8007410:	621a      	str	r2, [r3, #32]
}
 8007412:	bf00      	nop
 8007414:	371c      	adds	r7, #28
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr
 800741e:	bf00      	nop
 8007420:	40012c00 	.word	0x40012c00
 8007424:	40013400 	.word	0x40013400
 8007428:	40014000 	.word	0x40014000
 800742c:	40014400 	.word	0x40014400
 8007430:	40014800 	.word	0x40014800

08007434 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007434:	b480      	push	{r7}
 8007436:	b087      	sub	sp, #28
 8007438:	af00      	add	r7, sp, #0
 800743a:	60f8      	str	r0, [r7, #12]
 800743c:	60b9      	str	r1, [r7, #8]
 800743e:	607a      	str	r2, [r7, #4]
 8007440:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6a1b      	ldr	r3, [r3, #32]
 8007446:	f023 0201 	bic.w	r2, r3, #1
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	699b      	ldr	r3, [r3, #24]
 8007452:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	6a1b      	ldr	r3, [r3, #32]
 8007458:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	4a24      	ldr	r2, [pc, #144]	; (80074f0 <TIM_TI1_SetConfig+0xbc>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d013      	beq.n	800748a <TIM_TI1_SetConfig+0x56>
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007468:	d00f      	beq.n	800748a <TIM_TI1_SetConfig+0x56>
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	4a21      	ldr	r2, [pc, #132]	; (80074f4 <TIM_TI1_SetConfig+0xc0>)
 800746e:	4293      	cmp	r3, r2
 8007470:	d00b      	beq.n	800748a <TIM_TI1_SetConfig+0x56>
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	4a20      	ldr	r2, [pc, #128]	; (80074f8 <TIM_TI1_SetConfig+0xc4>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d007      	beq.n	800748a <TIM_TI1_SetConfig+0x56>
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	4a1f      	ldr	r2, [pc, #124]	; (80074fc <TIM_TI1_SetConfig+0xc8>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d003      	beq.n	800748a <TIM_TI1_SetConfig+0x56>
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	4a1e      	ldr	r2, [pc, #120]	; (8007500 <TIM_TI1_SetConfig+0xcc>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d101      	bne.n	800748e <TIM_TI1_SetConfig+0x5a>
 800748a:	2301      	movs	r3, #1
 800748c:	e000      	b.n	8007490 <TIM_TI1_SetConfig+0x5c>
 800748e:	2300      	movs	r3, #0
 8007490:	2b00      	cmp	r3, #0
 8007492:	d008      	beq.n	80074a6 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	f023 0303 	bic.w	r3, r3, #3
 800749a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800749c:	697a      	ldr	r2, [r7, #20]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	4313      	orrs	r3, r2
 80074a2:	617b      	str	r3, [r7, #20]
 80074a4:	e003      	b.n	80074ae <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	f043 0301 	orr.w	r3, r3, #1
 80074ac:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	011b      	lsls	r3, r3, #4
 80074ba:	b2db      	uxtb	r3, r3
 80074bc:	697a      	ldr	r2, [r7, #20]
 80074be:	4313      	orrs	r3, r2
 80074c0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	f023 030a 	bic.w	r3, r3, #10
 80074c8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	f003 030a 	and.w	r3, r3, #10
 80074d0:	693a      	ldr	r2, [r7, #16]
 80074d2:	4313      	orrs	r3, r2
 80074d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	697a      	ldr	r2, [r7, #20]
 80074da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	693a      	ldr	r2, [r7, #16]
 80074e0:	621a      	str	r2, [r3, #32]
}
 80074e2:	bf00      	nop
 80074e4:	371c      	adds	r7, #28
 80074e6:	46bd      	mov	sp, r7
 80074e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ec:	4770      	bx	lr
 80074ee:	bf00      	nop
 80074f0:	40012c00 	.word	0x40012c00
 80074f4:	40000400 	.word	0x40000400
 80074f8:	40000800 	.word	0x40000800
 80074fc:	40013400 	.word	0x40013400
 8007500:	40014000 	.word	0x40014000

08007504 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007504:	b480      	push	{r7}
 8007506:	b087      	sub	sp, #28
 8007508:	af00      	add	r7, sp, #0
 800750a:	60f8      	str	r0, [r7, #12]
 800750c:	60b9      	str	r1, [r7, #8]
 800750e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6a1b      	ldr	r3, [r3, #32]
 8007514:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	6a1b      	ldr	r3, [r3, #32]
 800751a:	f023 0201 	bic.w	r2, r3, #1
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	699b      	ldr	r3, [r3, #24]
 8007526:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800752e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	011b      	lsls	r3, r3, #4
 8007534:	693a      	ldr	r2, [r7, #16]
 8007536:	4313      	orrs	r3, r2
 8007538:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800753a:	697b      	ldr	r3, [r7, #20]
 800753c:	f023 030a 	bic.w	r3, r3, #10
 8007540:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007542:	697a      	ldr	r2, [r7, #20]
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	4313      	orrs	r3, r2
 8007548:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	693a      	ldr	r2, [r7, #16]
 800754e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	697a      	ldr	r2, [r7, #20]
 8007554:	621a      	str	r2, [r3, #32]
}
 8007556:	bf00      	nop
 8007558:	371c      	adds	r7, #28
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr

08007562 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007562:	b480      	push	{r7}
 8007564:	b087      	sub	sp, #28
 8007566:	af00      	add	r7, sp, #0
 8007568:	60f8      	str	r0, [r7, #12]
 800756a:	60b9      	str	r1, [r7, #8]
 800756c:	607a      	str	r2, [r7, #4]
 800756e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6a1b      	ldr	r3, [r3, #32]
 8007574:	f023 0210 	bic.w	r2, r3, #16
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	699b      	ldr	r3, [r3, #24]
 8007580:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	6a1b      	ldr	r3, [r3, #32]
 8007586:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800758e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	021b      	lsls	r3, r3, #8
 8007594:	697a      	ldr	r2, [r7, #20]
 8007596:	4313      	orrs	r3, r2
 8007598:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80075a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	031b      	lsls	r3, r3, #12
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	697a      	ldr	r2, [r7, #20]
 80075aa:	4313      	orrs	r3, r2
 80075ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80075b4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	011b      	lsls	r3, r3, #4
 80075ba:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80075be:	693a      	ldr	r2, [r7, #16]
 80075c0:	4313      	orrs	r3, r2
 80075c2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	697a      	ldr	r2, [r7, #20]
 80075c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	693a      	ldr	r2, [r7, #16]
 80075ce:	621a      	str	r2, [r3, #32]
}
 80075d0:	bf00      	nop
 80075d2:	371c      	adds	r7, #28
 80075d4:	46bd      	mov	sp, r7
 80075d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075da:	4770      	bx	lr

080075dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075dc:	b480      	push	{r7}
 80075de:	b087      	sub	sp, #28
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	60f8      	str	r0, [r7, #12]
 80075e4:	60b9      	str	r1, [r7, #8]
 80075e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	6a1b      	ldr	r3, [r3, #32]
 80075ec:	f023 0210 	bic.w	r2, r3, #16
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	699b      	ldr	r3, [r3, #24]
 80075f8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	6a1b      	ldr	r3, [r3, #32]
 80075fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007606:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	031b      	lsls	r3, r3, #12
 800760c:	697a      	ldr	r2, [r7, #20]
 800760e:	4313      	orrs	r3, r2
 8007610:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007618:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	011b      	lsls	r3, r3, #4
 800761e:	693a      	ldr	r2, [r7, #16]
 8007620:	4313      	orrs	r3, r2
 8007622:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	697a      	ldr	r2, [r7, #20]
 8007628:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	693a      	ldr	r2, [r7, #16]
 800762e:	621a      	str	r2, [r3, #32]
}
 8007630:	bf00      	nop
 8007632:	371c      	adds	r7, #28
 8007634:	46bd      	mov	sp, r7
 8007636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763a:	4770      	bx	lr

0800763c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800763c:	b480      	push	{r7}
 800763e:	b087      	sub	sp, #28
 8007640:	af00      	add	r7, sp, #0
 8007642:	60f8      	str	r0, [r7, #12]
 8007644:	60b9      	str	r1, [r7, #8]
 8007646:	607a      	str	r2, [r7, #4]
 8007648:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	6a1b      	ldr	r3, [r3, #32]
 800764e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	69db      	ldr	r3, [r3, #28]
 800765a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	6a1b      	ldr	r3, [r3, #32]
 8007660:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	f023 0303 	bic.w	r3, r3, #3
 8007668:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800766a:	697a      	ldr	r2, [r7, #20]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	4313      	orrs	r3, r2
 8007670:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007678:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	011b      	lsls	r3, r3, #4
 800767e:	b2db      	uxtb	r3, r3
 8007680:	697a      	ldr	r2, [r7, #20]
 8007682:	4313      	orrs	r3, r2
 8007684:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800768c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	021b      	lsls	r3, r3, #8
 8007692:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007696:	693a      	ldr	r2, [r7, #16]
 8007698:	4313      	orrs	r3, r2
 800769a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	697a      	ldr	r2, [r7, #20]
 80076a0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	693a      	ldr	r2, [r7, #16]
 80076a6:	621a      	str	r2, [r3, #32]
}
 80076a8:	bf00      	nop
 80076aa:	371c      	adds	r7, #28
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr

080076b4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b087      	sub	sp, #28
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	60f8      	str	r0, [r7, #12]
 80076bc:	60b9      	str	r1, [r7, #8]
 80076be:	607a      	str	r2, [r7, #4]
 80076c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	6a1b      	ldr	r3, [r3, #32]
 80076c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	69db      	ldr	r3, [r3, #28]
 80076d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	6a1b      	ldr	r3, [r3, #32]
 80076d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076e0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	021b      	lsls	r3, r3, #8
 80076e6:	697a      	ldr	r2, [r7, #20]
 80076e8:	4313      	orrs	r3, r2
 80076ea:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80076f2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	031b      	lsls	r3, r3, #12
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	697a      	ldr	r2, [r7, #20]
 80076fc:	4313      	orrs	r3, r2
 80076fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007706:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	031b      	lsls	r3, r3, #12
 800770c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007710:	693a      	ldr	r2, [r7, #16]
 8007712:	4313      	orrs	r3, r2
 8007714:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	697a      	ldr	r2, [r7, #20]
 800771a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	693a      	ldr	r2, [r7, #16]
 8007720:	621a      	str	r2, [r3, #32]
}
 8007722:	bf00      	nop
 8007724:	371c      	adds	r7, #28
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr

0800772e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800772e:	b480      	push	{r7}
 8007730:	b085      	sub	sp, #20
 8007732:	af00      	add	r7, sp, #0
 8007734:	6078      	str	r0, [r7, #4]
 8007736:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007744:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007746:	683a      	ldr	r2, [r7, #0]
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	4313      	orrs	r3, r2
 800774c:	f043 0307 	orr.w	r3, r3, #7
 8007750:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	68fa      	ldr	r2, [r7, #12]
 8007756:	609a      	str	r2, [r3, #8]
}
 8007758:	bf00      	nop
 800775a:	3714      	adds	r7, #20
 800775c:	46bd      	mov	sp, r7
 800775e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007762:	4770      	bx	lr

08007764 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007764:	b480      	push	{r7}
 8007766:	b087      	sub	sp, #28
 8007768:	af00      	add	r7, sp, #0
 800776a:	60f8      	str	r0, [r7, #12]
 800776c:	60b9      	str	r1, [r7, #8]
 800776e:	607a      	str	r2, [r7, #4]
 8007770:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800777e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	021a      	lsls	r2, r3, #8
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	431a      	orrs	r2, r3
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	4313      	orrs	r3, r2
 800778c:	697a      	ldr	r2, [r7, #20]
 800778e:	4313      	orrs	r3, r2
 8007790:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	697a      	ldr	r2, [r7, #20]
 8007796:	609a      	str	r2, [r3, #8]
}
 8007798:	bf00      	nop
 800779a:	371c      	adds	r7, #28
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr

080077a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b087      	sub	sp, #28
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	60f8      	str	r0, [r7, #12]
 80077ac:	60b9      	str	r1, [r7, #8]
 80077ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	f003 031f 	and.w	r3, r3, #31
 80077b6:	2201      	movs	r2, #1
 80077b8:	fa02 f303 	lsl.w	r3, r2, r3
 80077bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	6a1a      	ldr	r2, [r3, #32]
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	43db      	mvns	r3, r3
 80077c6:	401a      	ands	r2, r3
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	6a1a      	ldr	r2, [r3, #32]
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	f003 031f 	and.w	r3, r3, #31
 80077d6:	6879      	ldr	r1, [r7, #4]
 80077d8:	fa01 f303 	lsl.w	r3, r1, r3
 80077dc:	431a      	orrs	r2, r3
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	621a      	str	r2, [r3, #32]
}
 80077e2:	bf00      	nop
 80077e4:	371c      	adds	r7, #28
 80077e6:	46bd      	mov	sp, r7
 80077e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ec:	4770      	bx	lr
	...

080077f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b085      	sub	sp, #20
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007800:	2b01      	cmp	r3, #1
 8007802:	d101      	bne.n	8007808 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007804:	2302      	movs	r3, #2
 8007806:	e063      	b.n	80078d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2201      	movs	r2, #1
 800780c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2202      	movs	r2, #2
 8007814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a2b      	ldr	r2, [pc, #172]	; (80078dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d004      	beq.n	800783c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a2a      	ldr	r2, [pc, #168]	; (80078e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d108      	bne.n	800784e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007842:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	68fa      	ldr	r2, [r7, #12]
 800784a:	4313      	orrs	r3, r2
 800784c:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007854:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	68fa      	ldr	r2, [r7, #12]
 800785c:	4313      	orrs	r3, r2
 800785e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	68fa      	ldr	r2, [r7, #12]
 8007866:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a1b      	ldr	r2, [pc, #108]	; (80078dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d018      	beq.n	80078a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800787a:	d013      	beq.n	80078a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a18      	ldr	r2, [pc, #96]	; (80078e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d00e      	beq.n	80078a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a17      	ldr	r2, [pc, #92]	; (80078e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d009      	beq.n	80078a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a12      	ldr	r2, [pc, #72]	; (80078e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d004      	beq.n	80078a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a13      	ldr	r2, [pc, #76]	; (80078ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d10c      	bne.n	80078be <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078aa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	68ba      	ldr	r2, [r7, #8]
 80078b2:	4313      	orrs	r3, r2
 80078b4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	68ba      	ldr	r2, [r7, #8]
 80078bc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2201      	movs	r2, #1
 80078c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2200      	movs	r2, #0
 80078ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80078ce:	2300      	movs	r3, #0
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3714      	adds	r7, #20
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr
 80078dc:	40012c00 	.word	0x40012c00
 80078e0:	40013400 	.word	0x40013400
 80078e4:	40000400 	.word	0x40000400
 80078e8:	40000800 	.word	0x40000800
 80078ec:	40014000 	.word	0x40014000

080078f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b083      	sub	sp, #12
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80078f8:	bf00      	nop
 80078fa:	370c      	adds	r7, #12
 80078fc:	46bd      	mov	sp, r7
 80078fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007902:	4770      	bx	lr

08007904 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800790c:	bf00      	nop
 800790e:	370c      	adds	r7, #12
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007920:	bf00      	nop
 8007922:	370c      	adds	r7, #12
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr

0800792c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800792c:	b480      	push	{r7}
 800792e:	b085      	sub	sp, #20
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007934:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007938:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007940:	b29a      	uxth	r2, r3
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	b29b      	uxth	r3, r3
 8007946:	43db      	mvns	r3, r3
 8007948:	b29b      	uxth	r3, r3
 800794a:	4013      	ands	r3, r2
 800794c:	b29a      	uxth	r2, r3
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007954:	2300      	movs	r3, #0
}
 8007956:	4618      	mov	r0, r3
 8007958:	3714      	adds	r7, #20
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr

08007962 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007962:	b084      	sub	sp, #16
 8007964:	b480      	push	{r7}
 8007966:	b083      	sub	sp, #12
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	f107 0014 	add.w	r0, r7, #20
 8007970:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2201      	movs	r2, #1
 8007978:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2200      	movs	r2, #0
 8007980:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2200      	movs	r2, #0
 8007990:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007994:	2300      	movs	r3, #0
}
 8007996:	4618      	mov	r0, r3
 8007998:	370c      	adds	r7, #12
 800799a:	46bd      	mov	sp, r7
 800799c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a0:	b004      	add	sp, #16
 80079a2:	4770      	bx	lr

080079a4 <__errno>:
 80079a4:	4b01      	ldr	r3, [pc, #4]	; (80079ac <__errno+0x8>)
 80079a6:	6818      	ldr	r0, [r3, #0]
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop
 80079ac:	20000240 	.word	0x20000240

080079b0 <__libc_init_array>:
 80079b0:	b570      	push	{r4, r5, r6, lr}
 80079b2:	4d0d      	ldr	r5, [pc, #52]	; (80079e8 <__libc_init_array+0x38>)
 80079b4:	4c0d      	ldr	r4, [pc, #52]	; (80079ec <__libc_init_array+0x3c>)
 80079b6:	1b64      	subs	r4, r4, r5
 80079b8:	10a4      	asrs	r4, r4, #2
 80079ba:	2600      	movs	r6, #0
 80079bc:	42a6      	cmp	r6, r4
 80079be:	d109      	bne.n	80079d4 <__libc_init_array+0x24>
 80079c0:	4d0b      	ldr	r5, [pc, #44]	; (80079f0 <__libc_init_array+0x40>)
 80079c2:	4c0c      	ldr	r4, [pc, #48]	; (80079f4 <__libc_init_array+0x44>)
 80079c4:	f004 ff6e 	bl	800c8a4 <_init>
 80079c8:	1b64      	subs	r4, r4, r5
 80079ca:	10a4      	asrs	r4, r4, #2
 80079cc:	2600      	movs	r6, #0
 80079ce:	42a6      	cmp	r6, r4
 80079d0:	d105      	bne.n	80079de <__libc_init_array+0x2e>
 80079d2:	bd70      	pop	{r4, r5, r6, pc}
 80079d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80079d8:	4798      	blx	r3
 80079da:	3601      	adds	r6, #1
 80079dc:	e7ee      	b.n	80079bc <__libc_init_array+0xc>
 80079de:	f855 3b04 	ldr.w	r3, [r5], #4
 80079e2:	4798      	blx	r3
 80079e4:	3601      	adds	r6, #1
 80079e6:	e7f2      	b.n	80079ce <__libc_init_array+0x1e>
 80079e8:	0800d148 	.word	0x0800d148
 80079ec:	0800d148 	.word	0x0800d148
 80079f0:	0800d148 	.word	0x0800d148
 80079f4:	0800d14c 	.word	0x0800d14c

080079f8 <memset>:
 80079f8:	4402      	add	r2, r0
 80079fa:	4603      	mov	r3, r0
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d100      	bne.n	8007a02 <memset+0xa>
 8007a00:	4770      	bx	lr
 8007a02:	f803 1b01 	strb.w	r1, [r3], #1
 8007a06:	e7f9      	b.n	80079fc <memset+0x4>

08007a08 <__cvt>:
 8007a08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a0c:	ec55 4b10 	vmov	r4, r5, d0
 8007a10:	2d00      	cmp	r5, #0
 8007a12:	460e      	mov	r6, r1
 8007a14:	4619      	mov	r1, r3
 8007a16:	462b      	mov	r3, r5
 8007a18:	bfbb      	ittet	lt
 8007a1a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007a1e:	461d      	movlt	r5, r3
 8007a20:	2300      	movge	r3, #0
 8007a22:	232d      	movlt	r3, #45	; 0x2d
 8007a24:	700b      	strb	r3, [r1, #0]
 8007a26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a28:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007a2c:	4691      	mov	r9, r2
 8007a2e:	f023 0820 	bic.w	r8, r3, #32
 8007a32:	bfbc      	itt	lt
 8007a34:	4622      	movlt	r2, r4
 8007a36:	4614      	movlt	r4, r2
 8007a38:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007a3c:	d005      	beq.n	8007a4a <__cvt+0x42>
 8007a3e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007a42:	d100      	bne.n	8007a46 <__cvt+0x3e>
 8007a44:	3601      	adds	r6, #1
 8007a46:	2102      	movs	r1, #2
 8007a48:	e000      	b.n	8007a4c <__cvt+0x44>
 8007a4a:	2103      	movs	r1, #3
 8007a4c:	ab03      	add	r3, sp, #12
 8007a4e:	9301      	str	r3, [sp, #4]
 8007a50:	ab02      	add	r3, sp, #8
 8007a52:	9300      	str	r3, [sp, #0]
 8007a54:	ec45 4b10 	vmov	d0, r4, r5
 8007a58:	4653      	mov	r3, sl
 8007a5a:	4632      	mov	r2, r6
 8007a5c:	f000 fcec 	bl	8008438 <_dtoa_r>
 8007a60:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007a64:	4607      	mov	r7, r0
 8007a66:	d102      	bne.n	8007a6e <__cvt+0x66>
 8007a68:	f019 0f01 	tst.w	r9, #1
 8007a6c:	d022      	beq.n	8007ab4 <__cvt+0xac>
 8007a6e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007a72:	eb07 0906 	add.w	r9, r7, r6
 8007a76:	d110      	bne.n	8007a9a <__cvt+0x92>
 8007a78:	783b      	ldrb	r3, [r7, #0]
 8007a7a:	2b30      	cmp	r3, #48	; 0x30
 8007a7c:	d10a      	bne.n	8007a94 <__cvt+0x8c>
 8007a7e:	2200      	movs	r2, #0
 8007a80:	2300      	movs	r3, #0
 8007a82:	4620      	mov	r0, r4
 8007a84:	4629      	mov	r1, r5
 8007a86:	f7f9 f81f 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a8a:	b918      	cbnz	r0, 8007a94 <__cvt+0x8c>
 8007a8c:	f1c6 0601 	rsb	r6, r6, #1
 8007a90:	f8ca 6000 	str.w	r6, [sl]
 8007a94:	f8da 3000 	ldr.w	r3, [sl]
 8007a98:	4499      	add	r9, r3
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	4629      	mov	r1, r5
 8007aa2:	f7f9 f811 	bl	8000ac8 <__aeabi_dcmpeq>
 8007aa6:	b108      	cbz	r0, 8007aac <__cvt+0xa4>
 8007aa8:	f8cd 900c 	str.w	r9, [sp, #12]
 8007aac:	2230      	movs	r2, #48	; 0x30
 8007aae:	9b03      	ldr	r3, [sp, #12]
 8007ab0:	454b      	cmp	r3, r9
 8007ab2:	d307      	bcc.n	8007ac4 <__cvt+0xbc>
 8007ab4:	9b03      	ldr	r3, [sp, #12]
 8007ab6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007ab8:	1bdb      	subs	r3, r3, r7
 8007aba:	4638      	mov	r0, r7
 8007abc:	6013      	str	r3, [r2, #0]
 8007abe:	b004      	add	sp, #16
 8007ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ac4:	1c59      	adds	r1, r3, #1
 8007ac6:	9103      	str	r1, [sp, #12]
 8007ac8:	701a      	strb	r2, [r3, #0]
 8007aca:	e7f0      	b.n	8007aae <__cvt+0xa6>

08007acc <__exponent>:
 8007acc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ace:	4603      	mov	r3, r0
 8007ad0:	2900      	cmp	r1, #0
 8007ad2:	bfb8      	it	lt
 8007ad4:	4249      	neglt	r1, r1
 8007ad6:	f803 2b02 	strb.w	r2, [r3], #2
 8007ada:	bfb4      	ite	lt
 8007adc:	222d      	movlt	r2, #45	; 0x2d
 8007ade:	222b      	movge	r2, #43	; 0x2b
 8007ae0:	2909      	cmp	r1, #9
 8007ae2:	7042      	strb	r2, [r0, #1]
 8007ae4:	dd2a      	ble.n	8007b3c <__exponent+0x70>
 8007ae6:	f10d 0407 	add.w	r4, sp, #7
 8007aea:	46a4      	mov	ip, r4
 8007aec:	270a      	movs	r7, #10
 8007aee:	46a6      	mov	lr, r4
 8007af0:	460a      	mov	r2, r1
 8007af2:	fb91 f6f7 	sdiv	r6, r1, r7
 8007af6:	fb07 1516 	mls	r5, r7, r6, r1
 8007afa:	3530      	adds	r5, #48	; 0x30
 8007afc:	2a63      	cmp	r2, #99	; 0x63
 8007afe:	f104 34ff 	add.w	r4, r4, #4294967295
 8007b02:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007b06:	4631      	mov	r1, r6
 8007b08:	dcf1      	bgt.n	8007aee <__exponent+0x22>
 8007b0a:	3130      	adds	r1, #48	; 0x30
 8007b0c:	f1ae 0502 	sub.w	r5, lr, #2
 8007b10:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007b14:	1c44      	adds	r4, r0, #1
 8007b16:	4629      	mov	r1, r5
 8007b18:	4561      	cmp	r1, ip
 8007b1a:	d30a      	bcc.n	8007b32 <__exponent+0x66>
 8007b1c:	f10d 0209 	add.w	r2, sp, #9
 8007b20:	eba2 020e 	sub.w	r2, r2, lr
 8007b24:	4565      	cmp	r5, ip
 8007b26:	bf88      	it	hi
 8007b28:	2200      	movhi	r2, #0
 8007b2a:	4413      	add	r3, r2
 8007b2c:	1a18      	subs	r0, r3, r0
 8007b2e:	b003      	add	sp, #12
 8007b30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b36:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007b3a:	e7ed      	b.n	8007b18 <__exponent+0x4c>
 8007b3c:	2330      	movs	r3, #48	; 0x30
 8007b3e:	3130      	adds	r1, #48	; 0x30
 8007b40:	7083      	strb	r3, [r0, #2]
 8007b42:	70c1      	strb	r1, [r0, #3]
 8007b44:	1d03      	adds	r3, r0, #4
 8007b46:	e7f1      	b.n	8007b2c <__exponent+0x60>

08007b48 <_printf_float>:
 8007b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b4c:	ed2d 8b02 	vpush	{d8}
 8007b50:	b08d      	sub	sp, #52	; 0x34
 8007b52:	460c      	mov	r4, r1
 8007b54:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007b58:	4616      	mov	r6, r2
 8007b5a:	461f      	mov	r7, r3
 8007b5c:	4605      	mov	r5, r0
 8007b5e:	f001 fa59 	bl	8009014 <_localeconv_r>
 8007b62:	f8d0 a000 	ldr.w	sl, [r0]
 8007b66:	4650      	mov	r0, sl
 8007b68:	f7f8 fb32 	bl	80001d0 <strlen>
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	930a      	str	r3, [sp, #40]	; 0x28
 8007b70:	6823      	ldr	r3, [r4, #0]
 8007b72:	9305      	str	r3, [sp, #20]
 8007b74:	f8d8 3000 	ldr.w	r3, [r8]
 8007b78:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007b7c:	3307      	adds	r3, #7
 8007b7e:	f023 0307 	bic.w	r3, r3, #7
 8007b82:	f103 0208 	add.w	r2, r3, #8
 8007b86:	f8c8 2000 	str.w	r2, [r8]
 8007b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b8e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007b92:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007b96:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007b9a:	9307      	str	r3, [sp, #28]
 8007b9c:	f8cd 8018 	str.w	r8, [sp, #24]
 8007ba0:	ee08 0a10 	vmov	s16, r0
 8007ba4:	4b9f      	ldr	r3, [pc, #636]	; (8007e24 <_printf_float+0x2dc>)
 8007ba6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007baa:	f04f 32ff 	mov.w	r2, #4294967295
 8007bae:	f7f8 ffbd 	bl	8000b2c <__aeabi_dcmpun>
 8007bb2:	bb88      	cbnz	r0, 8007c18 <_printf_float+0xd0>
 8007bb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007bb8:	4b9a      	ldr	r3, [pc, #616]	; (8007e24 <_printf_float+0x2dc>)
 8007bba:	f04f 32ff 	mov.w	r2, #4294967295
 8007bbe:	f7f8 ff97 	bl	8000af0 <__aeabi_dcmple>
 8007bc2:	bb48      	cbnz	r0, 8007c18 <_printf_float+0xd0>
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	4640      	mov	r0, r8
 8007bca:	4649      	mov	r1, r9
 8007bcc:	f7f8 ff86 	bl	8000adc <__aeabi_dcmplt>
 8007bd0:	b110      	cbz	r0, 8007bd8 <_printf_float+0x90>
 8007bd2:	232d      	movs	r3, #45	; 0x2d
 8007bd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bd8:	4b93      	ldr	r3, [pc, #588]	; (8007e28 <_printf_float+0x2e0>)
 8007bda:	4894      	ldr	r0, [pc, #592]	; (8007e2c <_printf_float+0x2e4>)
 8007bdc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007be0:	bf94      	ite	ls
 8007be2:	4698      	movls	r8, r3
 8007be4:	4680      	movhi	r8, r0
 8007be6:	2303      	movs	r3, #3
 8007be8:	6123      	str	r3, [r4, #16]
 8007bea:	9b05      	ldr	r3, [sp, #20]
 8007bec:	f023 0204 	bic.w	r2, r3, #4
 8007bf0:	6022      	str	r2, [r4, #0]
 8007bf2:	f04f 0900 	mov.w	r9, #0
 8007bf6:	9700      	str	r7, [sp, #0]
 8007bf8:	4633      	mov	r3, r6
 8007bfa:	aa0b      	add	r2, sp, #44	; 0x2c
 8007bfc:	4621      	mov	r1, r4
 8007bfe:	4628      	mov	r0, r5
 8007c00:	f000 f9d8 	bl	8007fb4 <_printf_common>
 8007c04:	3001      	adds	r0, #1
 8007c06:	f040 8090 	bne.w	8007d2a <_printf_float+0x1e2>
 8007c0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c0e:	b00d      	add	sp, #52	; 0x34
 8007c10:	ecbd 8b02 	vpop	{d8}
 8007c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c18:	4642      	mov	r2, r8
 8007c1a:	464b      	mov	r3, r9
 8007c1c:	4640      	mov	r0, r8
 8007c1e:	4649      	mov	r1, r9
 8007c20:	f7f8 ff84 	bl	8000b2c <__aeabi_dcmpun>
 8007c24:	b140      	cbz	r0, 8007c38 <_printf_float+0xf0>
 8007c26:	464b      	mov	r3, r9
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	bfbc      	itt	lt
 8007c2c:	232d      	movlt	r3, #45	; 0x2d
 8007c2e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007c32:	487f      	ldr	r0, [pc, #508]	; (8007e30 <_printf_float+0x2e8>)
 8007c34:	4b7f      	ldr	r3, [pc, #508]	; (8007e34 <_printf_float+0x2ec>)
 8007c36:	e7d1      	b.n	8007bdc <_printf_float+0x94>
 8007c38:	6863      	ldr	r3, [r4, #4]
 8007c3a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007c3e:	9206      	str	r2, [sp, #24]
 8007c40:	1c5a      	adds	r2, r3, #1
 8007c42:	d13f      	bne.n	8007cc4 <_printf_float+0x17c>
 8007c44:	2306      	movs	r3, #6
 8007c46:	6063      	str	r3, [r4, #4]
 8007c48:	9b05      	ldr	r3, [sp, #20]
 8007c4a:	6861      	ldr	r1, [r4, #4]
 8007c4c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007c50:	2300      	movs	r3, #0
 8007c52:	9303      	str	r3, [sp, #12]
 8007c54:	ab0a      	add	r3, sp, #40	; 0x28
 8007c56:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007c5a:	ab09      	add	r3, sp, #36	; 0x24
 8007c5c:	ec49 8b10 	vmov	d0, r8, r9
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	6022      	str	r2, [r4, #0]
 8007c64:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007c68:	4628      	mov	r0, r5
 8007c6a:	f7ff fecd 	bl	8007a08 <__cvt>
 8007c6e:	9b06      	ldr	r3, [sp, #24]
 8007c70:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c72:	2b47      	cmp	r3, #71	; 0x47
 8007c74:	4680      	mov	r8, r0
 8007c76:	d108      	bne.n	8007c8a <_printf_float+0x142>
 8007c78:	1cc8      	adds	r0, r1, #3
 8007c7a:	db02      	blt.n	8007c82 <_printf_float+0x13a>
 8007c7c:	6863      	ldr	r3, [r4, #4]
 8007c7e:	4299      	cmp	r1, r3
 8007c80:	dd41      	ble.n	8007d06 <_printf_float+0x1be>
 8007c82:	f1ab 0b02 	sub.w	fp, fp, #2
 8007c86:	fa5f fb8b 	uxtb.w	fp, fp
 8007c8a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007c8e:	d820      	bhi.n	8007cd2 <_printf_float+0x18a>
 8007c90:	3901      	subs	r1, #1
 8007c92:	465a      	mov	r2, fp
 8007c94:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007c98:	9109      	str	r1, [sp, #36]	; 0x24
 8007c9a:	f7ff ff17 	bl	8007acc <__exponent>
 8007c9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ca0:	1813      	adds	r3, r2, r0
 8007ca2:	2a01      	cmp	r2, #1
 8007ca4:	4681      	mov	r9, r0
 8007ca6:	6123      	str	r3, [r4, #16]
 8007ca8:	dc02      	bgt.n	8007cb0 <_printf_float+0x168>
 8007caa:	6822      	ldr	r2, [r4, #0]
 8007cac:	07d2      	lsls	r2, r2, #31
 8007cae:	d501      	bpl.n	8007cb4 <_printf_float+0x16c>
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	6123      	str	r3, [r4, #16]
 8007cb4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d09c      	beq.n	8007bf6 <_printf_float+0xae>
 8007cbc:	232d      	movs	r3, #45	; 0x2d
 8007cbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007cc2:	e798      	b.n	8007bf6 <_printf_float+0xae>
 8007cc4:	9a06      	ldr	r2, [sp, #24]
 8007cc6:	2a47      	cmp	r2, #71	; 0x47
 8007cc8:	d1be      	bne.n	8007c48 <_printf_float+0x100>
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d1bc      	bne.n	8007c48 <_printf_float+0x100>
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e7b9      	b.n	8007c46 <_printf_float+0xfe>
 8007cd2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007cd6:	d118      	bne.n	8007d0a <_printf_float+0x1c2>
 8007cd8:	2900      	cmp	r1, #0
 8007cda:	6863      	ldr	r3, [r4, #4]
 8007cdc:	dd0b      	ble.n	8007cf6 <_printf_float+0x1ae>
 8007cde:	6121      	str	r1, [r4, #16]
 8007ce0:	b913      	cbnz	r3, 8007ce8 <_printf_float+0x1a0>
 8007ce2:	6822      	ldr	r2, [r4, #0]
 8007ce4:	07d0      	lsls	r0, r2, #31
 8007ce6:	d502      	bpl.n	8007cee <_printf_float+0x1a6>
 8007ce8:	3301      	adds	r3, #1
 8007cea:	440b      	add	r3, r1
 8007cec:	6123      	str	r3, [r4, #16]
 8007cee:	65a1      	str	r1, [r4, #88]	; 0x58
 8007cf0:	f04f 0900 	mov.w	r9, #0
 8007cf4:	e7de      	b.n	8007cb4 <_printf_float+0x16c>
 8007cf6:	b913      	cbnz	r3, 8007cfe <_printf_float+0x1b6>
 8007cf8:	6822      	ldr	r2, [r4, #0]
 8007cfa:	07d2      	lsls	r2, r2, #31
 8007cfc:	d501      	bpl.n	8007d02 <_printf_float+0x1ba>
 8007cfe:	3302      	adds	r3, #2
 8007d00:	e7f4      	b.n	8007cec <_printf_float+0x1a4>
 8007d02:	2301      	movs	r3, #1
 8007d04:	e7f2      	b.n	8007cec <_printf_float+0x1a4>
 8007d06:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007d0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d0c:	4299      	cmp	r1, r3
 8007d0e:	db05      	blt.n	8007d1c <_printf_float+0x1d4>
 8007d10:	6823      	ldr	r3, [r4, #0]
 8007d12:	6121      	str	r1, [r4, #16]
 8007d14:	07d8      	lsls	r0, r3, #31
 8007d16:	d5ea      	bpl.n	8007cee <_printf_float+0x1a6>
 8007d18:	1c4b      	adds	r3, r1, #1
 8007d1a:	e7e7      	b.n	8007cec <_printf_float+0x1a4>
 8007d1c:	2900      	cmp	r1, #0
 8007d1e:	bfd4      	ite	le
 8007d20:	f1c1 0202 	rsble	r2, r1, #2
 8007d24:	2201      	movgt	r2, #1
 8007d26:	4413      	add	r3, r2
 8007d28:	e7e0      	b.n	8007cec <_printf_float+0x1a4>
 8007d2a:	6823      	ldr	r3, [r4, #0]
 8007d2c:	055a      	lsls	r2, r3, #21
 8007d2e:	d407      	bmi.n	8007d40 <_printf_float+0x1f8>
 8007d30:	6923      	ldr	r3, [r4, #16]
 8007d32:	4642      	mov	r2, r8
 8007d34:	4631      	mov	r1, r6
 8007d36:	4628      	mov	r0, r5
 8007d38:	47b8      	blx	r7
 8007d3a:	3001      	adds	r0, #1
 8007d3c:	d12c      	bne.n	8007d98 <_printf_float+0x250>
 8007d3e:	e764      	b.n	8007c0a <_printf_float+0xc2>
 8007d40:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007d44:	f240 80e0 	bls.w	8007f08 <_printf_float+0x3c0>
 8007d48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	2300      	movs	r3, #0
 8007d50:	f7f8 feba 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d54:	2800      	cmp	r0, #0
 8007d56:	d034      	beq.n	8007dc2 <_printf_float+0x27a>
 8007d58:	4a37      	ldr	r2, [pc, #220]	; (8007e38 <_printf_float+0x2f0>)
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	4631      	mov	r1, r6
 8007d5e:	4628      	mov	r0, r5
 8007d60:	47b8      	blx	r7
 8007d62:	3001      	adds	r0, #1
 8007d64:	f43f af51 	beq.w	8007c0a <_printf_float+0xc2>
 8007d68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	db02      	blt.n	8007d76 <_printf_float+0x22e>
 8007d70:	6823      	ldr	r3, [r4, #0]
 8007d72:	07d8      	lsls	r0, r3, #31
 8007d74:	d510      	bpl.n	8007d98 <_printf_float+0x250>
 8007d76:	ee18 3a10 	vmov	r3, s16
 8007d7a:	4652      	mov	r2, sl
 8007d7c:	4631      	mov	r1, r6
 8007d7e:	4628      	mov	r0, r5
 8007d80:	47b8      	blx	r7
 8007d82:	3001      	adds	r0, #1
 8007d84:	f43f af41 	beq.w	8007c0a <_printf_float+0xc2>
 8007d88:	f04f 0800 	mov.w	r8, #0
 8007d8c:	f104 091a 	add.w	r9, r4, #26
 8007d90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d92:	3b01      	subs	r3, #1
 8007d94:	4543      	cmp	r3, r8
 8007d96:	dc09      	bgt.n	8007dac <_printf_float+0x264>
 8007d98:	6823      	ldr	r3, [r4, #0]
 8007d9a:	079b      	lsls	r3, r3, #30
 8007d9c:	f100 8105 	bmi.w	8007faa <_printf_float+0x462>
 8007da0:	68e0      	ldr	r0, [r4, #12]
 8007da2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007da4:	4298      	cmp	r0, r3
 8007da6:	bfb8      	it	lt
 8007da8:	4618      	movlt	r0, r3
 8007daa:	e730      	b.n	8007c0e <_printf_float+0xc6>
 8007dac:	2301      	movs	r3, #1
 8007dae:	464a      	mov	r2, r9
 8007db0:	4631      	mov	r1, r6
 8007db2:	4628      	mov	r0, r5
 8007db4:	47b8      	blx	r7
 8007db6:	3001      	adds	r0, #1
 8007db8:	f43f af27 	beq.w	8007c0a <_printf_float+0xc2>
 8007dbc:	f108 0801 	add.w	r8, r8, #1
 8007dc0:	e7e6      	b.n	8007d90 <_printf_float+0x248>
 8007dc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	dc39      	bgt.n	8007e3c <_printf_float+0x2f4>
 8007dc8:	4a1b      	ldr	r2, [pc, #108]	; (8007e38 <_printf_float+0x2f0>)
 8007dca:	2301      	movs	r3, #1
 8007dcc:	4631      	mov	r1, r6
 8007dce:	4628      	mov	r0, r5
 8007dd0:	47b8      	blx	r7
 8007dd2:	3001      	adds	r0, #1
 8007dd4:	f43f af19 	beq.w	8007c0a <_printf_float+0xc2>
 8007dd8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ddc:	4313      	orrs	r3, r2
 8007dde:	d102      	bne.n	8007de6 <_printf_float+0x29e>
 8007de0:	6823      	ldr	r3, [r4, #0]
 8007de2:	07d9      	lsls	r1, r3, #31
 8007de4:	d5d8      	bpl.n	8007d98 <_printf_float+0x250>
 8007de6:	ee18 3a10 	vmov	r3, s16
 8007dea:	4652      	mov	r2, sl
 8007dec:	4631      	mov	r1, r6
 8007dee:	4628      	mov	r0, r5
 8007df0:	47b8      	blx	r7
 8007df2:	3001      	adds	r0, #1
 8007df4:	f43f af09 	beq.w	8007c0a <_printf_float+0xc2>
 8007df8:	f04f 0900 	mov.w	r9, #0
 8007dfc:	f104 0a1a 	add.w	sl, r4, #26
 8007e00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e02:	425b      	negs	r3, r3
 8007e04:	454b      	cmp	r3, r9
 8007e06:	dc01      	bgt.n	8007e0c <_printf_float+0x2c4>
 8007e08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e0a:	e792      	b.n	8007d32 <_printf_float+0x1ea>
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	4652      	mov	r2, sl
 8007e10:	4631      	mov	r1, r6
 8007e12:	4628      	mov	r0, r5
 8007e14:	47b8      	blx	r7
 8007e16:	3001      	adds	r0, #1
 8007e18:	f43f aef7 	beq.w	8007c0a <_printf_float+0xc2>
 8007e1c:	f109 0901 	add.w	r9, r9, #1
 8007e20:	e7ee      	b.n	8007e00 <_printf_float+0x2b8>
 8007e22:	bf00      	nop
 8007e24:	7fefffff 	.word	0x7fefffff
 8007e28:	0800c910 	.word	0x0800c910
 8007e2c:	0800c914 	.word	0x0800c914
 8007e30:	0800c91c 	.word	0x0800c91c
 8007e34:	0800c918 	.word	0x0800c918
 8007e38:	0800c920 	.word	0x0800c920
 8007e3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007e3e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007e40:	429a      	cmp	r2, r3
 8007e42:	bfa8      	it	ge
 8007e44:	461a      	movge	r2, r3
 8007e46:	2a00      	cmp	r2, #0
 8007e48:	4691      	mov	r9, r2
 8007e4a:	dc37      	bgt.n	8007ebc <_printf_float+0x374>
 8007e4c:	f04f 0b00 	mov.w	fp, #0
 8007e50:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e54:	f104 021a 	add.w	r2, r4, #26
 8007e58:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007e5a:	9305      	str	r3, [sp, #20]
 8007e5c:	eba3 0309 	sub.w	r3, r3, r9
 8007e60:	455b      	cmp	r3, fp
 8007e62:	dc33      	bgt.n	8007ecc <_printf_float+0x384>
 8007e64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	db3b      	blt.n	8007ee4 <_printf_float+0x39c>
 8007e6c:	6823      	ldr	r3, [r4, #0]
 8007e6e:	07da      	lsls	r2, r3, #31
 8007e70:	d438      	bmi.n	8007ee4 <_printf_float+0x39c>
 8007e72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e74:	9a05      	ldr	r2, [sp, #20]
 8007e76:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e78:	1a9a      	subs	r2, r3, r2
 8007e7a:	eba3 0901 	sub.w	r9, r3, r1
 8007e7e:	4591      	cmp	r9, r2
 8007e80:	bfa8      	it	ge
 8007e82:	4691      	movge	r9, r2
 8007e84:	f1b9 0f00 	cmp.w	r9, #0
 8007e88:	dc35      	bgt.n	8007ef6 <_printf_float+0x3ae>
 8007e8a:	f04f 0800 	mov.w	r8, #0
 8007e8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e92:	f104 0a1a 	add.w	sl, r4, #26
 8007e96:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e9a:	1a9b      	subs	r3, r3, r2
 8007e9c:	eba3 0309 	sub.w	r3, r3, r9
 8007ea0:	4543      	cmp	r3, r8
 8007ea2:	f77f af79 	ble.w	8007d98 <_printf_float+0x250>
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	4652      	mov	r2, sl
 8007eaa:	4631      	mov	r1, r6
 8007eac:	4628      	mov	r0, r5
 8007eae:	47b8      	blx	r7
 8007eb0:	3001      	adds	r0, #1
 8007eb2:	f43f aeaa 	beq.w	8007c0a <_printf_float+0xc2>
 8007eb6:	f108 0801 	add.w	r8, r8, #1
 8007eba:	e7ec      	b.n	8007e96 <_printf_float+0x34e>
 8007ebc:	4613      	mov	r3, r2
 8007ebe:	4631      	mov	r1, r6
 8007ec0:	4642      	mov	r2, r8
 8007ec2:	4628      	mov	r0, r5
 8007ec4:	47b8      	blx	r7
 8007ec6:	3001      	adds	r0, #1
 8007ec8:	d1c0      	bne.n	8007e4c <_printf_float+0x304>
 8007eca:	e69e      	b.n	8007c0a <_printf_float+0xc2>
 8007ecc:	2301      	movs	r3, #1
 8007ece:	4631      	mov	r1, r6
 8007ed0:	4628      	mov	r0, r5
 8007ed2:	9205      	str	r2, [sp, #20]
 8007ed4:	47b8      	blx	r7
 8007ed6:	3001      	adds	r0, #1
 8007ed8:	f43f ae97 	beq.w	8007c0a <_printf_float+0xc2>
 8007edc:	9a05      	ldr	r2, [sp, #20]
 8007ede:	f10b 0b01 	add.w	fp, fp, #1
 8007ee2:	e7b9      	b.n	8007e58 <_printf_float+0x310>
 8007ee4:	ee18 3a10 	vmov	r3, s16
 8007ee8:	4652      	mov	r2, sl
 8007eea:	4631      	mov	r1, r6
 8007eec:	4628      	mov	r0, r5
 8007eee:	47b8      	blx	r7
 8007ef0:	3001      	adds	r0, #1
 8007ef2:	d1be      	bne.n	8007e72 <_printf_float+0x32a>
 8007ef4:	e689      	b.n	8007c0a <_printf_float+0xc2>
 8007ef6:	9a05      	ldr	r2, [sp, #20]
 8007ef8:	464b      	mov	r3, r9
 8007efa:	4442      	add	r2, r8
 8007efc:	4631      	mov	r1, r6
 8007efe:	4628      	mov	r0, r5
 8007f00:	47b8      	blx	r7
 8007f02:	3001      	adds	r0, #1
 8007f04:	d1c1      	bne.n	8007e8a <_printf_float+0x342>
 8007f06:	e680      	b.n	8007c0a <_printf_float+0xc2>
 8007f08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f0a:	2a01      	cmp	r2, #1
 8007f0c:	dc01      	bgt.n	8007f12 <_printf_float+0x3ca>
 8007f0e:	07db      	lsls	r3, r3, #31
 8007f10:	d538      	bpl.n	8007f84 <_printf_float+0x43c>
 8007f12:	2301      	movs	r3, #1
 8007f14:	4642      	mov	r2, r8
 8007f16:	4631      	mov	r1, r6
 8007f18:	4628      	mov	r0, r5
 8007f1a:	47b8      	blx	r7
 8007f1c:	3001      	adds	r0, #1
 8007f1e:	f43f ae74 	beq.w	8007c0a <_printf_float+0xc2>
 8007f22:	ee18 3a10 	vmov	r3, s16
 8007f26:	4652      	mov	r2, sl
 8007f28:	4631      	mov	r1, r6
 8007f2a:	4628      	mov	r0, r5
 8007f2c:	47b8      	blx	r7
 8007f2e:	3001      	adds	r0, #1
 8007f30:	f43f ae6b 	beq.w	8007c0a <_printf_float+0xc2>
 8007f34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007f38:	2200      	movs	r2, #0
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	f7f8 fdc4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f40:	b9d8      	cbnz	r0, 8007f7a <_printf_float+0x432>
 8007f42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f44:	f108 0201 	add.w	r2, r8, #1
 8007f48:	3b01      	subs	r3, #1
 8007f4a:	4631      	mov	r1, r6
 8007f4c:	4628      	mov	r0, r5
 8007f4e:	47b8      	blx	r7
 8007f50:	3001      	adds	r0, #1
 8007f52:	d10e      	bne.n	8007f72 <_printf_float+0x42a>
 8007f54:	e659      	b.n	8007c0a <_printf_float+0xc2>
 8007f56:	2301      	movs	r3, #1
 8007f58:	4652      	mov	r2, sl
 8007f5a:	4631      	mov	r1, r6
 8007f5c:	4628      	mov	r0, r5
 8007f5e:	47b8      	blx	r7
 8007f60:	3001      	adds	r0, #1
 8007f62:	f43f ae52 	beq.w	8007c0a <_printf_float+0xc2>
 8007f66:	f108 0801 	add.w	r8, r8, #1
 8007f6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f6c:	3b01      	subs	r3, #1
 8007f6e:	4543      	cmp	r3, r8
 8007f70:	dcf1      	bgt.n	8007f56 <_printf_float+0x40e>
 8007f72:	464b      	mov	r3, r9
 8007f74:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007f78:	e6dc      	b.n	8007d34 <_printf_float+0x1ec>
 8007f7a:	f04f 0800 	mov.w	r8, #0
 8007f7e:	f104 0a1a 	add.w	sl, r4, #26
 8007f82:	e7f2      	b.n	8007f6a <_printf_float+0x422>
 8007f84:	2301      	movs	r3, #1
 8007f86:	4642      	mov	r2, r8
 8007f88:	e7df      	b.n	8007f4a <_printf_float+0x402>
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	464a      	mov	r2, r9
 8007f8e:	4631      	mov	r1, r6
 8007f90:	4628      	mov	r0, r5
 8007f92:	47b8      	blx	r7
 8007f94:	3001      	adds	r0, #1
 8007f96:	f43f ae38 	beq.w	8007c0a <_printf_float+0xc2>
 8007f9a:	f108 0801 	add.w	r8, r8, #1
 8007f9e:	68e3      	ldr	r3, [r4, #12]
 8007fa0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007fa2:	1a5b      	subs	r3, r3, r1
 8007fa4:	4543      	cmp	r3, r8
 8007fa6:	dcf0      	bgt.n	8007f8a <_printf_float+0x442>
 8007fa8:	e6fa      	b.n	8007da0 <_printf_float+0x258>
 8007faa:	f04f 0800 	mov.w	r8, #0
 8007fae:	f104 0919 	add.w	r9, r4, #25
 8007fb2:	e7f4      	b.n	8007f9e <_printf_float+0x456>

08007fb4 <_printf_common>:
 8007fb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fb8:	4616      	mov	r6, r2
 8007fba:	4699      	mov	r9, r3
 8007fbc:	688a      	ldr	r2, [r1, #8]
 8007fbe:	690b      	ldr	r3, [r1, #16]
 8007fc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	bfb8      	it	lt
 8007fc8:	4613      	movlt	r3, r2
 8007fca:	6033      	str	r3, [r6, #0]
 8007fcc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007fd0:	4607      	mov	r7, r0
 8007fd2:	460c      	mov	r4, r1
 8007fd4:	b10a      	cbz	r2, 8007fda <_printf_common+0x26>
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	6033      	str	r3, [r6, #0]
 8007fda:	6823      	ldr	r3, [r4, #0]
 8007fdc:	0699      	lsls	r1, r3, #26
 8007fde:	bf42      	ittt	mi
 8007fe0:	6833      	ldrmi	r3, [r6, #0]
 8007fe2:	3302      	addmi	r3, #2
 8007fe4:	6033      	strmi	r3, [r6, #0]
 8007fe6:	6825      	ldr	r5, [r4, #0]
 8007fe8:	f015 0506 	ands.w	r5, r5, #6
 8007fec:	d106      	bne.n	8007ffc <_printf_common+0x48>
 8007fee:	f104 0a19 	add.w	sl, r4, #25
 8007ff2:	68e3      	ldr	r3, [r4, #12]
 8007ff4:	6832      	ldr	r2, [r6, #0]
 8007ff6:	1a9b      	subs	r3, r3, r2
 8007ff8:	42ab      	cmp	r3, r5
 8007ffa:	dc26      	bgt.n	800804a <_printf_common+0x96>
 8007ffc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008000:	1e13      	subs	r3, r2, #0
 8008002:	6822      	ldr	r2, [r4, #0]
 8008004:	bf18      	it	ne
 8008006:	2301      	movne	r3, #1
 8008008:	0692      	lsls	r2, r2, #26
 800800a:	d42b      	bmi.n	8008064 <_printf_common+0xb0>
 800800c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008010:	4649      	mov	r1, r9
 8008012:	4638      	mov	r0, r7
 8008014:	47c0      	blx	r8
 8008016:	3001      	adds	r0, #1
 8008018:	d01e      	beq.n	8008058 <_printf_common+0xa4>
 800801a:	6823      	ldr	r3, [r4, #0]
 800801c:	68e5      	ldr	r5, [r4, #12]
 800801e:	6832      	ldr	r2, [r6, #0]
 8008020:	f003 0306 	and.w	r3, r3, #6
 8008024:	2b04      	cmp	r3, #4
 8008026:	bf08      	it	eq
 8008028:	1aad      	subeq	r5, r5, r2
 800802a:	68a3      	ldr	r3, [r4, #8]
 800802c:	6922      	ldr	r2, [r4, #16]
 800802e:	bf0c      	ite	eq
 8008030:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008034:	2500      	movne	r5, #0
 8008036:	4293      	cmp	r3, r2
 8008038:	bfc4      	itt	gt
 800803a:	1a9b      	subgt	r3, r3, r2
 800803c:	18ed      	addgt	r5, r5, r3
 800803e:	2600      	movs	r6, #0
 8008040:	341a      	adds	r4, #26
 8008042:	42b5      	cmp	r5, r6
 8008044:	d11a      	bne.n	800807c <_printf_common+0xc8>
 8008046:	2000      	movs	r0, #0
 8008048:	e008      	b.n	800805c <_printf_common+0xa8>
 800804a:	2301      	movs	r3, #1
 800804c:	4652      	mov	r2, sl
 800804e:	4649      	mov	r1, r9
 8008050:	4638      	mov	r0, r7
 8008052:	47c0      	blx	r8
 8008054:	3001      	adds	r0, #1
 8008056:	d103      	bne.n	8008060 <_printf_common+0xac>
 8008058:	f04f 30ff 	mov.w	r0, #4294967295
 800805c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008060:	3501      	adds	r5, #1
 8008062:	e7c6      	b.n	8007ff2 <_printf_common+0x3e>
 8008064:	18e1      	adds	r1, r4, r3
 8008066:	1c5a      	adds	r2, r3, #1
 8008068:	2030      	movs	r0, #48	; 0x30
 800806a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800806e:	4422      	add	r2, r4
 8008070:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008074:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008078:	3302      	adds	r3, #2
 800807a:	e7c7      	b.n	800800c <_printf_common+0x58>
 800807c:	2301      	movs	r3, #1
 800807e:	4622      	mov	r2, r4
 8008080:	4649      	mov	r1, r9
 8008082:	4638      	mov	r0, r7
 8008084:	47c0      	blx	r8
 8008086:	3001      	adds	r0, #1
 8008088:	d0e6      	beq.n	8008058 <_printf_common+0xa4>
 800808a:	3601      	adds	r6, #1
 800808c:	e7d9      	b.n	8008042 <_printf_common+0x8e>
	...

08008090 <_printf_i>:
 8008090:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008094:	7e0f      	ldrb	r7, [r1, #24]
 8008096:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008098:	2f78      	cmp	r7, #120	; 0x78
 800809a:	4691      	mov	r9, r2
 800809c:	4680      	mov	r8, r0
 800809e:	460c      	mov	r4, r1
 80080a0:	469a      	mov	sl, r3
 80080a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80080a6:	d807      	bhi.n	80080b8 <_printf_i+0x28>
 80080a8:	2f62      	cmp	r7, #98	; 0x62
 80080aa:	d80a      	bhi.n	80080c2 <_printf_i+0x32>
 80080ac:	2f00      	cmp	r7, #0
 80080ae:	f000 80d8 	beq.w	8008262 <_printf_i+0x1d2>
 80080b2:	2f58      	cmp	r7, #88	; 0x58
 80080b4:	f000 80a3 	beq.w	80081fe <_printf_i+0x16e>
 80080b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80080bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80080c0:	e03a      	b.n	8008138 <_printf_i+0xa8>
 80080c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80080c6:	2b15      	cmp	r3, #21
 80080c8:	d8f6      	bhi.n	80080b8 <_printf_i+0x28>
 80080ca:	a101      	add	r1, pc, #4	; (adr r1, 80080d0 <_printf_i+0x40>)
 80080cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80080d0:	08008129 	.word	0x08008129
 80080d4:	0800813d 	.word	0x0800813d
 80080d8:	080080b9 	.word	0x080080b9
 80080dc:	080080b9 	.word	0x080080b9
 80080e0:	080080b9 	.word	0x080080b9
 80080e4:	080080b9 	.word	0x080080b9
 80080e8:	0800813d 	.word	0x0800813d
 80080ec:	080080b9 	.word	0x080080b9
 80080f0:	080080b9 	.word	0x080080b9
 80080f4:	080080b9 	.word	0x080080b9
 80080f8:	080080b9 	.word	0x080080b9
 80080fc:	08008249 	.word	0x08008249
 8008100:	0800816d 	.word	0x0800816d
 8008104:	0800822b 	.word	0x0800822b
 8008108:	080080b9 	.word	0x080080b9
 800810c:	080080b9 	.word	0x080080b9
 8008110:	0800826b 	.word	0x0800826b
 8008114:	080080b9 	.word	0x080080b9
 8008118:	0800816d 	.word	0x0800816d
 800811c:	080080b9 	.word	0x080080b9
 8008120:	080080b9 	.word	0x080080b9
 8008124:	08008233 	.word	0x08008233
 8008128:	682b      	ldr	r3, [r5, #0]
 800812a:	1d1a      	adds	r2, r3, #4
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	602a      	str	r2, [r5, #0]
 8008130:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008134:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008138:	2301      	movs	r3, #1
 800813a:	e0a3      	b.n	8008284 <_printf_i+0x1f4>
 800813c:	6820      	ldr	r0, [r4, #0]
 800813e:	6829      	ldr	r1, [r5, #0]
 8008140:	0606      	lsls	r6, r0, #24
 8008142:	f101 0304 	add.w	r3, r1, #4
 8008146:	d50a      	bpl.n	800815e <_printf_i+0xce>
 8008148:	680e      	ldr	r6, [r1, #0]
 800814a:	602b      	str	r3, [r5, #0]
 800814c:	2e00      	cmp	r6, #0
 800814e:	da03      	bge.n	8008158 <_printf_i+0xc8>
 8008150:	232d      	movs	r3, #45	; 0x2d
 8008152:	4276      	negs	r6, r6
 8008154:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008158:	485e      	ldr	r0, [pc, #376]	; (80082d4 <_printf_i+0x244>)
 800815a:	230a      	movs	r3, #10
 800815c:	e019      	b.n	8008192 <_printf_i+0x102>
 800815e:	680e      	ldr	r6, [r1, #0]
 8008160:	602b      	str	r3, [r5, #0]
 8008162:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008166:	bf18      	it	ne
 8008168:	b236      	sxthne	r6, r6
 800816a:	e7ef      	b.n	800814c <_printf_i+0xbc>
 800816c:	682b      	ldr	r3, [r5, #0]
 800816e:	6820      	ldr	r0, [r4, #0]
 8008170:	1d19      	adds	r1, r3, #4
 8008172:	6029      	str	r1, [r5, #0]
 8008174:	0601      	lsls	r1, r0, #24
 8008176:	d501      	bpl.n	800817c <_printf_i+0xec>
 8008178:	681e      	ldr	r6, [r3, #0]
 800817a:	e002      	b.n	8008182 <_printf_i+0xf2>
 800817c:	0646      	lsls	r6, r0, #25
 800817e:	d5fb      	bpl.n	8008178 <_printf_i+0xe8>
 8008180:	881e      	ldrh	r6, [r3, #0]
 8008182:	4854      	ldr	r0, [pc, #336]	; (80082d4 <_printf_i+0x244>)
 8008184:	2f6f      	cmp	r7, #111	; 0x6f
 8008186:	bf0c      	ite	eq
 8008188:	2308      	moveq	r3, #8
 800818a:	230a      	movne	r3, #10
 800818c:	2100      	movs	r1, #0
 800818e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008192:	6865      	ldr	r5, [r4, #4]
 8008194:	60a5      	str	r5, [r4, #8]
 8008196:	2d00      	cmp	r5, #0
 8008198:	bfa2      	ittt	ge
 800819a:	6821      	ldrge	r1, [r4, #0]
 800819c:	f021 0104 	bicge.w	r1, r1, #4
 80081a0:	6021      	strge	r1, [r4, #0]
 80081a2:	b90e      	cbnz	r6, 80081a8 <_printf_i+0x118>
 80081a4:	2d00      	cmp	r5, #0
 80081a6:	d04d      	beq.n	8008244 <_printf_i+0x1b4>
 80081a8:	4615      	mov	r5, r2
 80081aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80081ae:	fb03 6711 	mls	r7, r3, r1, r6
 80081b2:	5dc7      	ldrb	r7, [r0, r7]
 80081b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80081b8:	4637      	mov	r7, r6
 80081ba:	42bb      	cmp	r3, r7
 80081bc:	460e      	mov	r6, r1
 80081be:	d9f4      	bls.n	80081aa <_printf_i+0x11a>
 80081c0:	2b08      	cmp	r3, #8
 80081c2:	d10b      	bne.n	80081dc <_printf_i+0x14c>
 80081c4:	6823      	ldr	r3, [r4, #0]
 80081c6:	07de      	lsls	r6, r3, #31
 80081c8:	d508      	bpl.n	80081dc <_printf_i+0x14c>
 80081ca:	6923      	ldr	r3, [r4, #16]
 80081cc:	6861      	ldr	r1, [r4, #4]
 80081ce:	4299      	cmp	r1, r3
 80081d0:	bfde      	ittt	le
 80081d2:	2330      	movle	r3, #48	; 0x30
 80081d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80081d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80081dc:	1b52      	subs	r2, r2, r5
 80081de:	6122      	str	r2, [r4, #16]
 80081e0:	f8cd a000 	str.w	sl, [sp]
 80081e4:	464b      	mov	r3, r9
 80081e6:	aa03      	add	r2, sp, #12
 80081e8:	4621      	mov	r1, r4
 80081ea:	4640      	mov	r0, r8
 80081ec:	f7ff fee2 	bl	8007fb4 <_printf_common>
 80081f0:	3001      	adds	r0, #1
 80081f2:	d14c      	bne.n	800828e <_printf_i+0x1fe>
 80081f4:	f04f 30ff 	mov.w	r0, #4294967295
 80081f8:	b004      	add	sp, #16
 80081fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081fe:	4835      	ldr	r0, [pc, #212]	; (80082d4 <_printf_i+0x244>)
 8008200:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008204:	6829      	ldr	r1, [r5, #0]
 8008206:	6823      	ldr	r3, [r4, #0]
 8008208:	f851 6b04 	ldr.w	r6, [r1], #4
 800820c:	6029      	str	r1, [r5, #0]
 800820e:	061d      	lsls	r5, r3, #24
 8008210:	d514      	bpl.n	800823c <_printf_i+0x1ac>
 8008212:	07df      	lsls	r7, r3, #31
 8008214:	bf44      	itt	mi
 8008216:	f043 0320 	orrmi.w	r3, r3, #32
 800821a:	6023      	strmi	r3, [r4, #0]
 800821c:	b91e      	cbnz	r6, 8008226 <_printf_i+0x196>
 800821e:	6823      	ldr	r3, [r4, #0]
 8008220:	f023 0320 	bic.w	r3, r3, #32
 8008224:	6023      	str	r3, [r4, #0]
 8008226:	2310      	movs	r3, #16
 8008228:	e7b0      	b.n	800818c <_printf_i+0xfc>
 800822a:	6823      	ldr	r3, [r4, #0]
 800822c:	f043 0320 	orr.w	r3, r3, #32
 8008230:	6023      	str	r3, [r4, #0]
 8008232:	2378      	movs	r3, #120	; 0x78
 8008234:	4828      	ldr	r0, [pc, #160]	; (80082d8 <_printf_i+0x248>)
 8008236:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800823a:	e7e3      	b.n	8008204 <_printf_i+0x174>
 800823c:	0659      	lsls	r1, r3, #25
 800823e:	bf48      	it	mi
 8008240:	b2b6      	uxthmi	r6, r6
 8008242:	e7e6      	b.n	8008212 <_printf_i+0x182>
 8008244:	4615      	mov	r5, r2
 8008246:	e7bb      	b.n	80081c0 <_printf_i+0x130>
 8008248:	682b      	ldr	r3, [r5, #0]
 800824a:	6826      	ldr	r6, [r4, #0]
 800824c:	6961      	ldr	r1, [r4, #20]
 800824e:	1d18      	adds	r0, r3, #4
 8008250:	6028      	str	r0, [r5, #0]
 8008252:	0635      	lsls	r5, r6, #24
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	d501      	bpl.n	800825c <_printf_i+0x1cc>
 8008258:	6019      	str	r1, [r3, #0]
 800825a:	e002      	b.n	8008262 <_printf_i+0x1d2>
 800825c:	0670      	lsls	r0, r6, #25
 800825e:	d5fb      	bpl.n	8008258 <_printf_i+0x1c8>
 8008260:	8019      	strh	r1, [r3, #0]
 8008262:	2300      	movs	r3, #0
 8008264:	6123      	str	r3, [r4, #16]
 8008266:	4615      	mov	r5, r2
 8008268:	e7ba      	b.n	80081e0 <_printf_i+0x150>
 800826a:	682b      	ldr	r3, [r5, #0]
 800826c:	1d1a      	adds	r2, r3, #4
 800826e:	602a      	str	r2, [r5, #0]
 8008270:	681d      	ldr	r5, [r3, #0]
 8008272:	6862      	ldr	r2, [r4, #4]
 8008274:	2100      	movs	r1, #0
 8008276:	4628      	mov	r0, r5
 8008278:	f7f7 ffb2 	bl	80001e0 <memchr>
 800827c:	b108      	cbz	r0, 8008282 <_printf_i+0x1f2>
 800827e:	1b40      	subs	r0, r0, r5
 8008280:	6060      	str	r0, [r4, #4]
 8008282:	6863      	ldr	r3, [r4, #4]
 8008284:	6123      	str	r3, [r4, #16]
 8008286:	2300      	movs	r3, #0
 8008288:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800828c:	e7a8      	b.n	80081e0 <_printf_i+0x150>
 800828e:	6923      	ldr	r3, [r4, #16]
 8008290:	462a      	mov	r2, r5
 8008292:	4649      	mov	r1, r9
 8008294:	4640      	mov	r0, r8
 8008296:	47d0      	blx	sl
 8008298:	3001      	adds	r0, #1
 800829a:	d0ab      	beq.n	80081f4 <_printf_i+0x164>
 800829c:	6823      	ldr	r3, [r4, #0]
 800829e:	079b      	lsls	r3, r3, #30
 80082a0:	d413      	bmi.n	80082ca <_printf_i+0x23a>
 80082a2:	68e0      	ldr	r0, [r4, #12]
 80082a4:	9b03      	ldr	r3, [sp, #12]
 80082a6:	4298      	cmp	r0, r3
 80082a8:	bfb8      	it	lt
 80082aa:	4618      	movlt	r0, r3
 80082ac:	e7a4      	b.n	80081f8 <_printf_i+0x168>
 80082ae:	2301      	movs	r3, #1
 80082b0:	4632      	mov	r2, r6
 80082b2:	4649      	mov	r1, r9
 80082b4:	4640      	mov	r0, r8
 80082b6:	47d0      	blx	sl
 80082b8:	3001      	adds	r0, #1
 80082ba:	d09b      	beq.n	80081f4 <_printf_i+0x164>
 80082bc:	3501      	adds	r5, #1
 80082be:	68e3      	ldr	r3, [r4, #12]
 80082c0:	9903      	ldr	r1, [sp, #12]
 80082c2:	1a5b      	subs	r3, r3, r1
 80082c4:	42ab      	cmp	r3, r5
 80082c6:	dcf2      	bgt.n	80082ae <_printf_i+0x21e>
 80082c8:	e7eb      	b.n	80082a2 <_printf_i+0x212>
 80082ca:	2500      	movs	r5, #0
 80082cc:	f104 0619 	add.w	r6, r4, #25
 80082d0:	e7f5      	b.n	80082be <_printf_i+0x22e>
 80082d2:	bf00      	nop
 80082d4:	0800c922 	.word	0x0800c922
 80082d8:	0800c933 	.word	0x0800c933

080082dc <siprintf>:
 80082dc:	b40e      	push	{r1, r2, r3}
 80082de:	b500      	push	{lr}
 80082e0:	b09c      	sub	sp, #112	; 0x70
 80082e2:	ab1d      	add	r3, sp, #116	; 0x74
 80082e4:	9002      	str	r0, [sp, #8]
 80082e6:	9006      	str	r0, [sp, #24]
 80082e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80082ec:	4809      	ldr	r0, [pc, #36]	; (8008314 <siprintf+0x38>)
 80082ee:	9107      	str	r1, [sp, #28]
 80082f0:	9104      	str	r1, [sp, #16]
 80082f2:	4909      	ldr	r1, [pc, #36]	; (8008318 <siprintf+0x3c>)
 80082f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80082f8:	9105      	str	r1, [sp, #20]
 80082fa:	6800      	ldr	r0, [r0, #0]
 80082fc:	9301      	str	r3, [sp, #4]
 80082fe:	a902      	add	r1, sp, #8
 8008300:	f001 fb78 	bl	80099f4 <_svfiprintf_r>
 8008304:	9b02      	ldr	r3, [sp, #8]
 8008306:	2200      	movs	r2, #0
 8008308:	701a      	strb	r2, [r3, #0]
 800830a:	b01c      	add	sp, #112	; 0x70
 800830c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008310:	b003      	add	sp, #12
 8008312:	4770      	bx	lr
 8008314:	20000240 	.word	0x20000240
 8008318:	ffff0208 	.word	0xffff0208

0800831c <quorem>:
 800831c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008320:	6903      	ldr	r3, [r0, #16]
 8008322:	690c      	ldr	r4, [r1, #16]
 8008324:	42a3      	cmp	r3, r4
 8008326:	4607      	mov	r7, r0
 8008328:	f2c0 8081 	blt.w	800842e <quorem+0x112>
 800832c:	3c01      	subs	r4, #1
 800832e:	f101 0814 	add.w	r8, r1, #20
 8008332:	f100 0514 	add.w	r5, r0, #20
 8008336:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800833a:	9301      	str	r3, [sp, #4]
 800833c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008340:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008344:	3301      	adds	r3, #1
 8008346:	429a      	cmp	r2, r3
 8008348:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800834c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008350:	fbb2 f6f3 	udiv	r6, r2, r3
 8008354:	d331      	bcc.n	80083ba <quorem+0x9e>
 8008356:	f04f 0e00 	mov.w	lr, #0
 800835a:	4640      	mov	r0, r8
 800835c:	46ac      	mov	ip, r5
 800835e:	46f2      	mov	sl, lr
 8008360:	f850 2b04 	ldr.w	r2, [r0], #4
 8008364:	b293      	uxth	r3, r2
 8008366:	fb06 e303 	mla	r3, r6, r3, lr
 800836a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800836e:	b29b      	uxth	r3, r3
 8008370:	ebaa 0303 	sub.w	r3, sl, r3
 8008374:	f8dc a000 	ldr.w	sl, [ip]
 8008378:	0c12      	lsrs	r2, r2, #16
 800837a:	fa13 f38a 	uxtah	r3, r3, sl
 800837e:	fb06 e202 	mla	r2, r6, r2, lr
 8008382:	9300      	str	r3, [sp, #0]
 8008384:	9b00      	ldr	r3, [sp, #0]
 8008386:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800838a:	b292      	uxth	r2, r2
 800838c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008390:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008394:	f8bd 3000 	ldrh.w	r3, [sp]
 8008398:	4581      	cmp	r9, r0
 800839a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800839e:	f84c 3b04 	str.w	r3, [ip], #4
 80083a2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80083a6:	d2db      	bcs.n	8008360 <quorem+0x44>
 80083a8:	f855 300b 	ldr.w	r3, [r5, fp]
 80083ac:	b92b      	cbnz	r3, 80083ba <quorem+0x9e>
 80083ae:	9b01      	ldr	r3, [sp, #4]
 80083b0:	3b04      	subs	r3, #4
 80083b2:	429d      	cmp	r5, r3
 80083b4:	461a      	mov	r2, r3
 80083b6:	d32e      	bcc.n	8008416 <quorem+0xfa>
 80083b8:	613c      	str	r4, [r7, #16]
 80083ba:	4638      	mov	r0, r7
 80083bc:	f001 f8c6 	bl	800954c <__mcmp>
 80083c0:	2800      	cmp	r0, #0
 80083c2:	db24      	blt.n	800840e <quorem+0xf2>
 80083c4:	3601      	adds	r6, #1
 80083c6:	4628      	mov	r0, r5
 80083c8:	f04f 0c00 	mov.w	ip, #0
 80083cc:	f858 2b04 	ldr.w	r2, [r8], #4
 80083d0:	f8d0 e000 	ldr.w	lr, [r0]
 80083d4:	b293      	uxth	r3, r2
 80083d6:	ebac 0303 	sub.w	r3, ip, r3
 80083da:	0c12      	lsrs	r2, r2, #16
 80083dc:	fa13 f38e 	uxtah	r3, r3, lr
 80083e0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80083e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80083e8:	b29b      	uxth	r3, r3
 80083ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083ee:	45c1      	cmp	r9, r8
 80083f0:	f840 3b04 	str.w	r3, [r0], #4
 80083f4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80083f8:	d2e8      	bcs.n	80083cc <quorem+0xb0>
 80083fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80083fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008402:	b922      	cbnz	r2, 800840e <quorem+0xf2>
 8008404:	3b04      	subs	r3, #4
 8008406:	429d      	cmp	r5, r3
 8008408:	461a      	mov	r2, r3
 800840a:	d30a      	bcc.n	8008422 <quorem+0x106>
 800840c:	613c      	str	r4, [r7, #16]
 800840e:	4630      	mov	r0, r6
 8008410:	b003      	add	sp, #12
 8008412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008416:	6812      	ldr	r2, [r2, #0]
 8008418:	3b04      	subs	r3, #4
 800841a:	2a00      	cmp	r2, #0
 800841c:	d1cc      	bne.n	80083b8 <quorem+0x9c>
 800841e:	3c01      	subs	r4, #1
 8008420:	e7c7      	b.n	80083b2 <quorem+0x96>
 8008422:	6812      	ldr	r2, [r2, #0]
 8008424:	3b04      	subs	r3, #4
 8008426:	2a00      	cmp	r2, #0
 8008428:	d1f0      	bne.n	800840c <quorem+0xf0>
 800842a:	3c01      	subs	r4, #1
 800842c:	e7eb      	b.n	8008406 <quorem+0xea>
 800842e:	2000      	movs	r0, #0
 8008430:	e7ee      	b.n	8008410 <quorem+0xf4>
 8008432:	0000      	movs	r0, r0
 8008434:	0000      	movs	r0, r0
	...

08008438 <_dtoa_r>:
 8008438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800843c:	ed2d 8b04 	vpush	{d8-d9}
 8008440:	ec57 6b10 	vmov	r6, r7, d0
 8008444:	b093      	sub	sp, #76	; 0x4c
 8008446:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008448:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800844c:	9106      	str	r1, [sp, #24]
 800844e:	ee10 aa10 	vmov	sl, s0
 8008452:	4604      	mov	r4, r0
 8008454:	9209      	str	r2, [sp, #36]	; 0x24
 8008456:	930c      	str	r3, [sp, #48]	; 0x30
 8008458:	46bb      	mov	fp, r7
 800845a:	b975      	cbnz	r5, 800847a <_dtoa_r+0x42>
 800845c:	2010      	movs	r0, #16
 800845e:	f000 fddd 	bl	800901c <malloc>
 8008462:	4602      	mov	r2, r0
 8008464:	6260      	str	r0, [r4, #36]	; 0x24
 8008466:	b920      	cbnz	r0, 8008472 <_dtoa_r+0x3a>
 8008468:	4ba7      	ldr	r3, [pc, #668]	; (8008708 <_dtoa_r+0x2d0>)
 800846a:	21ea      	movs	r1, #234	; 0xea
 800846c:	48a7      	ldr	r0, [pc, #668]	; (800870c <_dtoa_r+0x2d4>)
 800846e:	f001 fbd1 	bl	8009c14 <__assert_func>
 8008472:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008476:	6005      	str	r5, [r0, #0]
 8008478:	60c5      	str	r5, [r0, #12]
 800847a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800847c:	6819      	ldr	r1, [r3, #0]
 800847e:	b151      	cbz	r1, 8008496 <_dtoa_r+0x5e>
 8008480:	685a      	ldr	r2, [r3, #4]
 8008482:	604a      	str	r2, [r1, #4]
 8008484:	2301      	movs	r3, #1
 8008486:	4093      	lsls	r3, r2
 8008488:	608b      	str	r3, [r1, #8]
 800848a:	4620      	mov	r0, r4
 800848c:	f000 fe1c 	bl	80090c8 <_Bfree>
 8008490:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008492:	2200      	movs	r2, #0
 8008494:	601a      	str	r2, [r3, #0]
 8008496:	1e3b      	subs	r3, r7, #0
 8008498:	bfaa      	itet	ge
 800849a:	2300      	movge	r3, #0
 800849c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80084a0:	f8c8 3000 	strge.w	r3, [r8]
 80084a4:	4b9a      	ldr	r3, [pc, #616]	; (8008710 <_dtoa_r+0x2d8>)
 80084a6:	bfbc      	itt	lt
 80084a8:	2201      	movlt	r2, #1
 80084aa:	f8c8 2000 	strlt.w	r2, [r8]
 80084ae:	ea33 030b 	bics.w	r3, r3, fp
 80084b2:	d11b      	bne.n	80084ec <_dtoa_r+0xb4>
 80084b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80084b6:	f242 730f 	movw	r3, #9999	; 0x270f
 80084ba:	6013      	str	r3, [r2, #0]
 80084bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80084c0:	4333      	orrs	r3, r6
 80084c2:	f000 8592 	beq.w	8008fea <_dtoa_r+0xbb2>
 80084c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80084c8:	b963      	cbnz	r3, 80084e4 <_dtoa_r+0xac>
 80084ca:	4b92      	ldr	r3, [pc, #584]	; (8008714 <_dtoa_r+0x2dc>)
 80084cc:	e022      	b.n	8008514 <_dtoa_r+0xdc>
 80084ce:	4b92      	ldr	r3, [pc, #584]	; (8008718 <_dtoa_r+0x2e0>)
 80084d0:	9301      	str	r3, [sp, #4]
 80084d2:	3308      	adds	r3, #8
 80084d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80084d6:	6013      	str	r3, [r2, #0]
 80084d8:	9801      	ldr	r0, [sp, #4]
 80084da:	b013      	add	sp, #76	; 0x4c
 80084dc:	ecbd 8b04 	vpop	{d8-d9}
 80084e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e4:	4b8b      	ldr	r3, [pc, #556]	; (8008714 <_dtoa_r+0x2dc>)
 80084e6:	9301      	str	r3, [sp, #4]
 80084e8:	3303      	adds	r3, #3
 80084ea:	e7f3      	b.n	80084d4 <_dtoa_r+0x9c>
 80084ec:	2200      	movs	r2, #0
 80084ee:	2300      	movs	r3, #0
 80084f0:	4650      	mov	r0, sl
 80084f2:	4659      	mov	r1, fp
 80084f4:	f7f8 fae8 	bl	8000ac8 <__aeabi_dcmpeq>
 80084f8:	ec4b ab19 	vmov	d9, sl, fp
 80084fc:	4680      	mov	r8, r0
 80084fe:	b158      	cbz	r0, 8008518 <_dtoa_r+0xe0>
 8008500:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008502:	2301      	movs	r3, #1
 8008504:	6013      	str	r3, [r2, #0]
 8008506:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008508:	2b00      	cmp	r3, #0
 800850a:	f000 856b 	beq.w	8008fe4 <_dtoa_r+0xbac>
 800850e:	4883      	ldr	r0, [pc, #524]	; (800871c <_dtoa_r+0x2e4>)
 8008510:	6018      	str	r0, [r3, #0]
 8008512:	1e43      	subs	r3, r0, #1
 8008514:	9301      	str	r3, [sp, #4]
 8008516:	e7df      	b.n	80084d8 <_dtoa_r+0xa0>
 8008518:	ec4b ab10 	vmov	d0, sl, fp
 800851c:	aa10      	add	r2, sp, #64	; 0x40
 800851e:	a911      	add	r1, sp, #68	; 0x44
 8008520:	4620      	mov	r0, r4
 8008522:	f001 f8b9 	bl	8009698 <__d2b>
 8008526:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800852a:	ee08 0a10 	vmov	s16, r0
 800852e:	2d00      	cmp	r5, #0
 8008530:	f000 8084 	beq.w	800863c <_dtoa_r+0x204>
 8008534:	ee19 3a90 	vmov	r3, s19
 8008538:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800853c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008540:	4656      	mov	r6, sl
 8008542:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008546:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800854a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800854e:	4b74      	ldr	r3, [pc, #464]	; (8008720 <_dtoa_r+0x2e8>)
 8008550:	2200      	movs	r2, #0
 8008552:	4630      	mov	r0, r6
 8008554:	4639      	mov	r1, r7
 8008556:	f7f7 fe97 	bl	8000288 <__aeabi_dsub>
 800855a:	a365      	add	r3, pc, #404	; (adr r3, 80086f0 <_dtoa_r+0x2b8>)
 800855c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008560:	f7f8 f84a 	bl	80005f8 <__aeabi_dmul>
 8008564:	a364      	add	r3, pc, #400	; (adr r3, 80086f8 <_dtoa_r+0x2c0>)
 8008566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800856a:	f7f7 fe8f 	bl	800028c <__adddf3>
 800856e:	4606      	mov	r6, r0
 8008570:	4628      	mov	r0, r5
 8008572:	460f      	mov	r7, r1
 8008574:	f7f7 ffd6 	bl	8000524 <__aeabi_i2d>
 8008578:	a361      	add	r3, pc, #388	; (adr r3, 8008700 <_dtoa_r+0x2c8>)
 800857a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800857e:	f7f8 f83b 	bl	80005f8 <__aeabi_dmul>
 8008582:	4602      	mov	r2, r0
 8008584:	460b      	mov	r3, r1
 8008586:	4630      	mov	r0, r6
 8008588:	4639      	mov	r1, r7
 800858a:	f7f7 fe7f 	bl	800028c <__adddf3>
 800858e:	4606      	mov	r6, r0
 8008590:	460f      	mov	r7, r1
 8008592:	f7f8 fae1 	bl	8000b58 <__aeabi_d2iz>
 8008596:	2200      	movs	r2, #0
 8008598:	9000      	str	r0, [sp, #0]
 800859a:	2300      	movs	r3, #0
 800859c:	4630      	mov	r0, r6
 800859e:	4639      	mov	r1, r7
 80085a0:	f7f8 fa9c 	bl	8000adc <__aeabi_dcmplt>
 80085a4:	b150      	cbz	r0, 80085bc <_dtoa_r+0x184>
 80085a6:	9800      	ldr	r0, [sp, #0]
 80085a8:	f7f7 ffbc 	bl	8000524 <__aeabi_i2d>
 80085ac:	4632      	mov	r2, r6
 80085ae:	463b      	mov	r3, r7
 80085b0:	f7f8 fa8a 	bl	8000ac8 <__aeabi_dcmpeq>
 80085b4:	b910      	cbnz	r0, 80085bc <_dtoa_r+0x184>
 80085b6:	9b00      	ldr	r3, [sp, #0]
 80085b8:	3b01      	subs	r3, #1
 80085ba:	9300      	str	r3, [sp, #0]
 80085bc:	9b00      	ldr	r3, [sp, #0]
 80085be:	2b16      	cmp	r3, #22
 80085c0:	d85a      	bhi.n	8008678 <_dtoa_r+0x240>
 80085c2:	9a00      	ldr	r2, [sp, #0]
 80085c4:	4b57      	ldr	r3, [pc, #348]	; (8008724 <_dtoa_r+0x2ec>)
 80085c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ce:	ec51 0b19 	vmov	r0, r1, d9
 80085d2:	f7f8 fa83 	bl	8000adc <__aeabi_dcmplt>
 80085d6:	2800      	cmp	r0, #0
 80085d8:	d050      	beq.n	800867c <_dtoa_r+0x244>
 80085da:	9b00      	ldr	r3, [sp, #0]
 80085dc:	3b01      	subs	r3, #1
 80085de:	9300      	str	r3, [sp, #0]
 80085e0:	2300      	movs	r3, #0
 80085e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80085e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085e6:	1b5d      	subs	r5, r3, r5
 80085e8:	1e6b      	subs	r3, r5, #1
 80085ea:	9305      	str	r3, [sp, #20]
 80085ec:	bf45      	ittet	mi
 80085ee:	f1c5 0301 	rsbmi	r3, r5, #1
 80085f2:	9304      	strmi	r3, [sp, #16]
 80085f4:	2300      	movpl	r3, #0
 80085f6:	2300      	movmi	r3, #0
 80085f8:	bf4c      	ite	mi
 80085fa:	9305      	strmi	r3, [sp, #20]
 80085fc:	9304      	strpl	r3, [sp, #16]
 80085fe:	9b00      	ldr	r3, [sp, #0]
 8008600:	2b00      	cmp	r3, #0
 8008602:	db3d      	blt.n	8008680 <_dtoa_r+0x248>
 8008604:	9b05      	ldr	r3, [sp, #20]
 8008606:	9a00      	ldr	r2, [sp, #0]
 8008608:	920a      	str	r2, [sp, #40]	; 0x28
 800860a:	4413      	add	r3, r2
 800860c:	9305      	str	r3, [sp, #20]
 800860e:	2300      	movs	r3, #0
 8008610:	9307      	str	r3, [sp, #28]
 8008612:	9b06      	ldr	r3, [sp, #24]
 8008614:	2b09      	cmp	r3, #9
 8008616:	f200 8089 	bhi.w	800872c <_dtoa_r+0x2f4>
 800861a:	2b05      	cmp	r3, #5
 800861c:	bfc4      	itt	gt
 800861e:	3b04      	subgt	r3, #4
 8008620:	9306      	strgt	r3, [sp, #24]
 8008622:	9b06      	ldr	r3, [sp, #24]
 8008624:	f1a3 0302 	sub.w	r3, r3, #2
 8008628:	bfcc      	ite	gt
 800862a:	2500      	movgt	r5, #0
 800862c:	2501      	movle	r5, #1
 800862e:	2b03      	cmp	r3, #3
 8008630:	f200 8087 	bhi.w	8008742 <_dtoa_r+0x30a>
 8008634:	e8df f003 	tbb	[pc, r3]
 8008638:	59383a2d 	.word	0x59383a2d
 800863c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008640:	441d      	add	r5, r3
 8008642:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008646:	2b20      	cmp	r3, #32
 8008648:	bfc1      	itttt	gt
 800864a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800864e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008652:	fa0b f303 	lslgt.w	r3, fp, r3
 8008656:	fa26 f000 	lsrgt.w	r0, r6, r0
 800865a:	bfda      	itte	le
 800865c:	f1c3 0320 	rsble	r3, r3, #32
 8008660:	fa06 f003 	lslle.w	r0, r6, r3
 8008664:	4318      	orrgt	r0, r3
 8008666:	f7f7 ff4d 	bl	8000504 <__aeabi_ui2d>
 800866a:	2301      	movs	r3, #1
 800866c:	4606      	mov	r6, r0
 800866e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008672:	3d01      	subs	r5, #1
 8008674:	930e      	str	r3, [sp, #56]	; 0x38
 8008676:	e76a      	b.n	800854e <_dtoa_r+0x116>
 8008678:	2301      	movs	r3, #1
 800867a:	e7b2      	b.n	80085e2 <_dtoa_r+0x1aa>
 800867c:	900b      	str	r0, [sp, #44]	; 0x2c
 800867e:	e7b1      	b.n	80085e4 <_dtoa_r+0x1ac>
 8008680:	9b04      	ldr	r3, [sp, #16]
 8008682:	9a00      	ldr	r2, [sp, #0]
 8008684:	1a9b      	subs	r3, r3, r2
 8008686:	9304      	str	r3, [sp, #16]
 8008688:	4253      	negs	r3, r2
 800868a:	9307      	str	r3, [sp, #28]
 800868c:	2300      	movs	r3, #0
 800868e:	930a      	str	r3, [sp, #40]	; 0x28
 8008690:	e7bf      	b.n	8008612 <_dtoa_r+0x1da>
 8008692:	2300      	movs	r3, #0
 8008694:	9308      	str	r3, [sp, #32]
 8008696:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008698:	2b00      	cmp	r3, #0
 800869a:	dc55      	bgt.n	8008748 <_dtoa_r+0x310>
 800869c:	2301      	movs	r3, #1
 800869e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80086a2:	461a      	mov	r2, r3
 80086a4:	9209      	str	r2, [sp, #36]	; 0x24
 80086a6:	e00c      	b.n	80086c2 <_dtoa_r+0x28a>
 80086a8:	2301      	movs	r3, #1
 80086aa:	e7f3      	b.n	8008694 <_dtoa_r+0x25c>
 80086ac:	2300      	movs	r3, #0
 80086ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086b0:	9308      	str	r3, [sp, #32]
 80086b2:	9b00      	ldr	r3, [sp, #0]
 80086b4:	4413      	add	r3, r2
 80086b6:	9302      	str	r3, [sp, #8]
 80086b8:	3301      	adds	r3, #1
 80086ba:	2b01      	cmp	r3, #1
 80086bc:	9303      	str	r3, [sp, #12]
 80086be:	bfb8      	it	lt
 80086c0:	2301      	movlt	r3, #1
 80086c2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80086c4:	2200      	movs	r2, #0
 80086c6:	6042      	str	r2, [r0, #4]
 80086c8:	2204      	movs	r2, #4
 80086ca:	f102 0614 	add.w	r6, r2, #20
 80086ce:	429e      	cmp	r6, r3
 80086d0:	6841      	ldr	r1, [r0, #4]
 80086d2:	d93d      	bls.n	8008750 <_dtoa_r+0x318>
 80086d4:	4620      	mov	r0, r4
 80086d6:	f000 fcb7 	bl	8009048 <_Balloc>
 80086da:	9001      	str	r0, [sp, #4]
 80086dc:	2800      	cmp	r0, #0
 80086de:	d13b      	bne.n	8008758 <_dtoa_r+0x320>
 80086e0:	4b11      	ldr	r3, [pc, #68]	; (8008728 <_dtoa_r+0x2f0>)
 80086e2:	4602      	mov	r2, r0
 80086e4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80086e8:	e6c0      	b.n	800846c <_dtoa_r+0x34>
 80086ea:	2301      	movs	r3, #1
 80086ec:	e7df      	b.n	80086ae <_dtoa_r+0x276>
 80086ee:	bf00      	nop
 80086f0:	636f4361 	.word	0x636f4361
 80086f4:	3fd287a7 	.word	0x3fd287a7
 80086f8:	8b60c8b3 	.word	0x8b60c8b3
 80086fc:	3fc68a28 	.word	0x3fc68a28
 8008700:	509f79fb 	.word	0x509f79fb
 8008704:	3fd34413 	.word	0x3fd34413
 8008708:	0800c951 	.word	0x0800c951
 800870c:	0800c968 	.word	0x0800c968
 8008710:	7ff00000 	.word	0x7ff00000
 8008714:	0800c94d 	.word	0x0800c94d
 8008718:	0800c944 	.word	0x0800c944
 800871c:	0800c921 	.word	0x0800c921
 8008720:	3ff80000 	.word	0x3ff80000
 8008724:	0800ca58 	.word	0x0800ca58
 8008728:	0800c9c3 	.word	0x0800c9c3
 800872c:	2501      	movs	r5, #1
 800872e:	2300      	movs	r3, #0
 8008730:	9306      	str	r3, [sp, #24]
 8008732:	9508      	str	r5, [sp, #32]
 8008734:	f04f 33ff 	mov.w	r3, #4294967295
 8008738:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800873c:	2200      	movs	r2, #0
 800873e:	2312      	movs	r3, #18
 8008740:	e7b0      	b.n	80086a4 <_dtoa_r+0x26c>
 8008742:	2301      	movs	r3, #1
 8008744:	9308      	str	r3, [sp, #32]
 8008746:	e7f5      	b.n	8008734 <_dtoa_r+0x2fc>
 8008748:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800874a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800874e:	e7b8      	b.n	80086c2 <_dtoa_r+0x28a>
 8008750:	3101      	adds	r1, #1
 8008752:	6041      	str	r1, [r0, #4]
 8008754:	0052      	lsls	r2, r2, #1
 8008756:	e7b8      	b.n	80086ca <_dtoa_r+0x292>
 8008758:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800875a:	9a01      	ldr	r2, [sp, #4]
 800875c:	601a      	str	r2, [r3, #0]
 800875e:	9b03      	ldr	r3, [sp, #12]
 8008760:	2b0e      	cmp	r3, #14
 8008762:	f200 809d 	bhi.w	80088a0 <_dtoa_r+0x468>
 8008766:	2d00      	cmp	r5, #0
 8008768:	f000 809a 	beq.w	80088a0 <_dtoa_r+0x468>
 800876c:	9b00      	ldr	r3, [sp, #0]
 800876e:	2b00      	cmp	r3, #0
 8008770:	dd32      	ble.n	80087d8 <_dtoa_r+0x3a0>
 8008772:	4ab7      	ldr	r2, [pc, #732]	; (8008a50 <_dtoa_r+0x618>)
 8008774:	f003 030f 	and.w	r3, r3, #15
 8008778:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800877c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008780:	9b00      	ldr	r3, [sp, #0]
 8008782:	05d8      	lsls	r0, r3, #23
 8008784:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008788:	d516      	bpl.n	80087b8 <_dtoa_r+0x380>
 800878a:	4bb2      	ldr	r3, [pc, #712]	; (8008a54 <_dtoa_r+0x61c>)
 800878c:	ec51 0b19 	vmov	r0, r1, d9
 8008790:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008794:	f7f8 f85a 	bl	800084c <__aeabi_ddiv>
 8008798:	f007 070f 	and.w	r7, r7, #15
 800879c:	4682      	mov	sl, r0
 800879e:	468b      	mov	fp, r1
 80087a0:	2503      	movs	r5, #3
 80087a2:	4eac      	ldr	r6, [pc, #688]	; (8008a54 <_dtoa_r+0x61c>)
 80087a4:	b957      	cbnz	r7, 80087bc <_dtoa_r+0x384>
 80087a6:	4642      	mov	r2, r8
 80087a8:	464b      	mov	r3, r9
 80087aa:	4650      	mov	r0, sl
 80087ac:	4659      	mov	r1, fp
 80087ae:	f7f8 f84d 	bl	800084c <__aeabi_ddiv>
 80087b2:	4682      	mov	sl, r0
 80087b4:	468b      	mov	fp, r1
 80087b6:	e028      	b.n	800880a <_dtoa_r+0x3d2>
 80087b8:	2502      	movs	r5, #2
 80087ba:	e7f2      	b.n	80087a2 <_dtoa_r+0x36a>
 80087bc:	07f9      	lsls	r1, r7, #31
 80087be:	d508      	bpl.n	80087d2 <_dtoa_r+0x39a>
 80087c0:	4640      	mov	r0, r8
 80087c2:	4649      	mov	r1, r9
 80087c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80087c8:	f7f7 ff16 	bl	80005f8 <__aeabi_dmul>
 80087cc:	3501      	adds	r5, #1
 80087ce:	4680      	mov	r8, r0
 80087d0:	4689      	mov	r9, r1
 80087d2:	107f      	asrs	r7, r7, #1
 80087d4:	3608      	adds	r6, #8
 80087d6:	e7e5      	b.n	80087a4 <_dtoa_r+0x36c>
 80087d8:	f000 809b 	beq.w	8008912 <_dtoa_r+0x4da>
 80087dc:	9b00      	ldr	r3, [sp, #0]
 80087de:	4f9d      	ldr	r7, [pc, #628]	; (8008a54 <_dtoa_r+0x61c>)
 80087e0:	425e      	negs	r6, r3
 80087e2:	4b9b      	ldr	r3, [pc, #620]	; (8008a50 <_dtoa_r+0x618>)
 80087e4:	f006 020f 	and.w	r2, r6, #15
 80087e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80087ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087f0:	ec51 0b19 	vmov	r0, r1, d9
 80087f4:	f7f7 ff00 	bl	80005f8 <__aeabi_dmul>
 80087f8:	1136      	asrs	r6, r6, #4
 80087fa:	4682      	mov	sl, r0
 80087fc:	468b      	mov	fp, r1
 80087fe:	2300      	movs	r3, #0
 8008800:	2502      	movs	r5, #2
 8008802:	2e00      	cmp	r6, #0
 8008804:	d17a      	bne.n	80088fc <_dtoa_r+0x4c4>
 8008806:	2b00      	cmp	r3, #0
 8008808:	d1d3      	bne.n	80087b2 <_dtoa_r+0x37a>
 800880a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800880c:	2b00      	cmp	r3, #0
 800880e:	f000 8082 	beq.w	8008916 <_dtoa_r+0x4de>
 8008812:	4b91      	ldr	r3, [pc, #580]	; (8008a58 <_dtoa_r+0x620>)
 8008814:	2200      	movs	r2, #0
 8008816:	4650      	mov	r0, sl
 8008818:	4659      	mov	r1, fp
 800881a:	f7f8 f95f 	bl	8000adc <__aeabi_dcmplt>
 800881e:	2800      	cmp	r0, #0
 8008820:	d079      	beq.n	8008916 <_dtoa_r+0x4de>
 8008822:	9b03      	ldr	r3, [sp, #12]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d076      	beq.n	8008916 <_dtoa_r+0x4de>
 8008828:	9b02      	ldr	r3, [sp, #8]
 800882a:	2b00      	cmp	r3, #0
 800882c:	dd36      	ble.n	800889c <_dtoa_r+0x464>
 800882e:	9b00      	ldr	r3, [sp, #0]
 8008830:	4650      	mov	r0, sl
 8008832:	4659      	mov	r1, fp
 8008834:	1e5f      	subs	r7, r3, #1
 8008836:	2200      	movs	r2, #0
 8008838:	4b88      	ldr	r3, [pc, #544]	; (8008a5c <_dtoa_r+0x624>)
 800883a:	f7f7 fedd 	bl	80005f8 <__aeabi_dmul>
 800883e:	9e02      	ldr	r6, [sp, #8]
 8008840:	4682      	mov	sl, r0
 8008842:	468b      	mov	fp, r1
 8008844:	3501      	adds	r5, #1
 8008846:	4628      	mov	r0, r5
 8008848:	f7f7 fe6c 	bl	8000524 <__aeabi_i2d>
 800884c:	4652      	mov	r2, sl
 800884e:	465b      	mov	r3, fp
 8008850:	f7f7 fed2 	bl	80005f8 <__aeabi_dmul>
 8008854:	4b82      	ldr	r3, [pc, #520]	; (8008a60 <_dtoa_r+0x628>)
 8008856:	2200      	movs	r2, #0
 8008858:	f7f7 fd18 	bl	800028c <__adddf3>
 800885c:	46d0      	mov	r8, sl
 800885e:	46d9      	mov	r9, fp
 8008860:	4682      	mov	sl, r0
 8008862:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008866:	2e00      	cmp	r6, #0
 8008868:	d158      	bne.n	800891c <_dtoa_r+0x4e4>
 800886a:	4b7e      	ldr	r3, [pc, #504]	; (8008a64 <_dtoa_r+0x62c>)
 800886c:	2200      	movs	r2, #0
 800886e:	4640      	mov	r0, r8
 8008870:	4649      	mov	r1, r9
 8008872:	f7f7 fd09 	bl	8000288 <__aeabi_dsub>
 8008876:	4652      	mov	r2, sl
 8008878:	465b      	mov	r3, fp
 800887a:	4680      	mov	r8, r0
 800887c:	4689      	mov	r9, r1
 800887e:	f7f8 f94b 	bl	8000b18 <__aeabi_dcmpgt>
 8008882:	2800      	cmp	r0, #0
 8008884:	f040 8295 	bne.w	8008db2 <_dtoa_r+0x97a>
 8008888:	4652      	mov	r2, sl
 800888a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800888e:	4640      	mov	r0, r8
 8008890:	4649      	mov	r1, r9
 8008892:	f7f8 f923 	bl	8000adc <__aeabi_dcmplt>
 8008896:	2800      	cmp	r0, #0
 8008898:	f040 8289 	bne.w	8008dae <_dtoa_r+0x976>
 800889c:	ec5b ab19 	vmov	sl, fp, d9
 80088a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	f2c0 8148 	blt.w	8008b38 <_dtoa_r+0x700>
 80088a8:	9a00      	ldr	r2, [sp, #0]
 80088aa:	2a0e      	cmp	r2, #14
 80088ac:	f300 8144 	bgt.w	8008b38 <_dtoa_r+0x700>
 80088b0:	4b67      	ldr	r3, [pc, #412]	; (8008a50 <_dtoa_r+0x618>)
 80088b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80088ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f280 80d5 	bge.w	8008a6c <_dtoa_r+0x634>
 80088c2:	9b03      	ldr	r3, [sp, #12]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	f300 80d1 	bgt.w	8008a6c <_dtoa_r+0x634>
 80088ca:	f040 826f 	bne.w	8008dac <_dtoa_r+0x974>
 80088ce:	4b65      	ldr	r3, [pc, #404]	; (8008a64 <_dtoa_r+0x62c>)
 80088d0:	2200      	movs	r2, #0
 80088d2:	4640      	mov	r0, r8
 80088d4:	4649      	mov	r1, r9
 80088d6:	f7f7 fe8f 	bl	80005f8 <__aeabi_dmul>
 80088da:	4652      	mov	r2, sl
 80088dc:	465b      	mov	r3, fp
 80088de:	f7f8 f911 	bl	8000b04 <__aeabi_dcmpge>
 80088e2:	9e03      	ldr	r6, [sp, #12]
 80088e4:	4637      	mov	r7, r6
 80088e6:	2800      	cmp	r0, #0
 80088e8:	f040 8245 	bne.w	8008d76 <_dtoa_r+0x93e>
 80088ec:	9d01      	ldr	r5, [sp, #4]
 80088ee:	2331      	movs	r3, #49	; 0x31
 80088f0:	f805 3b01 	strb.w	r3, [r5], #1
 80088f4:	9b00      	ldr	r3, [sp, #0]
 80088f6:	3301      	adds	r3, #1
 80088f8:	9300      	str	r3, [sp, #0]
 80088fa:	e240      	b.n	8008d7e <_dtoa_r+0x946>
 80088fc:	07f2      	lsls	r2, r6, #31
 80088fe:	d505      	bpl.n	800890c <_dtoa_r+0x4d4>
 8008900:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008904:	f7f7 fe78 	bl	80005f8 <__aeabi_dmul>
 8008908:	3501      	adds	r5, #1
 800890a:	2301      	movs	r3, #1
 800890c:	1076      	asrs	r6, r6, #1
 800890e:	3708      	adds	r7, #8
 8008910:	e777      	b.n	8008802 <_dtoa_r+0x3ca>
 8008912:	2502      	movs	r5, #2
 8008914:	e779      	b.n	800880a <_dtoa_r+0x3d2>
 8008916:	9f00      	ldr	r7, [sp, #0]
 8008918:	9e03      	ldr	r6, [sp, #12]
 800891a:	e794      	b.n	8008846 <_dtoa_r+0x40e>
 800891c:	9901      	ldr	r1, [sp, #4]
 800891e:	4b4c      	ldr	r3, [pc, #304]	; (8008a50 <_dtoa_r+0x618>)
 8008920:	4431      	add	r1, r6
 8008922:	910d      	str	r1, [sp, #52]	; 0x34
 8008924:	9908      	ldr	r1, [sp, #32]
 8008926:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800892a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800892e:	2900      	cmp	r1, #0
 8008930:	d043      	beq.n	80089ba <_dtoa_r+0x582>
 8008932:	494d      	ldr	r1, [pc, #308]	; (8008a68 <_dtoa_r+0x630>)
 8008934:	2000      	movs	r0, #0
 8008936:	f7f7 ff89 	bl	800084c <__aeabi_ddiv>
 800893a:	4652      	mov	r2, sl
 800893c:	465b      	mov	r3, fp
 800893e:	f7f7 fca3 	bl	8000288 <__aeabi_dsub>
 8008942:	9d01      	ldr	r5, [sp, #4]
 8008944:	4682      	mov	sl, r0
 8008946:	468b      	mov	fp, r1
 8008948:	4649      	mov	r1, r9
 800894a:	4640      	mov	r0, r8
 800894c:	f7f8 f904 	bl	8000b58 <__aeabi_d2iz>
 8008950:	4606      	mov	r6, r0
 8008952:	f7f7 fde7 	bl	8000524 <__aeabi_i2d>
 8008956:	4602      	mov	r2, r0
 8008958:	460b      	mov	r3, r1
 800895a:	4640      	mov	r0, r8
 800895c:	4649      	mov	r1, r9
 800895e:	f7f7 fc93 	bl	8000288 <__aeabi_dsub>
 8008962:	3630      	adds	r6, #48	; 0x30
 8008964:	f805 6b01 	strb.w	r6, [r5], #1
 8008968:	4652      	mov	r2, sl
 800896a:	465b      	mov	r3, fp
 800896c:	4680      	mov	r8, r0
 800896e:	4689      	mov	r9, r1
 8008970:	f7f8 f8b4 	bl	8000adc <__aeabi_dcmplt>
 8008974:	2800      	cmp	r0, #0
 8008976:	d163      	bne.n	8008a40 <_dtoa_r+0x608>
 8008978:	4642      	mov	r2, r8
 800897a:	464b      	mov	r3, r9
 800897c:	4936      	ldr	r1, [pc, #216]	; (8008a58 <_dtoa_r+0x620>)
 800897e:	2000      	movs	r0, #0
 8008980:	f7f7 fc82 	bl	8000288 <__aeabi_dsub>
 8008984:	4652      	mov	r2, sl
 8008986:	465b      	mov	r3, fp
 8008988:	f7f8 f8a8 	bl	8000adc <__aeabi_dcmplt>
 800898c:	2800      	cmp	r0, #0
 800898e:	f040 80b5 	bne.w	8008afc <_dtoa_r+0x6c4>
 8008992:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008994:	429d      	cmp	r5, r3
 8008996:	d081      	beq.n	800889c <_dtoa_r+0x464>
 8008998:	4b30      	ldr	r3, [pc, #192]	; (8008a5c <_dtoa_r+0x624>)
 800899a:	2200      	movs	r2, #0
 800899c:	4650      	mov	r0, sl
 800899e:	4659      	mov	r1, fp
 80089a0:	f7f7 fe2a 	bl	80005f8 <__aeabi_dmul>
 80089a4:	4b2d      	ldr	r3, [pc, #180]	; (8008a5c <_dtoa_r+0x624>)
 80089a6:	4682      	mov	sl, r0
 80089a8:	468b      	mov	fp, r1
 80089aa:	4640      	mov	r0, r8
 80089ac:	4649      	mov	r1, r9
 80089ae:	2200      	movs	r2, #0
 80089b0:	f7f7 fe22 	bl	80005f8 <__aeabi_dmul>
 80089b4:	4680      	mov	r8, r0
 80089b6:	4689      	mov	r9, r1
 80089b8:	e7c6      	b.n	8008948 <_dtoa_r+0x510>
 80089ba:	4650      	mov	r0, sl
 80089bc:	4659      	mov	r1, fp
 80089be:	f7f7 fe1b 	bl	80005f8 <__aeabi_dmul>
 80089c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089c4:	9d01      	ldr	r5, [sp, #4]
 80089c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80089c8:	4682      	mov	sl, r0
 80089ca:	468b      	mov	fp, r1
 80089cc:	4649      	mov	r1, r9
 80089ce:	4640      	mov	r0, r8
 80089d0:	f7f8 f8c2 	bl	8000b58 <__aeabi_d2iz>
 80089d4:	4606      	mov	r6, r0
 80089d6:	f7f7 fda5 	bl	8000524 <__aeabi_i2d>
 80089da:	3630      	adds	r6, #48	; 0x30
 80089dc:	4602      	mov	r2, r0
 80089de:	460b      	mov	r3, r1
 80089e0:	4640      	mov	r0, r8
 80089e2:	4649      	mov	r1, r9
 80089e4:	f7f7 fc50 	bl	8000288 <__aeabi_dsub>
 80089e8:	f805 6b01 	strb.w	r6, [r5], #1
 80089ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089ee:	429d      	cmp	r5, r3
 80089f0:	4680      	mov	r8, r0
 80089f2:	4689      	mov	r9, r1
 80089f4:	f04f 0200 	mov.w	r2, #0
 80089f8:	d124      	bne.n	8008a44 <_dtoa_r+0x60c>
 80089fa:	4b1b      	ldr	r3, [pc, #108]	; (8008a68 <_dtoa_r+0x630>)
 80089fc:	4650      	mov	r0, sl
 80089fe:	4659      	mov	r1, fp
 8008a00:	f7f7 fc44 	bl	800028c <__adddf3>
 8008a04:	4602      	mov	r2, r0
 8008a06:	460b      	mov	r3, r1
 8008a08:	4640      	mov	r0, r8
 8008a0a:	4649      	mov	r1, r9
 8008a0c:	f7f8 f884 	bl	8000b18 <__aeabi_dcmpgt>
 8008a10:	2800      	cmp	r0, #0
 8008a12:	d173      	bne.n	8008afc <_dtoa_r+0x6c4>
 8008a14:	4652      	mov	r2, sl
 8008a16:	465b      	mov	r3, fp
 8008a18:	4913      	ldr	r1, [pc, #76]	; (8008a68 <_dtoa_r+0x630>)
 8008a1a:	2000      	movs	r0, #0
 8008a1c:	f7f7 fc34 	bl	8000288 <__aeabi_dsub>
 8008a20:	4602      	mov	r2, r0
 8008a22:	460b      	mov	r3, r1
 8008a24:	4640      	mov	r0, r8
 8008a26:	4649      	mov	r1, r9
 8008a28:	f7f8 f858 	bl	8000adc <__aeabi_dcmplt>
 8008a2c:	2800      	cmp	r0, #0
 8008a2e:	f43f af35 	beq.w	800889c <_dtoa_r+0x464>
 8008a32:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008a34:	1e6b      	subs	r3, r5, #1
 8008a36:	930f      	str	r3, [sp, #60]	; 0x3c
 8008a38:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008a3c:	2b30      	cmp	r3, #48	; 0x30
 8008a3e:	d0f8      	beq.n	8008a32 <_dtoa_r+0x5fa>
 8008a40:	9700      	str	r7, [sp, #0]
 8008a42:	e049      	b.n	8008ad8 <_dtoa_r+0x6a0>
 8008a44:	4b05      	ldr	r3, [pc, #20]	; (8008a5c <_dtoa_r+0x624>)
 8008a46:	f7f7 fdd7 	bl	80005f8 <__aeabi_dmul>
 8008a4a:	4680      	mov	r8, r0
 8008a4c:	4689      	mov	r9, r1
 8008a4e:	e7bd      	b.n	80089cc <_dtoa_r+0x594>
 8008a50:	0800ca58 	.word	0x0800ca58
 8008a54:	0800ca30 	.word	0x0800ca30
 8008a58:	3ff00000 	.word	0x3ff00000
 8008a5c:	40240000 	.word	0x40240000
 8008a60:	401c0000 	.word	0x401c0000
 8008a64:	40140000 	.word	0x40140000
 8008a68:	3fe00000 	.word	0x3fe00000
 8008a6c:	9d01      	ldr	r5, [sp, #4]
 8008a6e:	4656      	mov	r6, sl
 8008a70:	465f      	mov	r7, fp
 8008a72:	4642      	mov	r2, r8
 8008a74:	464b      	mov	r3, r9
 8008a76:	4630      	mov	r0, r6
 8008a78:	4639      	mov	r1, r7
 8008a7a:	f7f7 fee7 	bl	800084c <__aeabi_ddiv>
 8008a7e:	f7f8 f86b 	bl	8000b58 <__aeabi_d2iz>
 8008a82:	4682      	mov	sl, r0
 8008a84:	f7f7 fd4e 	bl	8000524 <__aeabi_i2d>
 8008a88:	4642      	mov	r2, r8
 8008a8a:	464b      	mov	r3, r9
 8008a8c:	f7f7 fdb4 	bl	80005f8 <__aeabi_dmul>
 8008a90:	4602      	mov	r2, r0
 8008a92:	460b      	mov	r3, r1
 8008a94:	4630      	mov	r0, r6
 8008a96:	4639      	mov	r1, r7
 8008a98:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008a9c:	f7f7 fbf4 	bl	8000288 <__aeabi_dsub>
 8008aa0:	f805 6b01 	strb.w	r6, [r5], #1
 8008aa4:	9e01      	ldr	r6, [sp, #4]
 8008aa6:	9f03      	ldr	r7, [sp, #12]
 8008aa8:	1bae      	subs	r6, r5, r6
 8008aaa:	42b7      	cmp	r7, r6
 8008aac:	4602      	mov	r2, r0
 8008aae:	460b      	mov	r3, r1
 8008ab0:	d135      	bne.n	8008b1e <_dtoa_r+0x6e6>
 8008ab2:	f7f7 fbeb 	bl	800028c <__adddf3>
 8008ab6:	4642      	mov	r2, r8
 8008ab8:	464b      	mov	r3, r9
 8008aba:	4606      	mov	r6, r0
 8008abc:	460f      	mov	r7, r1
 8008abe:	f7f8 f82b 	bl	8000b18 <__aeabi_dcmpgt>
 8008ac2:	b9d0      	cbnz	r0, 8008afa <_dtoa_r+0x6c2>
 8008ac4:	4642      	mov	r2, r8
 8008ac6:	464b      	mov	r3, r9
 8008ac8:	4630      	mov	r0, r6
 8008aca:	4639      	mov	r1, r7
 8008acc:	f7f7 fffc 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ad0:	b110      	cbz	r0, 8008ad8 <_dtoa_r+0x6a0>
 8008ad2:	f01a 0f01 	tst.w	sl, #1
 8008ad6:	d110      	bne.n	8008afa <_dtoa_r+0x6c2>
 8008ad8:	4620      	mov	r0, r4
 8008ada:	ee18 1a10 	vmov	r1, s16
 8008ade:	f000 faf3 	bl	80090c8 <_Bfree>
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	9800      	ldr	r0, [sp, #0]
 8008ae6:	702b      	strb	r3, [r5, #0]
 8008ae8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008aea:	3001      	adds	r0, #1
 8008aec:	6018      	str	r0, [r3, #0]
 8008aee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	f43f acf1 	beq.w	80084d8 <_dtoa_r+0xa0>
 8008af6:	601d      	str	r5, [r3, #0]
 8008af8:	e4ee      	b.n	80084d8 <_dtoa_r+0xa0>
 8008afa:	9f00      	ldr	r7, [sp, #0]
 8008afc:	462b      	mov	r3, r5
 8008afe:	461d      	mov	r5, r3
 8008b00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008b04:	2a39      	cmp	r2, #57	; 0x39
 8008b06:	d106      	bne.n	8008b16 <_dtoa_r+0x6de>
 8008b08:	9a01      	ldr	r2, [sp, #4]
 8008b0a:	429a      	cmp	r2, r3
 8008b0c:	d1f7      	bne.n	8008afe <_dtoa_r+0x6c6>
 8008b0e:	9901      	ldr	r1, [sp, #4]
 8008b10:	2230      	movs	r2, #48	; 0x30
 8008b12:	3701      	adds	r7, #1
 8008b14:	700a      	strb	r2, [r1, #0]
 8008b16:	781a      	ldrb	r2, [r3, #0]
 8008b18:	3201      	adds	r2, #1
 8008b1a:	701a      	strb	r2, [r3, #0]
 8008b1c:	e790      	b.n	8008a40 <_dtoa_r+0x608>
 8008b1e:	4ba6      	ldr	r3, [pc, #664]	; (8008db8 <_dtoa_r+0x980>)
 8008b20:	2200      	movs	r2, #0
 8008b22:	f7f7 fd69 	bl	80005f8 <__aeabi_dmul>
 8008b26:	2200      	movs	r2, #0
 8008b28:	2300      	movs	r3, #0
 8008b2a:	4606      	mov	r6, r0
 8008b2c:	460f      	mov	r7, r1
 8008b2e:	f7f7 ffcb 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b32:	2800      	cmp	r0, #0
 8008b34:	d09d      	beq.n	8008a72 <_dtoa_r+0x63a>
 8008b36:	e7cf      	b.n	8008ad8 <_dtoa_r+0x6a0>
 8008b38:	9a08      	ldr	r2, [sp, #32]
 8008b3a:	2a00      	cmp	r2, #0
 8008b3c:	f000 80d7 	beq.w	8008cee <_dtoa_r+0x8b6>
 8008b40:	9a06      	ldr	r2, [sp, #24]
 8008b42:	2a01      	cmp	r2, #1
 8008b44:	f300 80ba 	bgt.w	8008cbc <_dtoa_r+0x884>
 8008b48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008b4a:	2a00      	cmp	r2, #0
 8008b4c:	f000 80b2 	beq.w	8008cb4 <_dtoa_r+0x87c>
 8008b50:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008b54:	9e07      	ldr	r6, [sp, #28]
 8008b56:	9d04      	ldr	r5, [sp, #16]
 8008b58:	9a04      	ldr	r2, [sp, #16]
 8008b5a:	441a      	add	r2, r3
 8008b5c:	9204      	str	r2, [sp, #16]
 8008b5e:	9a05      	ldr	r2, [sp, #20]
 8008b60:	2101      	movs	r1, #1
 8008b62:	441a      	add	r2, r3
 8008b64:	4620      	mov	r0, r4
 8008b66:	9205      	str	r2, [sp, #20]
 8008b68:	f000 fb66 	bl	8009238 <__i2b>
 8008b6c:	4607      	mov	r7, r0
 8008b6e:	2d00      	cmp	r5, #0
 8008b70:	dd0c      	ble.n	8008b8c <_dtoa_r+0x754>
 8008b72:	9b05      	ldr	r3, [sp, #20]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	dd09      	ble.n	8008b8c <_dtoa_r+0x754>
 8008b78:	42ab      	cmp	r3, r5
 8008b7a:	9a04      	ldr	r2, [sp, #16]
 8008b7c:	bfa8      	it	ge
 8008b7e:	462b      	movge	r3, r5
 8008b80:	1ad2      	subs	r2, r2, r3
 8008b82:	9204      	str	r2, [sp, #16]
 8008b84:	9a05      	ldr	r2, [sp, #20]
 8008b86:	1aed      	subs	r5, r5, r3
 8008b88:	1ad3      	subs	r3, r2, r3
 8008b8a:	9305      	str	r3, [sp, #20]
 8008b8c:	9b07      	ldr	r3, [sp, #28]
 8008b8e:	b31b      	cbz	r3, 8008bd8 <_dtoa_r+0x7a0>
 8008b90:	9b08      	ldr	r3, [sp, #32]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	f000 80af 	beq.w	8008cf6 <_dtoa_r+0x8be>
 8008b98:	2e00      	cmp	r6, #0
 8008b9a:	dd13      	ble.n	8008bc4 <_dtoa_r+0x78c>
 8008b9c:	4639      	mov	r1, r7
 8008b9e:	4632      	mov	r2, r6
 8008ba0:	4620      	mov	r0, r4
 8008ba2:	f000 fc09 	bl	80093b8 <__pow5mult>
 8008ba6:	ee18 2a10 	vmov	r2, s16
 8008baa:	4601      	mov	r1, r0
 8008bac:	4607      	mov	r7, r0
 8008bae:	4620      	mov	r0, r4
 8008bb0:	f000 fb58 	bl	8009264 <__multiply>
 8008bb4:	ee18 1a10 	vmov	r1, s16
 8008bb8:	4680      	mov	r8, r0
 8008bba:	4620      	mov	r0, r4
 8008bbc:	f000 fa84 	bl	80090c8 <_Bfree>
 8008bc0:	ee08 8a10 	vmov	s16, r8
 8008bc4:	9b07      	ldr	r3, [sp, #28]
 8008bc6:	1b9a      	subs	r2, r3, r6
 8008bc8:	d006      	beq.n	8008bd8 <_dtoa_r+0x7a0>
 8008bca:	ee18 1a10 	vmov	r1, s16
 8008bce:	4620      	mov	r0, r4
 8008bd0:	f000 fbf2 	bl	80093b8 <__pow5mult>
 8008bd4:	ee08 0a10 	vmov	s16, r0
 8008bd8:	2101      	movs	r1, #1
 8008bda:	4620      	mov	r0, r4
 8008bdc:	f000 fb2c 	bl	8009238 <__i2b>
 8008be0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	4606      	mov	r6, r0
 8008be6:	f340 8088 	ble.w	8008cfa <_dtoa_r+0x8c2>
 8008bea:	461a      	mov	r2, r3
 8008bec:	4601      	mov	r1, r0
 8008bee:	4620      	mov	r0, r4
 8008bf0:	f000 fbe2 	bl	80093b8 <__pow5mult>
 8008bf4:	9b06      	ldr	r3, [sp, #24]
 8008bf6:	2b01      	cmp	r3, #1
 8008bf8:	4606      	mov	r6, r0
 8008bfa:	f340 8081 	ble.w	8008d00 <_dtoa_r+0x8c8>
 8008bfe:	f04f 0800 	mov.w	r8, #0
 8008c02:	6933      	ldr	r3, [r6, #16]
 8008c04:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008c08:	6918      	ldr	r0, [r3, #16]
 8008c0a:	f000 fac5 	bl	8009198 <__hi0bits>
 8008c0e:	f1c0 0020 	rsb	r0, r0, #32
 8008c12:	9b05      	ldr	r3, [sp, #20]
 8008c14:	4418      	add	r0, r3
 8008c16:	f010 001f 	ands.w	r0, r0, #31
 8008c1a:	f000 8092 	beq.w	8008d42 <_dtoa_r+0x90a>
 8008c1e:	f1c0 0320 	rsb	r3, r0, #32
 8008c22:	2b04      	cmp	r3, #4
 8008c24:	f340 808a 	ble.w	8008d3c <_dtoa_r+0x904>
 8008c28:	f1c0 001c 	rsb	r0, r0, #28
 8008c2c:	9b04      	ldr	r3, [sp, #16]
 8008c2e:	4403      	add	r3, r0
 8008c30:	9304      	str	r3, [sp, #16]
 8008c32:	9b05      	ldr	r3, [sp, #20]
 8008c34:	4403      	add	r3, r0
 8008c36:	4405      	add	r5, r0
 8008c38:	9305      	str	r3, [sp, #20]
 8008c3a:	9b04      	ldr	r3, [sp, #16]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	dd07      	ble.n	8008c50 <_dtoa_r+0x818>
 8008c40:	ee18 1a10 	vmov	r1, s16
 8008c44:	461a      	mov	r2, r3
 8008c46:	4620      	mov	r0, r4
 8008c48:	f000 fc10 	bl	800946c <__lshift>
 8008c4c:	ee08 0a10 	vmov	s16, r0
 8008c50:	9b05      	ldr	r3, [sp, #20]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	dd05      	ble.n	8008c62 <_dtoa_r+0x82a>
 8008c56:	4631      	mov	r1, r6
 8008c58:	461a      	mov	r2, r3
 8008c5a:	4620      	mov	r0, r4
 8008c5c:	f000 fc06 	bl	800946c <__lshift>
 8008c60:	4606      	mov	r6, r0
 8008c62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d06e      	beq.n	8008d46 <_dtoa_r+0x90e>
 8008c68:	ee18 0a10 	vmov	r0, s16
 8008c6c:	4631      	mov	r1, r6
 8008c6e:	f000 fc6d 	bl	800954c <__mcmp>
 8008c72:	2800      	cmp	r0, #0
 8008c74:	da67      	bge.n	8008d46 <_dtoa_r+0x90e>
 8008c76:	9b00      	ldr	r3, [sp, #0]
 8008c78:	3b01      	subs	r3, #1
 8008c7a:	ee18 1a10 	vmov	r1, s16
 8008c7e:	9300      	str	r3, [sp, #0]
 8008c80:	220a      	movs	r2, #10
 8008c82:	2300      	movs	r3, #0
 8008c84:	4620      	mov	r0, r4
 8008c86:	f000 fa41 	bl	800910c <__multadd>
 8008c8a:	9b08      	ldr	r3, [sp, #32]
 8008c8c:	ee08 0a10 	vmov	s16, r0
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	f000 81b1 	beq.w	8008ff8 <_dtoa_r+0xbc0>
 8008c96:	2300      	movs	r3, #0
 8008c98:	4639      	mov	r1, r7
 8008c9a:	220a      	movs	r2, #10
 8008c9c:	4620      	mov	r0, r4
 8008c9e:	f000 fa35 	bl	800910c <__multadd>
 8008ca2:	9b02      	ldr	r3, [sp, #8]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	4607      	mov	r7, r0
 8008ca8:	f300 808e 	bgt.w	8008dc8 <_dtoa_r+0x990>
 8008cac:	9b06      	ldr	r3, [sp, #24]
 8008cae:	2b02      	cmp	r3, #2
 8008cb0:	dc51      	bgt.n	8008d56 <_dtoa_r+0x91e>
 8008cb2:	e089      	b.n	8008dc8 <_dtoa_r+0x990>
 8008cb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008cb6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008cba:	e74b      	b.n	8008b54 <_dtoa_r+0x71c>
 8008cbc:	9b03      	ldr	r3, [sp, #12]
 8008cbe:	1e5e      	subs	r6, r3, #1
 8008cc0:	9b07      	ldr	r3, [sp, #28]
 8008cc2:	42b3      	cmp	r3, r6
 8008cc4:	bfbf      	itttt	lt
 8008cc6:	9b07      	ldrlt	r3, [sp, #28]
 8008cc8:	9607      	strlt	r6, [sp, #28]
 8008cca:	1af2      	sublt	r2, r6, r3
 8008ccc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008cce:	bfb6      	itet	lt
 8008cd0:	189b      	addlt	r3, r3, r2
 8008cd2:	1b9e      	subge	r6, r3, r6
 8008cd4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008cd6:	9b03      	ldr	r3, [sp, #12]
 8008cd8:	bfb8      	it	lt
 8008cda:	2600      	movlt	r6, #0
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	bfb7      	itett	lt
 8008ce0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008ce4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008ce8:	1a9d      	sublt	r5, r3, r2
 8008cea:	2300      	movlt	r3, #0
 8008cec:	e734      	b.n	8008b58 <_dtoa_r+0x720>
 8008cee:	9e07      	ldr	r6, [sp, #28]
 8008cf0:	9d04      	ldr	r5, [sp, #16]
 8008cf2:	9f08      	ldr	r7, [sp, #32]
 8008cf4:	e73b      	b.n	8008b6e <_dtoa_r+0x736>
 8008cf6:	9a07      	ldr	r2, [sp, #28]
 8008cf8:	e767      	b.n	8008bca <_dtoa_r+0x792>
 8008cfa:	9b06      	ldr	r3, [sp, #24]
 8008cfc:	2b01      	cmp	r3, #1
 8008cfe:	dc18      	bgt.n	8008d32 <_dtoa_r+0x8fa>
 8008d00:	f1ba 0f00 	cmp.w	sl, #0
 8008d04:	d115      	bne.n	8008d32 <_dtoa_r+0x8fa>
 8008d06:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008d0a:	b993      	cbnz	r3, 8008d32 <_dtoa_r+0x8fa>
 8008d0c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008d10:	0d1b      	lsrs	r3, r3, #20
 8008d12:	051b      	lsls	r3, r3, #20
 8008d14:	b183      	cbz	r3, 8008d38 <_dtoa_r+0x900>
 8008d16:	9b04      	ldr	r3, [sp, #16]
 8008d18:	3301      	adds	r3, #1
 8008d1a:	9304      	str	r3, [sp, #16]
 8008d1c:	9b05      	ldr	r3, [sp, #20]
 8008d1e:	3301      	adds	r3, #1
 8008d20:	9305      	str	r3, [sp, #20]
 8008d22:	f04f 0801 	mov.w	r8, #1
 8008d26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	f47f af6a 	bne.w	8008c02 <_dtoa_r+0x7ca>
 8008d2e:	2001      	movs	r0, #1
 8008d30:	e76f      	b.n	8008c12 <_dtoa_r+0x7da>
 8008d32:	f04f 0800 	mov.w	r8, #0
 8008d36:	e7f6      	b.n	8008d26 <_dtoa_r+0x8ee>
 8008d38:	4698      	mov	r8, r3
 8008d3a:	e7f4      	b.n	8008d26 <_dtoa_r+0x8ee>
 8008d3c:	f43f af7d 	beq.w	8008c3a <_dtoa_r+0x802>
 8008d40:	4618      	mov	r0, r3
 8008d42:	301c      	adds	r0, #28
 8008d44:	e772      	b.n	8008c2c <_dtoa_r+0x7f4>
 8008d46:	9b03      	ldr	r3, [sp, #12]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	dc37      	bgt.n	8008dbc <_dtoa_r+0x984>
 8008d4c:	9b06      	ldr	r3, [sp, #24]
 8008d4e:	2b02      	cmp	r3, #2
 8008d50:	dd34      	ble.n	8008dbc <_dtoa_r+0x984>
 8008d52:	9b03      	ldr	r3, [sp, #12]
 8008d54:	9302      	str	r3, [sp, #8]
 8008d56:	9b02      	ldr	r3, [sp, #8]
 8008d58:	b96b      	cbnz	r3, 8008d76 <_dtoa_r+0x93e>
 8008d5a:	4631      	mov	r1, r6
 8008d5c:	2205      	movs	r2, #5
 8008d5e:	4620      	mov	r0, r4
 8008d60:	f000 f9d4 	bl	800910c <__multadd>
 8008d64:	4601      	mov	r1, r0
 8008d66:	4606      	mov	r6, r0
 8008d68:	ee18 0a10 	vmov	r0, s16
 8008d6c:	f000 fbee 	bl	800954c <__mcmp>
 8008d70:	2800      	cmp	r0, #0
 8008d72:	f73f adbb 	bgt.w	80088ec <_dtoa_r+0x4b4>
 8008d76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d78:	9d01      	ldr	r5, [sp, #4]
 8008d7a:	43db      	mvns	r3, r3
 8008d7c:	9300      	str	r3, [sp, #0]
 8008d7e:	f04f 0800 	mov.w	r8, #0
 8008d82:	4631      	mov	r1, r6
 8008d84:	4620      	mov	r0, r4
 8008d86:	f000 f99f 	bl	80090c8 <_Bfree>
 8008d8a:	2f00      	cmp	r7, #0
 8008d8c:	f43f aea4 	beq.w	8008ad8 <_dtoa_r+0x6a0>
 8008d90:	f1b8 0f00 	cmp.w	r8, #0
 8008d94:	d005      	beq.n	8008da2 <_dtoa_r+0x96a>
 8008d96:	45b8      	cmp	r8, r7
 8008d98:	d003      	beq.n	8008da2 <_dtoa_r+0x96a>
 8008d9a:	4641      	mov	r1, r8
 8008d9c:	4620      	mov	r0, r4
 8008d9e:	f000 f993 	bl	80090c8 <_Bfree>
 8008da2:	4639      	mov	r1, r7
 8008da4:	4620      	mov	r0, r4
 8008da6:	f000 f98f 	bl	80090c8 <_Bfree>
 8008daa:	e695      	b.n	8008ad8 <_dtoa_r+0x6a0>
 8008dac:	2600      	movs	r6, #0
 8008dae:	4637      	mov	r7, r6
 8008db0:	e7e1      	b.n	8008d76 <_dtoa_r+0x93e>
 8008db2:	9700      	str	r7, [sp, #0]
 8008db4:	4637      	mov	r7, r6
 8008db6:	e599      	b.n	80088ec <_dtoa_r+0x4b4>
 8008db8:	40240000 	.word	0x40240000
 8008dbc:	9b08      	ldr	r3, [sp, #32]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	f000 80ca 	beq.w	8008f58 <_dtoa_r+0xb20>
 8008dc4:	9b03      	ldr	r3, [sp, #12]
 8008dc6:	9302      	str	r3, [sp, #8]
 8008dc8:	2d00      	cmp	r5, #0
 8008dca:	dd05      	ble.n	8008dd8 <_dtoa_r+0x9a0>
 8008dcc:	4639      	mov	r1, r7
 8008dce:	462a      	mov	r2, r5
 8008dd0:	4620      	mov	r0, r4
 8008dd2:	f000 fb4b 	bl	800946c <__lshift>
 8008dd6:	4607      	mov	r7, r0
 8008dd8:	f1b8 0f00 	cmp.w	r8, #0
 8008ddc:	d05b      	beq.n	8008e96 <_dtoa_r+0xa5e>
 8008dde:	6879      	ldr	r1, [r7, #4]
 8008de0:	4620      	mov	r0, r4
 8008de2:	f000 f931 	bl	8009048 <_Balloc>
 8008de6:	4605      	mov	r5, r0
 8008de8:	b928      	cbnz	r0, 8008df6 <_dtoa_r+0x9be>
 8008dea:	4b87      	ldr	r3, [pc, #540]	; (8009008 <_dtoa_r+0xbd0>)
 8008dec:	4602      	mov	r2, r0
 8008dee:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008df2:	f7ff bb3b 	b.w	800846c <_dtoa_r+0x34>
 8008df6:	693a      	ldr	r2, [r7, #16]
 8008df8:	3202      	adds	r2, #2
 8008dfa:	0092      	lsls	r2, r2, #2
 8008dfc:	f107 010c 	add.w	r1, r7, #12
 8008e00:	300c      	adds	r0, #12
 8008e02:	f000 f913 	bl	800902c <memcpy>
 8008e06:	2201      	movs	r2, #1
 8008e08:	4629      	mov	r1, r5
 8008e0a:	4620      	mov	r0, r4
 8008e0c:	f000 fb2e 	bl	800946c <__lshift>
 8008e10:	9b01      	ldr	r3, [sp, #4]
 8008e12:	f103 0901 	add.w	r9, r3, #1
 8008e16:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008e1a:	4413      	add	r3, r2
 8008e1c:	9305      	str	r3, [sp, #20]
 8008e1e:	f00a 0301 	and.w	r3, sl, #1
 8008e22:	46b8      	mov	r8, r7
 8008e24:	9304      	str	r3, [sp, #16]
 8008e26:	4607      	mov	r7, r0
 8008e28:	4631      	mov	r1, r6
 8008e2a:	ee18 0a10 	vmov	r0, s16
 8008e2e:	f7ff fa75 	bl	800831c <quorem>
 8008e32:	4641      	mov	r1, r8
 8008e34:	9002      	str	r0, [sp, #8]
 8008e36:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008e3a:	ee18 0a10 	vmov	r0, s16
 8008e3e:	f000 fb85 	bl	800954c <__mcmp>
 8008e42:	463a      	mov	r2, r7
 8008e44:	9003      	str	r0, [sp, #12]
 8008e46:	4631      	mov	r1, r6
 8008e48:	4620      	mov	r0, r4
 8008e4a:	f000 fb9b 	bl	8009584 <__mdiff>
 8008e4e:	68c2      	ldr	r2, [r0, #12]
 8008e50:	f109 3bff 	add.w	fp, r9, #4294967295
 8008e54:	4605      	mov	r5, r0
 8008e56:	bb02      	cbnz	r2, 8008e9a <_dtoa_r+0xa62>
 8008e58:	4601      	mov	r1, r0
 8008e5a:	ee18 0a10 	vmov	r0, s16
 8008e5e:	f000 fb75 	bl	800954c <__mcmp>
 8008e62:	4602      	mov	r2, r0
 8008e64:	4629      	mov	r1, r5
 8008e66:	4620      	mov	r0, r4
 8008e68:	9207      	str	r2, [sp, #28]
 8008e6a:	f000 f92d 	bl	80090c8 <_Bfree>
 8008e6e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008e72:	ea43 0102 	orr.w	r1, r3, r2
 8008e76:	9b04      	ldr	r3, [sp, #16]
 8008e78:	430b      	orrs	r3, r1
 8008e7a:	464d      	mov	r5, r9
 8008e7c:	d10f      	bne.n	8008e9e <_dtoa_r+0xa66>
 8008e7e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008e82:	d02a      	beq.n	8008eda <_dtoa_r+0xaa2>
 8008e84:	9b03      	ldr	r3, [sp, #12]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	dd02      	ble.n	8008e90 <_dtoa_r+0xa58>
 8008e8a:	9b02      	ldr	r3, [sp, #8]
 8008e8c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008e90:	f88b a000 	strb.w	sl, [fp]
 8008e94:	e775      	b.n	8008d82 <_dtoa_r+0x94a>
 8008e96:	4638      	mov	r0, r7
 8008e98:	e7ba      	b.n	8008e10 <_dtoa_r+0x9d8>
 8008e9a:	2201      	movs	r2, #1
 8008e9c:	e7e2      	b.n	8008e64 <_dtoa_r+0xa2c>
 8008e9e:	9b03      	ldr	r3, [sp, #12]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	db04      	blt.n	8008eae <_dtoa_r+0xa76>
 8008ea4:	9906      	ldr	r1, [sp, #24]
 8008ea6:	430b      	orrs	r3, r1
 8008ea8:	9904      	ldr	r1, [sp, #16]
 8008eaa:	430b      	orrs	r3, r1
 8008eac:	d122      	bne.n	8008ef4 <_dtoa_r+0xabc>
 8008eae:	2a00      	cmp	r2, #0
 8008eb0:	ddee      	ble.n	8008e90 <_dtoa_r+0xa58>
 8008eb2:	ee18 1a10 	vmov	r1, s16
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	4620      	mov	r0, r4
 8008eba:	f000 fad7 	bl	800946c <__lshift>
 8008ebe:	4631      	mov	r1, r6
 8008ec0:	ee08 0a10 	vmov	s16, r0
 8008ec4:	f000 fb42 	bl	800954c <__mcmp>
 8008ec8:	2800      	cmp	r0, #0
 8008eca:	dc03      	bgt.n	8008ed4 <_dtoa_r+0xa9c>
 8008ecc:	d1e0      	bne.n	8008e90 <_dtoa_r+0xa58>
 8008ece:	f01a 0f01 	tst.w	sl, #1
 8008ed2:	d0dd      	beq.n	8008e90 <_dtoa_r+0xa58>
 8008ed4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008ed8:	d1d7      	bne.n	8008e8a <_dtoa_r+0xa52>
 8008eda:	2339      	movs	r3, #57	; 0x39
 8008edc:	f88b 3000 	strb.w	r3, [fp]
 8008ee0:	462b      	mov	r3, r5
 8008ee2:	461d      	mov	r5, r3
 8008ee4:	3b01      	subs	r3, #1
 8008ee6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008eea:	2a39      	cmp	r2, #57	; 0x39
 8008eec:	d071      	beq.n	8008fd2 <_dtoa_r+0xb9a>
 8008eee:	3201      	adds	r2, #1
 8008ef0:	701a      	strb	r2, [r3, #0]
 8008ef2:	e746      	b.n	8008d82 <_dtoa_r+0x94a>
 8008ef4:	2a00      	cmp	r2, #0
 8008ef6:	dd07      	ble.n	8008f08 <_dtoa_r+0xad0>
 8008ef8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008efc:	d0ed      	beq.n	8008eda <_dtoa_r+0xaa2>
 8008efe:	f10a 0301 	add.w	r3, sl, #1
 8008f02:	f88b 3000 	strb.w	r3, [fp]
 8008f06:	e73c      	b.n	8008d82 <_dtoa_r+0x94a>
 8008f08:	9b05      	ldr	r3, [sp, #20]
 8008f0a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008f0e:	4599      	cmp	r9, r3
 8008f10:	d047      	beq.n	8008fa2 <_dtoa_r+0xb6a>
 8008f12:	ee18 1a10 	vmov	r1, s16
 8008f16:	2300      	movs	r3, #0
 8008f18:	220a      	movs	r2, #10
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	f000 f8f6 	bl	800910c <__multadd>
 8008f20:	45b8      	cmp	r8, r7
 8008f22:	ee08 0a10 	vmov	s16, r0
 8008f26:	f04f 0300 	mov.w	r3, #0
 8008f2a:	f04f 020a 	mov.w	r2, #10
 8008f2e:	4641      	mov	r1, r8
 8008f30:	4620      	mov	r0, r4
 8008f32:	d106      	bne.n	8008f42 <_dtoa_r+0xb0a>
 8008f34:	f000 f8ea 	bl	800910c <__multadd>
 8008f38:	4680      	mov	r8, r0
 8008f3a:	4607      	mov	r7, r0
 8008f3c:	f109 0901 	add.w	r9, r9, #1
 8008f40:	e772      	b.n	8008e28 <_dtoa_r+0x9f0>
 8008f42:	f000 f8e3 	bl	800910c <__multadd>
 8008f46:	4639      	mov	r1, r7
 8008f48:	4680      	mov	r8, r0
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	220a      	movs	r2, #10
 8008f4e:	4620      	mov	r0, r4
 8008f50:	f000 f8dc 	bl	800910c <__multadd>
 8008f54:	4607      	mov	r7, r0
 8008f56:	e7f1      	b.n	8008f3c <_dtoa_r+0xb04>
 8008f58:	9b03      	ldr	r3, [sp, #12]
 8008f5a:	9302      	str	r3, [sp, #8]
 8008f5c:	9d01      	ldr	r5, [sp, #4]
 8008f5e:	ee18 0a10 	vmov	r0, s16
 8008f62:	4631      	mov	r1, r6
 8008f64:	f7ff f9da 	bl	800831c <quorem>
 8008f68:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008f6c:	9b01      	ldr	r3, [sp, #4]
 8008f6e:	f805 ab01 	strb.w	sl, [r5], #1
 8008f72:	1aea      	subs	r2, r5, r3
 8008f74:	9b02      	ldr	r3, [sp, #8]
 8008f76:	4293      	cmp	r3, r2
 8008f78:	dd09      	ble.n	8008f8e <_dtoa_r+0xb56>
 8008f7a:	ee18 1a10 	vmov	r1, s16
 8008f7e:	2300      	movs	r3, #0
 8008f80:	220a      	movs	r2, #10
 8008f82:	4620      	mov	r0, r4
 8008f84:	f000 f8c2 	bl	800910c <__multadd>
 8008f88:	ee08 0a10 	vmov	s16, r0
 8008f8c:	e7e7      	b.n	8008f5e <_dtoa_r+0xb26>
 8008f8e:	9b02      	ldr	r3, [sp, #8]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	bfc8      	it	gt
 8008f94:	461d      	movgt	r5, r3
 8008f96:	9b01      	ldr	r3, [sp, #4]
 8008f98:	bfd8      	it	le
 8008f9a:	2501      	movle	r5, #1
 8008f9c:	441d      	add	r5, r3
 8008f9e:	f04f 0800 	mov.w	r8, #0
 8008fa2:	ee18 1a10 	vmov	r1, s16
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	4620      	mov	r0, r4
 8008faa:	f000 fa5f 	bl	800946c <__lshift>
 8008fae:	4631      	mov	r1, r6
 8008fb0:	ee08 0a10 	vmov	s16, r0
 8008fb4:	f000 faca 	bl	800954c <__mcmp>
 8008fb8:	2800      	cmp	r0, #0
 8008fba:	dc91      	bgt.n	8008ee0 <_dtoa_r+0xaa8>
 8008fbc:	d102      	bne.n	8008fc4 <_dtoa_r+0xb8c>
 8008fbe:	f01a 0f01 	tst.w	sl, #1
 8008fc2:	d18d      	bne.n	8008ee0 <_dtoa_r+0xaa8>
 8008fc4:	462b      	mov	r3, r5
 8008fc6:	461d      	mov	r5, r3
 8008fc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008fcc:	2a30      	cmp	r2, #48	; 0x30
 8008fce:	d0fa      	beq.n	8008fc6 <_dtoa_r+0xb8e>
 8008fd0:	e6d7      	b.n	8008d82 <_dtoa_r+0x94a>
 8008fd2:	9a01      	ldr	r2, [sp, #4]
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d184      	bne.n	8008ee2 <_dtoa_r+0xaaa>
 8008fd8:	9b00      	ldr	r3, [sp, #0]
 8008fda:	3301      	adds	r3, #1
 8008fdc:	9300      	str	r3, [sp, #0]
 8008fde:	2331      	movs	r3, #49	; 0x31
 8008fe0:	7013      	strb	r3, [r2, #0]
 8008fe2:	e6ce      	b.n	8008d82 <_dtoa_r+0x94a>
 8008fe4:	4b09      	ldr	r3, [pc, #36]	; (800900c <_dtoa_r+0xbd4>)
 8008fe6:	f7ff ba95 	b.w	8008514 <_dtoa_r+0xdc>
 8008fea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	f47f aa6e 	bne.w	80084ce <_dtoa_r+0x96>
 8008ff2:	4b07      	ldr	r3, [pc, #28]	; (8009010 <_dtoa_r+0xbd8>)
 8008ff4:	f7ff ba8e 	b.w	8008514 <_dtoa_r+0xdc>
 8008ff8:	9b02      	ldr	r3, [sp, #8]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	dcae      	bgt.n	8008f5c <_dtoa_r+0xb24>
 8008ffe:	9b06      	ldr	r3, [sp, #24]
 8009000:	2b02      	cmp	r3, #2
 8009002:	f73f aea8 	bgt.w	8008d56 <_dtoa_r+0x91e>
 8009006:	e7a9      	b.n	8008f5c <_dtoa_r+0xb24>
 8009008:	0800c9c3 	.word	0x0800c9c3
 800900c:	0800c920 	.word	0x0800c920
 8009010:	0800c944 	.word	0x0800c944

08009014 <_localeconv_r>:
 8009014:	4800      	ldr	r0, [pc, #0]	; (8009018 <_localeconv_r+0x4>)
 8009016:	4770      	bx	lr
 8009018:	20000394 	.word	0x20000394

0800901c <malloc>:
 800901c:	4b02      	ldr	r3, [pc, #8]	; (8009028 <malloc+0xc>)
 800901e:	4601      	mov	r1, r0
 8009020:	6818      	ldr	r0, [r3, #0]
 8009022:	f000 bc17 	b.w	8009854 <_malloc_r>
 8009026:	bf00      	nop
 8009028:	20000240 	.word	0x20000240

0800902c <memcpy>:
 800902c:	440a      	add	r2, r1
 800902e:	4291      	cmp	r1, r2
 8009030:	f100 33ff 	add.w	r3, r0, #4294967295
 8009034:	d100      	bne.n	8009038 <memcpy+0xc>
 8009036:	4770      	bx	lr
 8009038:	b510      	push	{r4, lr}
 800903a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800903e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009042:	4291      	cmp	r1, r2
 8009044:	d1f9      	bne.n	800903a <memcpy+0xe>
 8009046:	bd10      	pop	{r4, pc}

08009048 <_Balloc>:
 8009048:	b570      	push	{r4, r5, r6, lr}
 800904a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800904c:	4604      	mov	r4, r0
 800904e:	460d      	mov	r5, r1
 8009050:	b976      	cbnz	r6, 8009070 <_Balloc+0x28>
 8009052:	2010      	movs	r0, #16
 8009054:	f7ff ffe2 	bl	800901c <malloc>
 8009058:	4602      	mov	r2, r0
 800905a:	6260      	str	r0, [r4, #36]	; 0x24
 800905c:	b920      	cbnz	r0, 8009068 <_Balloc+0x20>
 800905e:	4b18      	ldr	r3, [pc, #96]	; (80090c0 <_Balloc+0x78>)
 8009060:	4818      	ldr	r0, [pc, #96]	; (80090c4 <_Balloc+0x7c>)
 8009062:	2166      	movs	r1, #102	; 0x66
 8009064:	f000 fdd6 	bl	8009c14 <__assert_func>
 8009068:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800906c:	6006      	str	r6, [r0, #0]
 800906e:	60c6      	str	r6, [r0, #12]
 8009070:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009072:	68f3      	ldr	r3, [r6, #12]
 8009074:	b183      	cbz	r3, 8009098 <_Balloc+0x50>
 8009076:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009078:	68db      	ldr	r3, [r3, #12]
 800907a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800907e:	b9b8      	cbnz	r0, 80090b0 <_Balloc+0x68>
 8009080:	2101      	movs	r1, #1
 8009082:	fa01 f605 	lsl.w	r6, r1, r5
 8009086:	1d72      	adds	r2, r6, #5
 8009088:	0092      	lsls	r2, r2, #2
 800908a:	4620      	mov	r0, r4
 800908c:	f000 fb60 	bl	8009750 <_calloc_r>
 8009090:	b160      	cbz	r0, 80090ac <_Balloc+0x64>
 8009092:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009096:	e00e      	b.n	80090b6 <_Balloc+0x6e>
 8009098:	2221      	movs	r2, #33	; 0x21
 800909a:	2104      	movs	r1, #4
 800909c:	4620      	mov	r0, r4
 800909e:	f000 fb57 	bl	8009750 <_calloc_r>
 80090a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090a4:	60f0      	str	r0, [r6, #12]
 80090a6:	68db      	ldr	r3, [r3, #12]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d1e4      	bne.n	8009076 <_Balloc+0x2e>
 80090ac:	2000      	movs	r0, #0
 80090ae:	bd70      	pop	{r4, r5, r6, pc}
 80090b0:	6802      	ldr	r2, [r0, #0]
 80090b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80090b6:	2300      	movs	r3, #0
 80090b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80090bc:	e7f7      	b.n	80090ae <_Balloc+0x66>
 80090be:	bf00      	nop
 80090c0:	0800c951 	.word	0x0800c951
 80090c4:	0800c9d4 	.word	0x0800c9d4

080090c8 <_Bfree>:
 80090c8:	b570      	push	{r4, r5, r6, lr}
 80090ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80090cc:	4605      	mov	r5, r0
 80090ce:	460c      	mov	r4, r1
 80090d0:	b976      	cbnz	r6, 80090f0 <_Bfree+0x28>
 80090d2:	2010      	movs	r0, #16
 80090d4:	f7ff ffa2 	bl	800901c <malloc>
 80090d8:	4602      	mov	r2, r0
 80090da:	6268      	str	r0, [r5, #36]	; 0x24
 80090dc:	b920      	cbnz	r0, 80090e8 <_Bfree+0x20>
 80090de:	4b09      	ldr	r3, [pc, #36]	; (8009104 <_Bfree+0x3c>)
 80090e0:	4809      	ldr	r0, [pc, #36]	; (8009108 <_Bfree+0x40>)
 80090e2:	218a      	movs	r1, #138	; 0x8a
 80090e4:	f000 fd96 	bl	8009c14 <__assert_func>
 80090e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80090ec:	6006      	str	r6, [r0, #0]
 80090ee:	60c6      	str	r6, [r0, #12]
 80090f0:	b13c      	cbz	r4, 8009102 <_Bfree+0x3a>
 80090f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80090f4:	6862      	ldr	r2, [r4, #4]
 80090f6:	68db      	ldr	r3, [r3, #12]
 80090f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80090fc:	6021      	str	r1, [r4, #0]
 80090fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009102:	bd70      	pop	{r4, r5, r6, pc}
 8009104:	0800c951 	.word	0x0800c951
 8009108:	0800c9d4 	.word	0x0800c9d4

0800910c <__multadd>:
 800910c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009110:	690d      	ldr	r5, [r1, #16]
 8009112:	4607      	mov	r7, r0
 8009114:	460c      	mov	r4, r1
 8009116:	461e      	mov	r6, r3
 8009118:	f101 0c14 	add.w	ip, r1, #20
 800911c:	2000      	movs	r0, #0
 800911e:	f8dc 3000 	ldr.w	r3, [ip]
 8009122:	b299      	uxth	r1, r3
 8009124:	fb02 6101 	mla	r1, r2, r1, r6
 8009128:	0c1e      	lsrs	r6, r3, #16
 800912a:	0c0b      	lsrs	r3, r1, #16
 800912c:	fb02 3306 	mla	r3, r2, r6, r3
 8009130:	b289      	uxth	r1, r1
 8009132:	3001      	adds	r0, #1
 8009134:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009138:	4285      	cmp	r5, r0
 800913a:	f84c 1b04 	str.w	r1, [ip], #4
 800913e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009142:	dcec      	bgt.n	800911e <__multadd+0x12>
 8009144:	b30e      	cbz	r6, 800918a <__multadd+0x7e>
 8009146:	68a3      	ldr	r3, [r4, #8]
 8009148:	42ab      	cmp	r3, r5
 800914a:	dc19      	bgt.n	8009180 <__multadd+0x74>
 800914c:	6861      	ldr	r1, [r4, #4]
 800914e:	4638      	mov	r0, r7
 8009150:	3101      	adds	r1, #1
 8009152:	f7ff ff79 	bl	8009048 <_Balloc>
 8009156:	4680      	mov	r8, r0
 8009158:	b928      	cbnz	r0, 8009166 <__multadd+0x5a>
 800915a:	4602      	mov	r2, r0
 800915c:	4b0c      	ldr	r3, [pc, #48]	; (8009190 <__multadd+0x84>)
 800915e:	480d      	ldr	r0, [pc, #52]	; (8009194 <__multadd+0x88>)
 8009160:	21b5      	movs	r1, #181	; 0xb5
 8009162:	f000 fd57 	bl	8009c14 <__assert_func>
 8009166:	6922      	ldr	r2, [r4, #16]
 8009168:	3202      	adds	r2, #2
 800916a:	f104 010c 	add.w	r1, r4, #12
 800916e:	0092      	lsls	r2, r2, #2
 8009170:	300c      	adds	r0, #12
 8009172:	f7ff ff5b 	bl	800902c <memcpy>
 8009176:	4621      	mov	r1, r4
 8009178:	4638      	mov	r0, r7
 800917a:	f7ff ffa5 	bl	80090c8 <_Bfree>
 800917e:	4644      	mov	r4, r8
 8009180:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009184:	3501      	adds	r5, #1
 8009186:	615e      	str	r6, [r3, #20]
 8009188:	6125      	str	r5, [r4, #16]
 800918a:	4620      	mov	r0, r4
 800918c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009190:	0800c9c3 	.word	0x0800c9c3
 8009194:	0800c9d4 	.word	0x0800c9d4

08009198 <__hi0bits>:
 8009198:	0c03      	lsrs	r3, r0, #16
 800919a:	041b      	lsls	r3, r3, #16
 800919c:	b9d3      	cbnz	r3, 80091d4 <__hi0bits+0x3c>
 800919e:	0400      	lsls	r0, r0, #16
 80091a0:	2310      	movs	r3, #16
 80091a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80091a6:	bf04      	itt	eq
 80091a8:	0200      	lsleq	r0, r0, #8
 80091aa:	3308      	addeq	r3, #8
 80091ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80091b0:	bf04      	itt	eq
 80091b2:	0100      	lsleq	r0, r0, #4
 80091b4:	3304      	addeq	r3, #4
 80091b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80091ba:	bf04      	itt	eq
 80091bc:	0080      	lsleq	r0, r0, #2
 80091be:	3302      	addeq	r3, #2
 80091c0:	2800      	cmp	r0, #0
 80091c2:	db05      	blt.n	80091d0 <__hi0bits+0x38>
 80091c4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80091c8:	f103 0301 	add.w	r3, r3, #1
 80091cc:	bf08      	it	eq
 80091ce:	2320      	moveq	r3, #32
 80091d0:	4618      	mov	r0, r3
 80091d2:	4770      	bx	lr
 80091d4:	2300      	movs	r3, #0
 80091d6:	e7e4      	b.n	80091a2 <__hi0bits+0xa>

080091d8 <__lo0bits>:
 80091d8:	6803      	ldr	r3, [r0, #0]
 80091da:	f013 0207 	ands.w	r2, r3, #7
 80091de:	4601      	mov	r1, r0
 80091e0:	d00b      	beq.n	80091fa <__lo0bits+0x22>
 80091e2:	07da      	lsls	r2, r3, #31
 80091e4:	d423      	bmi.n	800922e <__lo0bits+0x56>
 80091e6:	0798      	lsls	r0, r3, #30
 80091e8:	bf49      	itett	mi
 80091ea:	085b      	lsrmi	r3, r3, #1
 80091ec:	089b      	lsrpl	r3, r3, #2
 80091ee:	2001      	movmi	r0, #1
 80091f0:	600b      	strmi	r3, [r1, #0]
 80091f2:	bf5c      	itt	pl
 80091f4:	600b      	strpl	r3, [r1, #0]
 80091f6:	2002      	movpl	r0, #2
 80091f8:	4770      	bx	lr
 80091fa:	b298      	uxth	r0, r3
 80091fc:	b9a8      	cbnz	r0, 800922a <__lo0bits+0x52>
 80091fe:	0c1b      	lsrs	r3, r3, #16
 8009200:	2010      	movs	r0, #16
 8009202:	b2da      	uxtb	r2, r3
 8009204:	b90a      	cbnz	r2, 800920a <__lo0bits+0x32>
 8009206:	3008      	adds	r0, #8
 8009208:	0a1b      	lsrs	r3, r3, #8
 800920a:	071a      	lsls	r2, r3, #28
 800920c:	bf04      	itt	eq
 800920e:	091b      	lsreq	r3, r3, #4
 8009210:	3004      	addeq	r0, #4
 8009212:	079a      	lsls	r2, r3, #30
 8009214:	bf04      	itt	eq
 8009216:	089b      	lsreq	r3, r3, #2
 8009218:	3002      	addeq	r0, #2
 800921a:	07da      	lsls	r2, r3, #31
 800921c:	d403      	bmi.n	8009226 <__lo0bits+0x4e>
 800921e:	085b      	lsrs	r3, r3, #1
 8009220:	f100 0001 	add.w	r0, r0, #1
 8009224:	d005      	beq.n	8009232 <__lo0bits+0x5a>
 8009226:	600b      	str	r3, [r1, #0]
 8009228:	4770      	bx	lr
 800922a:	4610      	mov	r0, r2
 800922c:	e7e9      	b.n	8009202 <__lo0bits+0x2a>
 800922e:	2000      	movs	r0, #0
 8009230:	4770      	bx	lr
 8009232:	2020      	movs	r0, #32
 8009234:	4770      	bx	lr
	...

08009238 <__i2b>:
 8009238:	b510      	push	{r4, lr}
 800923a:	460c      	mov	r4, r1
 800923c:	2101      	movs	r1, #1
 800923e:	f7ff ff03 	bl	8009048 <_Balloc>
 8009242:	4602      	mov	r2, r0
 8009244:	b928      	cbnz	r0, 8009252 <__i2b+0x1a>
 8009246:	4b05      	ldr	r3, [pc, #20]	; (800925c <__i2b+0x24>)
 8009248:	4805      	ldr	r0, [pc, #20]	; (8009260 <__i2b+0x28>)
 800924a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800924e:	f000 fce1 	bl	8009c14 <__assert_func>
 8009252:	2301      	movs	r3, #1
 8009254:	6144      	str	r4, [r0, #20]
 8009256:	6103      	str	r3, [r0, #16]
 8009258:	bd10      	pop	{r4, pc}
 800925a:	bf00      	nop
 800925c:	0800c9c3 	.word	0x0800c9c3
 8009260:	0800c9d4 	.word	0x0800c9d4

08009264 <__multiply>:
 8009264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009268:	4691      	mov	r9, r2
 800926a:	690a      	ldr	r2, [r1, #16]
 800926c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009270:	429a      	cmp	r2, r3
 8009272:	bfb8      	it	lt
 8009274:	460b      	movlt	r3, r1
 8009276:	460c      	mov	r4, r1
 8009278:	bfbc      	itt	lt
 800927a:	464c      	movlt	r4, r9
 800927c:	4699      	movlt	r9, r3
 800927e:	6927      	ldr	r7, [r4, #16]
 8009280:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009284:	68a3      	ldr	r3, [r4, #8]
 8009286:	6861      	ldr	r1, [r4, #4]
 8009288:	eb07 060a 	add.w	r6, r7, sl
 800928c:	42b3      	cmp	r3, r6
 800928e:	b085      	sub	sp, #20
 8009290:	bfb8      	it	lt
 8009292:	3101      	addlt	r1, #1
 8009294:	f7ff fed8 	bl	8009048 <_Balloc>
 8009298:	b930      	cbnz	r0, 80092a8 <__multiply+0x44>
 800929a:	4602      	mov	r2, r0
 800929c:	4b44      	ldr	r3, [pc, #272]	; (80093b0 <__multiply+0x14c>)
 800929e:	4845      	ldr	r0, [pc, #276]	; (80093b4 <__multiply+0x150>)
 80092a0:	f240 115d 	movw	r1, #349	; 0x15d
 80092a4:	f000 fcb6 	bl	8009c14 <__assert_func>
 80092a8:	f100 0514 	add.w	r5, r0, #20
 80092ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80092b0:	462b      	mov	r3, r5
 80092b2:	2200      	movs	r2, #0
 80092b4:	4543      	cmp	r3, r8
 80092b6:	d321      	bcc.n	80092fc <__multiply+0x98>
 80092b8:	f104 0314 	add.w	r3, r4, #20
 80092bc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80092c0:	f109 0314 	add.w	r3, r9, #20
 80092c4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80092c8:	9202      	str	r2, [sp, #8]
 80092ca:	1b3a      	subs	r2, r7, r4
 80092cc:	3a15      	subs	r2, #21
 80092ce:	f022 0203 	bic.w	r2, r2, #3
 80092d2:	3204      	adds	r2, #4
 80092d4:	f104 0115 	add.w	r1, r4, #21
 80092d8:	428f      	cmp	r7, r1
 80092da:	bf38      	it	cc
 80092dc:	2204      	movcc	r2, #4
 80092de:	9201      	str	r2, [sp, #4]
 80092e0:	9a02      	ldr	r2, [sp, #8]
 80092e2:	9303      	str	r3, [sp, #12]
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d80c      	bhi.n	8009302 <__multiply+0x9e>
 80092e8:	2e00      	cmp	r6, #0
 80092ea:	dd03      	ble.n	80092f4 <__multiply+0x90>
 80092ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d05a      	beq.n	80093aa <__multiply+0x146>
 80092f4:	6106      	str	r6, [r0, #16]
 80092f6:	b005      	add	sp, #20
 80092f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092fc:	f843 2b04 	str.w	r2, [r3], #4
 8009300:	e7d8      	b.n	80092b4 <__multiply+0x50>
 8009302:	f8b3 a000 	ldrh.w	sl, [r3]
 8009306:	f1ba 0f00 	cmp.w	sl, #0
 800930a:	d024      	beq.n	8009356 <__multiply+0xf2>
 800930c:	f104 0e14 	add.w	lr, r4, #20
 8009310:	46a9      	mov	r9, r5
 8009312:	f04f 0c00 	mov.w	ip, #0
 8009316:	f85e 2b04 	ldr.w	r2, [lr], #4
 800931a:	f8d9 1000 	ldr.w	r1, [r9]
 800931e:	fa1f fb82 	uxth.w	fp, r2
 8009322:	b289      	uxth	r1, r1
 8009324:	fb0a 110b 	mla	r1, sl, fp, r1
 8009328:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800932c:	f8d9 2000 	ldr.w	r2, [r9]
 8009330:	4461      	add	r1, ip
 8009332:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009336:	fb0a c20b 	mla	r2, sl, fp, ip
 800933a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800933e:	b289      	uxth	r1, r1
 8009340:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009344:	4577      	cmp	r7, lr
 8009346:	f849 1b04 	str.w	r1, [r9], #4
 800934a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800934e:	d8e2      	bhi.n	8009316 <__multiply+0xb2>
 8009350:	9a01      	ldr	r2, [sp, #4]
 8009352:	f845 c002 	str.w	ip, [r5, r2]
 8009356:	9a03      	ldr	r2, [sp, #12]
 8009358:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800935c:	3304      	adds	r3, #4
 800935e:	f1b9 0f00 	cmp.w	r9, #0
 8009362:	d020      	beq.n	80093a6 <__multiply+0x142>
 8009364:	6829      	ldr	r1, [r5, #0]
 8009366:	f104 0c14 	add.w	ip, r4, #20
 800936a:	46ae      	mov	lr, r5
 800936c:	f04f 0a00 	mov.w	sl, #0
 8009370:	f8bc b000 	ldrh.w	fp, [ip]
 8009374:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009378:	fb09 220b 	mla	r2, r9, fp, r2
 800937c:	4492      	add	sl, r2
 800937e:	b289      	uxth	r1, r1
 8009380:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009384:	f84e 1b04 	str.w	r1, [lr], #4
 8009388:	f85c 2b04 	ldr.w	r2, [ip], #4
 800938c:	f8be 1000 	ldrh.w	r1, [lr]
 8009390:	0c12      	lsrs	r2, r2, #16
 8009392:	fb09 1102 	mla	r1, r9, r2, r1
 8009396:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800939a:	4567      	cmp	r7, ip
 800939c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80093a0:	d8e6      	bhi.n	8009370 <__multiply+0x10c>
 80093a2:	9a01      	ldr	r2, [sp, #4]
 80093a4:	50a9      	str	r1, [r5, r2]
 80093a6:	3504      	adds	r5, #4
 80093a8:	e79a      	b.n	80092e0 <__multiply+0x7c>
 80093aa:	3e01      	subs	r6, #1
 80093ac:	e79c      	b.n	80092e8 <__multiply+0x84>
 80093ae:	bf00      	nop
 80093b0:	0800c9c3 	.word	0x0800c9c3
 80093b4:	0800c9d4 	.word	0x0800c9d4

080093b8 <__pow5mult>:
 80093b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093bc:	4615      	mov	r5, r2
 80093be:	f012 0203 	ands.w	r2, r2, #3
 80093c2:	4606      	mov	r6, r0
 80093c4:	460f      	mov	r7, r1
 80093c6:	d007      	beq.n	80093d8 <__pow5mult+0x20>
 80093c8:	4c25      	ldr	r4, [pc, #148]	; (8009460 <__pow5mult+0xa8>)
 80093ca:	3a01      	subs	r2, #1
 80093cc:	2300      	movs	r3, #0
 80093ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80093d2:	f7ff fe9b 	bl	800910c <__multadd>
 80093d6:	4607      	mov	r7, r0
 80093d8:	10ad      	asrs	r5, r5, #2
 80093da:	d03d      	beq.n	8009458 <__pow5mult+0xa0>
 80093dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80093de:	b97c      	cbnz	r4, 8009400 <__pow5mult+0x48>
 80093e0:	2010      	movs	r0, #16
 80093e2:	f7ff fe1b 	bl	800901c <malloc>
 80093e6:	4602      	mov	r2, r0
 80093e8:	6270      	str	r0, [r6, #36]	; 0x24
 80093ea:	b928      	cbnz	r0, 80093f8 <__pow5mult+0x40>
 80093ec:	4b1d      	ldr	r3, [pc, #116]	; (8009464 <__pow5mult+0xac>)
 80093ee:	481e      	ldr	r0, [pc, #120]	; (8009468 <__pow5mult+0xb0>)
 80093f0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80093f4:	f000 fc0e 	bl	8009c14 <__assert_func>
 80093f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80093fc:	6004      	str	r4, [r0, #0]
 80093fe:	60c4      	str	r4, [r0, #12]
 8009400:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009404:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009408:	b94c      	cbnz	r4, 800941e <__pow5mult+0x66>
 800940a:	f240 2171 	movw	r1, #625	; 0x271
 800940e:	4630      	mov	r0, r6
 8009410:	f7ff ff12 	bl	8009238 <__i2b>
 8009414:	2300      	movs	r3, #0
 8009416:	f8c8 0008 	str.w	r0, [r8, #8]
 800941a:	4604      	mov	r4, r0
 800941c:	6003      	str	r3, [r0, #0]
 800941e:	f04f 0900 	mov.w	r9, #0
 8009422:	07eb      	lsls	r3, r5, #31
 8009424:	d50a      	bpl.n	800943c <__pow5mult+0x84>
 8009426:	4639      	mov	r1, r7
 8009428:	4622      	mov	r2, r4
 800942a:	4630      	mov	r0, r6
 800942c:	f7ff ff1a 	bl	8009264 <__multiply>
 8009430:	4639      	mov	r1, r7
 8009432:	4680      	mov	r8, r0
 8009434:	4630      	mov	r0, r6
 8009436:	f7ff fe47 	bl	80090c8 <_Bfree>
 800943a:	4647      	mov	r7, r8
 800943c:	106d      	asrs	r5, r5, #1
 800943e:	d00b      	beq.n	8009458 <__pow5mult+0xa0>
 8009440:	6820      	ldr	r0, [r4, #0]
 8009442:	b938      	cbnz	r0, 8009454 <__pow5mult+0x9c>
 8009444:	4622      	mov	r2, r4
 8009446:	4621      	mov	r1, r4
 8009448:	4630      	mov	r0, r6
 800944a:	f7ff ff0b 	bl	8009264 <__multiply>
 800944e:	6020      	str	r0, [r4, #0]
 8009450:	f8c0 9000 	str.w	r9, [r0]
 8009454:	4604      	mov	r4, r0
 8009456:	e7e4      	b.n	8009422 <__pow5mult+0x6a>
 8009458:	4638      	mov	r0, r7
 800945a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800945e:	bf00      	nop
 8009460:	0800cb20 	.word	0x0800cb20
 8009464:	0800c951 	.word	0x0800c951
 8009468:	0800c9d4 	.word	0x0800c9d4

0800946c <__lshift>:
 800946c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009470:	460c      	mov	r4, r1
 8009472:	6849      	ldr	r1, [r1, #4]
 8009474:	6923      	ldr	r3, [r4, #16]
 8009476:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800947a:	68a3      	ldr	r3, [r4, #8]
 800947c:	4607      	mov	r7, r0
 800947e:	4691      	mov	r9, r2
 8009480:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009484:	f108 0601 	add.w	r6, r8, #1
 8009488:	42b3      	cmp	r3, r6
 800948a:	db0b      	blt.n	80094a4 <__lshift+0x38>
 800948c:	4638      	mov	r0, r7
 800948e:	f7ff fddb 	bl	8009048 <_Balloc>
 8009492:	4605      	mov	r5, r0
 8009494:	b948      	cbnz	r0, 80094aa <__lshift+0x3e>
 8009496:	4602      	mov	r2, r0
 8009498:	4b2a      	ldr	r3, [pc, #168]	; (8009544 <__lshift+0xd8>)
 800949a:	482b      	ldr	r0, [pc, #172]	; (8009548 <__lshift+0xdc>)
 800949c:	f240 11d9 	movw	r1, #473	; 0x1d9
 80094a0:	f000 fbb8 	bl	8009c14 <__assert_func>
 80094a4:	3101      	adds	r1, #1
 80094a6:	005b      	lsls	r3, r3, #1
 80094a8:	e7ee      	b.n	8009488 <__lshift+0x1c>
 80094aa:	2300      	movs	r3, #0
 80094ac:	f100 0114 	add.w	r1, r0, #20
 80094b0:	f100 0210 	add.w	r2, r0, #16
 80094b4:	4618      	mov	r0, r3
 80094b6:	4553      	cmp	r3, sl
 80094b8:	db37      	blt.n	800952a <__lshift+0xbe>
 80094ba:	6920      	ldr	r0, [r4, #16]
 80094bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80094c0:	f104 0314 	add.w	r3, r4, #20
 80094c4:	f019 091f 	ands.w	r9, r9, #31
 80094c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80094cc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80094d0:	d02f      	beq.n	8009532 <__lshift+0xc6>
 80094d2:	f1c9 0e20 	rsb	lr, r9, #32
 80094d6:	468a      	mov	sl, r1
 80094d8:	f04f 0c00 	mov.w	ip, #0
 80094dc:	681a      	ldr	r2, [r3, #0]
 80094de:	fa02 f209 	lsl.w	r2, r2, r9
 80094e2:	ea42 020c 	orr.w	r2, r2, ip
 80094e6:	f84a 2b04 	str.w	r2, [sl], #4
 80094ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80094ee:	4298      	cmp	r0, r3
 80094f0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80094f4:	d8f2      	bhi.n	80094dc <__lshift+0x70>
 80094f6:	1b03      	subs	r3, r0, r4
 80094f8:	3b15      	subs	r3, #21
 80094fa:	f023 0303 	bic.w	r3, r3, #3
 80094fe:	3304      	adds	r3, #4
 8009500:	f104 0215 	add.w	r2, r4, #21
 8009504:	4290      	cmp	r0, r2
 8009506:	bf38      	it	cc
 8009508:	2304      	movcc	r3, #4
 800950a:	f841 c003 	str.w	ip, [r1, r3]
 800950e:	f1bc 0f00 	cmp.w	ip, #0
 8009512:	d001      	beq.n	8009518 <__lshift+0xac>
 8009514:	f108 0602 	add.w	r6, r8, #2
 8009518:	3e01      	subs	r6, #1
 800951a:	4638      	mov	r0, r7
 800951c:	612e      	str	r6, [r5, #16]
 800951e:	4621      	mov	r1, r4
 8009520:	f7ff fdd2 	bl	80090c8 <_Bfree>
 8009524:	4628      	mov	r0, r5
 8009526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800952a:	f842 0f04 	str.w	r0, [r2, #4]!
 800952e:	3301      	adds	r3, #1
 8009530:	e7c1      	b.n	80094b6 <__lshift+0x4a>
 8009532:	3904      	subs	r1, #4
 8009534:	f853 2b04 	ldr.w	r2, [r3], #4
 8009538:	f841 2f04 	str.w	r2, [r1, #4]!
 800953c:	4298      	cmp	r0, r3
 800953e:	d8f9      	bhi.n	8009534 <__lshift+0xc8>
 8009540:	e7ea      	b.n	8009518 <__lshift+0xac>
 8009542:	bf00      	nop
 8009544:	0800c9c3 	.word	0x0800c9c3
 8009548:	0800c9d4 	.word	0x0800c9d4

0800954c <__mcmp>:
 800954c:	b530      	push	{r4, r5, lr}
 800954e:	6902      	ldr	r2, [r0, #16]
 8009550:	690c      	ldr	r4, [r1, #16]
 8009552:	1b12      	subs	r2, r2, r4
 8009554:	d10e      	bne.n	8009574 <__mcmp+0x28>
 8009556:	f100 0314 	add.w	r3, r0, #20
 800955a:	3114      	adds	r1, #20
 800955c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009560:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009564:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009568:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800956c:	42a5      	cmp	r5, r4
 800956e:	d003      	beq.n	8009578 <__mcmp+0x2c>
 8009570:	d305      	bcc.n	800957e <__mcmp+0x32>
 8009572:	2201      	movs	r2, #1
 8009574:	4610      	mov	r0, r2
 8009576:	bd30      	pop	{r4, r5, pc}
 8009578:	4283      	cmp	r3, r0
 800957a:	d3f3      	bcc.n	8009564 <__mcmp+0x18>
 800957c:	e7fa      	b.n	8009574 <__mcmp+0x28>
 800957e:	f04f 32ff 	mov.w	r2, #4294967295
 8009582:	e7f7      	b.n	8009574 <__mcmp+0x28>

08009584 <__mdiff>:
 8009584:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009588:	460c      	mov	r4, r1
 800958a:	4606      	mov	r6, r0
 800958c:	4611      	mov	r1, r2
 800958e:	4620      	mov	r0, r4
 8009590:	4690      	mov	r8, r2
 8009592:	f7ff ffdb 	bl	800954c <__mcmp>
 8009596:	1e05      	subs	r5, r0, #0
 8009598:	d110      	bne.n	80095bc <__mdiff+0x38>
 800959a:	4629      	mov	r1, r5
 800959c:	4630      	mov	r0, r6
 800959e:	f7ff fd53 	bl	8009048 <_Balloc>
 80095a2:	b930      	cbnz	r0, 80095b2 <__mdiff+0x2e>
 80095a4:	4b3a      	ldr	r3, [pc, #232]	; (8009690 <__mdiff+0x10c>)
 80095a6:	4602      	mov	r2, r0
 80095a8:	f240 2132 	movw	r1, #562	; 0x232
 80095ac:	4839      	ldr	r0, [pc, #228]	; (8009694 <__mdiff+0x110>)
 80095ae:	f000 fb31 	bl	8009c14 <__assert_func>
 80095b2:	2301      	movs	r3, #1
 80095b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80095b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095bc:	bfa4      	itt	ge
 80095be:	4643      	movge	r3, r8
 80095c0:	46a0      	movge	r8, r4
 80095c2:	4630      	mov	r0, r6
 80095c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80095c8:	bfa6      	itte	ge
 80095ca:	461c      	movge	r4, r3
 80095cc:	2500      	movge	r5, #0
 80095ce:	2501      	movlt	r5, #1
 80095d0:	f7ff fd3a 	bl	8009048 <_Balloc>
 80095d4:	b920      	cbnz	r0, 80095e0 <__mdiff+0x5c>
 80095d6:	4b2e      	ldr	r3, [pc, #184]	; (8009690 <__mdiff+0x10c>)
 80095d8:	4602      	mov	r2, r0
 80095da:	f44f 7110 	mov.w	r1, #576	; 0x240
 80095de:	e7e5      	b.n	80095ac <__mdiff+0x28>
 80095e0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80095e4:	6926      	ldr	r6, [r4, #16]
 80095e6:	60c5      	str	r5, [r0, #12]
 80095e8:	f104 0914 	add.w	r9, r4, #20
 80095ec:	f108 0514 	add.w	r5, r8, #20
 80095f0:	f100 0e14 	add.w	lr, r0, #20
 80095f4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80095f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80095fc:	f108 0210 	add.w	r2, r8, #16
 8009600:	46f2      	mov	sl, lr
 8009602:	2100      	movs	r1, #0
 8009604:	f859 3b04 	ldr.w	r3, [r9], #4
 8009608:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800960c:	fa1f f883 	uxth.w	r8, r3
 8009610:	fa11 f18b 	uxtah	r1, r1, fp
 8009614:	0c1b      	lsrs	r3, r3, #16
 8009616:	eba1 0808 	sub.w	r8, r1, r8
 800961a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800961e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009622:	fa1f f888 	uxth.w	r8, r8
 8009626:	1419      	asrs	r1, r3, #16
 8009628:	454e      	cmp	r6, r9
 800962a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800962e:	f84a 3b04 	str.w	r3, [sl], #4
 8009632:	d8e7      	bhi.n	8009604 <__mdiff+0x80>
 8009634:	1b33      	subs	r3, r6, r4
 8009636:	3b15      	subs	r3, #21
 8009638:	f023 0303 	bic.w	r3, r3, #3
 800963c:	3304      	adds	r3, #4
 800963e:	3415      	adds	r4, #21
 8009640:	42a6      	cmp	r6, r4
 8009642:	bf38      	it	cc
 8009644:	2304      	movcc	r3, #4
 8009646:	441d      	add	r5, r3
 8009648:	4473      	add	r3, lr
 800964a:	469e      	mov	lr, r3
 800964c:	462e      	mov	r6, r5
 800964e:	4566      	cmp	r6, ip
 8009650:	d30e      	bcc.n	8009670 <__mdiff+0xec>
 8009652:	f10c 0203 	add.w	r2, ip, #3
 8009656:	1b52      	subs	r2, r2, r5
 8009658:	f022 0203 	bic.w	r2, r2, #3
 800965c:	3d03      	subs	r5, #3
 800965e:	45ac      	cmp	ip, r5
 8009660:	bf38      	it	cc
 8009662:	2200      	movcc	r2, #0
 8009664:	441a      	add	r2, r3
 8009666:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800966a:	b17b      	cbz	r3, 800968c <__mdiff+0x108>
 800966c:	6107      	str	r7, [r0, #16]
 800966e:	e7a3      	b.n	80095b8 <__mdiff+0x34>
 8009670:	f856 8b04 	ldr.w	r8, [r6], #4
 8009674:	fa11 f288 	uxtah	r2, r1, r8
 8009678:	1414      	asrs	r4, r2, #16
 800967a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800967e:	b292      	uxth	r2, r2
 8009680:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009684:	f84e 2b04 	str.w	r2, [lr], #4
 8009688:	1421      	asrs	r1, r4, #16
 800968a:	e7e0      	b.n	800964e <__mdiff+0xca>
 800968c:	3f01      	subs	r7, #1
 800968e:	e7ea      	b.n	8009666 <__mdiff+0xe2>
 8009690:	0800c9c3 	.word	0x0800c9c3
 8009694:	0800c9d4 	.word	0x0800c9d4

08009698 <__d2b>:
 8009698:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800969c:	4689      	mov	r9, r1
 800969e:	2101      	movs	r1, #1
 80096a0:	ec57 6b10 	vmov	r6, r7, d0
 80096a4:	4690      	mov	r8, r2
 80096a6:	f7ff fccf 	bl	8009048 <_Balloc>
 80096aa:	4604      	mov	r4, r0
 80096ac:	b930      	cbnz	r0, 80096bc <__d2b+0x24>
 80096ae:	4602      	mov	r2, r0
 80096b0:	4b25      	ldr	r3, [pc, #148]	; (8009748 <__d2b+0xb0>)
 80096b2:	4826      	ldr	r0, [pc, #152]	; (800974c <__d2b+0xb4>)
 80096b4:	f240 310a 	movw	r1, #778	; 0x30a
 80096b8:	f000 faac 	bl	8009c14 <__assert_func>
 80096bc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80096c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80096c4:	bb35      	cbnz	r5, 8009714 <__d2b+0x7c>
 80096c6:	2e00      	cmp	r6, #0
 80096c8:	9301      	str	r3, [sp, #4]
 80096ca:	d028      	beq.n	800971e <__d2b+0x86>
 80096cc:	4668      	mov	r0, sp
 80096ce:	9600      	str	r6, [sp, #0]
 80096d0:	f7ff fd82 	bl	80091d8 <__lo0bits>
 80096d4:	9900      	ldr	r1, [sp, #0]
 80096d6:	b300      	cbz	r0, 800971a <__d2b+0x82>
 80096d8:	9a01      	ldr	r2, [sp, #4]
 80096da:	f1c0 0320 	rsb	r3, r0, #32
 80096de:	fa02 f303 	lsl.w	r3, r2, r3
 80096e2:	430b      	orrs	r3, r1
 80096e4:	40c2      	lsrs	r2, r0
 80096e6:	6163      	str	r3, [r4, #20]
 80096e8:	9201      	str	r2, [sp, #4]
 80096ea:	9b01      	ldr	r3, [sp, #4]
 80096ec:	61a3      	str	r3, [r4, #24]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	bf14      	ite	ne
 80096f2:	2202      	movne	r2, #2
 80096f4:	2201      	moveq	r2, #1
 80096f6:	6122      	str	r2, [r4, #16]
 80096f8:	b1d5      	cbz	r5, 8009730 <__d2b+0x98>
 80096fa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80096fe:	4405      	add	r5, r0
 8009700:	f8c9 5000 	str.w	r5, [r9]
 8009704:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009708:	f8c8 0000 	str.w	r0, [r8]
 800970c:	4620      	mov	r0, r4
 800970e:	b003      	add	sp, #12
 8009710:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009714:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009718:	e7d5      	b.n	80096c6 <__d2b+0x2e>
 800971a:	6161      	str	r1, [r4, #20]
 800971c:	e7e5      	b.n	80096ea <__d2b+0x52>
 800971e:	a801      	add	r0, sp, #4
 8009720:	f7ff fd5a 	bl	80091d8 <__lo0bits>
 8009724:	9b01      	ldr	r3, [sp, #4]
 8009726:	6163      	str	r3, [r4, #20]
 8009728:	2201      	movs	r2, #1
 800972a:	6122      	str	r2, [r4, #16]
 800972c:	3020      	adds	r0, #32
 800972e:	e7e3      	b.n	80096f8 <__d2b+0x60>
 8009730:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009734:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009738:	f8c9 0000 	str.w	r0, [r9]
 800973c:	6918      	ldr	r0, [r3, #16]
 800973e:	f7ff fd2b 	bl	8009198 <__hi0bits>
 8009742:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009746:	e7df      	b.n	8009708 <__d2b+0x70>
 8009748:	0800c9c3 	.word	0x0800c9c3
 800974c:	0800c9d4 	.word	0x0800c9d4

08009750 <_calloc_r>:
 8009750:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009752:	fba1 2402 	umull	r2, r4, r1, r2
 8009756:	b94c      	cbnz	r4, 800976c <_calloc_r+0x1c>
 8009758:	4611      	mov	r1, r2
 800975a:	9201      	str	r2, [sp, #4]
 800975c:	f000 f87a 	bl	8009854 <_malloc_r>
 8009760:	9a01      	ldr	r2, [sp, #4]
 8009762:	4605      	mov	r5, r0
 8009764:	b930      	cbnz	r0, 8009774 <_calloc_r+0x24>
 8009766:	4628      	mov	r0, r5
 8009768:	b003      	add	sp, #12
 800976a:	bd30      	pop	{r4, r5, pc}
 800976c:	220c      	movs	r2, #12
 800976e:	6002      	str	r2, [r0, #0]
 8009770:	2500      	movs	r5, #0
 8009772:	e7f8      	b.n	8009766 <_calloc_r+0x16>
 8009774:	4621      	mov	r1, r4
 8009776:	f7fe f93f 	bl	80079f8 <memset>
 800977a:	e7f4      	b.n	8009766 <_calloc_r+0x16>

0800977c <_free_r>:
 800977c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800977e:	2900      	cmp	r1, #0
 8009780:	d044      	beq.n	800980c <_free_r+0x90>
 8009782:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009786:	9001      	str	r0, [sp, #4]
 8009788:	2b00      	cmp	r3, #0
 800978a:	f1a1 0404 	sub.w	r4, r1, #4
 800978e:	bfb8      	it	lt
 8009790:	18e4      	addlt	r4, r4, r3
 8009792:	f000 fa9b 	bl	8009ccc <__malloc_lock>
 8009796:	4a1e      	ldr	r2, [pc, #120]	; (8009810 <_free_r+0x94>)
 8009798:	9801      	ldr	r0, [sp, #4]
 800979a:	6813      	ldr	r3, [r2, #0]
 800979c:	b933      	cbnz	r3, 80097ac <_free_r+0x30>
 800979e:	6063      	str	r3, [r4, #4]
 80097a0:	6014      	str	r4, [r2, #0]
 80097a2:	b003      	add	sp, #12
 80097a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80097a8:	f000 ba96 	b.w	8009cd8 <__malloc_unlock>
 80097ac:	42a3      	cmp	r3, r4
 80097ae:	d908      	bls.n	80097c2 <_free_r+0x46>
 80097b0:	6825      	ldr	r5, [r4, #0]
 80097b2:	1961      	adds	r1, r4, r5
 80097b4:	428b      	cmp	r3, r1
 80097b6:	bf01      	itttt	eq
 80097b8:	6819      	ldreq	r1, [r3, #0]
 80097ba:	685b      	ldreq	r3, [r3, #4]
 80097bc:	1949      	addeq	r1, r1, r5
 80097be:	6021      	streq	r1, [r4, #0]
 80097c0:	e7ed      	b.n	800979e <_free_r+0x22>
 80097c2:	461a      	mov	r2, r3
 80097c4:	685b      	ldr	r3, [r3, #4]
 80097c6:	b10b      	cbz	r3, 80097cc <_free_r+0x50>
 80097c8:	42a3      	cmp	r3, r4
 80097ca:	d9fa      	bls.n	80097c2 <_free_r+0x46>
 80097cc:	6811      	ldr	r1, [r2, #0]
 80097ce:	1855      	adds	r5, r2, r1
 80097d0:	42a5      	cmp	r5, r4
 80097d2:	d10b      	bne.n	80097ec <_free_r+0x70>
 80097d4:	6824      	ldr	r4, [r4, #0]
 80097d6:	4421      	add	r1, r4
 80097d8:	1854      	adds	r4, r2, r1
 80097da:	42a3      	cmp	r3, r4
 80097dc:	6011      	str	r1, [r2, #0]
 80097de:	d1e0      	bne.n	80097a2 <_free_r+0x26>
 80097e0:	681c      	ldr	r4, [r3, #0]
 80097e2:	685b      	ldr	r3, [r3, #4]
 80097e4:	6053      	str	r3, [r2, #4]
 80097e6:	4421      	add	r1, r4
 80097e8:	6011      	str	r1, [r2, #0]
 80097ea:	e7da      	b.n	80097a2 <_free_r+0x26>
 80097ec:	d902      	bls.n	80097f4 <_free_r+0x78>
 80097ee:	230c      	movs	r3, #12
 80097f0:	6003      	str	r3, [r0, #0]
 80097f2:	e7d6      	b.n	80097a2 <_free_r+0x26>
 80097f4:	6825      	ldr	r5, [r4, #0]
 80097f6:	1961      	adds	r1, r4, r5
 80097f8:	428b      	cmp	r3, r1
 80097fa:	bf04      	itt	eq
 80097fc:	6819      	ldreq	r1, [r3, #0]
 80097fe:	685b      	ldreq	r3, [r3, #4]
 8009800:	6063      	str	r3, [r4, #4]
 8009802:	bf04      	itt	eq
 8009804:	1949      	addeq	r1, r1, r5
 8009806:	6021      	streq	r1, [r4, #0]
 8009808:	6054      	str	r4, [r2, #4]
 800980a:	e7ca      	b.n	80097a2 <_free_r+0x26>
 800980c:	b003      	add	sp, #12
 800980e:	bd30      	pop	{r4, r5, pc}
 8009810:	200008e0 	.word	0x200008e0

08009814 <sbrk_aligned>:
 8009814:	b570      	push	{r4, r5, r6, lr}
 8009816:	4e0e      	ldr	r6, [pc, #56]	; (8009850 <sbrk_aligned+0x3c>)
 8009818:	460c      	mov	r4, r1
 800981a:	6831      	ldr	r1, [r6, #0]
 800981c:	4605      	mov	r5, r0
 800981e:	b911      	cbnz	r1, 8009826 <sbrk_aligned+0x12>
 8009820:	f000 f9e8 	bl	8009bf4 <_sbrk_r>
 8009824:	6030      	str	r0, [r6, #0]
 8009826:	4621      	mov	r1, r4
 8009828:	4628      	mov	r0, r5
 800982a:	f000 f9e3 	bl	8009bf4 <_sbrk_r>
 800982e:	1c43      	adds	r3, r0, #1
 8009830:	d00a      	beq.n	8009848 <sbrk_aligned+0x34>
 8009832:	1cc4      	adds	r4, r0, #3
 8009834:	f024 0403 	bic.w	r4, r4, #3
 8009838:	42a0      	cmp	r0, r4
 800983a:	d007      	beq.n	800984c <sbrk_aligned+0x38>
 800983c:	1a21      	subs	r1, r4, r0
 800983e:	4628      	mov	r0, r5
 8009840:	f000 f9d8 	bl	8009bf4 <_sbrk_r>
 8009844:	3001      	adds	r0, #1
 8009846:	d101      	bne.n	800984c <sbrk_aligned+0x38>
 8009848:	f04f 34ff 	mov.w	r4, #4294967295
 800984c:	4620      	mov	r0, r4
 800984e:	bd70      	pop	{r4, r5, r6, pc}
 8009850:	200008e4 	.word	0x200008e4

08009854 <_malloc_r>:
 8009854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009858:	1ccd      	adds	r5, r1, #3
 800985a:	f025 0503 	bic.w	r5, r5, #3
 800985e:	3508      	adds	r5, #8
 8009860:	2d0c      	cmp	r5, #12
 8009862:	bf38      	it	cc
 8009864:	250c      	movcc	r5, #12
 8009866:	2d00      	cmp	r5, #0
 8009868:	4607      	mov	r7, r0
 800986a:	db01      	blt.n	8009870 <_malloc_r+0x1c>
 800986c:	42a9      	cmp	r1, r5
 800986e:	d905      	bls.n	800987c <_malloc_r+0x28>
 8009870:	230c      	movs	r3, #12
 8009872:	603b      	str	r3, [r7, #0]
 8009874:	2600      	movs	r6, #0
 8009876:	4630      	mov	r0, r6
 8009878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800987c:	4e2e      	ldr	r6, [pc, #184]	; (8009938 <_malloc_r+0xe4>)
 800987e:	f000 fa25 	bl	8009ccc <__malloc_lock>
 8009882:	6833      	ldr	r3, [r6, #0]
 8009884:	461c      	mov	r4, r3
 8009886:	bb34      	cbnz	r4, 80098d6 <_malloc_r+0x82>
 8009888:	4629      	mov	r1, r5
 800988a:	4638      	mov	r0, r7
 800988c:	f7ff ffc2 	bl	8009814 <sbrk_aligned>
 8009890:	1c43      	adds	r3, r0, #1
 8009892:	4604      	mov	r4, r0
 8009894:	d14d      	bne.n	8009932 <_malloc_r+0xde>
 8009896:	6834      	ldr	r4, [r6, #0]
 8009898:	4626      	mov	r6, r4
 800989a:	2e00      	cmp	r6, #0
 800989c:	d140      	bne.n	8009920 <_malloc_r+0xcc>
 800989e:	6823      	ldr	r3, [r4, #0]
 80098a0:	4631      	mov	r1, r6
 80098a2:	4638      	mov	r0, r7
 80098a4:	eb04 0803 	add.w	r8, r4, r3
 80098a8:	f000 f9a4 	bl	8009bf4 <_sbrk_r>
 80098ac:	4580      	cmp	r8, r0
 80098ae:	d13a      	bne.n	8009926 <_malloc_r+0xd2>
 80098b0:	6821      	ldr	r1, [r4, #0]
 80098b2:	3503      	adds	r5, #3
 80098b4:	1a6d      	subs	r5, r5, r1
 80098b6:	f025 0503 	bic.w	r5, r5, #3
 80098ba:	3508      	adds	r5, #8
 80098bc:	2d0c      	cmp	r5, #12
 80098be:	bf38      	it	cc
 80098c0:	250c      	movcc	r5, #12
 80098c2:	4629      	mov	r1, r5
 80098c4:	4638      	mov	r0, r7
 80098c6:	f7ff ffa5 	bl	8009814 <sbrk_aligned>
 80098ca:	3001      	adds	r0, #1
 80098cc:	d02b      	beq.n	8009926 <_malloc_r+0xd2>
 80098ce:	6823      	ldr	r3, [r4, #0]
 80098d0:	442b      	add	r3, r5
 80098d2:	6023      	str	r3, [r4, #0]
 80098d4:	e00e      	b.n	80098f4 <_malloc_r+0xa0>
 80098d6:	6822      	ldr	r2, [r4, #0]
 80098d8:	1b52      	subs	r2, r2, r5
 80098da:	d41e      	bmi.n	800991a <_malloc_r+0xc6>
 80098dc:	2a0b      	cmp	r2, #11
 80098de:	d916      	bls.n	800990e <_malloc_r+0xba>
 80098e0:	1961      	adds	r1, r4, r5
 80098e2:	42a3      	cmp	r3, r4
 80098e4:	6025      	str	r5, [r4, #0]
 80098e6:	bf18      	it	ne
 80098e8:	6059      	strne	r1, [r3, #4]
 80098ea:	6863      	ldr	r3, [r4, #4]
 80098ec:	bf08      	it	eq
 80098ee:	6031      	streq	r1, [r6, #0]
 80098f0:	5162      	str	r2, [r4, r5]
 80098f2:	604b      	str	r3, [r1, #4]
 80098f4:	4638      	mov	r0, r7
 80098f6:	f104 060b 	add.w	r6, r4, #11
 80098fa:	f000 f9ed 	bl	8009cd8 <__malloc_unlock>
 80098fe:	f026 0607 	bic.w	r6, r6, #7
 8009902:	1d23      	adds	r3, r4, #4
 8009904:	1af2      	subs	r2, r6, r3
 8009906:	d0b6      	beq.n	8009876 <_malloc_r+0x22>
 8009908:	1b9b      	subs	r3, r3, r6
 800990a:	50a3      	str	r3, [r4, r2]
 800990c:	e7b3      	b.n	8009876 <_malloc_r+0x22>
 800990e:	6862      	ldr	r2, [r4, #4]
 8009910:	42a3      	cmp	r3, r4
 8009912:	bf0c      	ite	eq
 8009914:	6032      	streq	r2, [r6, #0]
 8009916:	605a      	strne	r2, [r3, #4]
 8009918:	e7ec      	b.n	80098f4 <_malloc_r+0xa0>
 800991a:	4623      	mov	r3, r4
 800991c:	6864      	ldr	r4, [r4, #4]
 800991e:	e7b2      	b.n	8009886 <_malloc_r+0x32>
 8009920:	4634      	mov	r4, r6
 8009922:	6876      	ldr	r6, [r6, #4]
 8009924:	e7b9      	b.n	800989a <_malloc_r+0x46>
 8009926:	230c      	movs	r3, #12
 8009928:	603b      	str	r3, [r7, #0]
 800992a:	4638      	mov	r0, r7
 800992c:	f000 f9d4 	bl	8009cd8 <__malloc_unlock>
 8009930:	e7a1      	b.n	8009876 <_malloc_r+0x22>
 8009932:	6025      	str	r5, [r4, #0]
 8009934:	e7de      	b.n	80098f4 <_malloc_r+0xa0>
 8009936:	bf00      	nop
 8009938:	200008e0 	.word	0x200008e0

0800993c <__ssputs_r>:
 800993c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009940:	688e      	ldr	r6, [r1, #8]
 8009942:	429e      	cmp	r6, r3
 8009944:	4682      	mov	sl, r0
 8009946:	460c      	mov	r4, r1
 8009948:	4690      	mov	r8, r2
 800994a:	461f      	mov	r7, r3
 800994c:	d838      	bhi.n	80099c0 <__ssputs_r+0x84>
 800994e:	898a      	ldrh	r2, [r1, #12]
 8009950:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009954:	d032      	beq.n	80099bc <__ssputs_r+0x80>
 8009956:	6825      	ldr	r5, [r4, #0]
 8009958:	6909      	ldr	r1, [r1, #16]
 800995a:	eba5 0901 	sub.w	r9, r5, r1
 800995e:	6965      	ldr	r5, [r4, #20]
 8009960:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009964:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009968:	3301      	adds	r3, #1
 800996a:	444b      	add	r3, r9
 800996c:	106d      	asrs	r5, r5, #1
 800996e:	429d      	cmp	r5, r3
 8009970:	bf38      	it	cc
 8009972:	461d      	movcc	r5, r3
 8009974:	0553      	lsls	r3, r2, #21
 8009976:	d531      	bpl.n	80099dc <__ssputs_r+0xa0>
 8009978:	4629      	mov	r1, r5
 800997a:	f7ff ff6b 	bl	8009854 <_malloc_r>
 800997e:	4606      	mov	r6, r0
 8009980:	b950      	cbnz	r0, 8009998 <__ssputs_r+0x5c>
 8009982:	230c      	movs	r3, #12
 8009984:	f8ca 3000 	str.w	r3, [sl]
 8009988:	89a3      	ldrh	r3, [r4, #12]
 800998a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800998e:	81a3      	strh	r3, [r4, #12]
 8009990:	f04f 30ff 	mov.w	r0, #4294967295
 8009994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009998:	6921      	ldr	r1, [r4, #16]
 800999a:	464a      	mov	r2, r9
 800999c:	f7ff fb46 	bl	800902c <memcpy>
 80099a0:	89a3      	ldrh	r3, [r4, #12]
 80099a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80099a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099aa:	81a3      	strh	r3, [r4, #12]
 80099ac:	6126      	str	r6, [r4, #16]
 80099ae:	6165      	str	r5, [r4, #20]
 80099b0:	444e      	add	r6, r9
 80099b2:	eba5 0509 	sub.w	r5, r5, r9
 80099b6:	6026      	str	r6, [r4, #0]
 80099b8:	60a5      	str	r5, [r4, #8]
 80099ba:	463e      	mov	r6, r7
 80099bc:	42be      	cmp	r6, r7
 80099be:	d900      	bls.n	80099c2 <__ssputs_r+0x86>
 80099c0:	463e      	mov	r6, r7
 80099c2:	6820      	ldr	r0, [r4, #0]
 80099c4:	4632      	mov	r2, r6
 80099c6:	4641      	mov	r1, r8
 80099c8:	f000 f966 	bl	8009c98 <memmove>
 80099cc:	68a3      	ldr	r3, [r4, #8]
 80099ce:	1b9b      	subs	r3, r3, r6
 80099d0:	60a3      	str	r3, [r4, #8]
 80099d2:	6823      	ldr	r3, [r4, #0]
 80099d4:	4433      	add	r3, r6
 80099d6:	6023      	str	r3, [r4, #0]
 80099d8:	2000      	movs	r0, #0
 80099da:	e7db      	b.n	8009994 <__ssputs_r+0x58>
 80099dc:	462a      	mov	r2, r5
 80099de:	f000 f981 	bl	8009ce4 <_realloc_r>
 80099e2:	4606      	mov	r6, r0
 80099e4:	2800      	cmp	r0, #0
 80099e6:	d1e1      	bne.n	80099ac <__ssputs_r+0x70>
 80099e8:	6921      	ldr	r1, [r4, #16]
 80099ea:	4650      	mov	r0, sl
 80099ec:	f7ff fec6 	bl	800977c <_free_r>
 80099f0:	e7c7      	b.n	8009982 <__ssputs_r+0x46>
	...

080099f4 <_svfiprintf_r>:
 80099f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099f8:	4698      	mov	r8, r3
 80099fa:	898b      	ldrh	r3, [r1, #12]
 80099fc:	061b      	lsls	r3, r3, #24
 80099fe:	b09d      	sub	sp, #116	; 0x74
 8009a00:	4607      	mov	r7, r0
 8009a02:	460d      	mov	r5, r1
 8009a04:	4614      	mov	r4, r2
 8009a06:	d50e      	bpl.n	8009a26 <_svfiprintf_r+0x32>
 8009a08:	690b      	ldr	r3, [r1, #16]
 8009a0a:	b963      	cbnz	r3, 8009a26 <_svfiprintf_r+0x32>
 8009a0c:	2140      	movs	r1, #64	; 0x40
 8009a0e:	f7ff ff21 	bl	8009854 <_malloc_r>
 8009a12:	6028      	str	r0, [r5, #0]
 8009a14:	6128      	str	r0, [r5, #16]
 8009a16:	b920      	cbnz	r0, 8009a22 <_svfiprintf_r+0x2e>
 8009a18:	230c      	movs	r3, #12
 8009a1a:	603b      	str	r3, [r7, #0]
 8009a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a20:	e0d1      	b.n	8009bc6 <_svfiprintf_r+0x1d2>
 8009a22:	2340      	movs	r3, #64	; 0x40
 8009a24:	616b      	str	r3, [r5, #20]
 8009a26:	2300      	movs	r3, #0
 8009a28:	9309      	str	r3, [sp, #36]	; 0x24
 8009a2a:	2320      	movs	r3, #32
 8009a2c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a30:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a34:	2330      	movs	r3, #48	; 0x30
 8009a36:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009be0 <_svfiprintf_r+0x1ec>
 8009a3a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a3e:	f04f 0901 	mov.w	r9, #1
 8009a42:	4623      	mov	r3, r4
 8009a44:	469a      	mov	sl, r3
 8009a46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a4a:	b10a      	cbz	r2, 8009a50 <_svfiprintf_r+0x5c>
 8009a4c:	2a25      	cmp	r2, #37	; 0x25
 8009a4e:	d1f9      	bne.n	8009a44 <_svfiprintf_r+0x50>
 8009a50:	ebba 0b04 	subs.w	fp, sl, r4
 8009a54:	d00b      	beq.n	8009a6e <_svfiprintf_r+0x7a>
 8009a56:	465b      	mov	r3, fp
 8009a58:	4622      	mov	r2, r4
 8009a5a:	4629      	mov	r1, r5
 8009a5c:	4638      	mov	r0, r7
 8009a5e:	f7ff ff6d 	bl	800993c <__ssputs_r>
 8009a62:	3001      	adds	r0, #1
 8009a64:	f000 80aa 	beq.w	8009bbc <_svfiprintf_r+0x1c8>
 8009a68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a6a:	445a      	add	r2, fp
 8009a6c:	9209      	str	r2, [sp, #36]	; 0x24
 8009a6e:	f89a 3000 	ldrb.w	r3, [sl]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	f000 80a2 	beq.w	8009bbc <_svfiprintf_r+0x1c8>
 8009a78:	2300      	movs	r3, #0
 8009a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8009a7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a82:	f10a 0a01 	add.w	sl, sl, #1
 8009a86:	9304      	str	r3, [sp, #16]
 8009a88:	9307      	str	r3, [sp, #28]
 8009a8a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a8e:	931a      	str	r3, [sp, #104]	; 0x68
 8009a90:	4654      	mov	r4, sl
 8009a92:	2205      	movs	r2, #5
 8009a94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a98:	4851      	ldr	r0, [pc, #324]	; (8009be0 <_svfiprintf_r+0x1ec>)
 8009a9a:	f7f6 fba1 	bl	80001e0 <memchr>
 8009a9e:	9a04      	ldr	r2, [sp, #16]
 8009aa0:	b9d8      	cbnz	r0, 8009ada <_svfiprintf_r+0xe6>
 8009aa2:	06d0      	lsls	r0, r2, #27
 8009aa4:	bf44      	itt	mi
 8009aa6:	2320      	movmi	r3, #32
 8009aa8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009aac:	0711      	lsls	r1, r2, #28
 8009aae:	bf44      	itt	mi
 8009ab0:	232b      	movmi	r3, #43	; 0x2b
 8009ab2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ab6:	f89a 3000 	ldrb.w	r3, [sl]
 8009aba:	2b2a      	cmp	r3, #42	; 0x2a
 8009abc:	d015      	beq.n	8009aea <_svfiprintf_r+0xf6>
 8009abe:	9a07      	ldr	r2, [sp, #28]
 8009ac0:	4654      	mov	r4, sl
 8009ac2:	2000      	movs	r0, #0
 8009ac4:	f04f 0c0a 	mov.w	ip, #10
 8009ac8:	4621      	mov	r1, r4
 8009aca:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ace:	3b30      	subs	r3, #48	; 0x30
 8009ad0:	2b09      	cmp	r3, #9
 8009ad2:	d94e      	bls.n	8009b72 <_svfiprintf_r+0x17e>
 8009ad4:	b1b0      	cbz	r0, 8009b04 <_svfiprintf_r+0x110>
 8009ad6:	9207      	str	r2, [sp, #28]
 8009ad8:	e014      	b.n	8009b04 <_svfiprintf_r+0x110>
 8009ada:	eba0 0308 	sub.w	r3, r0, r8
 8009ade:	fa09 f303 	lsl.w	r3, r9, r3
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	9304      	str	r3, [sp, #16]
 8009ae6:	46a2      	mov	sl, r4
 8009ae8:	e7d2      	b.n	8009a90 <_svfiprintf_r+0x9c>
 8009aea:	9b03      	ldr	r3, [sp, #12]
 8009aec:	1d19      	adds	r1, r3, #4
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	9103      	str	r1, [sp, #12]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	bfbb      	ittet	lt
 8009af6:	425b      	neglt	r3, r3
 8009af8:	f042 0202 	orrlt.w	r2, r2, #2
 8009afc:	9307      	strge	r3, [sp, #28]
 8009afe:	9307      	strlt	r3, [sp, #28]
 8009b00:	bfb8      	it	lt
 8009b02:	9204      	strlt	r2, [sp, #16]
 8009b04:	7823      	ldrb	r3, [r4, #0]
 8009b06:	2b2e      	cmp	r3, #46	; 0x2e
 8009b08:	d10c      	bne.n	8009b24 <_svfiprintf_r+0x130>
 8009b0a:	7863      	ldrb	r3, [r4, #1]
 8009b0c:	2b2a      	cmp	r3, #42	; 0x2a
 8009b0e:	d135      	bne.n	8009b7c <_svfiprintf_r+0x188>
 8009b10:	9b03      	ldr	r3, [sp, #12]
 8009b12:	1d1a      	adds	r2, r3, #4
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	9203      	str	r2, [sp, #12]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	bfb8      	it	lt
 8009b1c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b20:	3402      	adds	r4, #2
 8009b22:	9305      	str	r3, [sp, #20]
 8009b24:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009bf0 <_svfiprintf_r+0x1fc>
 8009b28:	7821      	ldrb	r1, [r4, #0]
 8009b2a:	2203      	movs	r2, #3
 8009b2c:	4650      	mov	r0, sl
 8009b2e:	f7f6 fb57 	bl	80001e0 <memchr>
 8009b32:	b140      	cbz	r0, 8009b46 <_svfiprintf_r+0x152>
 8009b34:	2340      	movs	r3, #64	; 0x40
 8009b36:	eba0 000a 	sub.w	r0, r0, sl
 8009b3a:	fa03 f000 	lsl.w	r0, r3, r0
 8009b3e:	9b04      	ldr	r3, [sp, #16]
 8009b40:	4303      	orrs	r3, r0
 8009b42:	3401      	adds	r4, #1
 8009b44:	9304      	str	r3, [sp, #16]
 8009b46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b4a:	4826      	ldr	r0, [pc, #152]	; (8009be4 <_svfiprintf_r+0x1f0>)
 8009b4c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b50:	2206      	movs	r2, #6
 8009b52:	f7f6 fb45 	bl	80001e0 <memchr>
 8009b56:	2800      	cmp	r0, #0
 8009b58:	d038      	beq.n	8009bcc <_svfiprintf_r+0x1d8>
 8009b5a:	4b23      	ldr	r3, [pc, #140]	; (8009be8 <_svfiprintf_r+0x1f4>)
 8009b5c:	bb1b      	cbnz	r3, 8009ba6 <_svfiprintf_r+0x1b2>
 8009b5e:	9b03      	ldr	r3, [sp, #12]
 8009b60:	3307      	adds	r3, #7
 8009b62:	f023 0307 	bic.w	r3, r3, #7
 8009b66:	3308      	adds	r3, #8
 8009b68:	9303      	str	r3, [sp, #12]
 8009b6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b6c:	4433      	add	r3, r6
 8009b6e:	9309      	str	r3, [sp, #36]	; 0x24
 8009b70:	e767      	b.n	8009a42 <_svfiprintf_r+0x4e>
 8009b72:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b76:	460c      	mov	r4, r1
 8009b78:	2001      	movs	r0, #1
 8009b7a:	e7a5      	b.n	8009ac8 <_svfiprintf_r+0xd4>
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	3401      	adds	r4, #1
 8009b80:	9305      	str	r3, [sp, #20]
 8009b82:	4619      	mov	r1, r3
 8009b84:	f04f 0c0a 	mov.w	ip, #10
 8009b88:	4620      	mov	r0, r4
 8009b8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b8e:	3a30      	subs	r2, #48	; 0x30
 8009b90:	2a09      	cmp	r2, #9
 8009b92:	d903      	bls.n	8009b9c <_svfiprintf_r+0x1a8>
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d0c5      	beq.n	8009b24 <_svfiprintf_r+0x130>
 8009b98:	9105      	str	r1, [sp, #20]
 8009b9a:	e7c3      	b.n	8009b24 <_svfiprintf_r+0x130>
 8009b9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ba0:	4604      	mov	r4, r0
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	e7f0      	b.n	8009b88 <_svfiprintf_r+0x194>
 8009ba6:	ab03      	add	r3, sp, #12
 8009ba8:	9300      	str	r3, [sp, #0]
 8009baa:	462a      	mov	r2, r5
 8009bac:	4b0f      	ldr	r3, [pc, #60]	; (8009bec <_svfiprintf_r+0x1f8>)
 8009bae:	a904      	add	r1, sp, #16
 8009bb0:	4638      	mov	r0, r7
 8009bb2:	f7fd ffc9 	bl	8007b48 <_printf_float>
 8009bb6:	1c42      	adds	r2, r0, #1
 8009bb8:	4606      	mov	r6, r0
 8009bba:	d1d6      	bne.n	8009b6a <_svfiprintf_r+0x176>
 8009bbc:	89ab      	ldrh	r3, [r5, #12]
 8009bbe:	065b      	lsls	r3, r3, #25
 8009bc0:	f53f af2c 	bmi.w	8009a1c <_svfiprintf_r+0x28>
 8009bc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009bc6:	b01d      	add	sp, #116	; 0x74
 8009bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bcc:	ab03      	add	r3, sp, #12
 8009bce:	9300      	str	r3, [sp, #0]
 8009bd0:	462a      	mov	r2, r5
 8009bd2:	4b06      	ldr	r3, [pc, #24]	; (8009bec <_svfiprintf_r+0x1f8>)
 8009bd4:	a904      	add	r1, sp, #16
 8009bd6:	4638      	mov	r0, r7
 8009bd8:	f7fe fa5a 	bl	8008090 <_printf_i>
 8009bdc:	e7eb      	b.n	8009bb6 <_svfiprintf_r+0x1c2>
 8009bde:	bf00      	nop
 8009be0:	0800cb2c 	.word	0x0800cb2c
 8009be4:	0800cb36 	.word	0x0800cb36
 8009be8:	08007b49 	.word	0x08007b49
 8009bec:	0800993d 	.word	0x0800993d
 8009bf0:	0800cb32 	.word	0x0800cb32

08009bf4 <_sbrk_r>:
 8009bf4:	b538      	push	{r3, r4, r5, lr}
 8009bf6:	4d06      	ldr	r5, [pc, #24]	; (8009c10 <_sbrk_r+0x1c>)
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	4604      	mov	r4, r0
 8009bfc:	4608      	mov	r0, r1
 8009bfe:	602b      	str	r3, [r5, #0]
 8009c00:	f7f9 f9ac 	bl	8002f5c <_sbrk>
 8009c04:	1c43      	adds	r3, r0, #1
 8009c06:	d102      	bne.n	8009c0e <_sbrk_r+0x1a>
 8009c08:	682b      	ldr	r3, [r5, #0]
 8009c0a:	b103      	cbz	r3, 8009c0e <_sbrk_r+0x1a>
 8009c0c:	6023      	str	r3, [r4, #0]
 8009c0e:	bd38      	pop	{r3, r4, r5, pc}
 8009c10:	200008e8 	.word	0x200008e8

08009c14 <__assert_func>:
 8009c14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c16:	4614      	mov	r4, r2
 8009c18:	461a      	mov	r2, r3
 8009c1a:	4b09      	ldr	r3, [pc, #36]	; (8009c40 <__assert_func+0x2c>)
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	4605      	mov	r5, r0
 8009c20:	68d8      	ldr	r0, [r3, #12]
 8009c22:	b14c      	cbz	r4, 8009c38 <__assert_func+0x24>
 8009c24:	4b07      	ldr	r3, [pc, #28]	; (8009c44 <__assert_func+0x30>)
 8009c26:	9100      	str	r1, [sp, #0]
 8009c28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009c2c:	4906      	ldr	r1, [pc, #24]	; (8009c48 <__assert_func+0x34>)
 8009c2e:	462b      	mov	r3, r5
 8009c30:	f000 f80e 	bl	8009c50 <fiprintf>
 8009c34:	f000 faac 	bl	800a190 <abort>
 8009c38:	4b04      	ldr	r3, [pc, #16]	; (8009c4c <__assert_func+0x38>)
 8009c3a:	461c      	mov	r4, r3
 8009c3c:	e7f3      	b.n	8009c26 <__assert_func+0x12>
 8009c3e:	bf00      	nop
 8009c40:	20000240 	.word	0x20000240
 8009c44:	0800cb3d 	.word	0x0800cb3d
 8009c48:	0800cb4a 	.word	0x0800cb4a
 8009c4c:	0800cb78 	.word	0x0800cb78

08009c50 <fiprintf>:
 8009c50:	b40e      	push	{r1, r2, r3}
 8009c52:	b503      	push	{r0, r1, lr}
 8009c54:	4601      	mov	r1, r0
 8009c56:	ab03      	add	r3, sp, #12
 8009c58:	4805      	ldr	r0, [pc, #20]	; (8009c70 <fiprintf+0x20>)
 8009c5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c5e:	6800      	ldr	r0, [r0, #0]
 8009c60:	9301      	str	r3, [sp, #4]
 8009c62:	f000 f897 	bl	8009d94 <_vfiprintf_r>
 8009c66:	b002      	add	sp, #8
 8009c68:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c6c:	b003      	add	sp, #12
 8009c6e:	4770      	bx	lr
 8009c70:	20000240 	.word	0x20000240

08009c74 <__ascii_mbtowc>:
 8009c74:	b082      	sub	sp, #8
 8009c76:	b901      	cbnz	r1, 8009c7a <__ascii_mbtowc+0x6>
 8009c78:	a901      	add	r1, sp, #4
 8009c7a:	b142      	cbz	r2, 8009c8e <__ascii_mbtowc+0x1a>
 8009c7c:	b14b      	cbz	r3, 8009c92 <__ascii_mbtowc+0x1e>
 8009c7e:	7813      	ldrb	r3, [r2, #0]
 8009c80:	600b      	str	r3, [r1, #0]
 8009c82:	7812      	ldrb	r2, [r2, #0]
 8009c84:	1e10      	subs	r0, r2, #0
 8009c86:	bf18      	it	ne
 8009c88:	2001      	movne	r0, #1
 8009c8a:	b002      	add	sp, #8
 8009c8c:	4770      	bx	lr
 8009c8e:	4610      	mov	r0, r2
 8009c90:	e7fb      	b.n	8009c8a <__ascii_mbtowc+0x16>
 8009c92:	f06f 0001 	mvn.w	r0, #1
 8009c96:	e7f8      	b.n	8009c8a <__ascii_mbtowc+0x16>

08009c98 <memmove>:
 8009c98:	4288      	cmp	r0, r1
 8009c9a:	b510      	push	{r4, lr}
 8009c9c:	eb01 0402 	add.w	r4, r1, r2
 8009ca0:	d902      	bls.n	8009ca8 <memmove+0x10>
 8009ca2:	4284      	cmp	r4, r0
 8009ca4:	4623      	mov	r3, r4
 8009ca6:	d807      	bhi.n	8009cb8 <memmove+0x20>
 8009ca8:	1e43      	subs	r3, r0, #1
 8009caa:	42a1      	cmp	r1, r4
 8009cac:	d008      	beq.n	8009cc0 <memmove+0x28>
 8009cae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009cb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009cb6:	e7f8      	b.n	8009caa <memmove+0x12>
 8009cb8:	4402      	add	r2, r0
 8009cba:	4601      	mov	r1, r0
 8009cbc:	428a      	cmp	r2, r1
 8009cbe:	d100      	bne.n	8009cc2 <memmove+0x2a>
 8009cc0:	bd10      	pop	{r4, pc}
 8009cc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009cc6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009cca:	e7f7      	b.n	8009cbc <memmove+0x24>

08009ccc <__malloc_lock>:
 8009ccc:	4801      	ldr	r0, [pc, #4]	; (8009cd4 <__malloc_lock+0x8>)
 8009cce:	f000 bc1f 	b.w	800a510 <__retarget_lock_acquire_recursive>
 8009cd2:	bf00      	nop
 8009cd4:	200008ec 	.word	0x200008ec

08009cd8 <__malloc_unlock>:
 8009cd8:	4801      	ldr	r0, [pc, #4]	; (8009ce0 <__malloc_unlock+0x8>)
 8009cda:	f000 bc1a 	b.w	800a512 <__retarget_lock_release_recursive>
 8009cde:	bf00      	nop
 8009ce0:	200008ec 	.word	0x200008ec

08009ce4 <_realloc_r>:
 8009ce4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ce8:	4680      	mov	r8, r0
 8009cea:	4614      	mov	r4, r2
 8009cec:	460e      	mov	r6, r1
 8009cee:	b921      	cbnz	r1, 8009cfa <_realloc_r+0x16>
 8009cf0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009cf4:	4611      	mov	r1, r2
 8009cf6:	f7ff bdad 	b.w	8009854 <_malloc_r>
 8009cfa:	b92a      	cbnz	r2, 8009d08 <_realloc_r+0x24>
 8009cfc:	f7ff fd3e 	bl	800977c <_free_r>
 8009d00:	4625      	mov	r5, r4
 8009d02:	4628      	mov	r0, r5
 8009d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d08:	f000 fc6a 	bl	800a5e0 <_malloc_usable_size_r>
 8009d0c:	4284      	cmp	r4, r0
 8009d0e:	4607      	mov	r7, r0
 8009d10:	d802      	bhi.n	8009d18 <_realloc_r+0x34>
 8009d12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009d16:	d812      	bhi.n	8009d3e <_realloc_r+0x5a>
 8009d18:	4621      	mov	r1, r4
 8009d1a:	4640      	mov	r0, r8
 8009d1c:	f7ff fd9a 	bl	8009854 <_malloc_r>
 8009d20:	4605      	mov	r5, r0
 8009d22:	2800      	cmp	r0, #0
 8009d24:	d0ed      	beq.n	8009d02 <_realloc_r+0x1e>
 8009d26:	42bc      	cmp	r4, r7
 8009d28:	4622      	mov	r2, r4
 8009d2a:	4631      	mov	r1, r6
 8009d2c:	bf28      	it	cs
 8009d2e:	463a      	movcs	r2, r7
 8009d30:	f7ff f97c 	bl	800902c <memcpy>
 8009d34:	4631      	mov	r1, r6
 8009d36:	4640      	mov	r0, r8
 8009d38:	f7ff fd20 	bl	800977c <_free_r>
 8009d3c:	e7e1      	b.n	8009d02 <_realloc_r+0x1e>
 8009d3e:	4635      	mov	r5, r6
 8009d40:	e7df      	b.n	8009d02 <_realloc_r+0x1e>

08009d42 <__sfputc_r>:
 8009d42:	6893      	ldr	r3, [r2, #8]
 8009d44:	3b01      	subs	r3, #1
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	b410      	push	{r4}
 8009d4a:	6093      	str	r3, [r2, #8]
 8009d4c:	da08      	bge.n	8009d60 <__sfputc_r+0x1e>
 8009d4e:	6994      	ldr	r4, [r2, #24]
 8009d50:	42a3      	cmp	r3, r4
 8009d52:	db01      	blt.n	8009d58 <__sfputc_r+0x16>
 8009d54:	290a      	cmp	r1, #10
 8009d56:	d103      	bne.n	8009d60 <__sfputc_r+0x1e>
 8009d58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d5c:	f000 b94a 	b.w	8009ff4 <__swbuf_r>
 8009d60:	6813      	ldr	r3, [r2, #0]
 8009d62:	1c58      	adds	r0, r3, #1
 8009d64:	6010      	str	r0, [r2, #0]
 8009d66:	7019      	strb	r1, [r3, #0]
 8009d68:	4608      	mov	r0, r1
 8009d6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d6e:	4770      	bx	lr

08009d70 <__sfputs_r>:
 8009d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d72:	4606      	mov	r6, r0
 8009d74:	460f      	mov	r7, r1
 8009d76:	4614      	mov	r4, r2
 8009d78:	18d5      	adds	r5, r2, r3
 8009d7a:	42ac      	cmp	r4, r5
 8009d7c:	d101      	bne.n	8009d82 <__sfputs_r+0x12>
 8009d7e:	2000      	movs	r0, #0
 8009d80:	e007      	b.n	8009d92 <__sfputs_r+0x22>
 8009d82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d86:	463a      	mov	r2, r7
 8009d88:	4630      	mov	r0, r6
 8009d8a:	f7ff ffda 	bl	8009d42 <__sfputc_r>
 8009d8e:	1c43      	adds	r3, r0, #1
 8009d90:	d1f3      	bne.n	8009d7a <__sfputs_r+0xa>
 8009d92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009d94 <_vfiprintf_r>:
 8009d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d98:	460d      	mov	r5, r1
 8009d9a:	b09d      	sub	sp, #116	; 0x74
 8009d9c:	4614      	mov	r4, r2
 8009d9e:	4698      	mov	r8, r3
 8009da0:	4606      	mov	r6, r0
 8009da2:	b118      	cbz	r0, 8009dac <_vfiprintf_r+0x18>
 8009da4:	6983      	ldr	r3, [r0, #24]
 8009da6:	b90b      	cbnz	r3, 8009dac <_vfiprintf_r+0x18>
 8009da8:	f000 fb14 	bl	800a3d4 <__sinit>
 8009dac:	4b89      	ldr	r3, [pc, #548]	; (8009fd4 <_vfiprintf_r+0x240>)
 8009dae:	429d      	cmp	r5, r3
 8009db0:	d11b      	bne.n	8009dea <_vfiprintf_r+0x56>
 8009db2:	6875      	ldr	r5, [r6, #4]
 8009db4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009db6:	07d9      	lsls	r1, r3, #31
 8009db8:	d405      	bmi.n	8009dc6 <_vfiprintf_r+0x32>
 8009dba:	89ab      	ldrh	r3, [r5, #12]
 8009dbc:	059a      	lsls	r2, r3, #22
 8009dbe:	d402      	bmi.n	8009dc6 <_vfiprintf_r+0x32>
 8009dc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009dc2:	f000 fba5 	bl	800a510 <__retarget_lock_acquire_recursive>
 8009dc6:	89ab      	ldrh	r3, [r5, #12]
 8009dc8:	071b      	lsls	r3, r3, #28
 8009dca:	d501      	bpl.n	8009dd0 <_vfiprintf_r+0x3c>
 8009dcc:	692b      	ldr	r3, [r5, #16]
 8009dce:	b9eb      	cbnz	r3, 8009e0c <_vfiprintf_r+0x78>
 8009dd0:	4629      	mov	r1, r5
 8009dd2:	4630      	mov	r0, r6
 8009dd4:	f000 f96e 	bl	800a0b4 <__swsetup_r>
 8009dd8:	b1c0      	cbz	r0, 8009e0c <_vfiprintf_r+0x78>
 8009dda:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ddc:	07dc      	lsls	r4, r3, #31
 8009dde:	d50e      	bpl.n	8009dfe <_vfiprintf_r+0x6a>
 8009de0:	f04f 30ff 	mov.w	r0, #4294967295
 8009de4:	b01d      	add	sp, #116	; 0x74
 8009de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dea:	4b7b      	ldr	r3, [pc, #492]	; (8009fd8 <_vfiprintf_r+0x244>)
 8009dec:	429d      	cmp	r5, r3
 8009dee:	d101      	bne.n	8009df4 <_vfiprintf_r+0x60>
 8009df0:	68b5      	ldr	r5, [r6, #8]
 8009df2:	e7df      	b.n	8009db4 <_vfiprintf_r+0x20>
 8009df4:	4b79      	ldr	r3, [pc, #484]	; (8009fdc <_vfiprintf_r+0x248>)
 8009df6:	429d      	cmp	r5, r3
 8009df8:	bf08      	it	eq
 8009dfa:	68f5      	ldreq	r5, [r6, #12]
 8009dfc:	e7da      	b.n	8009db4 <_vfiprintf_r+0x20>
 8009dfe:	89ab      	ldrh	r3, [r5, #12]
 8009e00:	0598      	lsls	r0, r3, #22
 8009e02:	d4ed      	bmi.n	8009de0 <_vfiprintf_r+0x4c>
 8009e04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e06:	f000 fb84 	bl	800a512 <__retarget_lock_release_recursive>
 8009e0a:	e7e9      	b.n	8009de0 <_vfiprintf_r+0x4c>
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	9309      	str	r3, [sp, #36]	; 0x24
 8009e10:	2320      	movs	r3, #32
 8009e12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009e16:	f8cd 800c 	str.w	r8, [sp, #12]
 8009e1a:	2330      	movs	r3, #48	; 0x30
 8009e1c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009fe0 <_vfiprintf_r+0x24c>
 8009e20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009e24:	f04f 0901 	mov.w	r9, #1
 8009e28:	4623      	mov	r3, r4
 8009e2a:	469a      	mov	sl, r3
 8009e2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e30:	b10a      	cbz	r2, 8009e36 <_vfiprintf_r+0xa2>
 8009e32:	2a25      	cmp	r2, #37	; 0x25
 8009e34:	d1f9      	bne.n	8009e2a <_vfiprintf_r+0x96>
 8009e36:	ebba 0b04 	subs.w	fp, sl, r4
 8009e3a:	d00b      	beq.n	8009e54 <_vfiprintf_r+0xc0>
 8009e3c:	465b      	mov	r3, fp
 8009e3e:	4622      	mov	r2, r4
 8009e40:	4629      	mov	r1, r5
 8009e42:	4630      	mov	r0, r6
 8009e44:	f7ff ff94 	bl	8009d70 <__sfputs_r>
 8009e48:	3001      	adds	r0, #1
 8009e4a:	f000 80aa 	beq.w	8009fa2 <_vfiprintf_r+0x20e>
 8009e4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e50:	445a      	add	r2, fp
 8009e52:	9209      	str	r2, [sp, #36]	; 0x24
 8009e54:	f89a 3000 	ldrb.w	r3, [sl]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	f000 80a2 	beq.w	8009fa2 <_vfiprintf_r+0x20e>
 8009e5e:	2300      	movs	r3, #0
 8009e60:	f04f 32ff 	mov.w	r2, #4294967295
 8009e64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e68:	f10a 0a01 	add.w	sl, sl, #1
 8009e6c:	9304      	str	r3, [sp, #16]
 8009e6e:	9307      	str	r3, [sp, #28]
 8009e70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e74:	931a      	str	r3, [sp, #104]	; 0x68
 8009e76:	4654      	mov	r4, sl
 8009e78:	2205      	movs	r2, #5
 8009e7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e7e:	4858      	ldr	r0, [pc, #352]	; (8009fe0 <_vfiprintf_r+0x24c>)
 8009e80:	f7f6 f9ae 	bl	80001e0 <memchr>
 8009e84:	9a04      	ldr	r2, [sp, #16]
 8009e86:	b9d8      	cbnz	r0, 8009ec0 <_vfiprintf_r+0x12c>
 8009e88:	06d1      	lsls	r1, r2, #27
 8009e8a:	bf44      	itt	mi
 8009e8c:	2320      	movmi	r3, #32
 8009e8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e92:	0713      	lsls	r3, r2, #28
 8009e94:	bf44      	itt	mi
 8009e96:	232b      	movmi	r3, #43	; 0x2b
 8009e98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e9c:	f89a 3000 	ldrb.w	r3, [sl]
 8009ea0:	2b2a      	cmp	r3, #42	; 0x2a
 8009ea2:	d015      	beq.n	8009ed0 <_vfiprintf_r+0x13c>
 8009ea4:	9a07      	ldr	r2, [sp, #28]
 8009ea6:	4654      	mov	r4, sl
 8009ea8:	2000      	movs	r0, #0
 8009eaa:	f04f 0c0a 	mov.w	ip, #10
 8009eae:	4621      	mov	r1, r4
 8009eb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009eb4:	3b30      	subs	r3, #48	; 0x30
 8009eb6:	2b09      	cmp	r3, #9
 8009eb8:	d94e      	bls.n	8009f58 <_vfiprintf_r+0x1c4>
 8009eba:	b1b0      	cbz	r0, 8009eea <_vfiprintf_r+0x156>
 8009ebc:	9207      	str	r2, [sp, #28]
 8009ebe:	e014      	b.n	8009eea <_vfiprintf_r+0x156>
 8009ec0:	eba0 0308 	sub.w	r3, r0, r8
 8009ec4:	fa09 f303 	lsl.w	r3, r9, r3
 8009ec8:	4313      	orrs	r3, r2
 8009eca:	9304      	str	r3, [sp, #16]
 8009ecc:	46a2      	mov	sl, r4
 8009ece:	e7d2      	b.n	8009e76 <_vfiprintf_r+0xe2>
 8009ed0:	9b03      	ldr	r3, [sp, #12]
 8009ed2:	1d19      	adds	r1, r3, #4
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	9103      	str	r1, [sp, #12]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	bfbb      	ittet	lt
 8009edc:	425b      	neglt	r3, r3
 8009ede:	f042 0202 	orrlt.w	r2, r2, #2
 8009ee2:	9307      	strge	r3, [sp, #28]
 8009ee4:	9307      	strlt	r3, [sp, #28]
 8009ee6:	bfb8      	it	lt
 8009ee8:	9204      	strlt	r2, [sp, #16]
 8009eea:	7823      	ldrb	r3, [r4, #0]
 8009eec:	2b2e      	cmp	r3, #46	; 0x2e
 8009eee:	d10c      	bne.n	8009f0a <_vfiprintf_r+0x176>
 8009ef0:	7863      	ldrb	r3, [r4, #1]
 8009ef2:	2b2a      	cmp	r3, #42	; 0x2a
 8009ef4:	d135      	bne.n	8009f62 <_vfiprintf_r+0x1ce>
 8009ef6:	9b03      	ldr	r3, [sp, #12]
 8009ef8:	1d1a      	adds	r2, r3, #4
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	9203      	str	r2, [sp, #12]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	bfb8      	it	lt
 8009f02:	f04f 33ff 	movlt.w	r3, #4294967295
 8009f06:	3402      	adds	r4, #2
 8009f08:	9305      	str	r3, [sp, #20]
 8009f0a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009ff0 <_vfiprintf_r+0x25c>
 8009f0e:	7821      	ldrb	r1, [r4, #0]
 8009f10:	2203      	movs	r2, #3
 8009f12:	4650      	mov	r0, sl
 8009f14:	f7f6 f964 	bl	80001e0 <memchr>
 8009f18:	b140      	cbz	r0, 8009f2c <_vfiprintf_r+0x198>
 8009f1a:	2340      	movs	r3, #64	; 0x40
 8009f1c:	eba0 000a 	sub.w	r0, r0, sl
 8009f20:	fa03 f000 	lsl.w	r0, r3, r0
 8009f24:	9b04      	ldr	r3, [sp, #16]
 8009f26:	4303      	orrs	r3, r0
 8009f28:	3401      	adds	r4, #1
 8009f2a:	9304      	str	r3, [sp, #16]
 8009f2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f30:	482c      	ldr	r0, [pc, #176]	; (8009fe4 <_vfiprintf_r+0x250>)
 8009f32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f36:	2206      	movs	r2, #6
 8009f38:	f7f6 f952 	bl	80001e0 <memchr>
 8009f3c:	2800      	cmp	r0, #0
 8009f3e:	d03f      	beq.n	8009fc0 <_vfiprintf_r+0x22c>
 8009f40:	4b29      	ldr	r3, [pc, #164]	; (8009fe8 <_vfiprintf_r+0x254>)
 8009f42:	bb1b      	cbnz	r3, 8009f8c <_vfiprintf_r+0x1f8>
 8009f44:	9b03      	ldr	r3, [sp, #12]
 8009f46:	3307      	adds	r3, #7
 8009f48:	f023 0307 	bic.w	r3, r3, #7
 8009f4c:	3308      	adds	r3, #8
 8009f4e:	9303      	str	r3, [sp, #12]
 8009f50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f52:	443b      	add	r3, r7
 8009f54:	9309      	str	r3, [sp, #36]	; 0x24
 8009f56:	e767      	b.n	8009e28 <_vfiprintf_r+0x94>
 8009f58:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f5c:	460c      	mov	r4, r1
 8009f5e:	2001      	movs	r0, #1
 8009f60:	e7a5      	b.n	8009eae <_vfiprintf_r+0x11a>
 8009f62:	2300      	movs	r3, #0
 8009f64:	3401      	adds	r4, #1
 8009f66:	9305      	str	r3, [sp, #20]
 8009f68:	4619      	mov	r1, r3
 8009f6a:	f04f 0c0a 	mov.w	ip, #10
 8009f6e:	4620      	mov	r0, r4
 8009f70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f74:	3a30      	subs	r2, #48	; 0x30
 8009f76:	2a09      	cmp	r2, #9
 8009f78:	d903      	bls.n	8009f82 <_vfiprintf_r+0x1ee>
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d0c5      	beq.n	8009f0a <_vfiprintf_r+0x176>
 8009f7e:	9105      	str	r1, [sp, #20]
 8009f80:	e7c3      	b.n	8009f0a <_vfiprintf_r+0x176>
 8009f82:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f86:	4604      	mov	r4, r0
 8009f88:	2301      	movs	r3, #1
 8009f8a:	e7f0      	b.n	8009f6e <_vfiprintf_r+0x1da>
 8009f8c:	ab03      	add	r3, sp, #12
 8009f8e:	9300      	str	r3, [sp, #0]
 8009f90:	462a      	mov	r2, r5
 8009f92:	4b16      	ldr	r3, [pc, #88]	; (8009fec <_vfiprintf_r+0x258>)
 8009f94:	a904      	add	r1, sp, #16
 8009f96:	4630      	mov	r0, r6
 8009f98:	f7fd fdd6 	bl	8007b48 <_printf_float>
 8009f9c:	4607      	mov	r7, r0
 8009f9e:	1c78      	adds	r0, r7, #1
 8009fa0:	d1d6      	bne.n	8009f50 <_vfiprintf_r+0x1bc>
 8009fa2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009fa4:	07d9      	lsls	r1, r3, #31
 8009fa6:	d405      	bmi.n	8009fb4 <_vfiprintf_r+0x220>
 8009fa8:	89ab      	ldrh	r3, [r5, #12]
 8009faa:	059a      	lsls	r2, r3, #22
 8009fac:	d402      	bmi.n	8009fb4 <_vfiprintf_r+0x220>
 8009fae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009fb0:	f000 faaf 	bl	800a512 <__retarget_lock_release_recursive>
 8009fb4:	89ab      	ldrh	r3, [r5, #12]
 8009fb6:	065b      	lsls	r3, r3, #25
 8009fb8:	f53f af12 	bmi.w	8009de0 <_vfiprintf_r+0x4c>
 8009fbc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009fbe:	e711      	b.n	8009de4 <_vfiprintf_r+0x50>
 8009fc0:	ab03      	add	r3, sp, #12
 8009fc2:	9300      	str	r3, [sp, #0]
 8009fc4:	462a      	mov	r2, r5
 8009fc6:	4b09      	ldr	r3, [pc, #36]	; (8009fec <_vfiprintf_r+0x258>)
 8009fc8:	a904      	add	r1, sp, #16
 8009fca:	4630      	mov	r0, r6
 8009fcc:	f7fe f860 	bl	8008090 <_printf_i>
 8009fd0:	e7e4      	b.n	8009f9c <_vfiprintf_r+0x208>
 8009fd2:	bf00      	nop
 8009fd4:	0800cca4 	.word	0x0800cca4
 8009fd8:	0800ccc4 	.word	0x0800ccc4
 8009fdc:	0800cc84 	.word	0x0800cc84
 8009fe0:	0800cb2c 	.word	0x0800cb2c
 8009fe4:	0800cb36 	.word	0x0800cb36
 8009fe8:	08007b49 	.word	0x08007b49
 8009fec:	08009d71 	.word	0x08009d71
 8009ff0:	0800cb32 	.word	0x0800cb32

08009ff4 <__swbuf_r>:
 8009ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ff6:	460e      	mov	r6, r1
 8009ff8:	4614      	mov	r4, r2
 8009ffa:	4605      	mov	r5, r0
 8009ffc:	b118      	cbz	r0, 800a006 <__swbuf_r+0x12>
 8009ffe:	6983      	ldr	r3, [r0, #24]
 800a000:	b90b      	cbnz	r3, 800a006 <__swbuf_r+0x12>
 800a002:	f000 f9e7 	bl	800a3d4 <__sinit>
 800a006:	4b21      	ldr	r3, [pc, #132]	; (800a08c <__swbuf_r+0x98>)
 800a008:	429c      	cmp	r4, r3
 800a00a:	d12b      	bne.n	800a064 <__swbuf_r+0x70>
 800a00c:	686c      	ldr	r4, [r5, #4]
 800a00e:	69a3      	ldr	r3, [r4, #24]
 800a010:	60a3      	str	r3, [r4, #8]
 800a012:	89a3      	ldrh	r3, [r4, #12]
 800a014:	071a      	lsls	r2, r3, #28
 800a016:	d52f      	bpl.n	800a078 <__swbuf_r+0x84>
 800a018:	6923      	ldr	r3, [r4, #16]
 800a01a:	b36b      	cbz	r3, 800a078 <__swbuf_r+0x84>
 800a01c:	6923      	ldr	r3, [r4, #16]
 800a01e:	6820      	ldr	r0, [r4, #0]
 800a020:	1ac0      	subs	r0, r0, r3
 800a022:	6963      	ldr	r3, [r4, #20]
 800a024:	b2f6      	uxtb	r6, r6
 800a026:	4283      	cmp	r3, r0
 800a028:	4637      	mov	r7, r6
 800a02a:	dc04      	bgt.n	800a036 <__swbuf_r+0x42>
 800a02c:	4621      	mov	r1, r4
 800a02e:	4628      	mov	r0, r5
 800a030:	f000 f93c 	bl	800a2ac <_fflush_r>
 800a034:	bb30      	cbnz	r0, 800a084 <__swbuf_r+0x90>
 800a036:	68a3      	ldr	r3, [r4, #8]
 800a038:	3b01      	subs	r3, #1
 800a03a:	60a3      	str	r3, [r4, #8]
 800a03c:	6823      	ldr	r3, [r4, #0]
 800a03e:	1c5a      	adds	r2, r3, #1
 800a040:	6022      	str	r2, [r4, #0]
 800a042:	701e      	strb	r6, [r3, #0]
 800a044:	6963      	ldr	r3, [r4, #20]
 800a046:	3001      	adds	r0, #1
 800a048:	4283      	cmp	r3, r0
 800a04a:	d004      	beq.n	800a056 <__swbuf_r+0x62>
 800a04c:	89a3      	ldrh	r3, [r4, #12]
 800a04e:	07db      	lsls	r3, r3, #31
 800a050:	d506      	bpl.n	800a060 <__swbuf_r+0x6c>
 800a052:	2e0a      	cmp	r6, #10
 800a054:	d104      	bne.n	800a060 <__swbuf_r+0x6c>
 800a056:	4621      	mov	r1, r4
 800a058:	4628      	mov	r0, r5
 800a05a:	f000 f927 	bl	800a2ac <_fflush_r>
 800a05e:	b988      	cbnz	r0, 800a084 <__swbuf_r+0x90>
 800a060:	4638      	mov	r0, r7
 800a062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a064:	4b0a      	ldr	r3, [pc, #40]	; (800a090 <__swbuf_r+0x9c>)
 800a066:	429c      	cmp	r4, r3
 800a068:	d101      	bne.n	800a06e <__swbuf_r+0x7a>
 800a06a:	68ac      	ldr	r4, [r5, #8]
 800a06c:	e7cf      	b.n	800a00e <__swbuf_r+0x1a>
 800a06e:	4b09      	ldr	r3, [pc, #36]	; (800a094 <__swbuf_r+0xa0>)
 800a070:	429c      	cmp	r4, r3
 800a072:	bf08      	it	eq
 800a074:	68ec      	ldreq	r4, [r5, #12]
 800a076:	e7ca      	b.n	800a00e <__swbuf_r+0x1a>
 800a078:	4621      	mov	r1, r4
 800a07a:	4628      	mov	r0, r5
 800a07c:	f000 f81a 	bl	800a0b4 <__swsetup_r>
 800a080:	2800      	cmp	r0, #0
 800a082:	d0cb      	beq.n	800a01c <__swbuf_r+0x28>
 800a084:	f04f 37ff 	mov.w	r7, #4294967295
 800a088:	e7ea      	b.n	800a060 <__swbuf_r+0x6c>
 800a08a:	bf00      	nop
 800a08c:	0800cca4 	.word	0x0800cca4
 800a090:	0800ccc4 	.word	0x0800ccc4
 800a094:	0800cc84 	.word	0x0800cc84

0800a098 <__ascii_wctomb>:
 800a098:	b149      	cbz	r1, 800a0ae <__ascii_wctomb+0x16>
 800a09a:	2aff      	cmp	r2, #255	; 0xff
 800a09c:	bf85      	ittet	hi
 800a09e:	238a      	movhi	r3, #138	; 0x8a
 800a0a0:	6003      	strhi	r3, [r0, #0]
 800a0a2:	700a      	strbls	r2, [r1, #0]
 800a0a4:	f04f 30ff 	movhi.w	r0, #4294967295
 800a0a8:	bf98      	it	ls
 800a0aa:	2001      	movls	r0, #1
 800a0ac:	4770      	bx	lr
 800a0ae:	4608      	mov	r0, r1
 800a0b0:	4770      	bx	lr
	...

0800a0b4 <__swsetup_r>:
 800a0b4:	4b32      	ldr	r3, [pc, #200]	; (800a180 <__swsetup_r+0xcc>)
 800a0b6:	b570      	push	{r4, r5, r6, lr}
 800a0b8:	681d      	ldr	r5, [r3, #0]
 800a0ba:	4606      	mov	r6, r0
 800a0bc:	460c      	mov	r4, r1
 800a0be:	b125      	cbz	r5, 800a0ca <__swsetup_r+0x16>
 800a0c0:	69ab      	ldr	r3, [r5, #24]
 800a0c2:	b913      	cbnz	r3, 800a0ca <__swsetup_r+0x16>
 800a0c4:	4628      	mov	r0, r5
 800a0c6:	f000 f985 	bl	800a3d4 <__sinit>
 800a0ca:	4b2e      	ldr	r3, [pc, #184]	; (800a184 <__swsetup_r+0xd0>)
 800a0cc:	429c      	cmp	r4, r3
 800a0ce:	d10f      	bne.n	800a0f0 <__swsetup_r+0x3c>
 800a0d0:	686c      	ldr	r4, [r5, #4]
 800a0d2:	89a3      	ldrh	r3, [r4, #12]
 800a0d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a0d8:	0719      	lsls	r1, r3, #28
 800a0da:	d42c      	bmi.n	800a136 <__swsetup_r+0x82>
 800a0dc:	06dd      	lsls	r5, r3, #27
 800a0de:	d411      	bmi.n	800a104 <__swsetup_r+0x50>
 800a0e0:	2309      	movs	r3, #9
 800a0e2:	6033      	str	r3, [r6, #0]
 800a0e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a0e8:	81a3      	strh	r3, [r4, #12]
 800a0ea:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ee:	e03e      	b.n	800a16e <__swsetup_r+0xba>
 800a0f0:	4b25      	ldr	r3, [pc, #148]	; (800a188 <__swsetup_r+0xd4>)
 800a0f2:	429c      	cmp	r4, r3
 800a0f4:	d101      	bne.n	800a0fa <__swsetup_r+0x46>
 800a0f6:	68ac      	ldr	r4, [r5, #8]
 800a0f8:	e7eb      	b.n	800a0d2 <__swsetup_r+0x1e>
 800a0fa:	4b24      	ldr	r3, [pc, #144]	; (800a18c <__swsetup_r+0xd8>)
 800a0fc:	429c      	cmp	r4, r3
 800a0fe:	bf08      	it	eq
 800a100:	68ec      	ldreq	r4, [r5, #12]
 800a102:	e7e6      	b.n	800a0d2 <__swsetup_r+0x1e>
 800a104:	0758      	lsls	r0, r3, #29
 800a106:	d512      	bpl.n	800a12e <__swsetup_r+0x7a>
 800a108:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a10a:	b141      	cbz	r1, 800a11e <__swsetup_r+0x6a>
 800a10c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a110:	4299      	cmp	r1, r3
 800a112:	d002      	beq.n	800a11a <__swsetup_r+0x66>
 800a114:	4630      	mov	r0, r6
 800a116:	f7ff fb31 	bl	800977c <_free_r>
 800a11a:	2300      	movs	r3, #0
 800a11c:	6363      	str	r3, [r4, #52]	; 0x34
 800a11e:	89a3      	ldrh	r3, [r4, #12]
 800a120:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a124:	81a3      	strh	r3, [r4, #12]
 800a126:	2300      	movs	r3, #0
 800a128:	6063      	str	r3, [r4, #4]
 800a12a:	6923      	ldr	r3, [r4, #16]
 800a12c:	6023      	str	r3, [r4, #0]
 800a12e:	89a3      	ldrh	r3, [r4, #12]
 800a130:	f043 0308 	orr.w	r3, r3, #8
 800a134:	81a3      	strh	r3, [r4, #12]
 800a136:	6923      	ldr	r3, [r4, #16]
 800a138:	b94b      	cbnz	r3, 800a14e <__swsetup_r+0x9a>
 800a13a:	89a3      	ldrh	r3, [r4, #12]
 800a13c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a140:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a144:	d003      	beq.n	800a14e <__swsetup_r+0x9a>
 800a146:	4621      	mov	r1, r4
 800a148:	4630      	mov	r0, r6
 800a14a:	f000 fa09 	bl	800a560 <__smakebuf_r>
 800a14e:	89a0      	ldrh	r0, [r4, #12]
 800a150:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a154:	f010 0301 	ands.w	r3, r0, #1
 800a158:	d00a      	beq.n	800a170 <__swsetup_r+0xbc>
 800a15a:	2300      	movs	r3, #0
 800a15c:	60a3      	str	r3, [r4, #8]
 800a15e:	6963      	ldr	r3, [r4, #20]
 800a160:	425b      	negs	r3, r3
 800a162:	61a3      	str	r3, [r4, #24]
 800a164:	6923      	ldr	r3, [r4, #16]
 800a166:	b943      	cbnz	r3, 800a17a <__swsetup_r+0xc6>
 800a168:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a16c:	d1ba      	bne.n	800a0e4 <__swsetup_r+0x30>
 800a16e:	bd70      	pop	{r4, r5, r6, pc}
 800a170:	0781      	lsls	r1, r0, #30
 800a172:	bf58      	it	pl
 800a174:	6963      	ldrpl	r3, [r4, #20]
 800a176:	60a3      	str	r3, [r4, #8]
 800a178:	e7f4      	b.n	800a164 <__swsetup_r+0xb0>
 800a17a:	2000      	movs	r0, #0
 800a17c:	e7f7      	b.n	800a16e <__swsetup_r+0xba>
 800a17e:	bf00      	nop
 800a180:	20000240 	.word	0x20000240
 800a184:	0800cca4 	.word	0x0800cca4
 800a188:	0800ccc4 	.word	0x0800ccc4
 800a18c:	0800cc84 	.word	0x0800cc84

0800a190 <abort>:
 800a190:	b508      	push	{r3, lr}
 800a192:	2006      	movs	r0, #6
 800a194:	f000 fa54 	bl	800a640 <raise>
 800a198:	2001      	movs	r0, #1
 800a19a:	f7f8 fe67 	bl	8002e6c <_exit>
	...

0800a1a0 <__sflush_r>:
 800a1a0:	898a      	ldrh	r2, [r1, #12]
 800a1a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1a6:	4605      	mov	r5, r0
 800a1a8:	0710      	lsls	r0, r2, #28
 800a1aa:	460c      	mov	r4, r1
 800a1ac:	d458      	bmi.n	800a260 <__sflush_r+0xc0>
 800a1ae:	684b      	ldr	r3, [r1, #4]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	dc05      	bgt.n	800a1c0 <__sflush_r+0x20>
 800a1b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	dc02      	bgt.n	800a1c0 <__sflush_r+0x20>
 800a1ba:	2000      	movs	r0, #0
 800a1bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a1c2:	2e00      	cmp	r6, #0
 800a1c4:	d0f9      	beq.n	800a1ba <__sflush_r+0x1a>
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a1cc:	682f      	ldr	r7, [r5, #0]
 800a1ce:	602b      	str	r3, [r5, #0]
 800a1d0:	d032      	beq.n	800a238 <__sflush_r+0x98>
 800a1d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a1d4:	89a3      	ldrh	r3, [r4, #12]
 800a1d6:	075a      	lsls	r2, r3, #29
 800a1d8:	d505      	bpl.n	800a1e6 <__sflush_r+0x46>
 800a1da:	6863      	ldr	r3, [r4, #4]
 800a1dc:	1ac0      	subs	r0, r0, r3
 800a1de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a1e0:	b10b      	cbz	r3, 800a1e6 <__sflush_r+0x46>
 800a1e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a1e4:	1ac0      	subs	r0, r0, r3
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	4602      	mov	r2, r0
 800a1ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a1ec:	6a21      	ldr	r1, [r4, #32]
 800a1ee:	4628      	mov	r0, r5
 800a1f0:	47b0      	blx	r6
 800a1f2:	1c43      	adds	r3, r0, #1
 800a1f4:	89a3      	ldrh	r3, [r4, #12]
 800a1f6:	d106      	bne.n	800a206 <__sflush_r+0x66>
 800a1f8:	6829      	ldr	r1, [r5, #0]
 800a1fa:	291d      	cmp	r1, #29
 800a1fc:	d82c      	bhi.n	800a258 <__sflush_r+0xb8>
 800a1fe:	4a2a      	ldr	r2, [pc, #168]	; (800a2a8 <__sflush_r+0x108>)
 800a200:	40ca      	lsrs	r2, r1
 800a202:	07d6      	lsls	r6, r2, #31
 800a204:	d528      	bpl.n	800a258 <__sflush_r+0xb8>
 800a206:	2200      	movs	r2, #0
 800a208:	6062      	str	r2, [r4, #4]
 800a20a:	04d9      	lsls	r1, r3, #19
 800a20c:	6922      	ldr	r2, [r4, #16]
 800a20e:	6022      	str	r2, [r4, #0]
 800a210:	d504      	bpl.n	800a21c <__sflush_r+0x7c>
 800a212:	1c42      	adds	r2, r0, #1
 800a214:	d101      	bne.n	800a21a <__sflush_r+0x7a>
 800a216:	682b      	ldr	r3, [r5, #0]
 800a218:	b903      	cbnz	r3, 800a21c <__sflush_r+0x7c>
 800a21a:	6560      	str	r0, [r4, #84]	; 0x54
 800a21c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a21e:	602f      	str	r7, [r5, #0]
 800a220:	2900      	cmp	r1, #0
 800a222:	d0ca      	beq.n	800a1ba <__sflush_r+0x1a>
 800a224:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a228:	4299      	cmp	r1, r3
 800a22a:	d002      	beq.n	800a232 <__sflush_r+0x92>
 800a22c:	4628      	mov	r0, r5
 800a22e:	f7ff faa5 	bl	800977c <_free_r>
 800a232:	2000      	movs	r0, #0
 800a234:	6360      	str	r0, [r4, #52]	; 0x34
 800a236:	e7c1      	b.n	800a1bc <__sflush_r+0x1c>
 800a238:	6a21      	ldr	r1, [r4, #32]
 800a23a:	2301      	movs	r3, #1
 800a23c:	4628      	mov	r0, r5
 800a23e:	47b0      	blx	r6
 800a240:	1c41      	adds	r1, r0, #1
 800a242:	d1c7      	bne.n	800a1d4 <__sflush_r+0x34>
 800a244:	682b      	ldr	r3, [r5, #0]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d0c4      	beq.n	800a1d4 <__sflush_r+0x34>
 800a24a:	2b1d      	cmp	r3, #29
 800a24c:	d001      	beq.n	800a252 <__sflush_r+0xb2>
 800a24e:	2b16      	cmp	r3, #22
 800a250:	d101      	bne.n	800a256 <__sflush_r+0xb6>
 800a252:	602f      	str	r7, [r5, #0]
 800a254:	e7b1      	b.n	800a1ba <__sflush_r+0x1a>
 800a256:	89a3      	ldrh	r3, [r4, #12]
 800a258:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a25c:	81a3      	strh	r3, [r4, #12]
 800a25e:	e7ad      	b.n	800a1bc <__sflush_r+0x1c>
 800a260:	690f      	ldr	r7, [r1, #16]
 800a262:	2f00      	cmp	r7, #0
 800a264:	d0a9      	beq.n	800a1ba <__sflush_r+0x1a>
 800a266:	0793      	lsls	r3, r2, #30
 800a268:	680e      	ldr	r6, [r1, #0]
 800a26a:	bf08      	it	eq
 800a26c:	694b      	ldreq	r3, [r1, #20]
 800a26e:	600f      	str	r7, [r1, #0]
 800a270:	bf18      	it	ne
 800a272:	2300      	movne	r3, #0
 800a274:	eba6 0807 	sub.w	r8, r6, r7
 800a278:	608b      	str	r3, [r1, #8]
 800a27a:	f1b8 0f00 	cmp.w	r8, #0
 800a27e:	dd9c      	ble.n	800a1ba <__sflush_r+0x1a>
 800a280:	6a21      	ldr	r1, [r4, #32]
 800a282:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a284:	4643      	mov	r3, r8
 800a286:	463a      	mov	r2, r7
 800a288:	4628      	mov	r0, r5
 800a28a:	47b0      	blx	r6
 800a28c:	2800      	cmp	r0, #0
 800a28e:	dc06      	bgt.n	800a29e <__sflush_r+0xfe>
 800a290:	89a3      	ldrh	r3, [r4, #12]
 800a292:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a296:	81a3      	strh	r3, [r4, #12]
 800a298:	f04f 30ff 	mov.w	r0, #4294967295
 800a29c:	e78e      	b.n	800a1bc <__sflush_r+0x1c>
 800a29e:	4407      	add	r7, r0
 800a2a0:	eba8 0800 	sub.w	r8, r8, r0
 800a2a4:	e7e9      	b.n	800a27a <__sflush_r+0xda>
 800a2a6:	bf00      	nop
 800a2a8:	20400001 	.word	0x20400001

0800a2ac <_fflush_r>:
 800a2ac:	b538      	push	{r3, r4, r5, lr}
 800a2ae:	690b      	ldr	r3, [r1, #16]
 800a2b0:	4605      	mov	r5, r0
 800a2b2:	460c      	mov	r4, r1
 800a2b4:	b913      	cbnz	r3, 800a2bc <_fflush_r+0x10>
 800a2b6:	2500      	movs	r5, #0
 800a2b8:	4628      	mov	r0, r5
 800a2ba:	bd38      	pop	{r3, r4, r5, pc}
 800a2bc:	b118      	cbz	r0, 800a2c6 <_fflush_r+0x1a>
 800a2be:	6983      	ldr	r3, [r0, #24]
 800a2c0:	b90b      	cbnz	r3, 800a2c6 <_fflush_r+0x1a>
 800a2c2:	f000 f887 	bl	800a3d4 <__sinit>
 800a2c6:	4b14      	ldr	r3, [pc, #80]	; (800a318 <_fflush_r+0x6c>)
 800a2c8:	429c      	cmp	r4, r3
 800a2ca:	d11b      	bne.n	800a304 <_fflush_r+0x58>
 800a2cc:	686c      	ldr	r4, [r5, #4]
 800a2ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d0ef      	beq.n	800a2b6 <_fflush_r+0xa>
 800a2d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a2d8:	07d0      	lsls	r0, r2, #31
 800a2da:	d404      	bmi.n	800a2e6 <_fflush_r+0x3a>
 800a2dc:	0599      	lsls	r1, r3, #22
 800a2de:	d402      	bmi.n	800a2e6 <_fflush_r+0x3a>
 800a2e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a2e2:	f000 f915 	bl	800a510 <__retarget_lock_acquire_recursive>
 800a2e6:	4628      	mov	r0, r5
 800a2e8:	4621      	mov	r1, r4
 800a2ea:	f7ff ff59 	bl	800a1a0 <__sflush_r>
 800a2ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a2f0:	07da      	lsls	r2, r3, #31
 800a2f2:	4605      	mov	r5, r0
 800a2f4:	d4e0      	bmi.n	800a2b8 <_fflush_r+0xc>
 800a2f6:	89a3      	ldrh	r3, [r4, #12]
 800a2f8:	059b      	lsls	r3, r3, #22
 800a2fa:	d4dd      	bmi.n	800a2b8 <_fflush_r+0xc>
 800a2fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a2fe:	f000 f908 	bl	800a512 <__retarget_lock_release_recursive>
 800a302:	e7d9      	b.n	800a2b8 <_fflush_r+0xc>
 800a304:	4b05      	ldr	r3, [pc, #20]	; (800a31c <_fflush_r+0x70>)
 800a306:	429c      	cmp	r4, r3
 800a308:	d101      	bne.n	800a30e <_fflush_r+0x62>
 800a30a:	68ac      	ldr	r4, [r5, #8]
 800a30c:	e7df      	b.n	800a2ce <_fflush_r+0x22>
 800a30e:	4b04      	ldr	r3, [pc, #16]	; (800a320 <_fflush_r+0x74>)
 800a310:	429c      	cmp	r4, r3
 800a312:	bf08      	it	eq
 800a314:	68ec      	ldreq	r4, [r5, #12]
 800a316:	e7da      	b.n	800a2ce <_fflush_r+0x22>
 800a318:	0800cca4 	.word	0x0800cca4
 800a31c:	0800ccc4 	.word	0x0800ccc4
 800a320:	0800cc84 	.word	0x0800cc84

0800a324 <std>:
 800a324:	2300      	movs	r3, #0
 800a326:	b510      	push	{r4, lr}
 800a328:	4604      	mov	r4, r0
 800a32a:	e9c0 3300 	strd	r3, r3, [r0]
 800a32e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a332:	6083      	str	r3, [r0, #8]
 800a334:	8181      	strh	r1, [r0, #12]
 800a336:	6643      	str	r3, [r0, #100]	; 0x64
 800a338:	81c2      	strh	r2, [r0, #14]
 800a33a:	6183      	str	r3, [r0, #24]
 800a33c:	4619      	mov	r1, r3
 800a33e:	2208      	movs	r2, #8
 800a340:	305c      	adds	r0, #92	; 0x5c
 800a342:	f7fd fb59 	bl	80079f8 <memset>
 800a346:	4b05      	ldr	r3, [pc, #20]	; (800a35c <std+0x38>)
 800a348:	6263      	str	r3, [r4, #36]	; 0x24
 800a34a:	4b05      	ldr	r3, [pc, #20]	; (800a360 <std+0x3c>)
 800a34c:	62a3      	str	r3, [r4, #40]	; 0x28
 800a34e:	4b05      	ldr	r3, [pc, #20]	; (800a364 <std+0x40>)
 800a350:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a352:	4b05      	ldr	r3, [pc, #20]	; (800a368 <std+0x44>)
 800a354:	6224      	str	r4, [r4, #32]
 800a356:	6323      	str	r3, [r4, #48]	; 0x30
 800a358:	bd10      	pop	{r4, pc}
 800a35a:	bf00      	nop
 800a35c:	0800a679 	.word	0x0800a679
 800a360:	0800a69b 	.word	0x0800a69b
 800a364:	0800a6d3 	.word	0x0800a6d3
 800a368:	0800a6f7 	.word	0x0800a6f7

0800a36c <_cleanup_r>:
 800a36c:	4901      	ldr	r1, [pc, #4]	; (800a374 <_cleanup_r+0x8>)
 800a36e:	f000 b8af 	b.w	800a4d0 <_fwalk_reent>
 800a372:	bf00      	nop
 800a374:	0800a2ad 	.word	0x0800a2ad

0800a378 <__sfmoreglue>:
 800a378:	b570      	push	{r4, r5, r6, lr}
 800a37a:	2268      	movs	r2, #104	; 0x68
 800a37c:	1e4d      	subs	r5, r1, #1
 800a37e:	4355      	muls	r5, r2
 800a380:	460e      	mov	r6, r1
 800a382:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a386:	f7ff fa65 	bl	8009854 <_malloc_r>
 800a38a:	4604      	mov	r4, r0
 800a38c:	b140      	cbz	r0, 800a3a0 <__sfmoreglue+0x28>
 800a38e:	2100      	movs	r1, #0
 800a390:	e9c0 1600 	strd	r1, r6, [r0]
 800a394:	300c      	adds	r0, #12
 800a396:	60a0      	str	r0, [r4, #8]
 800a398:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a39c:	f7fd fb2c 	bl	80079f8 <memset>
 800a3a0:	4620      	mov	r0, r4
 800a3a2:	bd70      	pop	{r4, r5, r6, pc}

0800a3a4 <__sfp_lock_acquire>:
 800a3a4:	4801      	ldr	r0, [pc, #4]	; (800a3ac <__sfp_lock_acquire+0x8>)
 800a3a6:	f000 b8b3 	b.w	800a510 <__retarget_lock_acquire_recursive>
 800a3aa:	bf00      	nop
 800a3ac:	200008ed 	.word	0x200008ed

0800a3b0 <__sfp_lock_release>:
 800a3b0:	4801      	ldr	r0, [pc, #4]	; (800a3b8 <__sfp_lock_release+0x8>)
 800a3b2:	f000 b8ae 	b.w	800a512 <__retarget_lock_release_recursive>
 800a3b6:	bf00      	nop
 800a3b8:	200008ed 	.word	0x200008ed

0800a3bc <__sinit_lock_acquire>:
 800a3bc:	4801      	ldr	r0, [pc, #4]	; (800a3c4 <__sinit_lock_acquire+0x8>)
 800a3be:	f000 b8a7 	b.w	800a510 <__retarget_lock_acquire_recursive>
 800a3c2:	bf00      	nop
 800a3c4:	200008ee 	.word	0x200008ee

0800a3c8 <__sinit_lock_release>:
 800a3c8:	4801      	ldr	r0, [pc, #4]	; (800a3d0 <__sinit_lock_release+0x8>)
 800a3ca:	f000 b8a2 	b.w	800a512 <__retarget_lock_release_recursive>
 800a3ce:	bf00      	nop
 800a3d0:	200008ee 	.word	0x200008ee

0800a3d4 <__sinit>:
 800a3d4:	b510      	push	{r4, lr}
 800a3d6:	4604      	mov	r4, r0
 800a3d8:	f7ff fff0 	bl	800a3bc <__sinit_lock_acquire>
 800a3dc:	69a3      	ldr	r3, [r4, #24]
 800a3de:	b11b      	cbz	r3, 800a3e8 <__sinit+0x14>
 800a3e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3e4:	f7ff bff0 	b.w	800a3c8 <__sinit_lock_release>
 800a3e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a3ec:	6523      	str	r3, [r4, #80]	; 0x50
 800a3ee:	4b13      	ldr	r3, [pc, #76]	; (800a43c <__sinit+0x68>)
 800a3f0:	4a13      	ldr	r2, [pc, #76]	; (800a440 <__sinit+0x6c>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	62a2      	str	r2, [r4, #40]	; 0x28
 800a3f6:	42a3      	cmp	r3, r4
 800a3f8:	bf04      	itt	eq
 800a3fa:	2301      	moveq	r3, #1
 800a3fc:	61a3      	streq	r3, [r4, #24]
 800a3fe:	4620      	mov	r0, r4
 800a400:	f000 f820 	bl	800a444 <__sfp>
 800a404:	6060      	str	r0, [r4, #4]
 800a406:	4620      	mov	r0, r4
 800a408:	f000 f81c 	bl	800a444 <__sfp>
 800a40c:	60a0      	str	r0, [r4, #8]
 800a40e:	4620      	mov	r0, r4
 800a410:	f000 f818 	bl	800a444 <__sfp>
 800a414:	2200      	movs	r2, #0
 800a416:	60e0      	str	r0, [r4, #12]
 800a418:	2104      	movs	r1, #4
 800a41a:	6860      	ldr	r0, [r4, #4]
 800a41c:	f7ff ff82 	bl	800a324 <std>
 800a420:	68a0      	ldr	r0, [r4, #8]
 800a422:	2201      	movs	r2, #1
 800a424:	2109      	movs	r1, #9
 800a426:	f7ff ff7d 	bl	800a324 <std>
 800a42a:	68e0      	ldr	r0, [r4, #12]
 800a42c:	2202      	movs	r2, #2
 800a42e:	2112      	movs	r1, #18
 800a430:	f7ff ff78 	bl	800a324 <std>
 800a434:	2301      	movs	r3, #1
 800a436:	61a3      	str	r3, [r4, #24]
 800a438:	e7d2      	b.n	800a3e0 <__sinit+0xc>
 800a43a:	bf00      	nop
 800a43c:	0800c90c 	.word	0x0800c90c
 800a440:	0800a36d 	.word	0x0800a36d

0800a444 <__sfp>:
 800a444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a446:	4607      	mov	r7, r0
 800a448:	f7ff ffac 	bl	800a3a4 <__sfp_lock_acquire>
 800a44c:	4b1e      	ldr	r3, [pc, #120]	; (800a4c8 <__sfp+0x84>)
 800a44e:	681e      	ldr	r6, [r3, #0]
 800a450:	69b3      	ldr	r3, [r6, #24]
 800a452:	b913      	cbnz	r3, 800a45a <__sfp+0x16>
 800a454:	4630      	mov	r0, r6
 800a456:	f7ff ffbd 	bl	800a3d4 <__sinit>
 800a45a:	3648      	adds	r6, #72	; 0x48
 800a45c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a460:	3b01      	subs	r3, #1
 800a462:	d503      	bpl.n	800a46c <__sfp+0x28>
 800a464:	6833      	ldr	r3, [r6, #0]
 800a466:	b30b      	cbz	r3, 800a4ac <__sfp+0x68>
 800a468:	6836      	ldr	r6, [r6, #0]
 800a46a:	e7f7      	b.n	800a45c <__sfp+0x18>
 800a46c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a470:	b9d5      	cbnz	r5, 800a4a8 <__sfp+0x64>
 800a472:	4b16      	ldr	r3, [pc, #88]	; (800a4cc <__sfp+0x88>)
 800a474:	60e3      	str	r3, [r4, #12]
 800a476:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a47a:	6665      	str	r5, [r4, #100]	; 0x64
 800a47c:	f000 f847 	bl	800a50e <__retarget_lock_init_recursive>
 800a480:	f7ff ff96 	bl	800a3b0 <__sfp_lock_release>
 800a484:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a488:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a48c:	6025      	str	r5, [r4, #0]
 800a48e:	61a5      	str	r5, [r4, #24]
 800a490:	2208      	movs	r2, #8
 800a492:	4629      	mov	r1, r5
 800a494:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a498:	f7fd faae 	bl	80079f8 <memset>
 800a49c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a4a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a4a4:	4620      	mov	r0, r4
 800a4a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4a8:	3468      	adds	r4, #104	; 0x68
 800a4aa:	e7d9      	b.n	800a460 <__sfp+0x1c>
 800a4ac:	2104      	movs	r1, #4
 800a4ae:	4638      	mov	r0, r7
 800a4b0:	f7ff ff62 	bl	800a378 <__sfmoreglue>
 800a4b4:	4604      	mov	r4, r0
 800a4b6:	6030      	str	r0, [r6, #0]
 800a4b8:	2800      	cmp	r0, #0
 800a4ba:	d1d5      	bne.n	800a468 <__sfp+0x24>
 800a4bc:	f7ff ff78 	bl	800a3b0 <__sfp_lock_release>
 800a4c0:	230c      	movs	r3, #12
 800a4c2:	603b      	str	r3, [r7, #0]
 800a4c4:	e7ee      	b.n	800a4a4 <__sfp+0x60>
 800a4c6:	bf00      	nop
 800a4c8:	0800c90c 	.word	0x0800c90c
 800a4cc:	ffff0001 	.word	0xffff0001

0800a4d0 <_fwalk_reent>:
 800a4d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4d4:	4606      	mov	r6, r0
 800a4d6:	4688      	mov	r8, r1
 800a4d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a4dc:	2700      	movs	r7, #0
 800a4de:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a4e2:	f1b9 0901 	subs.w	r9, r9, #1
 800a4e6:	d505      	bpl.n	800a4f4 <_fwalk_reent+0x24>
 800a4e8:	6824      	ldr	r4, [r4, #0]
 800a4ea:	2c00      	cmp	r4, #0
 800a4ec:	d1f7      	bne.n	800a4de <_fwalk_reent+0xe>
 800a4ee:	4638      	mov	r0, r7
 800a4f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4f4:	89ab      	ldrh	r3, [r5, #12]
 800a4f6:	2b01      	cmp	r3, #1
 800a4f8:	d907      	bls.n	800a50a <_fwalk_reent+0x3a>
 800a4fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a4fe:	3301      	adds	r3, #1
 800a500:	d003      	beq.n	800a50a <_fwalk_reent+0x3a>
 800a502:	4629      	mov	r1, r5
 800a504:	4630      	mov	r0, r6
 800a506:	47c0      	blx	r8
 800a508:	4307      	orrs	r7, r0
 800a50a:	3568      	adds	r5, #104	; 0x68
 800a50c:	e7e9      	b.n	800a4e2 <_fwalk_reent+0x12>

0800a50e <__retarget_lock_init_recursive>:
 800a50e:	4770      	bx	lr

0800a510 <__retarget_lock_acquire_recursive>:
 800a510:	4770      	bx	lr

0800a512 <__retarget_lock_release_recursive>:
 800a512:	4770      	bx	lr

0800a514 <__swhatbuf_r>:
 800a514:	b570      	push	{r4, r5, r6, lr}
 800a516:	460e      	mov	r6, r1
 800a518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a51c:	2900      	cmp	r1, #0
 800a51e:	b096      	sub	sp, #88	; 0x58
 800a520:	4614      	mov	r4, r2
 800a522:	461d      	mov	r5, r3
 800a524:	da08      	bge.n	800a538 <__swhatbuf_r+0x24>
 800a526:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a52a:	2200      	movs	r2, #0
 800a52c:	602a      	str	r2, [r5, #0]
 800a52e:	061a      	lsls	r2, r3, #24
 800a530:	d410      	bmi.n	800a554 <__swhatbuf_r+0x40>
 800a532:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a536:	e00e      	b.n	800a556 <__swhatbuf_r+0x42>
 800a538:	466a      	mov	r2, sp
 800a53a:	f000 f903 	bl	800a744 <_fstat_r>
 800a53e:	2800      	cmp	r0, #0
 800a540:	dbf1      	blt.n	800a526 <__swhatbuf_r+0x12>
 800a542:	9a01      	ldr	r2, [sp, #4]
 800a544:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a548:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a54c:	425a      	negs	r2, r3
 800a54e:	415a      	adcs	r2, r3
 800a550:	602a      	str	r2, [r5, #0]
 800a552:	e7ee      	b.n	800a532 <__swhatbuf_r+0x1e>
 800a554:	2340      	movs	r3, #64	; 0x40
 800a556:	2000      	movs	r0, #0
 800a558:	6023      	str	r3, [r4, #0]
 800a55a:	b016      	add	sp, #88	; 0x58
 800a55c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a560 <__smakebuf_r>:
 800a560:	898b      	ldrh	r3, [r1, #12]
 800a562:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a564:	079d      	lsls	r5, r3, #30
 800a566:	4606      	mov	r6, r0
 800a568:	460c      	mov	r4, r1
 800a56a:	d507      	bpl.n	800a57c <__smakebuf_r+0x1c>
 800a56c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a570:	6023      	str	r3, [r4, #0]
 800a572:	6123      	str	r3, [r4, #16]
 800a574:	2301      	movs	r3, #1
 800a576:	6163      	str	r3, [r4, #20]
 800a578:	b002      	add	sp, #8
 800a57a:	bd70      	pop	{r4, r5, r6, pc}
 800a57c:	ab01      	add	r3, sp, #4
 800a57e:	466a      	mov	r2, sp
 800a580:	f7ff ffc8 	bl	800a514 <__swhatbuf_r>
 800a584:	9900      	ldr	r1, [sp, #0]
 800a586:	4605      	mov	r5, r0
 800a588:	4630      	mov	r0, r6
 800a58a:	f7ff f963 	bl	8009854 <_malloc_r>
 800a58e:	b948      	cbnz	r0, 800a5a4 <__smakebuf_r+0x44>
 800a590:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a594:	059a      	lsls	r2, r3, #22
 800a596:	d4ef      	bmi.n	800a578 <__smakebuf_r+0x18>
 800a598:	f023 0303 	bic.w	r3, r3, #3
 800a59c:	f043 0302 	orr.w	r3, r3, #2
 800a5a0:	81a3      	strh	r3, [r4, #12]
 800a5a2:	e7e3      	b.n	800a56c <__smakebuf_r+0xc>
 800a5a4:	4b0d      	ldr	r3, [pc, #52]	; (800a5dc <__smakebuf_r+0x7c>)
 800a5a6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a5a8:	89a3      	ldrh	r3, [r4, #12]
 800a5aa:	6020      	str	r0, [r4, #0]
 800a5ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5b0:	81a3      	strh	r3, [r4, #12]
 800a5b2:	9b00      	ldr	r3, [sp, #0]
 800a5b4:	6163      	str	r3, [r4, #20]
 800a5b6:	9b01      	ldr	r3, [sp, #4]
 800a5b8:	6120      	str	r0, [r4, #16]
 800a5ba:	b15b      	cbz	r3, 800a5d4 <__smakebuf_r+0x74>
 800a5bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5c0:	4630      	mov	r0, r6
 800a5c2:	f000 f8d1 	bl	800a768 <_isatty_r>
 800a5c6:	b128      	cbz	r0, 800a5d4 <__smakebuf_r+0x74>
 800a5c8:	89a3      	ldrh	r3, [r4, #12]
 800a5ca:	f023 0303 	bic.w	r3, r3, #3
 800a5ce:	f043 0301 	orr.w	r3, r3, #1
 800a5d2:	81a3      	strh	r3, [r4, #12]
 800a5d4:	89a0      	ldrh	r0, [r4, #12]
 800a5d6:	4305      	orrs	r5, r0
 800a5d8:	81a5      	strh	r5, [r4, #12]
 800a5da:	e7cd      	b.n	800a578 <__smakebuf_r+0x18>
 800a5dc:	0800a36d 	.word	0x0800a36d

0800a5e0 <_malloc_usable_size_r>:
 800a5e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5e4:	1f18      	subs	r0, r3, #4
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	bfbc      	itt	lt
 800a5ea:	580b      	ldrlt	r3, [r1, r0]
 800a5ec:	18c0      	addlt	r0, r0, r3
 800a5ee:	4770      	bx	lr

0800a5f0 <_raise_r>:
 800a5f0:	291f      	cmp	r1, #31
 800a5f2:	b538      	push	{r3, r4, r5, lr}
 800a5f4:	4604      	mov	r4, r0
 800a5f6:	460d      	mov	r5, r1
 800a5f8:	d904      	bls.n	800a604 <_raise_r+0x14>
 800a5fa:	2316      	movs	r3, #22
 800a5fc:	6003      	str	r3, [r0, #0]
 800a5fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a602:	bd38      	pop	{r3, r4, r5, pc}
 800a604:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a606:	b112      	cbz	r2, 800a60e <_raise_r+0x1e>
 800a608:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a60c:	b94b      	cbnz	r3, 800a622 <_raise_r+0x32>
 800a60e:	4620      	mov	r0, r4
 800a610:	f000 f830 	bl	800a674 <_getpid_r>
 800a614:	462a      	mov	r2, r5
 800a616:	4601      	mov	r1, r0
 800a618:	4620      	mov	r0, r4
 800a61a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a61e:	f000 b817 	b.w	800a650 <_kill_r>
 800a622:	2b01      	cmp	r3, #1
 800a624:	d00a      	beq.n	800a63c <_raise_r+0x4c>
 800a626:	1c59      	adds	r1, r3, #1
 800a628:	d103      	bne.n	800a632 <_raise_r+0x42>
 800a62a:	2316      	movs	r3, #22
 800a62c:	6003      	str	r3, [r0, #0]
 800a62e:	2001      	movs	r0, #1
 800a630:	e7e7      	b.n	800a602 <_raise_r+0x12>
 800a632:	2400      	movs	r4, #0
 800a634:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a638:	4628      	mov	r0, r5
 800a63a:	4798      	blx	r3
 800a63c:	2000      	movs	r0, #0
 800a63e:	e7e0      	b.n	800a602 <_raise_r+0x12>

0800a640 <raise>:
 800a640:	4b02      	ldr	r3, [pc, #8]	; (800a64c <raise+0xc>)
 800a642:	4601      	mov	r1, r0
 800a644:	6818      	ldr	r0, [r3, #0]
 800a646:	f7ff bfd3 	b.w	800a5f0 <_raise_r>
 800a64a:	bf00      	nop
 800a64c:	20000240 	.word	0x20000240

0800a650 <_kill_r>:
 800a650:	b538      	push	{r3, r4, r5, lr}
 800a652:	4d07      	ldr	r5, [pc, #28]	; (800a670 <_kill_r+0x20>)
 800a654:	2300      	movs	r3, #0
 800a656:	4604      	mov	r4, r0
 800a658:	4608      	mov	r0, r1
 800a65a:	4611      	mov	r1, r2
 800a65c:	602b      	str	r3, [r5, #0]
 800a65e:	f7f8 fbf5 	bl	8002e4c <_kill>
 800a662:	1c43      	adds	r3, r0, #1
 800a664:	d102      	bne.n	800a66c <_kill_r+0x1c>
 800a666:	682b      	ldr	r3, [r5, #0]
 800a668:	b103      	cbz	r3, 800a66c <_kill_r+0x1c>
 800a66a:	6023      	str	r3, [r4, #0]
 800a66c:	bd38      	pop	{r3, r4, r5, pc}
 800a66e:	bf00      	nop
 800a670:	200008e8 	.word	0x200008e8

0800a674 <_getpid_r>:
 800a674:	f7f8 bbe2 	b.w	8002e3c <_getpid>

0800a678 <__sread>:
 800a678:	b510      	push	{r4, lr}
 800a67a:	460c      	mov	r4, r1
 800a67c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a680:	f000 f894 	bl	800a7ac <_read_r>
 800a684:	2800      	cmp	r0, #0
 800a686:	bfab      	itete	ge
 800a688:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a68a:	89a3      	ldrhlt	r3, [r4, #12]
 800a68c:	181b      	addge	r3, r3, r0
 800a68e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a692:	bfac      	ite	ge
 800a694:	6563      	strge	r3, [r4, #84]	; 0x54
 800a696:	81a3      	strhlt	r3, [r4, #12]
 800a698:	bd10      	pop	{r4, pc}

0800a69a <__swrite>:
 800a69a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a69e:	461f      	mov	r7, r3
 800a6a0:	898b      	ldrh	r3, [r1, #12]
 800a6a2:	05db      	lsls	r3, r3, #23
 800a6a4:	4605      	mov	r5, r0
 800a6a6:	460c      	mov	r4, r1
 800a6a8:	4616      	mov	r6, r2
 800a6aa:	d505      	bpl.n	800a6b8 <__swrite+0x1e>
 800a6ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6b0:	2302      	movs	r3, #2
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	f000 f868 	bl	800a788 <_lseek_r>
 800a6b8:	89a3      	ldrh	r3, [r4, #12]
 800a6ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a6be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a6c2:	81a3      	strh	r3, [r4, #12]
 800a6c4:	4632      	mov	r2, r6
 800a6c6:	463b      	mov	r3, r7
 800a6c8:	4628      	mov	r0, r5
 800a6ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6ce:	f000 b817 	b.w	800a700 <_write_r>

0800a6d2 <__sseek>:
 800a6d2:	b510      	push	{r4, lr}
 800a6d4:	460c      	mov	r4, r1
 800a6d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6da:	f000 f855 	bl	800a788 <_lseek_r>
 800a6de:	1c43      	adds	r3, r0, #1
 800a6e0:	89a3      	ldrh	r3, [r4, #12]
 800a6e2:	bf15      	itete	ne
 800a6e4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a6e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a6ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a6ee:	81a3      	strheq	r3, [r4, #12]
 800a6f0:	bf18      	it	ne
 800a6f2:	81a3      	strhne	r3, [r4, #12]
 800a6f4:	bd10      	pop	{r4, pc}

0800a6f6 <__sclose>:
 800a6f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6fa:	f000 b813 	b.w	800a724 <_close_r>
	...

0800a700 <_write_r>:
 800a700:	b538      	push	{r3, r4, r5, lr}
 800a702:	4d07      	ldr	r5, [pc, #28]	; (800a720 <_write_r+0x20>)
 800a704:	4604      	mov	r4, r0
 800a706:	4608      	mov	r0, r1
 800a708:	4611      	mov	r1, r2
 800a70a:	2200      	movs	r2, #0
 800a70c:	602a      	str	r2, [r5, #0]
 800a70e:	461a      	mov	r2, r3
 800a710:	f7f8 fbd3 	bl	8002eba <_write>
 800a714:	1c43      	adds	r3, r0, #1
 800a716:	d102      	bne.n	800a71e <_write_r+0x1e>
 800a718:	682b      	ldr	r3, [r5, #0]
 800a71a:	b103      	cbz	r3, 800a71e <_write_r+0x1e>
 800a71c:	6023      	str	r3, [r4, #0]
 800a71e:	bd38      	pop	{r3, r4, r5, pc}
 800a720:	200008e8 	.word	0x200008e8

0800a724 <_close_r>:
 800a724:	b538      	push	{r3, r4, r5, lr}
 800a726:	4d06      	ldr	r5, [pc, #24]	; (800a740 <_close_r+0x1c>)
 800a728:	2300      	movs	r3, #0
 800a72a:	4604      	mov	r4, r0
 800a72c:	4608      	mov	r0, r1
 800a72e:	602b      	str	r3, [r5, #0]
 800a730:	f7f8 fbdf 	bl	8002ef2 <_close>
 800a734:	1c43      	adds	r3, r0, #1
 800a736:	d102      	bne.n	800a73e <_close_r+0x1a>
 800a738:	682b      	ldr	r3, [r5, #0]
 800a73a:	b103      	cbz	r3, 800a73e <_close_r+0x1a>
 800a73c:	6023      	str	r3, [r4, #0]
 800a73e:	bd38      	pop	{r3, r4, r5, pc}
 800a740:	200008e8 	.word	0x200008e8

0800a744 <_fstat_r>:
 800a744:	b538      	push	{r3, r4, r5, lr}
 800a746:	4d07      	ldr	r5, [pc, #28]	; (800a764 <_fstat_r+0x20>)
 800a748:	2300      	movs	r3, #0
 800a74a:	4604      	mov	r4, r0
 800a74c:	4608      	mov	r0, r1
 800a74e:	4611      	mov	r1, r2
 800a750:	602b      	str	r3, [r5, #0]
 800a752:	f7f8 fbda 	bl	8002f0a <_fstat>
 800a756:	1c43      	adds	r3, r0, #1
 800a758:	d102      	bne.n	800a760 <_fstat_r+0x1c>
 800a75a:	682b      	ldr	r3, [r5, #0]
 800a75c:	b103      	cbz	r3, 800a760 <_fstat_r+0x1c>
 800a75e:	6023      	str	r3, [r4, #0]
 800a760:	bd38      	pop	{r3, r4, r5, pc}
 800a762:	bf00      	nop
 800a764:	200008e8 	.word	0x200008e8

0800a768 <_isatty_r>:
 800a768:	b538      	push	{r3, r4, r5, lr}
 800a76a:	4d06      	ldr	r5, [pc, #24]	; (800a784 <_isatty_r+0x1c>)
 800a76c:	2300      	movs	r3, #0
 800a76e:	4604      	mov	r4, r0
 800a770:	4608      	mov	r0, r1
 800a772:	602b      	str	r3, [r5, #0]
 800a774:	f7f8 fbd9 	bl	8002f2a <_isatty>
 800a778:	1c43      	adds	r3, r0, #1
 800a77a:	d102      	bne.n	800a782 <_isatty_r+0x1a>
 800a77c:	682b      	ldr	r3, [r5, #0]
 800a77e:	b103      	cbz	r3, 800a782 <_isatty_r+0x1a>
 800a780:	6023      	str	r3, [r4, #0]
 800a782:	bd38      	pop	{r3, r4, r5, pc}
 800a784:	200008e8 	.word	0x200008e8

0800a788 <_lseek_r>:
 800a788:	b538      	push	{r3, r4, r5, lr}
 800a78a:	4d07      	ldr	r5, [pc, #28]	; (800a7a8 <_lseek_r+0x20>)
 800a78c:	4604      	mov	r4, r0
 800a78e:	4608      	mov	r0, r1
 800a790:	4611      	mov	r1, r2
 800a792:	2200      	movs	r2, #0
 800a794:	602a      	str	r2, [r5, #0]
 800a796:	461a      	mov	r2, r3
 800a798:	f7f8 fbd2 	bl	8002f40 <_lseek>
 800a79c:	1c43      	adds	r3, r0, #1
 800a79e:	d102      	bne.n	800a7a6 <_lseek_r+0x1e>
 800a7a0:	682b      	ldr	r3, [r5, #0]
 800a7a2:	b103      	cbz	r3, 800a7a6 <_lseek_r+0x1e>
 800a7a4:	6023      	str	r3, [r4, #0]
 800a7a6:	bd38      	pop	{r3, r4, r5, pc}
 800a7a8:	200008e8 	.word	0x200008e8

0800a7ac <_read_r>:
 800a7ac:	b538      	push	{r3, r4, r5, lr}
 800a7ae:	4d07      	ldr	r5, [pc, #28]	; (800a7cc <_read_r+0x20>)
 800a7b0:	4604      	mov	r4, r0
 800a7b2:	4608      	mov	r0, r1
 800a7b4:	4611      	mov	r1, r2
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	602a      	str	r2, [r5, #0]
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	f7f8 fb60 	bl	8002e80 <_read>
 800a7c0:	1c43      	adds	r3, r0, #1
 800a7c2:	d102      	bne.n	800a7ca <_read_r+0x1e>
 800a7c4:	682b      	ldr	r3, [r5, #0]
 800a7c6:	b103      	cbz	r3, 800a7ca <_read_r+0x1e>
 800a7c8:	6023      	str	r3, [r4, #0]
 800a7ca:	bd38      	pop	{r3, r4, r5, pc}
 800a7cc:	200008e8 	.word	0x200008e8

0800a7d0 <atan>:
 800a7d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7d4:	ec55 4b10 	vmov	r4, r5, d0
 800a7d8:	4bc3      	ldr	r3, [pc, #780]	; (800aae8 <atan+0x318>)
 800a7da:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a7de:	429e      	cmp	r6, r3
 800a7e0:	46ab      	mov	fp, r5
 800a7e2:	dd18      	ble.n	800a816 <atan+0x46>
 800a7e4:	4bc1      	ldr	r3, [pc, #772]	; (800aaec <atan+0x31c>)
 800a7e6:	429e      	cmp	r6, r3
 800a7e8:	dc01      	bgt.n	800a7ee <atan+0x1e>
 800a7ea:	d109      	bne.n	800a800 <atan+0x30>
 800a7ec:	b144      	cbz	r4, 800a800 <atan+0x30>
 800a7ee:	4622      	mov	r2, r4
 800a7f0:	462b      	mov	r3, r5
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	4629      	mov	r1, r5
 800a7f6:	f7f5 fd49 	bl	800028c <__adddf3>
 800a7fa:	4604      	mov	r4, r0
 800a7fc:	460d      	mov	r5, r1
 800a7fe:	e006      	b.n	800a80e <atan+0x3e>
 800a800:	f1bb 0f00 	cmp.w	fp, #0
 800a804:	f300 8131 	bgt.w	800aa6a <atan+0x29a>
 800a808:	a59b      	add	r5, pc, #620	; (adr r5, 800aa78 <atan+0x2a8>)
 800a80a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a80e:	ec45 4b10 	vmov	d0, r4, r5
 800a812:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a816:	4bb6      	ldr	r3, [pc, #728]	; (800aaf0 <atan+0x320>)
 800a818:	429e      	cmp	r6, r3
 800a81a:	dc14      	bgt.n	800a846 <atan+0x76>
 800a81c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800a820:	429e      	cmp	r6, r3
 800a822:	dc0d      	bgt.n	800a840 <atan+0x70>
 800a824:	a396      	add	r3, pc, #600	; (adr r3, 800aa80 <atan+0x2b0>)
 800a826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a82a:	ee10 0a10 	vmov	r0, s0
 800a82e:	4629      	mov	r1, r5
 800a830:	f7f5 fd2c 	bl	800028c <__adddf3>
 800a834:	4baf      	ldr	r3, [pc, #700]	; (800aaf4 <atan+0x324>)
 800a836:	2200      	movs	r2, #0
 800a838:	f7f6 f96e 	bl	8000b18 <__aeabi_dcmpgt>
 800a83c:	2800      	cmp	r0, #0
 800a83e:	d1e6      	bne.n	800a80e <atan+0x3e>
 800a840:	f04f 3aff 	mov.w	sl, #4294967295
 800a844:	e02b      	b.n	800a89e <atan+0xce>
 800a846:	f000 f963 	bl	800ab10 <fabs>
 800a84a:	4bab      	ldr	r3, [pc, #684]	; (800aaf8 <atan+0x328>)
 800a84c:	429e      	cmp	r6, r3
 800a84e:	ec55 4b10 	vmov	r4, r5, d0
 800a852:	f300 80bf 	bgt.w	800a9d4 <atan+0x204>
 800a856:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800a85a:	429e      	cmp	r6, r3
 800a85c:	f300 80a0 	bgt.w	800a9a0 <atan+0x1d0>
 800a860:	ee10 2a10 	vmov	r2, s0
 800a864:	ee10 0a10 	vmov	r0, s0
 800a868:	462b      	mov	r3, r5
 800a86a:	4629      	mov	r1, r5
 800a86c:	f7f5 fd0e 	bl	800028c <__adddf3>
 800a870:	4ba0      	ldr	r3, [pc, #640]	; (800aaf4 <atan+0x324>)
 800a872:	2200      	movs	r2, #0
 800a874:	f7f5 fd08 	bl	8000288 <__aeabi_dsub>
 800a878:	2200      	movs	r2, #0
 800a87a:	4606      	mov	r6, r0
 800a87c:	460f      	mov	r7, r1
 800a87e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a882:	4620      	mov	r0, r4
 800a884:	4629      	mov	r1, r5
 800a886:	f7f5 fd01 	bl	800028c <__adddf3>
 800a88a:	4602      	mov	r2, r0
 800a88c:	460b      	mov	r3, r1
 800a88e:	4630      	mov	r0, r6
 800a890:	4639      	mov	r1, r7
 800a892:	f7f5 ffdb 	bl	800084c <__aeabi_ddiv>
 800a896:	f04f 0a00 	mov.w	sl, #0
 800a89a:	4604      	mov	r4, r0
 800a89c:	460d      	mov	r5, r1
 800a89e:	4622      	mov	r2, r4
 800a8a0:	462b      	mov	r3, r5
 800a8a2:	4620      	mov	r0, r4
 800a8a4:	4629      	mov	r1, r5
 800a8a6:	f7f5 fea7 	bl	80005f8 <__aeabi_dmul>
 800a8aa:	4602      	mov	r2, r0
 800a8ac:	460b      	mov	r3, r1
 800a8ae:	4680      	mov	r8, r0
 800a8b0:	4689      	mov	r9, r1
 800a8b2:	f7f5 fea1 	bl	80005f8 <__aeabi_dmul>
 800a8b6:	a374      	add	r3, pc, #464	; (adr r3, 800aa88 <atan+0x2b8>)
 800a8b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8bc:	4606      	mov	r6, r0
 800a8be:	460f      	mov	r7, r1
 800a8c0:	f7f5 fe9a 	bl	80005f8 <__aeabi_dmul>
 800a8c4:	a372      	add	r3, pc, #456	; (adr r3, 800aa90 <atan+0x2c0>)
 800a8c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ca:	f7f5 fcdf 	bl	800028c <__adddf3>
 800a8ce:	4632      	mov	r2, r6
 800a8d0:	463b      	mov	r3, r7
 800a8d2:	f7f5 fe91 	bl	80005f8 <__aeabi_dmul>
 800a8d6:	a370      	add	r3, pc, #448	; (adr r3, 800aa98 <atan+0x2c8>)
 800a8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8dc:	f7f5 fcd6 	bl	800028c <__adddf3>
 800a8e0:	4632      	mov	r2, r6
 800a8e2:	463b      	mov	r3, r7
 800a8e4:	f7f5 fe88 	bl	80005f8 <__aeabi_dmul>
 800a8e8:	a36d      	add	r3, pc, #436	; (adr r3, 800aaa0 <atan+0x2d0>)
 800a8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ee:	f7f5 fccd 	bl	800028c <__adddf3>
 800a8f2:	4632      	mov	r2, r6
 800a8f4:	463b      	mov	r3, r7
 800a8f6:	f7f5 fe7f 	bl	80005f8 <__aeabi_dmul>
 800a8fa:	a36b      	add	r3, pc, #428	; (adr r3, 800aaa8 <atan+0x2d8>)
 800a8fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a900:	f7f5 fcc4 	bl	800028c <__adddf3>
 800a904:	4632      	mov	r2, r6
 800a906:	463b      	mov	r3, r7
 800a908:	f7f5 fe76 	bl	80005f8 <__aeabi_dmul>
 800a90c:	a368      	add	r3, pc, #416	; (adr r3, 800aab0 <atan+0x2e0>)
 800a90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a912:	f7f5 fcbb 	bl	800028c <__adddf3>
 800a916:	4642      	mov	r2, r8
 800a918:	464b      	mov	r3, r9
 800a91a:	f7f5 fe6d 	bl	80005f8 <__aeabi_dmul>
 800a91e:	a366      	add	r3, pc, #408	; (adr r3, 800aab8 <atan+0x2e8>)
 800a920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a924:	4680      	mov	r8, r0
 800a926:	4689      	mov	r9, r1
 800a928:	4630      	mov	r0, r6
 800a92a:	4639      	mov	r1, r7
 800a92c:	f7f5 fe64 	bl	80005f8 <__aeabi_dmul>
 800a930:	a363      	add	r3, pc, #396	; (adr r3, 800aac0 <atan+0x2f0>)
 800a932:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a936:	f7f5 fca7 	bl	8000288 <__aeabi_dsub>
 800a93a:	4632      	mov	r2, r6
 800a93c:	463b      	mov	r3, r7
 800a93e:	f7f5 fe5b 	bl	80005f8 <__aeabi_dmul>
 800a942:	a361      	add	r3, pc, #388	; (adr r3, 800aac8 <atan+0x2f8>)
 800a944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a948:	f7f5 fc9e 	bl	8000288 <__aeabi_dsub>
 800a94c:	4632      	mov	r2, r6
 800a94e:	463b      	mov	r3, r7
 800a950:	f7f5 fe52 	bl	80005f8 <__aeabi_dmul>
 800a954:	a35e      	add	r3, pc, #376	; (adr r3, 800aad0 <atan+0x300>)
 800a956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a95a:	f7f5 fc95 	bl	8000288 <__aeabi_dsub>
 800a95e:	4632      	mov	r2, r6
 800a960:	463b      	mov	r3, r7
 800a962:	f7f5 fe49 	bl	80005f8 <__aeabi_dmul>
 800a966:	a35c      	add	r3, pc, #368	; (adr r3, 800aad8 <atan+0x308>)
 800a968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a96c:	f7f5 fc8c 	bl	8000288 <__aeabi_dsub>
 800a970:	4632      	mov	r2, r6
 800a972:	463b      	mov	r3, r7
 800a974:	f7f5 fe40 	bl	80005f8 <__aeabi_dmul>
 800a978:	4602      	mov	r2, r0
 800a97a:	460b      	mov	r3, r1
 800a97c:	4640      	mov	r0, r8
 800a97e:	4649      	mov	r1, r9
 800a980:	f7f5 fc84 	bl	800028c <__adddf3>
 800a984:	4622      	mov	r2, r4
 800a986:	462b      	mov	r3, r5
 800a988:	f7f5 fe36 	bl	80005f8 <__aeabi_dmul>
 800a98c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a990:	4602      	mov	r2, r0
 800a992:	460b      	mov	r3, r1
 800a994:	d14b      	bne.n	800aa2e <atan+0x25e>
 800a996:	4620      	mov	r0, r4
 800a998:	4629      	mov	r1, r5
 800a99a:	f7f5 fc75 	bl	8000288 <__aeabi_dsub>
 800a99e:	e72c      	b.n	800a7fa <atan+0x2a>
 800a9a0:	ee10 0a10 	vmov	r0, s0
 800a9a4:	4b53      	ldr	r3, [pc, #332]	; (800aaf4 <atan+0x324>)
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	4629      	mov	r1, r5
 800a9aa:	f7f5 fc6d 	bl	8000288 <__aeabi_dsub>
 800a9ae:	4b51      	ldr	r3, [pc, #324]	; (800aaf4 <atan+0x324>)
 800a9b0:	4606      	mov	r6, r0
 800a9b2:	460f      	mov	r7, r1
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	4620      	mov	r0, r4
 800a9b8:	4629      	mov	r1, r5
 800a9ba:	f7f5 fc67 	bl	800028c <__adddf3>
 800a9be:	4602      	mov	r2, r0
 800a9c0:	460b      	mov	r3, r1
 800a9c2:	4630      	mov	r0, r6
 800a9c4:	4639      	mov	r1, r7
 800a9c6:	f7f5 ff41 	bl	800084c <__aeabi_ddiv>
 800a9ca:	f04f 0a01 	mov.w	sl, #1
 800a9ce:	4604      	mov	r4, r0
 800a9d0:	460d      	mov	r5, r1
 800a9d2:	e764      	b.n	800a89e <atan+0xce>
 800a9d4:	4b49      	ldr	r3, [pc, #292]	; (800aafc <atan+0x32c>)
 800a9d6:	429e      	cmp	r6, r3
 800a9d8:	da1d      	bge.n	800aa16 <atan+0x246>
 800a9da:	ee10 0a10 	vmov	r0, s0
 800a9de:	4b48      	ldr	r3, [pc, #288]	; (800ab00 <atan+0x330>)
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	4629      	mov	r1, r5
 800a9e4:	f7f5 fc50 	bl	8000288 <__aeabi_dsub>
 800a9e8:	4b45      	ldr	r3, [pc, #276]	; (800ab00 <atan+0x330>)
 800a9ea:	4606      	mov	r6, r0
 800a9ec:	460f      	mov	r7, r1
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	4620      	mov	r0, r4
 800a9f2:	4629      	mov	r1, r5
 800a9f4:	f7f5 fe00 	bl	80005f8 <__aeabi_dmul>
 800a9f8:	4b3e      	ldr	r3, [pc, #248]	; (800aaf4 <atan+0x324>)
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	f7f5 fc46 	bl	800028c <__adddf3>
 800aa00:	4602      	mov	r2, r0
 800aa02:	460b      	mov	r3, r1
 800aa04:	4630      	mov	r0, r6
 800aa06:	4639      	mov	r1, r7
 800aa08:	f7f5 ff20 	bl	800084c <__aeabi_ddiv>
 800aa0c:	f04f 0a02 	mov.w	sl, #2
 800aa10:	4604      	mov	r4, r0
 800aa12:	460d      	mov	r5, r1
 800aa14:	e743      	b.n	800a89e <atan+0xce>
 800aa16:	462b      	mov	r3, r5
 800aa18:	ee10 2a10 	vmov	r2, s0
 800aa1c:	4939      	ldr	r1, [pc, #228]	; (800ab04 <atan+0x334>)
 800aa1e:	2000      	movs	r0, #0
 800aa20:	f7f5 ff14 	bl	800084c <__aeabi_ddiv>
 800aa24:	f04f 0a03 	mov.w	sl, #3
 800aa28:	4604      	mov	r4, r0
 800aa2a:	460d      	mov	r5, r1
 800aa2c:	e737      	b.n	800a89e <atan+0xce>
 800aa2e:	4b36      	ldr	r3, [pc, #216]	; (800ab08 <atan+0x338>)
 800aa30:	4e36      	ldr	r6, [pc, #216]	; (800ab0c <atan+0x33c>)
 800aa32:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800aa36:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800aa3a:	e9da 2300 	ldrd	r2, r3, [sl]
 800aa3e:	f7f5 fc23 	bl	8000288 <__aeabi_dsub>
 800aa42:	4622      	mov	r2, r4
 800aa44:	462b      	mov	r3, r5
 800aa46:	f7f5 fc1f 	bl	8000288 <__aeabi_dsub>
 800aa4a:	4602      	mov	r2, r0
 800aa4c:	460b      	mov	r3, r1
 800aa4e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800aa52:	f7f5 fc19 	bl	8000288 <__aeabi_dsub>
 800aa56:	f1bb 0f00 	cmp.w	fp, #0
 800aa5a:	4604      	mov	r4, r0
 800aa5c:	460d      	mov	r5, r1
 800aa5e:	f6bf aed6 	bge.w	800a80e <atan+0x3e>
 800aa62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aa66:	461d      	mov	r5, r3
 800aa68:	e6d1      	b.n	800a80e <atan+0x3e>
 800aa6a:	a51d      	add	r5, pc, #116	; (adr r5, 800aae0 <atan+0x310>)
 800aa6c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800aa70:	e6cd      	b.n	800a80e <atan+0x3e>
 800aa72:	bf00      	nop
 800aa74:	f3af 8000 	nop.w
 800aa78:	54442d18 	.word	0x54442d18
 800aa7c:	bff921fb 	.word	0xbff921fb
 800aa80:	8800759c 	.word	0x8800759c
 800aa84:	7e37e43c 	.word	0x7e37e43c
 800aa88:	e322da11 	.word	0xe322da11
 800aa8c:	3f90ad3a 	.word	0x3f90ad3a
 800aa90:	24760deb 	.word	0x24760deb
 800aa94:	3fa97b4b 	.word	0x3fa97b4b
 800aa98:	a0d03d51 	.word	0xa0d03d51
 800aa9c:	3fb10d66 	.word	0x3fb10d66
 800aaa0:	c54c206e 	.word	0xc54c206e
 800aaa4:	3fb745cd 	.word	0x3fb745cd
 800aaa8:	920083ff 	.word	0x920083ff
 800aaac:	3fc24924 	.word	0x3fc24924
 800aab0:	5555550d 	.word	0x5555550d
 800aab4:	3fd55555 	.word	0x3fd55555
 800aab8:	2c6a6c2f 	.word	0x2c6a6c2f
 800aabc:	bfa2b444 	.word	0xbfa2b444
 800aac0:	52defd9a 	.word	0x52defd9a
 800aac4:	3fadde2d 	.word	0x3fadde2d
 800aac8:	af749a6d 	.word	0xaf749a6d
 800aacc:	3fb3b0f2 	.word	0x3fb3b0f2
 800aad0:	fe231671 	.word	0xfe231671
 800aad4:	3fbc71c6 	.word	0x3fbc71c6
 800aad8:	9998ebc4 	.word	0x9998ebc4
 800aadc:	3fc99999 	.word	0x3fc99999
 800aae0:	54442d18 	.word	0x54442d18
 800aae4:	3ff921fb 	.word	0x3ff921fb
 800aae8:	440fffff 	.word	0x440fffff
 800aaec:	7ff00000 	.word	0x7ff00000
 800aaf0:	3fdbffff 	.word	0x3fdbffff
 800aaf4:	3ff00000 	.word	0x3ff00000
 800aaf8:	3ff2ffff 	.word	0x3ff2ffff
 800aafc:	40038000 	.word	0x40038000
 800ab00:	3ff80000 	.word	0x3ff80000
 800ab04:	bff00000 	.word	0xbff00000
 800ab08:	0800cd08 	.word	0x0800cd08
 800ab0c:	0800cce8 	.word	0x0800cce8

0800ab10 <fabs>:
 800ab10:	ec51 0b10 	vmov	r0, r1, d0
 800ab14:	ee10 2a10 	vmov	r2, s0
 800ab18:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ab1c:	ec43 2b10 	vmov	d0, r2, r3
 800ab20:	4770      	bx	lr
	...

0800ab24 <atanf>:
 800ab24:	b538      	push	{r3, r4, r5, lr}
 800ab26:	ee10 5a10 	vmov	r5, s0
 800ab2a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800ab2e:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800ab32:	eef0 7a40 	vmov.f32	s15, s0
 800ab36:	db10      	blt.n	800ab5a <atanf+0x36>
 800ab38:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800ab3c:	dd04      	ble.n	800ab48 <atanf+0x24>
 800ab3e:	ee70 7a00 	vadd.f32	s15, s0, s0
 800ab42:	eeb0 0a67 	vmov.f32	s0, s15
 800ab46:	bd38      	pop	{r3, r4, r5, pc}
 800ab48:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800ac80 <atanf+0x15c>
 800ab4c:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800ac84 <atanf+0x160>
 800ab50:	2d00      	cmp	r5, #0
 800ab52:	bfd8      	it	le
 800ab54:	eef0 7a40 	vmovle.f32	s15, s0
 800ab58:	e7f3      	b.n	800ab42 <atanf+0x1e>
 800ab5a:	4b4b      	ldr	r3, [pc, #300]	; (800ac88 <atanf+0x164>)
 800ab5c:	429c      	cmp	r4, r3
 800ab5e:	dc10      	bgt.n	800ab82 <atanf+0x5e>
 800ab60:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800ab64:	da0a      	bge.n	800ab7c <atanf+0x58>
 800ab66:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800ac8c <atanf+0x168>
 800ab6a:	ee30 7a07 	vadd.f32	s14, s0, s14
 800ab6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab72:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800ab76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab7a:	dce2      	bgt.n	800ab42 <atanf+0x1e>
 800ab7c:	f04f 33ff 	mov.w	r3, #4294967295
 800ab80:	e013      	b.n	800abaa <atanf+0x86>
 800ab82:	f000 f8e7 	bl	800ad54 <fabsf>
 800ab86:	4b42      	ldr	r3, [pc, #264]	; (800ac90 <atanf+0x16c>)
 800ab88:	429c      	cmp	r4, r3
 800ab8a:	dc4f      	bgt.n	800ac2c <atanf+0x108>
 800ab8c:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800ab90:	429c      	cmp	r4, r3
 800ab92:	dc41      	bgt.n	800ac18 <atanf+0xf4>
 800ab94:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800ab98:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800ab9c:	eea0 7a27 	vfma.f32	s14, s0, s15
 800aba0:	2300      	movs	r3, #0
 800aba2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800aba6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800abaa:	1c5a      	adds	r2, r3, #1
 800abac:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800abb0:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800ac94 <atanf+0x170>
 800abb4:	eddf 5a38 	vldr	s11, [pc, #224]	; 800ac98 <atanf+0x174>
 800abb8:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800ac9c <atanf+0x178>
 800abbc:	ee66 6a06 	vmul.f32	s13, s12, s12
 800abc0:	eee6 5a87 	vfma.f32	s11, s13, s14
 800abc4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800aca0 <atanf+0x17c>
 800abc8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800abcc:	eddf 5a35 	vldr	s11, [pc, #212]	; 800aca4 <atanf+0x180>
 800abd0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800abd4:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800aca8 <atanf+0x184>
 800abd8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800abdc:	eddf 5a33 	vldr	s11, [pc, #204]	; 800acac <atanf+0x188>
 800abe0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800abe4:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800acb0 <atanf+0x18c>
 800abe8:	eea6 5a87 	vfma.f32	s10, s13, s14
 800abec:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800acb4 <atanf+0x190>
 800abf0:	eea5 7a26 	vfma.f32	s14, s10, s13
 800abf4:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800acb8 <atanf+0x194>
 800abf8:	eea7 5a26 	vfma.f32	s10, s14, s13
 800abfc:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800acbc <atanf+0x198>
 800ac00:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ac04:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ac08:	eea5 7a86 	vfma.f32	s14, s11, s12
 800ac0c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ac10:	d121      	bne.n	800ac56 <atanf+0x132>
 800ac12:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ac16:	e794      	b.n	800ab42 <atanf+0x1e>
 800ac18:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800ac1c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ac20:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ac24:	2301      	movs	r3, #1
 800ac26:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ac2a:	e7be      	b.n	800abaa <atanf+0x86>
 800ac2c:	4b24      	ldr	r3, [pc, #144]	; (800acc0 <atanf+0x19c>)
 800ac2e:	429c      	cmp	r4, r3
 800ac30:	dc0b      	bgt.n	800ac4a <atanf+0x126>
 800ac32:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800ac36:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ac3a:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ac3e:	2302      	movs	r3, #2
 800ac40:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ac44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ac48:	e7af      	b.n	800abaa <atanf+0x86>
 800ac4a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800ac4e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ac52:	2303      	movs	r3, #3
 800ac54:	e7a9      	b.n	800abaa <atanf+0x86>
 800ac56:	4a1b      	ldr	r2, [pc, #108]	; (800acc4 <atanf+0x1a0>)
 800ac58:	491b      	ldr	r1, [pc, #108]	; (800acc8 <atanf+0x1a4>)
 800ac5a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ac5e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800ac62:	ed93 0a00 	vldr	s0, [r3]
 800ac66:	ee37 7a40 	vsub.f32	s14, s14, s0
 800ac6a:	ed92 0a00 	vldr	s0, [r2]
 800ac6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ac72:	2d00      	cmp	r5, #0
 800ac74:	ee70 7a67 	vsub.f32	s15, s0, s15
 800ac78:	bfb8      	it	lt
 800ac7a:	eef1 7a67 	vneglt.f32	s15, s15
 800ac7e:	e760      	b.n	800ab42 <atanf+0x1e>
 800ac80:	3fc90fdb 	.word	0x3fc90fdb
 800ac84:	bfc90fdb 	.word	0xbfc90fdb
 800ac88:	3edfffff 	.word	0x3edfffff
 800ac8c:	7149f2ca 	.word	0x7149f2ca
 800ac90:	3f97ffff 	.word	0x3f97ffff
 800ac94:	3c8569d7 	.word	0x3c8569d7
 800ac98:	3d4bda59 	.word	0x3d4bda59
 800ac9c:	bd6ef16b 	.word	0xbd6ef16b
 800aca0:	3d886b35 	.word	0x3d886b35
 800aca4:	3dba2e6e 	.word	0x3dba2e6e
 800aca8:	3e124925 	.word	0x3e124925
 800acac:	3eaaaaab 	.word	0x3eaaaaab
 800acb0:	bd15a221 	.word	0xbd15a221
 800acb4:	bd9d8795 	.word	0xbd9d8795
 800acb8:	bde38e38 	.word	0xbde38e38
 800acbc:	be4ccccd 	.word	0xbe4ccccd
 800acc0:	401bffff 	.word	0x401bffff
 800acc4:	0800cd28 	.word	0x0800cd28
 800acc8:	0800cd38 	.word	0x0800cd38

0800accc <cosf>:
 800accc:	ee10 3a10 	vmov	r3, s0
 800acd0:	b507      	push	{r0, r1, r2, lr}
 800acd2:	4a1e      	ldr	r2, [pc, #120]	; (800ad4c <cosf+0x80>)
 800acd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800acd8:	4293      	cmp	r3, r2
 800acda:	dc06      	bgt.n	800acea <cosf+0x1e>
 800acdc:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800ad50 <cosf+0x84>
 800ace0:	b003      	add	sp, #12
 800ace2:	f85d eb04 	ldr.w	lr, [sp], #4
 800ace6:	f001 b867 	b.w	800bdb8 <__kernel_cosf>
 800acea:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800acee:	db04      	blt.n	800acfa <cosf+0x2e>
 800acf0:	ee30 0a40 	vsub.f32	s0, s0, s0
 800acf4:	b003      	add	sp, #12
 800acf6:	f85d fb04 	ldr.w	pc, [sp], #4
 800acfa:	4668      	mov	r0, sp
 800acfc:	f000 ff20 	bl	800bb40 <__ieee754_rem_pio2f>
 800ad00:	f000 0003 	and.w	r0, r0, #3
 800ad04:	2801      	cmp	r0, #1
 800ad06:	d009      	beq.n	800ad1c <cosf+0x50>
 800ad08:	2802      	cmp	r0, #2
 800ad0a:	d010      	beq.n	800ad2e <cosf+0x62>
 800ad0c:	b9b0      	cbnz	r0, 800ad3c <cosf+0x70>
 800ad0e:	eddd 0a01 	vldr	s1, [sp, #4]
 800ad12:	ed9d 0a00 	vldr	s0, [sp]
 800ad16:	f001 f84f 	bl	800bdb8 <__kernel_cosf>
 800ad1a:	e7eb      	b.n	800acf4 <cosf+0x28>
 800ad1c:	eddd 0a01 	vldr	s1, [sp, #4]
 800ad20:	ed9d 0a00 	vldr	s0, [sp]
 800ad24:	f001 fb1e 	bl	800c364 <__kernel_sinf>
 800ad28:	eeb1 0a40 	vneg.f32	s0, s0
 800ad2c:	e7e2      	b.n	800acf4 <cosf+0x28>
 800ad2e:	eddd 0a01 	vldr	s1, [sp, #4]
 800ad32:	ed9d 0a00 	vldr	s0, [sp]
 800ad36:	f001 f83f 	bl	800bdb8 <__kernel_cosf>
 800ad3a:	e7f5      	b.n	800ad28 <cosf+0x5c>
 800ad3c:	eddd 0a01 	vldr	s1, [sp, #4]
 800ad40:	ed9d 0a00 	vldr	s0, [sp]
 800ad44:	2001      	movs	r0, #1
 800ad46:	f001 fb0d 	bl	800c364 <__kernel_sinf>
 800ad4a:	e7d3      	b.n	800acf4 <cosf+0x28>
 800ad4c:	3f490fd8 	.word	0x3f490fd8
 800ad50:	00000000 	.word	0x00000000

0800ad54 <fabsf>:
 800ad54:	ee10 3a10 	vmov	r3, s0
 800ad58:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ad5c:	ee00 3a10 	vmov	s0, r3
 800ad60:	4770      	bx	lr
	...

0800ad64 <sinf>:
 800ad64:	ee10 3a10 	vmov	r3, s0
 800ad68:	b507      	push	{r0, r1, r2, lr}
 800ad6a:	4a1f      	ldr	r2, [pc, #124]	; (800ade8 <sinf+0x84>)
 800ad6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ad70:	4293      	cmp	r3, r2
 800ad72:	dc07      	bgt.n	800ad84 <sinf+0x20>
 800ad74:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800adec <sinf+0x88>
 800ad78:	2000      	movs	r0, #0
 800ad7a:	b003      	add	sp, #12
 800ad7c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad80:	f001 baf0 	b.w	800c364 <__kernel_sinf>
 800ad84:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ad88:	db04      	blt.n	800ad94 <sinf+0x30>
 800ad8a:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ad8e:	b003      	add	sp, #12
 800ad90:	f85d fb04 	ldr.w	pc, [sp], #4
 800ad94:	4668      	mov	r0, sp
 800ad96:	f000 fed3 	bl	800bb40 <__ieee754_rem_pio2f>
 800ad9a:	f000 0003 	and.w	r0, r0, #3
 800ad9e:	2801      	cmp	r0, #1
 800ada0:	d00a      	beq.n	800adb8 <sinf+0x54>
 800ada2:	2802      	cmp	r0, #2
 800ada4:	d00f      	beq.n	800adc6 <sinf+0x62>
 800ada6:	b9c0      	cbnz	r0, 800adda <sinf+0x76>
 800ada8:	eddd 0a01 	vldr	s1, [sp, #4]
 800adac:	ed9d 0a00 	vldr	s0, [sp]
 800adb0:	2001      	movs	r0, #1
 800adb2:	f001 fad7 	bl	800c364 <__kernel_sinf>
 800adb6:	e7ea      	b.n	800ad8e <sinf+0x2a>
 800adb8:	eddd 0a01 	vldr	s1, [sp, #4]
 800adbc:	ed9d 0a00 	vldr	s0, [sp]
 800adc0:	f000 fffa 	bl	800bdb8 <__kernel_cosf>
 800adc4:	e7e3      	b.n	800ad8e <sinf+0x2a>
 800adc6:	eddd 0a01 	vldr	s1, [sp, #4]
 800adca:	ed9d 0a00 	vldr	s0, [sp]
 800adce:	2001      	movs	r0, #1
 800add0:	f001 fac8 	bl	800c364 <__kernel_sinf>
 800add4:	eeb1 0a40 	vneg.f32	s0, s0
 800add8:	e7d9      	b.n	800ad8e <sinf+0x2a>
 800adda:	eddd 0a01 	vldr	s1, [sp, #4]
 800adde:	ed9d 0a00 	vldr	s0, [sp]
 800ade2:	f000 ffe9 	bl	800bdb8 <__kernel_cosf>
 800ade6:	e7f5      	b.n	800add4 <sinf+0x70>
 800ade8:	3f490fd8 	.word	0x3f490fd8
 800adec:	00000000 	.word	0x00000000

0800adf0 <tanf>:
 800adf0:	ee10 3a10 	vmov	r3, s0
 800adf4:	b507      	push	{r0, r1, r2, lr}
 800adf6:	4a12      	ldr	r2, [pc, #72]	; (800ae40 <tanf+0x50>)
 800adf8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800adfc:	4293      	cmp	r3, r2
 800adfe:	dc07      	bgt.n	800ae10 <tanf+0x20>
 800ae00:	eddf 0a10 	vldr	s1, [pc, #64]	; 800ae44 <tanf+0x54>
 800ae04:	2001      	movs	r0, #1
 800ae06:	b003      	add	sp, #12
 800ae08:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae0c:	f001 baf2 	b.w	800c3f4 <__kernel_tanf>
 800ae10:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ae14:	db04      	blt.n	800ae20 <tanf+0x30>
 800ae16:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ae1a:	b003      	add	sp, #12
 800ae1c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ae20:	4668      	mov	r0, sp
 800ae22:	f000 fe8d 	bl	800bb40 <__ieee754_rem_pio2f>
 800ae26:	0040      	lsls	r0, r0, #1
 800ae28:	f000 0002 	and.w	r0, r0, #2
 800ae2c:	eddd 0a01 	vldr	s1, [sp, #4]
 800ae30:	ed9d 0a00 	vldr	s0, [sp]
 800ae34:	f1c0 0001 	rsb	r0, r0, #1
 800ae38:	f001 fadc 	bl	800c3f4 <__kernel_tanf>
 800ae3c:	e7ed      	b.n	800ae1a <tanf+0x2a>
 800ae3e:	bf00      	nop
 800ae40:	3f490fda 	.word	0x3f490fda
 800ae44:	00000000 	.word	0x00000000

0800ae48 <pow>:
 800ae48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae4a:	ed2d 8b02 	vpush	{d8}
 800ae4e:	eeb0 8a40 	vmov.f32	s16, s0
 800ae52:	eef0 8a60 	vmov.f32	s17, s1
 800ae56:	ec55 4b11 	vmov	r4, r5, d1
 800ae5a:	f000 f891 	bl	800af80 <__ieee754_pow>
 800ae5e:	4622      	mov	r2, r4
 800ae60:	462b      	mov	r3, r5
 800ae62:	4620      	mov	r0, r4
 800ae64:	4629      	mov	r1, r5
 800ae66:	ec57 6b10 	vmov	r6, r7, d0
 800ae6a:	f7f5 fe5f 	bl	8000b2c <__aeabi_dcmpun>
 800ae6e:	2800      	cmp	r0, #0
 800ae70:	d13b      	bne.n	800aeea <pow+0xa2>
 800ae72:	ec51 0b18 	vmov	r0, r1, d8
 800ae76:	2200      	movs	r2, #0
 800ae78:	2300      	movs	r3, #0
 800ae7a:	f7f5 fe25 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae7e:	b1b8      	cbz	r0, 800aeb0 <pow+0x68>
 800ae80:	2200      	movs	r2, #0
 800ae82:	2300      	movs	r3, #0
 800ae84:	4620      	mov	r0, r4
 800ae86:	4629      	mov	r1, r5
 800ae88:	f7f5 fe1e 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae8c:	2800      	cmp	r0, #0
 800ae8e:	d146      	bne.n	800af1e <pow+0xd6>
 800ae90:	ec45 4b10 	vmov	d0, r4, r5
 800ae94:	f001 fbbe 	bl	800c614 <finite>
 800ae98:	b338      	cbz	r0, 800aeea <pow+0xa2>
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	4620      	mov	r0, r4
 800aea0:	4629      	mov	r1, r5
 800aea2:	f7f5 fe1b 	bl	8000adc <__aeabi_dcmplt>
 800aea6:	b300      	cbz	r0, 800aeea <pow+0xa2>
 800aea8:	f7fc fd7c 	bl	80079a4 <__errno>
 800aeac:	2322      	movs	r3, #34	; 0x22
 800aeae:	e01b      	b.n	800aee8 <pow+0xa0>
 800aeb0:	ec47 6b10 	vmov	d0, r6, r7
 800aeb4:	f001 fbae 	bl	800c614 <finite>
 800aeb8:	b9e0      	cbnz	r0, 800aef4 <pow+0xac>
 800aeba:	eeb0 0a48 	vmov.f32	s0, s16
 800aebe:	eef0 0a68 	vmov.f32	s1, s17
 800aec2:	f001 fba7 	bl	800c614 <finite>
 800aec6:	b1a8      	cbz	r0, 800aef4 <pow+0xac>
 800aec8:	ec45 4b10 	vmov	d0, r4, r5
 800aecc:	f001 fba2 	bl	800c614 <finite>
 800aed0:	b180      	cbz	r0, 800aef4 <pow+0xac>
 800aed2:	4632      	mov	r2, r6
 800aed4:	463b      	mov	r3, r7
 800aed6:	4630      	mov	r0, r6
 800aed8:	4639      	mov	r1, r7
 800aeda:	f7f5 fe27 	bl	8000b2c <__aeabi_dcmpun>
 800aede:	2800      	cmp	r0, #0
 800aee0:	d0e2      	beq.n	800aea8 <pow+0x60>
 800aee2:	f7fc fd5f 	bl	80079a4 <__errno>
 800aee6:	2321      	movs	r3, #33	; 0x21
 800aee8:	6003      	str	r3, [r0, #0]
 800aeea:	ecbd 8b02 	vpop	{d8}
 800aeee:	ec47 6b10 	vmov	d0, r6, r7
 800aef2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aef4:	2200      	movs	r2, #0
 800aef6:	2300      	movs	r3, #0
 800aef8:	4630      	mov	r0, r6
 800aefa:	4639      	mov	r1, r7
 800aefc:	f7f5 fde4 	bl	8000ac8 <__aeabi_dcmpeq>
 800af00:	2800      	cmp	r0, #0
 800af02:	d0f2      	beq.n	800aeea <pow+0xa2>
 800af04:	eeb0 0a48 	vmov.f32	s0, s16
 800af08:	eef0 0a68 	vmov.f32	s1, s17
 800af0c:	f001 fb82 	bl	800c614 <finite>
 800af10:	2800      	cmp	r0, #0
 800af12:	d0ea      	beq.n	800aeea <pow+0xa2>
 800af14:	ec45 4b10 	vmov	d0, r4, r5
 800af18:	f001 fb7c 	bl	800c614 <finite>
 800af1c:	e7c3      	b.n	800aea6 <pow+0x5e>
 800af1e:	4f01      	ldr	r7, [pc, #4]	; (800af24 <pow+0xdc>)
 800af20:	2600      	movs	r6, #0
 800af22:	e7e2      	b.n	800aeea <pow+0xa2>
 800af24:	3ff00000 	.word	0x3ff00000

0800af28 <sqrt>:
 800af28:	b538      	push	{r3, r4, r5, lr}
 800af2a:	ed2d 8b02 	vpush	{d8}
 800af2e:	ec55 4b10 	vmov	r4, r5, d0
 800af32:	f000 fd53 	bl	800b9dc <__ieee754_sqrt>
 800af36:	4622      	mov	r2, r4
 800af38:	462b      	mov	r3, r5
 800af3a:	4620      	mov	r0, r4
 800af3c:	4629      	mov	r1, r5
 800af3e:	eeb0 8a40 	vmov.f32	s16, s0
 800af42:	eef0 8a60 	vmov.f32	s17, s1
 800af46:	f7f5 fdf1 	bl	8000b2c <__aeabi_dcmpun>
 800af4a:	b990      	cbnz	r0, 800af72 <sqrt+0x4a>
 800af4c:	2200      	movs	r2, #0
 800af4e:	2300      	movs	r3, #0
 800af50:	4620      	mov	r0, r4
 800af52:	4629      	mov	r1, r5
 800af54:	f7f5 fdc2 	bl	8000adc <__aeabi_dcmplt>
 800af58:	b158      	cbz	r0, 800af72 <sqrt+0x4a>
 800af5a:	f7fc fd23 	bl	80079a4 <__errno>
 800af5e:	2321      	movs	r3, #33	; 0x21
 800af60:	6003      	str	r3, [r0, #0]
 800af62:	2200      	movs	r2, #0
 800af64:	2300      	movs	r3, #0
 800af66:	4610      	mov	r0, r2
 800af68:	4619      	mov	r1, r3
 800af6a:	f7f5 fc6f 	bl	800084c <__aeabi_ddiv>
 800af6e:	ec41 0b18 	vmov	d8, r0, r1
 800af72:	eeb0 0a48 	vmov.f32	s0, s16
 800af76:	eef0 0a68 	vmov.f32	s1, s17
 800af7a:	ecbd 8b02 	vpop	{d8}
 800af7e:	bd38      	pop	{r3, r4, r5, pc}

0800af80 <__ieee754_pow>:
 800af80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af84:	ed2d 8b06 	vpush	{d8-d10}
 800af88:	b089      	sub	sp, #36	; 0x24
 800af8a:	ed8d 1b00 	vstr	d1, [sp]
 800af8e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800af92:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800af96:	ea58 0102 	orrs.w	r1, r8, r2
 800af9a:	ec57 6b10 	vmov	r6, r7, d0
 800af9e:	d115      	bne.n	800afcc <__ieee754_pow+0x4c>
 800afa0:	19b3      	adds	r3, r6, r6
 800afa2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800afa6:	4152      	adcs	r2, r2
 800afa8:	4299      	cmp	r1, r3
 800afaa:	4b89      	ldr	r3, [pc, #548]	; (800b1d0 <__ieee754_pow+0x250>)
 800afac:	4193      	sbcs	r3, r2
 800afae:	f080 84d2 	bcs.w	800b956 <__ieee754_pow+0x9d6>
 800afb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800afb6:	4630      	mov	r0, r6
 800afb8:	4639      	mov	r1, r7
 800afba:	f7f5 f967 	bl	800028c <__adddf3>
 800afbe:	ec41 0b10 	vmov	d0, r0, r1
 800afc2:	b009      	add	sp, #36	; 0x24
 800afc4:	ecbd 8b06 	vpop	{d8-d10}
 800afc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afcc:	4b81      	ldr	r3, [pc, #516]	; (800b1d4 <__ieee754_pow+0x254>)
 800afce:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800afd2:	429c      	cmp	r4, r3
 800afd4:	ee10 aa10 	vmov	sl, s0
 800afd8:	463d      	mov	r5, r7
 800afda:	dc06      	bgt.n	800afea <__ieee754_pow+0x6a>
 800afdc:	d101      	bne.n	800afe2 <__ieee754_pow+0x62>
 800afde:	2e00      	cmp	r6, #0
 800afe0:	d1e7      	bne.n	800afb2 <__ieee754_pow+0x32>
 800afe2:	4598      	cmp	r8, r3
 800afe4:	dc01      	bgt.n	800afea <__ieee754_pow+0x6a>
 800afe6:	d10f      	bne.n	800b008 <__ieee754_pow+0x88>
 800afe8:	b172      	cbz	r2, 800b008 <__ieee754_pow+0x88>
 800afea:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800afee:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800aff2:	ea55 050a 	orrs.w	r5, r5, sl
 800aff6:	d1dc      	bne.n	800afb2 <__ieee754_pow+0x32>
 800aff8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800affc:	18db      	adds	r3, r3, r3
 800affe:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800b002:	4152      	adcs	r2, r2
 800b004:	429d      	cmp	r5, r3
 800b006:	e7d0      	b.n	800afaa <__ieee754_pow+0x2a>
 800b008:	2d00      	cmp	r5, #0
 800b00a:	da3b      	bge.n	800b084 <__ieee754_pow+0x104>
 800b00c:	4b72      	ldr	r3, [pc, #456]	; (800b1d8 <__ieee754_pow+0x258>)
 800b00e:	4598      	cmp	r8, r3
 800b010:	dc51      	bgt.n	800b0b6 <__ieee754_pow+0x136>
 800b012:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800b016:	4598      	cmp	r8, r3
 800b018:	f340 84ac 	ble.w	800b974 <__ieee754_pow+0x9f4>
 800b01c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b020:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b024:	2b14      	cmp	r3, #20
 800b026:	dd0f      	ble.n	800b048 <__ieee754_pow+0xc8>
 800b028:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800b02c:	fa22 f103 	lsr.w	r1, r2, r3
 800b030:	fa01 f303 	lsl.w	r3, r1, r3
 800b034:	4293      	cmp	r3, r2
 800b036:	f040 849d 	bne.w	800b974 <__ieee754_pow+0x9f4>
 800b03a:	f001 0101 	and.w	r1, r1, #1
 800b03e:	f1c1 0302 	rsb	r3, r1, #2
 800b042:	9304      	str	r3, [sp, #16]
 800b044:	b182      	cbz	r2, 800b068 <__ieee754_pow+0xe8>
 800b046:	e05f      	b.n	800b108 <__ieee754_pow+0x188>
 800b048:	2a00      	cmp	r2, #0
 800b04a:	d15b      	bne.n	800b104 <__ieee754_pow+0x184>
 800b04c:	f1c3 0314 	rsb	r3, r3, #20
 800b050:	fa48 f103 	asr.w	r1, r8, r3
 800b054:	fa01 f303 	lsl.w	r3, r1, r3
 800b058:	4543      	cmp	r3, r8
 800b05a:	f040 8488 	bne.w	800b96e <__ieee754_pow+0x9ee>
 800b05e:	f001 0101 	and.w	r1, r1, #1
 800b062:	f1c1 0302 	rsb	r3, r1, #2
 800b066:	9304      	str	r3, [sp, #16]
 800b068:	4b5c      	ldr	r3, [pc, #368]	; (800b1dc <__ieee754_pow+0x25c>)
 800b06a:	4598      	cmp	r8, r3
 800b06c:	d132      	bne.n	800b0d4 <__ieee754_pow+0x154>
 800b06e:	f1b9 0f00 	cmp.w	r9, #0
 800b072:	f280 8478 	bge.w	800b966 <__ieee754_pow+0x9e6>
 800b076:	4959      	ldr	r1, [pc, #356]	; (800b1dc <__ieee754_pow+0x25c>)
 800b078:	4632      	mov	r2, r6
 800b07a:	463b      	mov	r3, r7
 800b07c:	2000      	movs	r0, #0
 800b07e:	f7f5 fbe5 	bl	800084c <__aeabi_ddiv>
 800b082:	e79c      	b.n	800afbe <__ieee754_pow+0x3e>
 800b084:	2300      	movs	r3, #0
 800b086:	9304      	str	r3, [sp, #16]
 800b088:	2a00      	cmp	r2, #0
 800b08a:	d13d      	bne.n	800b108 <__ieee754_pow+0x188>
 800b08c:	4b51      	ldr	r3, [pc, #324]	; (800b1d4 <__ieee754_pow+0x254>)
 800b08e:	4598      	cmp	r8, r3
 800b090:	d1ea      	bne.n	800b068 <__ieee754_pow+0xe8>
 800b092:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800b096:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b09a:	ea53 030a 	orrs.w	r3, r3, sl
 800b09e:	f000 845a 	beq.w	800b956 <__ieee754_pow+0x9d6>
 800b0a2:	4b4f      	ldr	r3, [pc, #316]	; (800b1e0 <__ieee754_pow+0x260>)
 800b0a4:	429c      	cmp	r4, r3
 800b0a6:	dd08      	ble.n	800b0ba <__ieee754_pow+0x13a>
 800b0a8:	f1b9 0f00 	cmp.w	r9, #0
 800b0ac:	f2c0 8457 	blt.w	800b95e <__ieee754_pow+0x9de>
 800b0b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b0b4:	e783      	b.n	800afbe <__ieee754_pow+0x3e>
 800b0b6:	2302      	movs	r3, #2
 800b0b8:	e7e5      	b.n	800b086 <__ieee754_pow+0x106>
 800b0ba:	f1b9 0f00 	cmp.w	r9, #0
 800b0be:	f04f 0000 	mov.w	r0, #0
 800b0c2:	f04f 0100 	mov.w	r1, #0
 800b0c6:	f6bf af7a 	bge.w	800afbe <__ieee754_pow+0x3e>
 800b0ca:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b0ce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b0d2:	e774      	b.n	800afbe <__ieee754_pow+0x3e>
 800b0d4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800b0d8:	d106      	bne.n	800b0e8 <__ieee754_pow+0x168>
 800b0da:	4632      	mov	r2, r6
 800b0dc:	463b      	mov	r3, r7
 800b0de:	4630      	mov	r0, r6
 800b0e0:	4639      	mov	r1, r7
 800b0e2:	f7f5 fa89 	bl	80005f8 <__aeabi_dmul>
 800b0e6:	e76a      	b.n	800afbe <__ieee754_pow+0x3e>
 800b0e8:	4b3e      	ldr	r3, [pc, #248]	; (800b1e4 <__ieee754_pow+0x264>)
 800b0ea:	4599      	cmp	r9, r3
 800b0ec:	d10c      	bne.n	800b108 <__ieee754_pow+0x188>
 800b0ee:	2d00      	cmp	r5, #0
 800b0f0:	db0a      	blt.n	800b108 <__ieee754_pow+0x188>
 800b0f2:	ec47 6b10 	vmov	d0, r6, r7
 800b0f6:	b009      	add	sp, #36	; 0x24
 800b0f8:	ecbd 8b06 	vpop	{d8-d10}
 800b0fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b100:	f000 bc6c 	b.w	800b9dc <__ieee754_sqrt>
 800b104:	2300      	movs	r3, #0
 800b106:	9304      	str	r3, [sp, #16]
 800b108:	ec47 6b10 	vmov	d0, r6, r7
 800b10c:	f7ff fd00 	bl	800ab10 <fabs>
 800b110:	ec51 0b10 	vmov	r0, r1, d0
 800b114:	f1ba 0f00 	cmp.w	sl, #0
 800b118:	d129      	bne.n	800b16e <__ieee754_pow+0x1ee>
 800b11a:	b124      	cbz	r4, 800b126 <__ieee754_pow+0x1a6>
 800b11c:	4b2f      	ldr	r3, [pc, #188]	; (800b1dc <__ieee754_pow+0x25c>)
 800b11e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800b122:	429a      	cmp	r2, r3
 800b124:	d123      	bne.n	800b16e <__ieee754_pow+0x1ee>
 800b126:	f1b9 0f00 	cmp.w	r9, #0
 800b12a:	da05      	bge.n	800b138 <__ieee754_pow+0x1b8>
 800b12c:	4602      	mov	r2, r0
 800b12e:	460b      	mov	r3, r1
 800b130:	2000      	movs	r0, #0
 800b132:	492a      	ldr	r1, [pc, #168]	; (800b1dc <__ieee754_pow+0x25c>)
 800b134:	f7f5 fb8a 	bl	800084c <__aeabi_ddiv>
 800b138:	2d00      	cmp	r5, #0
 800b13a:	f6bf af40 	bge.w	800afbe <__ieee754_pow+0x3e>
 800b13e:	9b04      	ldr	r3, [sp, #16]
 800b140:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b144:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b148:	4323      	orrs	r3, r4
 800b14a:	d108      	bne.n	800b15e <__ieee754_pow+0x1de>
 800b14c:	4602      	mov	r2, r0
 800b14e:	460b      	mov	r3, r1
 800b150:	4610      	mov	r0, r2
 800b152:	4619      	mov	r1, r3
 800b154:	f7f5 f898 	bl	8000288 <__aeabi_dsub>
 800b158:	4602      	mov	r2, r0
 800b15a:	460b      	mov	r3, r1
 800b15c:	e78f      	b.n	800b07e <__ieee754_pow+0xfe>
 800b15e:	9b04      	ldr	r3, [sp, #16]
 800b160:	2b01      	cmp	r3, #1
 800b162:	f47f af2c 	bne.w	800afbe <__ieee754_pow+0x3e>
 800b166:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b16a:	4619      	mov	r1, r3
 800b16c:	e727      	b.n	800afbe <__ieee754_pow+0x3e>
 800b16e:	0feb      	lsrs	r3, r5, #31
 800b170:	3b01      	subs	r3, #1
 800b172:	9306      	str	r3, [sp, #24]
 800b174:	9a06      	ldr	r2, [sp, #24]
 800b176:	9b04      	ldr	r3, [sp, #16]
 800b178:	4313      	orrs	r3, r2
 800b17a:	d102      	bne.n	800b182 <__ieee754_pow+0x202>
 800b17c:	4632      	mov	r2, r6
 800b17e:	463b      	mov	r3, r7
 800b180:	e7e6      	b.n	800b150 <__ieee754_pow+0x1d0>
 800b182:	4b19      	ldr	r3, [pc, #100]	; (800b1e8 <__ieee754_pow+0x268>)
 800b184:	4598      	cmp	r8, r3
 800b186:	f340 80fb 	ble.w	800b380 <__ieee754_pow+0x400>
 800b18a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800b18e:	4598      	cmp	r8, r3
 800b190:	4b13      	ldr	r3, [pc, #76]	; (800b1e0 <__ieee754_pow+0x260>)
 800b192:	dd0c      	ble.n	800b1ae <__ieee754_pow+0x22e>
 800b194:	429c      	cmp	r4, r3
 800b196:	dc0f      	bgt.n	800b1b8 <__ieee754_pow+0x238>
 800b198:	f1b9 0f00 	cmp.w	r9, #0
 800b19c:	da0f      	bge.n	800b1be <__ieee754_pow+0x23e>
 800b19e:	2000      	movs	r0, #0
 800b1a0:	b009      	add	sp, #36	; 0x24
 800b1a2:	ecbd 8b06 	vpop	{d8-d10}
 800b1a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1aa:	f001 ba2a 	b.w	800c602 <__math_oflow>
 800b1ae:	429c      	cmp	r4, r3
 800b1b0:	dbf2      	blt.n	800b198 <__ieee754_pow+0x218>
 800b1b2:	4b0a      	ldr	r3, [pc, #40]	; (800b1dc <__ieee754_pow+0x25c>)
 800b1b4:	429c      	cmp	r4, r3
 800b1b6:	dd19      	ble.n	800b1ec <__ieee754_pow+0x26c>
 800b1b8:	f1b9 0f00 	cmp.w	r9, #0
 800b1bc:	dcef      	bgt.n	800b19e <__ieee754_pow+0x21e>
 800b1be:	2000      	movs	r0, #0
 800b1c0:	b009      	add	sp, #36	; 0x24
 800b1c2:	ecbd 8b06 	vpop	{d8-d10}
 800b1c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1ca:	f001 ba11 	b.w	800c5f0 <__math_uflow>
 800b1ce:	bf00      	nop
 800b1d0:	fff00000 	.word	0xfff00000
 800b1d4:	7ff00000 	.word	0x7ff00000
 800b1d8:	433fffff 	.word	0x433fffff
 800b1dc:	3ff00000 	.word	0x3ff00000
 800b1e0:	3fefffff 	.word	0x3fefffff
 800b1e4:	3fe00000 	.word	0x3fe00000
 800b1e8:	41e00000 	.word	0x41e00000
 800b1ec:	4b60      	ldr	r3, [pc, #384]	; (800b370 <__ieee754_pow+0x3f0>)
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	f7f5 f84a 	bl	8000288 <__aeabi_dsub>
 800b1f4:	a354      	add	r3, pc, #336	; (adr r3, 800b348 <__ieee754_pow+0x3c8>)
 800b1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1fa:	4604      	mov	r4, r0
 800b1fc:	460d      	mov	r5, r1
 800b1fe:	f7f5 f9fb 	bl	80005f8 <__aeabi_dmul>
 800b202:	a353      	add	r3, pc, #332	; (adr r3, 800b350 <__ieee754_pow+0x3d0>)
 800b204:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b208:	4606      	mov	r6, r0
 800b20a:	460f      	mov	r7, r1
 800b20c:	4620      	mov	r0, r4
 800b20e:	4629      	mov	r1, r5
 800b210:	f7f5 f9f2 	bl	80005f8 <__aeabi_dmul>
 800b214:	4b57      	ldr	r3, [pc, #348]	; (800b374 <__ieee754_pow+0x3f4>)
 800b216:	4682      	mov	sl, r0
 800b218:	468b      	mov	fp, r1
 800b21a:	2200      	movs	r2, #0
 800b21c:	4620      	mov	r0, r4
 800b21e:	4629      	mov	r1, r5
 800b220:	f7f5 f9ea 	bl	80005f8 <__aeabi_dmul>
 800b224:	4602      	mov	r2, r0
 800b226:	460b      	mov	r3, r1
 800b228:	a14b      	add	r1, pc, #300	; (adr r1, 800b358 <__ieee754_pow+0x3d8>)
 800b22a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b22e:	f7f5 f82b 	bl	8000288 <__aeabi_dsub>
 800b232:	4622      	mov	r2, r4
 800b234:	462b      	mov	r3, r5
 800b236:	f7f5 f9df 	bl	80005f8 <__aeabi_dmul>
 800b23a:	4602      	mov	r2, r0
 800b23c:	460b      	mov	r3, r1
 800b23e:	2000      	movs	r0, #0
 800b240:	494d      	ldr	r1, [pc, #308]	; (800b378 <__ieee754_pow+0x3f8>)
 800b242:	f7f5 f821 	bl	8000288 <__aeabi_dsub>
 800b246:	4622      	mov	r2, r4
 800b248:	4680      	mov	r8, r0
 800b24a:	4689      	mov	r9, r1
 800b24c:	462b      	mov	r3, r5
 800b24e:	4620      	mov	r0, r4
 800b250:	4629      	mov	r1, r5
 800b252:	f7f5 f9d1 	bl	80005f8 <__aeabi_dmul>
 800b256:	4602      	mov	r2, r0
 800b258:	460b      	mov	r3, r1
 800b25a:	4640      	mov	r0, r8
 800b25c:	4649      	mov	r1, r9
 800b25e:	f7f5 f9cb 	bl	80005f8 <__aeabi_dmul>
 800b262:	a33f      	add	r3, pc, #252	; (adr r3, 800b360 <__ieee754_pow+0x3e0>)
 800b264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b268:	f7f5 f9c6 	bl	80005f8 <__aeabi_dmul>
 800b26c:	4602      	mov	r2, r0
 800b26e:	460b      	mov	r3, r1
 800b270:	4650      	mov	r0, sl
 800b272:	4659      	mov	r1, fp
 800b274:	f7f5 f808 	bl	8000288 <__aeabi_dsub>
 800b278:	4602      	mov	r2, r0
 800b27a:	460b      	mov	r3, r1
 800b27c:	4680      	mov	r8, r0
 800b27e:	4689      	mov	r9, r1
 800b280:	4630      	mov	r0, r6
 800b282:	4639      	mov	r1, r7
 800b284:	f7f5 f802 	bl	800028c <__adddf3>
 800b288:	2000      	movs	r0, #0
 800b28a:	4632      	mov	r2, r6
 800b28c:	463b      	mov	r3, r7
 800b28e:	4604      	mov	r4, r0
 800b290:	460d      	mov	r5, r1
 800b292:	f7f4 fff9 	bl	8000288 <__aeabi_dsub>
 800b296:	4602      	mov	r2, r0
 800b298:	460b      	mov	r3, r1
 800b29a:	4640      	mov	r0, r8
 800b29c:	4649      	mov	r1, r9
 800b29e:	f7f4 fff3 	bl	8000288 <__aeabi_dsub>
 800b2a2:	9b04      	ldr	r3, [sp, #16]
 800b2a4:	9a06      	ldr	r2, [sp, #24]
 800b2a6:	3b01      	subs	r3, #1
 800b2a8:	4313      	orrs	r3, r2
 800b2aa:	4682      	mov	sl, r0
 800b2ac:	468b      	mov	fp, r1
 800b2ae:	f040 81e7 	bne.w	800b680 <__ieee754_pow+0x700>
 800b2b2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800b368 <__ieee754_pow+0x3e8>
 800b2b6:	eeb0 8a47 	vmov.f32	s16, s14
 800b2ba:	eef0 8a67 	vmov.f32	s17, s15
 800b2be:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b2c2:	2600      	movs	r6, #0
 800b2c4:	4632      	mov	r2, r6
 800b2c6:	463b      	mov	r3, r7
 800b2c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b2cc:	f7f4 ffdc 	bl	8000288 <__aeabi_dsub>
 800b2d0:	4622      	mov	r2, r4
 800b2d2:	462b      	mov	r3, r5
 800b2d4:	f7f5 f990 	bl	80005f8 <__aeabi_dmul>
 800b2d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b2dc:	4680      	mov	r8, r0
 800b2de:	4689      	mov	r9, r1
 800b2e0:	4650      	mov	r0, sl
 800b2e2:	4659      	mov	r1, fp
 800b2e4:	f7f5 f988 	bl	80005f8 <__aeabi_dmul>
 800b2e8:	4602      	mov	r2, r0
 800b2ea:	460b      	mov	r3, r1
 800b2ec:	4640      	mov	r0, r8
 800b2ee:	4649      	mov	r1, r9
 800b2f0:	f7f4 ffcc 	bl	800028c <__adddf3>
 800b2f4:	4632      	mov	r2, r6
 800b2f6:	463b      	mov	r3, r7
 800b2f8:	4680      	mov	r8, r0
 800b2fa:	4689      	mov	r9, r1
 800b2fc:	4620      	mov	r0, r4
 800b2fe:	4629      	mov	r1, r5
 800b300:	f7f5 f97a 	bl	80005f8 <__aeabi_dmul>
 800b304:	460b      	mov	r3, r1
 800b306:	4604      	mov	r4, r0
 800b308:	460d      	mov	r5, r1
 800b30a:	4602      	mov	r2, r0
 800b30c:	4649      	mov	r1, r9
 800b30e:	4640      	mov	r0, r8
 800b310:	f7f4 ffbc 	bl	800028c <__adddf3>
 800b314:	4b19      	ldr	r3, [pc, #100]	; (800b37c <__ieee754_pow+0x3fc>)
 800b316:	4299      	cmp	r1, r3
 800b318:	ec45 4b19 	vmov	d9, r4, r5
 800b31c:	4606      	mov	r6, r0
 800b31e:	460f      	mov	r7, r1
 800b320:	468b      	mov	fp, r1
 800b322:	f340 82f1 	ble.w	800b908 <__ieee754_pow+0x988>
 800b326:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800b32a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800b32e:	4303      	orrs	r3, r0
 800b330:	f000 81e4 	beq.w	800b6fc <__ieee754_pow+0x77c>
 800b334:	ec51 0b18 	vmov	r0, r1, d8
 800b338:	2200      	movs	r2, #0
 800b33a:	2300      	movs	r3, #0
 800b33c:	f7f5 fbce 	bl	8000adc <__aeabi_dcmplt>
 800b340:	3800      	subs	r0, #0
 800b342:	bf18      	it	ne
 800b344:	2001      	movne	r0, #1
 800b346:	e72b      	b.n	800b1a0 <__ieee754_pow+0x220>
 800b348:	60000000 	.word	0x60000000
 800b34c:	3ff71547 	.word	0x3ff71547
 800b350:	f85ddf44 	.word	0xf85ddf44
 800b354:	3e54ae0b 	.word	0x3e54ae0b
 800b358:	55555555 	.word	0x55555555
 800b35c:	3fd55555 	.word	0x3fd55555
 800b360:	652b82fe 	.word	0x652b82fe
 800b364:	3ff71547 	.word	0x3ff71547
 800b368:	00000000 	.word	0x00000000
 800b36c:	bff00000 	.word	0xbff00000
 800b370:	3ff00000 	.word	0x3ff00000
 800b374:	3fd00000 	.word	0x3fd00000
 800b378:	3fe00000 	.word	0x3fe00000
 800b37c:	408fffff 	.word	0x408fffff
 800b380:	4bd5      	ldr	r3, [pc, #852]	; (800b6d8 <__ieee754_pow+0x758>)
 800b382:	402b      	ands	r3, r5
 800b384:	2200      	movs	r2, #0
 800b386:	b92b      	cbnz	r3, 800b394 <__ieee754_pow+0x414>
 800b388:	4bd4      	ldr	r3, [pc, #848]	; (800b6dc <__ieee754_pow+0x75c>)
 800b38a:	f7f5 f935 	bl	80005f8 <__aeabi_dmul>
 800b38e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800b392:	460c      	mov	r4, r1
 800b394:	1523      	asrs	r3, r4, #20
 800b396:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b39a:	4413      	add	r3, r2
 800b39c:	9305      	str	r3, [sp, #20]
 800b39e:	4bd0      	ldr	r3, [pc, #832]	; (800b6e0 <__ieee754_pow+0x760>)
 800b3a0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800b3a4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800b3a8:	429c      	cmp	r4, r3
 800b3aa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b3ae:	dd08      	ble.n	800b3c2 <__ieee754_pow+0x442>
 800b3b0:	4bcc      	ldr	r3, [pc, #816]	; (800b6e4 <__ieee754_pow+0x764>)
 800b3b2:	429c      	cmp	r4, r3
 800b3b4:	f340 8162 	ble.w	800b67c <__ieee754_pow+0x6fc>
 800b3b8:	9b05      	ldr	r3, [sp, #20]
 800b3ba:	3301      	adds	r3, #1
 800b3bc:	9305      	str	r3, [sp, #20]
 800b3be:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800b3c2:	2400      	movs	r4, #0
 800b3c4:	00e3      	lsls	r3, r4, #3
 800b3c6:	9307      	str	r3, [sp, #28]
 800b3c8:	4bc7      	ldr	r3, [pc, #796]	; (800b6e8 <__ieee754_pow+0x768>)
 800b3ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b3ce:	ed93 7b00 	vldr	d7, [r3]
 800b3d2:	4629      	mov	r1, r5
 800b3d4:	ec53 2b17 	vmov	r2, r3, d7
 800b3d8:	eeb0 9a47 	vmov.f32	s18, s14
 800b3dc:	eef0 9a67 	vmov.f32	s19, s15
 800b3e0:	4682      	mov	sl, r0
 800b3e2:	f7f4 ff51 	bl	8000288 <__aeabi_dsub>
 800b3e6:	4652      	mov	r2, sl
 800b3e8:	4606      	mov	r6, r0
 800b3ea:	460f      	mov	r7, r1
 800b3ec:	462b      	mov	r3, r5
 800b3ee:	ec51 0b19 	vmov	r0, r1, d9
 800b3f2:	f7f4 ff4b 	bl	800028c <__adddf3>
 800b3f6:	4602      	mov	r2, r0
 800b3f8:	460b      	mov	r3, r1
 800b3fa:	2000      	movs	r0, #0
 800b3fc:	49bb      	ldr	r1, [pc, #748]	; (800b6ec <__ieee754_pow+0x76c>)
 800b3fe:	f7f5 fa25 	bl	800084c <__aeabi_ddiv>
 800b402:	ec41 0b1a 	vmov	d10, r0, r1
 800b406:	4602      	mov	r2, r0
 800b408:	460b      	mov	r3, r1
 800b40a:	4630      	mov	r0, r6
 800b40c:	4639      	mov	r1, r7
 800b40e:	f7f5 f8f3 	bl	80005f8 <__aeabi_dmul>
 800b412:	2300      	movs	r3, #0
 800b414:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b418:	9302      	str	r3, [sp, #8]
 800b41a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b41e:	46ab      	mov	fp, r5
 800b420:	106d      	asrs	r5, r5, #1
 800b422:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800b426:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800b42a:	ec41 0b18 	vmov	d8, r0, r1
 800b42e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800b432:	2200      	movs	r2, #0
 800b434:	4640      	mov	r0, r8
 800b436:	4649      	mov	r1, r9
 800b438:	4614      	mov	r4, r2
 800b43a:	461d      	mov	r5, r3
 800b43c:	f7f5 f8dc 	bl	80005f8 <__aeabi_dmul>
 800b440:	4602      	mov	r2, r0
 800b442:	460b      	mov	r3, r1
 800b444:	4630      	mov	r0, r6
 800b446:	4639      	mov	r1, r7
 800b448:	f7f4 ff1e 	bl	8000288 <__aeabi_dsub>
 800b44c:	ec53 2b19 	vmov	r2, r3, d9
 800b450:	4606      	mov	r6, r0
 800b452:	460f      	mov	r7, r1
 800b454:	4620      	mov	r0, r4
 800b456:	4629      	mov	r1, r5
 800b458:	f7f4 ff16 	bl	8000288 <__aeabi_dsub>
 800b45c:	4602      	mov	r2, r0
 800b45e:	460b      	mov	r3, r1
 800b460:	4650      	mov	r0, sl
 800b462:	4659      	mov	r1, fp
 800b464:	f7f4 ff10 	bl	8000288 <__aeabi_dsub>
 800b468:	4642      	mov	r2, r8
 800b46a:	464b      	mov	r3, r9
 800b46c:	f7f5 f8c4 	bl	80005f8 <__aeabi_dmul>
 800b470:	4602      	mov	r2, r0
 800b472:	460b      	mov	r3, r1
 800b474:	4630      	mov	r0, r6
 800b476:	4639      	mov	r1, r7
 800b478:	f7f4 ff06 	bl	8000288 <__aeabi_dsub>
 800b47c:	ec53 2b1a 	vmov	r2, r3, d10
 800b480:	f7f5 f8ba 	bl	80005f8 <__aeabi_dmul>
 800b484:	ec53 2b18 	vmov	r2, r3, d8
 800b488:	ec41 0b19 	vmov	d9, r0, r1
 800b48c:	ec51 0b18 	vmov	r0, r1, d8
 800b490:	f7f5 f8b2 	bl	80005f8 <__aeabi_dmul>
 800b494:	a37c      	add	r3, pc, #496	; (adr r3, 800b688 <__ieee754_pow+0x708>)
 800b496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b49a:	4604      	mov	r4, r0
 800b49c:	460d      	mov	r5, r1
 800b49e:	f7f5 f8ab 	bl	80005f8 <__aeabi_dmul>
 800b4a2:	a37b      	add	r3, pc, #492	; (adr r3, 800b690 <__ieee754_pow+0x710>)
 800b4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4a8:	f7f4 fef0 	bl	800028c <__adddf3>
 800b4ac:	4622      	mov	r2, r4
 800b4ae:	462b      	mov	r3, r5
 800b4b0:	f7f5 f8a2 	bl	80005f8 <__aeabi_dmul>
 800b4b4:	a378      	add	r3, pc, #480	; (adr r3, 800b698 <__ieee754_pow+0x718>)
 800b4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ba:	f7f4 fee7 	bl	800028c <__adddf3>
 800b4be:	4622      	mov	r2, r4
 800b4c0:	462b      	mov	r3, r5
 800b4c2:	f7f5 f899 	bl	80005f8 <__aeabi_dmul>
 800b4c6:	a376      	add	r3, pc, #472	; (adr r3, 800b6a0 <__ieee754_pow+0x720>)
 800b4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4cc:	f7f4 fede 	bl	800028c <__adddf3>
 800b4d0:	4622      	mov	r2, r4
 800b4d2:	462b      	mov	r3, r5
 800b4d4:	f7f5 f890 	bl	80005f8 <__aeabi_dmul>
 800b4d8:	a373      	add	r3, pc, #460	; (adr r3, 800b6a8 <__ieee754_pow+0x728>)
 800b4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4de:	f7f4 fed5 	bl	800028c <__adddf3>
 800b4e2:	4622      	mov	r2, r4
 800b4e4:	462b      	mov	r3, r5
 800b4e6:	f7f5 f887 	bl	80005f8 <__aeabi_dmul>
 800b4ea:	a371      	add	r3, pc, #452	; (adr r3, 800b6b0 <__ieee754_pow+0x730>)
 800b4ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f0:	f7f4 fecc 	bl	800028c <__adddf3>
 800b4f4:	4622      	mov	r2, r4
 800b4f6:	4606      	mov	r6, r0
 800b4f8:	460f      	mov	r7, r1
 800b4fa:	462b      	mov	r3, r5
 800b4fc:	4620      	mov	r0, r4
 800b4fe:	4629      	mov	r1, r5
 800b500:	f7f5 f87a 	bl	80005f8 <__aeabi_dmul>
 800b504:	4602      	mov	r2, r0
 800b506:	460b      	mov	r3, r1
 800b508:	4630      	mov	r0, r6
 800b50a:	4639      	mov	r1, r7
 800b50c:	f7f5 f874 	bl	80005f8 <__aeabi_dmul>
 800b510:	4642      	mov	r2, r8
 800b512:	4604      	mov	r4, r0
 800b514:	460d      	mov	r5, r1
 800b516:	464b      	mov	r3, r9
 800b518:	ec51 0b18 	vmov	r0, r1, d8
 800b51c:	f7f4 feb6 	bl	800028c <__adddf3>
 800b520:	ec53 2b19 	vmov	r2, r3, d9
 800b524:	f7f5 f868 	bl	80005f8 <__aeabi_dmul>
 800b528:	4622      	mov	r2, r4
 800b52a:	462b      	mov	r3, r5
 800b52c:	f7f4 feae 	bl	800028c <__adddf3>
 800b530:	4642      	mov	r2, r8
 800b532:	4682      	mov	sl, r0
 800b534:	468b      	mov	fp, r1
 800b536:	464b      	mov	r3, r9
 800b538:	4640      	mov	r0, r8
 800b53a:	4649      	mov	r1, r9
 800b53c:	f7f5 f85c 	bl	80005f8 <__aeabi_dmul>
 800b540:	4b6b      	ldr	r3, [pc, #428]	; (800b6f0 <__ieee754_pow+0x770>)
 800b542:	2200      	movs	r2, #0
 800b544:	4606      	mov	r6, r0
 800b546:	460f      	mov	r7, r1
 800b548:	f7f4 fea0 	bl	800028c <__adddf3>
 800b54c:	4652      	mov	r2, sl
 800b54e:	465b      	mov	r3, fp
 800b550:	f7f4 fe9c 	bl	800028c <__adddf3>
 800b554:	2000      	movs	r0, #0
 800b556:	4604      	mov	r4, r0
 800b558:	460d      	mov	r5, r1
 800b55a:	4602      	mov	r2, r0
 800b55c:	460b      	mov	r3, r1
 800b55e:	4640      	mov	r0, r8
 800b560:	4649      	mov	r1, r9
 800b562:	f7f5 f849 	bl	80005f8 <__aeabi_dmul>
 800b566:	4b62      	ldr	r3, [pc, #392]	; (800b6f0 <__ieee754_pow+0x770>)
 800b568:	4680      	mov	r8, r0
 800b56a:	4689      	mov	r9, r1
 800b56c:	2200      	movs	r2, #0
 800b56e:	4620      	mov	r0, r4
 800b570:	4629      	mov	r1, r5
 800b572:	f7f4 fe89 	bl	8000288 <__aeabi_dsub>
 800b576:	4632      	mov	r2, r6
 800b578:	463b      	mov	r3, r7
 800b57a:	f7f4 fe85 	bl	8000288 <__aeabi_dsub>
 800b57e:	4602      	mov	r2, r0
 800b580:	460b      	mov	r3, r1
 800b582:	4650      	mov	r0, sl
 800b584:	4659      	mov	r1, fp
 800b586:	f7f4 fe7f 	bl	8000288 <__aeabi_dsub>
 800b58a:	ec53 2b18 	vmov	r2, r3, d8
 800b58e:	f7f5 f833 	bl	80005f8 <__aeabi_dmul>
 800b592:	4622      	mov	r2, r4
 800b594:	4606      	mov	r6, r0
 800b596:	460f      	mov	r7, r1
 800b598:	462b      	mov	r3, r5
 800b59a:	ec51 0b19 	vmov	r0, r1, d9
 800b59e:	f7f5 f82b 	bl	80005f8 <__aeabi_dmul>
 800b5a2:	4602      	mov	r2, r0
 800b5a4:	460b      	mov	r3, r1
 800b5a6:	4630      	mov	r0, r6
 800b5a8:	4639      	mov	r1, r7
 800b5aa:	f7f4 fe6f 	bl	800028c <__adddf3>
 800b5ae:	4606      	mov	r6, r0
 800b5b0:	460f      	mov	r7, r1
 800b5b2:	4602      	mov	r2, r0
 800b5b4:	460b      	mov	r3, r1
 800b5b6:	4640      	mov	r0, r8
 800b5b8:	4649      	mov	r1, r9
 800b5ba:	f7f4 fe67 	bl	800028c <__adddf3>
 800b5be:	a33e      	add	r3, pc, #248	; (adr r3, 800b6b8 <__ieee754_pow+0x738>)
 800b5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5c4:	2000      	movs	r0, #0
 800b5c6:	4604      	mov	r4, r0
 800b5c8:	460d      	mov	r5, r1
 800b5ca:	f7f5 f815 	bl	80005f8 <__aeabi_dmul>
 800b5ce:	4642      	mov	r2, r8
 800b5d0:	ec41 0b18 	vmov	d8, r0, r1
 800b5d4:	464b      	mov	r3, r9
 800b5d6:	4620      	mov	r0, r4
 800b5d8:	4629      	mov	r1, r5
 800b5da:	f7f4 fe55 	bl	8000288 <__aeabi_dsub>
 800b5de:	4602      	mov	r2, r0
 800b5e0:	460b      	mov	r3, r1
 800b5e2:	4630      	mov	r0, r6
 800b5e4:	4639      	mov	r1, r7
 800b5e6:	f7f4 fe4f 	bl	8000288 <__aeabi_dsub>
 800b5ea:	a335      	add	r3, pc, #212	; (adr r3, 800b6c0 <__ieee754_pow+0x740>)
 800b5ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f0:	f7f5 f802 	bl	80005f8 <__aeabi_dmul>
 800b5f4:	a334      	add	r3, pc, #208	; (adr r3, 800b6c8 <__ieee754_pow+0x748>)
 800b5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5fa:	4606      	mov	r6, r0
 800b5fc:	460f      	mov	r7, r1
 800b5fe:	4620      	mov	r0, r4
 800b600:	4629      	mov	r1, r5
 800b602:	f7f4 fff9 	bl	80005f8 <__aeabi_dmul>
 800b606:	4602      	mov	r2, r0
 800b608:	460b      	mov	r3, r1
 800b60a:	4630      	mov	r0, r6
 800b60c:	4639      	mov	r1, r7
 800b60e:	f7f4 fe3d 	bl	800028c <__adddf3>
 800b612:	9a07      	ldr	r2, [sp, #28]
 800b614:	4b37      	ldr	r3, [pc, #220]	; (800b6f4 <__ieee754_pow+0x774>)
 800b616:	4413      	add	r3, r2
 800b618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b61c:	f7f4 fe36 	bl	800028c <__adddf3>
 800b620:	4682      	mov	sl, r0
 800b622:	9805      	ldr	r0, [sp, #20]
 800b624:	468b      	mov	fp, r1
 800b626:	f7f4 ff7d 	bl	8000524 <__aeabi_i2d>
 800b62a:	9a07      	ldr	r2, [sp, #28]
 800b62c:	4b32      	ldr	r3, [pc, #200]	; (800b6f8 <__ieee754_pow+0x778>)
 800b62e:	4413      	add	r3, r2
 800b630:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b634:	4606      	mov	r6, r0
 800b636:	460f      	mov	r7, r1
 800b638:	4652      	mov	r2, sl
 800b63a:	465b      	mov	r3, fp
 800b63c:	ec51 0b18 	vmov	r0, r1, d8
 800b640:	f7f4 fe24 	bl	800028c <__adddf3>
 800b644:	4642      	mov	r2, r8
 800b646:	464b      	mov	r3, r9
 800b648:	f7f4 fe20 	bl	800028c <__adddf3>
 800b64c:	4632      	mov	r2, r6
 800b64e:	463b      	mov	r3, r7
 800b650:	f7f4 fe1c 	bl	800028c <__adddf3>
 800b654:	2000      	movs	r0, #0
 800b656:	4632      	mov	r2, r6
 800b658:	463b      	mov	r3, r7
 800b65a:	4604      	mov	r4, r0
 800b65c:	460d      	mov	r5, r1
 800b65e:	f7f4 fe13 	bl	8000288 <__aeabi_dsub>
 800b662:	4642      	mov	r2, r8
 800b664:	464b      	mov	r3, r9
 800b666:	f7f4 fe0f 	bl	8000288 <__aeabi_dsub>
 800b66a:	ec53 2b18 	vmov	r2, r3, d8
 800b66e:	f7f4 fe0b 	bl	8000288 <__aeabi_dsub>
 800b672:	4602      	mov	r2, r0
 800b674:	460b      	mov	r3, r1
 800b676:	4650      	mov	r0, sl
 800b678:	4659      	mov	r1, fp
 800b67a:	e610      	b.n	800b29e <__ieee754_pow+0x31e>
 800b67c:	2401      	movs	r4, #1
 800b67e:	e6a1      	b.n	800b3c4 <__ieee754_pow+0x444>
 800b680:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800b6d0 <__ieee754_pow+0x750>
 800b684:	e617      	b.n	800b2b6 <__ieee754_pow+0x336>
 800b686:	bf00      	nop
 800b688:	4a454eef 	.word	0x4a454eef
 800b68c:	3fca7e28 	.word	0x3fca7e28
 800b690:	93c9db65 	.word	0x93c9db65
 800b694:	3fcd864a 	.word	0x3fcd864a
 800b698:	a91d4101 	.word	0xa91d4101
 800b69c:	3fd17460 	.word	0x3fd17460
 800b6a0:	518f264d 	.word	0x518f264d
 800b6a4:	3fd55555 	.word	0x3fd55555
 800b6a8:	db6fabff 	.word	0xdb6fabff
 800b6ac:	3fdb6db6 	.word	0x3fdb6db6
 800b6b0:	33333303 	.word	0x33333303
 800b6b4:	3fe33333 	.word	0x3fe33333
 800b6b8:	e0000000 	.word	0xe0000000
 800b6bc:	3feec709 	.word	0x3feec709
 800b6c0:	dc3a03fd 	.word	0xdc3a03fd
 800b6c4:	3feec709 	.word	0x3feec709
 800b6c8:	145b01f5 	.word	0x145b01f5
 800b6cc:	be3e2fe0 	.word	0xbe3e2fe0
 800b6d0:	00000000 	.word	0x00000000
 800b6d4:	3ff00000 	.word	0x3ff00000
 800b6d8:	7ff00000 	.word	0x7ff00000
 800b6dc:	43400000 	.word	0x43400000
 800b6e0:	0003988e 	.word	0x0003988e
 800b6e4:	000bb679 	.word	0x000bb679
 800b6e8:	0800cd48 	.word	0x0800cd48
 800b6ec:	3ff00000 	.word	0x3ff00000
 800b6f0:	40080000 	.word	0x40080000
 800b6f4:	0800cd68 	.word	0x0800cd68
 800b6f8:	0800cd58 	.word	0x0800cd58
 800b6fc:	a3b5      	add	r3, pc, #724	; (adr r3, 800b9d4 <__ieee754_pow+0xa54>)
 800b6fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b702:	4640      	mov	r0, r8
 800b704:	4649      	mov	r1, r9
 800b706:	f7f4 fdc1 	bl	800028c <__adddf3>
 800b70a:	4622      	mov	r2, r4
 800b70c:	ec41 0b1a 	vmov	d10, r0, r1
 800b710:	462b      	mov	r3, r5
 800b712:	4630      	mov	r0, r6
 800b714:	4639      	mov	r1, r7
 800b716:	f7f4 fdb7 	bl	8000288 <__aeabi_dsub>
 800b71a:	4602      	mov	r2, r0
 800b71c:	460b      	mov	r3, r1
 800b71e:	ec51 0b1a 	vmov	r0, r1, d10
 800b722:	f7f5 f9f9 	bl	8000b18 <__aeabi_dcmpgt>
 800b726:	2800      	cmp	r0, #0
 800b728:	f47f ae04 	bne.w	800b334 <__ieee754_pow+0x3b4>
 800b72c:	4aa4      	ldr	r2, [pc, #656]	; (800b9c0 <__ieee754_pow+0xa40>)
 800b72e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b732:	4293      	cmp	r3, r2
 800b734:	f340 8108 	ble.w	800b948 <__ieee754_pow+0x9c8>
 800b738:	151b      	asrs	r3, r3, #20
 800b73a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800b73e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800b742:	fa4a f303 	asr.w	r3, sl, r3
 800b746:	445b      	add	r3, fp
 800b748:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800b74c:	4e9d      	ldr	r6, [pc, #628]	; (800b9c4 <__ieee754_pow+0xa44>)
 800b74e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800b752:	4116      	asrs	r6, r2
 800b754:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800b758:	2000      	movs	r0, #0
 800b75a:	ea23 0106 	bic.w	r1, r3, r6
 800b75e:	f1c2 0214 	rsb	r2, r2, #20
 800b762:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800b766:	fa4a fa02 	asr.w	sl, sl, r2
 800b76a:	f1bb 0f00 	cmp.w	fp, #0
 800b76e:	4602      	mov	r2, r0
 800b770:	460b      	mov	r3, r1
 800b772:	4620      	mov	r0, r4
 800b774:	4629      	mov	r1, r5
 800b776:	bfb8      	it	lt
 800b778:	f1ca 0a00 	rsblt	sl, sl, #0
 800b77c:	f7f4 fd84 	bl	8000288 <__aeabi_dsub>
 800b780:	ec41 0b19 	vmov	d9, r0, r1
 800b784:	4642      	mov	r2, r8
 800b786:	464b      	mov	r3, r9
 800b788:	ec51 0b19 	vmov	r0, r1, d9
 800b78c:	f7f4 fd7e 	bl	800028c <__adddf3>
 800b790:	a37b      	add	r3, pc, #492	; (adr r3, 800b980 <__ieee754_pow+0xa00>)
 800b792:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b796:	2000      	movs	r0, #0
 800b798:	4604      	mov	r4, r0
 800b79a:	460d      	mov	r5, r1
 800b79c:	f7f4 ff2c 	bl	80005f8 <__aeabi_dmul>
 800b7a0:	ec53 2b19 	vmov	r2, r3, d9
 800b7a4:	4606      	mov	r6, r0
 800b7a6:	460f      	mov	r7, r1
 800b7a8:	4620      	mov	r0, r4
 800b7aa:	4629      	mov	r1, r5
 800b7ac:	f7f4 fd6c 	bl	8000288 <__aeabi_dsub>
 800b7b0:	4602      	mov	r2, r0
 800b7b2:	460b      	mov	r3, r1
 800b7b4:	4640      	mov	r0, r8
 800b7b6:	4649      	mov	r1, r9
 800b7b8:	f7f4 fd66 	bl	8000288 <__aeabi_dsub>
 800b7bc:	a372      	add	r3, pc, #456	; (adr r3, 800b988 <__ieee754_pow+0xa08>)
 800b7be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7c2:	f7f4 ff19 	bl	80005f8 <__aeabi_dmul>
 800b7c6:	a372      	add	r3, pc, #456	; (adr r3, 800b990 <__ieee754_pow+0xa10>)
 800b7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7cc:	4680      	mov	r8, r0
 800b7ce:	4689      	mov	r9, r1
 800b7d0:	4620      	mov	r0, r4
 800b7d2:	4629      	mov	r1, r5
 800b7d4:	f7f4 ff10 	bl	80005f8 <__aeabi_dmul>
 800b7d8:	4602      	mov	r2, r0
 800b7da:	460b      	mov	r3, r1
 800b7dc:	4640      	mov	r0, r8
 800b7de:	4649      	mov	r1, r9
 800b7e0:	f7f4 fd54 	bl	800028c <__adddf3>
 800b7e4:	4604      	mov	r4, r0
 800b7e6:	460d      	mov	r5, r1
 800b7e8:	4602      	mov	r2, r0
 800b7ea:	460b      	mov	r3, r1
 800b7ec:	4630      	mov	r0, r6
 800b7ee:	4639      	mov	r1, r7
 800b7f0:	f7f4 fd4c 	bl	800028c <__adddf3>
 800b7f4:	4632      	mov	r2, r6
 800b7f6:	463b      	mov	r3, r7
 800b7f8:	4680      	mov	r8, r0
 800b7fa:	4689      	mov	r9, r1
 800b7fc:	f7f4 fd44 	bl	8000288 <__aeabi_dsub>
 800b800:	4602      	mov	r2, r0
 800b802:	460b      	mov	r3, r1
 800b804:	4620      	mov	r0, r4
 800b806:	4629      	mov	r1, r5
 800b808:	f7f4 fd3e 	bl	8000288 <__aeabi_dsub>
 800b80c:	4642      	mov	r2, r8
 800b80e:	4606      	mov	r6, r0
 800b810:	460f      	mov	r7, r1
 800b812:	464b      	mov	r3, r9
 800b814:	4640      	mov	r0, r8
 800b816:	4649      	mov	r1, r9
 800b818:	f7f4 feee 	bl	80005f8 <__aeabi_dmul>
 800b81c:	a35e      	add	r3, pc, #376	; (adr r3, 800b998 <__ieee754_pow+0xa18>)
 800b81e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b822:	4604      	mov	r4, r0
 800b824:	460d      	mov	r5, r1
 800b826:	f7f4 fee7 	bl	80005f8 <__aeabi_dmul>
 800b82a:	a35d      	add	r3, pc, #372	; (adr r3, 800b9a0 <__ieee754_pow+0xa20>)
 800b82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b830:	f7f4 fd2a 	bl	8000288 <__aeabi_dsub>
 800b834:	4622      	mov	r2, r4
 800b836:	462b      	mov	r3, r5
 800b838:	f7f4 fede 	bl	80005f8 <__aeabi_dmul>
 800b83c:	a35a      	add	r3, pc, #360	; (adr r3, 800b9a8 <__ieee754_pow+0xa28>)
 800b83e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b842:	f7f4 fd23 	bl	800028c <__adddf3>
 800b846:	4622      	mov	r2, r4
 800b848:	462b      	mov	r3, r5
 800b84a:	f7f4 fed5 	bl	80005f8 <__aeabi_dmul>
 800b84e:	a358      	add	r3, pc, #352	; (adr r3, 800b9b0 <__ieee754_pow+0xa30>)
 800b850:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b854:	f7f4 fd18 	bl	8000288 <__aeabi_dsub>
 800b858:	4622      	mov	r2, r4
 800b85a:	462b      	mov	r3, r5
 800b85c:	f7f4 fecc 	bl	80005f8 <__aeabi_dmul>
 800b860:	a355      	add	r3, pc, #340	; (adr r3, 800b9b8 <__ieee754_pow+0xa38>)
 800b862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b866:	f7f4 fd11 	bl	800028c <__adddf3>
 800b86a:	4622      	mov	r2, r4
 800b86c:	462b      	mov	r3, r5
 800b86e:	f7f4 fec3 	bl	80005f8 <__aeabi_dmul>
 800b872:	4602      	mov	r2, r0
 800b874:	460b      	mov	r3, r1
 800b876:	4640      	mov	r0, r8
 800b878:	4649      	mov	r1, r9
 800b87a:	f7f4 fd05 	bl	8000288 <__aeabi_dsub>
 800b87e:	4604      	mov	r4, r0
 800b880:	460d      	mov	r5, r1
 800b882:	4602      	mov	r2, r0
 800b884:	460b      	mov	r3, r1
 800b886:	4640      	mov	r0, r8
 800b888:	4649      	mov	r1, r9
 800b88a:	f7f4 feb5 	bl	80005f8 <__aeabi_dmul>
 800b88e:	2200      	movs	r2, #0
 800b890:	ec41 0b19 	vmov	d9, r0, r1
 800b894:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b898:	4620      	mov	r0, r4
 800b89a:	4629      	mov	r1, r5
 800b89c:	f7f4 fcf4 	bl	8000288 <__aeabi_dsub>
 800b8a0:	4602      	mov	r2, r0
 800b8a2:	460b      	mov	r3, r1
 800b8a4:	ec51 0b19 	vmov	r0, r1, d9
 800b8a8:	f7f4 ffd0 	bl	800084c <__aeabi_ddiv>
 800b8ac:	4632      	mov	r2, r6
 800b8ae:	4604      	mov	r4, r0
 800b8b0:	460d      	mov	r5, r1
 800b8b2:	463b      	mov	r3, r7
 800b8b4:	4640      	mov	r0, r8
 800b8b6:	4649      	mov	r1, r9
 800b8b8:	f7f4 fe9e 	bl	80005f8 <__aeabi_dmul>
 800b8bc:	4632      	mov	r2, r6
 800b8be:	463b      	mov	r3, r7
 800b8c0:	f7f4 fce4 	bl	800028c <__adddf3>
 800b8c4:	4602      	mov	r2, r0
 800b8c6:	460b      	mov	r3, r1
 800b8c8:	4620      	mov	r0, r4
 800b8ca:	4629      	mov	r1, r5
 800b8cc:	f7f4 fcdc 	bl	8000288 <__aeabi_dsub>
 800b8d0:	4642      	mov	r2, r8
 800b8d2:	464b      	mov	r3, r9
 800b8d4:	f7f4 fcd8 	bl	8000288 <__aeabi_dsub>
 800b8d8:	460b      	mov	r3, r1
 800b8da:	4602      	mov	r2, r0
 800b8dc:	493a      	ldr	r1, [pc, #232]	; (800b9c8 <__ieee754_pow+0xa48>)
 800b8de:	2000      	movs	r0, #0
 800b8e0:	f7f4 fcd2 	bl	8000288 <__aeabi_dsub>
 800b8e4:	ec41 0b10 	vmov	d0, r0, r1
 800b8e8:	ee10 3a90 	vmov	r3, s1
 800b8ec:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800b8f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b8f4:	da2b      	bge.n	800b94e <__ieee754_pow+0x9ce>
 800b8f6:	4650      	mov	r0, sl
 800b8f8:	f000 fe9a 	bl	800c630 <scalbn>
 800b8fc:	ec51 0b10 	vmov	r0, r1, d0
 800b900:	ec53 2b18 	vmov	r2, r3, d8
 800b904:	f7ff bbed 	b.w	800b0e2 <__ieee754_pow+0x162>
 800b908:	4b30      	ldr	r3, [pc, #192]	; (800b9cc <__ieee754_pow+0xa4c>)
 800b90a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b90e:	429e      	cmp	r6, r3
 800b910:	f77f af0c 	ble.w	800b72c <__ieee754_pow+0x7ac>
 800b914:	4b2e      	ldr	r3, [pc, #184]	; (800b9d0 <__ieee754_pow+0xa50>)
 800b916:	440b      	add	r3, r1
 800b918:	4303      	orrs	r3, r0
 800b91a:	d009      	beq.n	800b930 <__ieee754_pow+0x9b0>
 800b91c:	ec51 0b18 	vmov	r0, r1, d8
 800b920:	2200      	movs	r2, #0
 800b922:	2300      	movs	r3, #0
 800b924:	f7f5 f8da 	bl	8000adc <__aeabi_dcmplt>
 800b928:	3800      	subs	r0, #0
 800b92a:	bf18      	it	ne
 800b92c:	2001      	movne	r0, #1
 800b92e:	e447      	b.n	800b1c0 <__ieee754_pow+0x240>
 800b930:	4622      	mov	r2, r4
 800b932:	462b      	mov	r3, r5
 800b934:	f7f4 fca8 	bl	8000288 <__aeabi_dsub>
 800b938:	4642      	mov	r2, r8
 800b93a:	464b      	mov	r3, r9
 800b93c:	f7f5 f8e2 	bl	8000b04 <__aeabi_dcmpge>
 800b940:	2800      	cmp	r0, #0
 800b942:	f43f aef3 	beq.w	800b72c <__ieee754_pow+0x7ac>
 800b946:	e7e9      	b.n	800b91c <__ieee754_pow+0x99c>
 800b948:	f04f 0a00 	mov.w	sl, #0
 800b94c:	e71a      	b.n	800b784 <__ieee754_pow+0x804>
 800b94e:	ec51 0b10 	vmov	r0, r1, d0
 800b952:	4619      	mov	r1, r3
 800b954:	e7d4      	b.n	800b900 <__ieee754_pow+0x980>
 800b956:	491c      	ldr	r1, [pc, #112]	; (800b9c8 <__ieee754_pow+0xa48>)
 800b958:	2000      	movs	r0, #0
 800b95a:	f7ff bb30 	b.w	800afbe <__ieee754_pow+0x3e>
 800b95e:	2000      	movs	r0, #0
 800b960:	2100      	movs	r1, #0
 800b962:	f7ff bb2c 	b.w	800afbe <__ieee754_pow+0x3e>
 800b966:	4630      	mov	r0, r6
 800b968:	4639      	mov	r1, r7
 800b96a:	f7ff bb28 	b.w	800afbe <__ieee754_pow+0x3e>
 800b96e:	9204      	str	r2, [sp, #16]
 800b970:	f7ff bb7a 	b.w	800b068 <__ieee754_pow+0xe8>
 800b974:	2300      	movs	r3, #0
 800b976:	f7ff bb64 	b.w	800b042 <__ieee754_pow+0xc2>
 800b97a:	bf00      	nop
 800b97c:	f3af 8000 	nop.w
 800b980:	00000000 	.word	0x00000000
 800b984:	3fe62e43 	.word	0x3fe62e43
 800b988:	fefa39ef 	.word	0xfefa39ef
 800b98c:	3fe62e42 	.word	0x3fe62e42
 800b990:	0ca86c39 	.word	0x0ca86c39
 800b994:	be205c61 	.word	0xbe205c61
 800b998:	72bea4d0 	.word	0x72bea4d0
 800b99c:	3e663769 	.word	0x3e663769
 800b9a0:	c5d26bf1 	.word	0xc5d26bf1
 800b9a4:	3ebbbd41 	.word	0x3ebbbd41
 800b9a8:	af25de2c 	.word	0xaf25de2c
 800b9ac:	3f11566a 	.word	0x3f11566a
 800b9b0:	16bebd93 	.word	0x16bebd93
 800b9b4:	3f66c16c 	.word	0x3f66c16c
 800b9b8:	5555553e 	.word	0x5555553e
 800b9bc:	3fc55555 	.word	0x3fc55555
 800b9c0:	3fe00000 	.word	0x3fe00000
 800b9c4:	000fffff 	.word	0x000fffff
 800b9c8:	3ff00000 	.word	0x3ff00000
 800b9cc:	4090cbff 	.word	0x4090cbff
 800b9d0:	3f6f3400 	.word	0x3f6f3400
 800b9d4:	652b82fe 	.word	0x652b82fe
 800b9d8:	3c971547 	.word	0x3c971547

0800b9dc <__ieee754_sqrt>:
 800b9dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9e0:	ec55 4b10 	vmov	r4, r5, d0
 800b9e4:	4e55      	ldr	r6, [pc, #340]	; (800bb3c <__ieee754_sqrt+0x160>)
 800b9e6:	43ae      	bics	r6, r5
 800b9e8:	ee10 0a10 	vmov	r0, s0
 800b9ec:	ee10 3a10 	vmov	r3, s0
 800b9f0:	462a      	mov	r2, r5
 800b9f2:	4629      	mov	r1, r5
 800b9f4:	d110      	bne.n	800ba18 <__ieee754_sqrt+0x3c>
 800b9f6:	ee10 2a10 	vmov	r2, s0
 800b9fa:	462b      	mov	r3, r5
 800b9fc:	f7f4 fdfc 	bl	80005f8 <__aeabi_dmul>
 800ba00:	4602      	mov	r2, r0
 800ba02:	460b      	mov	r3, r1
 800ba04:	4620      	mov	r0, r4
 800ba06:	4629      	mov	r1, r5
 800ba08:	f7f4 fc40 	bl	800028c <__adddf3>
 800ba0c:	4604      	mov	r4, r0
 800ba0e:	460d      	mov	r5, r1
 800ba10:	ec45 4b10 	vmov	d0, r4, r5
 800ba14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba18:	2d00      	cmp	r5, #0
 800ba1a:	dc10      	bgt.n	800ba3e <__ieee754_sqrt+0x62>
 800ba1c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ba20:	4330      	orrs	r0, r6
 800ba22:	d0f5      	beq.n	800ba10 <__ieee754_sqrt+0x34>
 800ba24:	b15d      	cbz	r5, 800ba3e <__ieee754_sqrt+0x62>
 800ba26:	ee10 2a10 	vmov	r2, s0
 800ba2a:	462b      	mov	r3, r5
 800ba2c:	ee10 0a10 	vmov	r0, s0
 800ba30:	f7f4 fc2a 	bl	8000288 <__aeabi_dsub>
 800ba34:	4602      	mov	r2, r0
 800ba36:	460b      	mov	r3, r1
 800ba38:	f7f4 ff08 	bl	800084c <__aeabi_ddiv>
 800ba3c:	e7e6      	b.n	800ba0c <__ieee754_sqrt+0x30>
 800ba3e:	1512      	asrs	r2, r2, #20
 800ba40:	d074      	beq.n	800bb2c <__ieee754_sqrt+0x150>
 800ba42:	07d4      	lsls	r4, r2, #31
 800ba44:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800ba48:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800ba4c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800ba50:	bf5e      	ittt	pl
 800ba52:	0fda      	lsrpl	r2, r3, #31
 800ba54:	005b      	lslpl	r3, r3, #1
 800ba56:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800ba5a:	2400      	movs	r4, #0
 800ba5c:	0fda      	lsrs	r2, r3, #31
 800ba5e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800ba62:	107f      	asrs	r7, r7, #1
 800ba64:	005b      	lsls	r3, r3, #1
 800ba66:	2516      	movs	r5, #22
 800ba68:	4620      	mov	r0, r4
 800ba6a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800ba6e:	1886      	adds	r6, r0, r2
 800ba70:	428e      	cmp	r6, r1
 800ba72:	bfde      	ittt	le
 800ba74:	1b89      	suble	r1, r1, r6
 800ba76:	18b0      	addle	r0, r6, r2
 800ba78:	18a4      	addle	r4, r4, r2
 800ba7a:	0049      	lsls	r1, r1, #1
 800ba7c:	3d01      	subs	r5, #1
 800ba7e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800ba82:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800ba86:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ba8a:	d1f0      	bne.n	800ba6e <__ieee754_sqrt+0x92>
 800ba8c:	462a      	mov	r2, r5
 800ba8e:	f04f 0e20 	mov.w	lr, #32
 800ba92:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800ba96:	4281      	cmp	r1, r0
 800ba98:	eb06 0c05 	add.w	ip, r6, r5
 800ba9c:	dc02      	bgt.n	800baa4 <__ieee754_sqrt+0xc8>
 800ba9e:	d113      	bne.n	800bac8 <__ieee754_sqrt+0xec>
 800baa0:	459c      	cmp	ip, r3
 800baa2:	d811      	bhi.n	800bac8 <__ieee754_sqrt+0xec>
 800baa4:	f1bc 0f00 	cmp.w	ip, #0
 800baa8:	eb0c 0506 	add.w	r5, ip, r6
 800baac:	da43      	bge.n	800bb36 <__ieee754_sqrt+0x15a>
 800baae:	2d00      	cmp	r5, #0
 800bab0:	db41      	blt.n	800bb36 <__ieee754_sqrt+0x15a>
 800bab2:	f100 0801 	add.w	r8, r0, #1
 800bab6:	1a09      	subs	r1, r1, r0
 800bab8:	459c      	cmp	ip, r3
 800baba:	bf88      	it	hi
 800babc:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800bac0:	eba3 030c 	sub.w	r3, r3, ip
 800bac4:	4432      	add	r2, r6
 800bac6:	4640      	mov	r0, r8
 800bac8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800bacc:	f1be 0e01 	subs.w	lr, lr, #1
 800bad0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800bad4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bad8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800badc:	d1db      	bne.n	800ba96 <__ieee754_sqrt+0xba>
 800bade:	430b      	orrs	r3, r1
 800bae0:	d006      	beq.n	800baf0 <__ieee754_sqrt+0x114>
 800bae2:	1c50      	adds	r0, r2, #1
 800bae4:	bf13      	iteet	ne
 800bae6:	3201      	addne	r2, #1
 800bae8:	3401      	addeq	r4, #1
 800baea:	4672      	moveq	r2, lr
 800baec:	f022 0201 	bicne.w	r2, r2, #1
 800baf0:	1063      	asrs	r3, r4, #1
 800baf2:	0852      	lsrs	r2, r2, #1
 800baf4:	07e1      	lsls	r1, r4, #31
 800baf6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800bafa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800bafe:	bf48      	it	mi
 800bb00:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800bb04:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800bb08:	4614      	mov	r4, r2
 800bb0a:	e781      	b.n	800ba10 <__ieee754_sqrt+0x34>
 800bb0c:	0ad9      	lsrs	r1, r3, #11
 800bb0e:	3815      	subs	r0, #21
 800bb10:	055b      	lsls	r3, r3, #21
 800bb12:	2900      	cmp	r1, #0
 800bb14:	d0fa      	beq.n	800bb0c <__ieee754_sqrt+0x130>
 800bb16:	02cd      	lsls	r5, r1, #11
 800bb18:	d50a      	bpl.n	800bb30 <__ieee754_sqrt+0x154>
 800bb1a:	f1c2 0420 	rsb	r4, r2, #32
 800bb1e:	fa23 f404 	lsr.w	r4, r3, r4
 800bb22:	1e55      	subs	r5, r2, #1
 800bb24:	4093      	lsls	r3, r2
 800bb26:	4321      	orrs	r1, r4
 800bb28:	1b42      	subs	r2, r0, r5
 800bb2a:	e78a      	b.n	800ba42 <__ieee754_sqrt+0x66>
 800bb2c:	4610      	mov	r0, r2
 800bb2e:	e7f0      	b.n	800bb12 <__ieee754_sqrt+0x136>
 800bb30:	0049      	lsls	r1, r1, #1
 800bb32:	3201      	adds	r2, #1
 800bb34:	e7ef      	b.n	800bb16 <__ieee754_sqrt+0x13a>
 800bb36:	4680      	mov	r8, r0
 800bb38:	e7bd      	b.n	800bab6 <__ieee754_sqrt+0xda>
 800bb3a:	bf00      	nop
 800bb3c:	7ff00000 	.word	0x7ff00000

0800bb40 <__ieee754_rem_pio2f>:
 800bb40:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb42:	ee10 6a10 	vmov	r6, s0
 800bb46:	4b8e      	ldr	r3, [pc, #568]	; (800bd80 <__ieee754_rem_pio2f+0x240>)
 800bb48:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800bb4c:	429d      	cmp	r5, r3
 800bb4e:	b087      	sub	sp, #28
 800bb50:	eef0 7a40 	vmov.f32	s15, s0
 800bb54:	4604      	mov	r4, r0
 800bb56:	dc05      	bgt.n	800bb64 <__ieee754_rem_pio2f+0x24>
 800bb58:	2300      	movs	r3, #0
 800bb5a:	ed80 0a00 	vstr	s0, [r0]
 800bb5e:	6043      	str	r3, [r0, #4]
 800bb60:	2000      	movs	r0, #0
 800bb62:	e01a      	b.n	800bb9a <__ieee754_rem_pio2f+0x5a>
 800bb64:	4b87      	ldr	r3, [pc, #540]	; (800bd84 <__ieee754_rem_pio2f+0x244>)
 800bb66:	429d      	cmp	r5, r3
 800bb68:	dc46      	bgt.n	800bbf8 <__ieee754_rem_pio2f+0xb8>
 800bb6a:	2e00      	cmp	r6, #0
 800bb6c:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800bd88 <__ieee754_rem_pio2f+0x248>
 800bb70:	4b86      	ldr	r3, [pc, #536]	; (800bd8c <__ieee754_rem_pio2f+0x24c>)
 800bb72:	f025 050f 	bic.w	r5, r5, #15
 800bb76:	dd1f      	ble.n	800bbb8 <__ieee754_rem_pio2f+0x78>
 800bb78:	429d      	cmp	r5, r3
 800bb7a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800bb7e:	d00e      	beq.n	800bb9e <__ieee754_rem_pio2f+0x5e>
 800bb80:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800bd90 <__ieee754_rem_pio2f+0x250>
 800bb84:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800bb88:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800bb8c:	ed80 0a00 	vstr	s0, [r0]
 800bb90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bb94:	2001      	movs	r0, #1
 800bb96:	edc4 7a01 	vstr	s15, [r4, #4]
 800bb9a:	b007      	add	sp, #28
 800bb9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb9e:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800bd94 <__ieee754_rem_pio2f+0x254>
 800bba2:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800bd98 <__ieee754_rem_pio2f+0x258>
 800bba6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800bbaa:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800bbae:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bbb2:	edc0 6a00 	vstr	s13, [r0]
 800bbb6:	e7eb      	b.n	800bb90 <__ieee754_rem_pio2f+0x50>
 800bbb8:	429d      	cmp	r5, r3
 800bbba:	ee77 7a80 	vadd.f32	s15, s15, s0
 800bbbe:	d00e      	beq.n	800bbde <__ieee754_rem_pio2f+0x9e>
 800bbc0:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800bd90 <__ieee754_rem_pio2f+0x250>
 800bbc4:	ee37 0a87 	vadd.f32	s0, s15, s14
 800bbc8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800bbcc:	ed80 0a00 	vstr	s0, [r0]
 800bbd0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bbd4:	f04f 30ff 	mov.w	r0, #4294967295
 800bbd8:	edc4 7a01 	vstr	s15, [r4, #4]
 800bbdc:	e7dd      	b.n	800bb9a <__ieee754_rem_pio2f+0x5a>
 800bbde:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800bd94 <__ieee754_rem_pio2f+0x254>
 800bbe2:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800bd98 <__ieee754_rem_pio2f+0x258>
 800bbe6:	ee77 7a80 	vadd.f32	s15, s15, s0
 800bbea:	ee77 6a87 	vadd.f32	s13, s15, s14
 800bbee:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bbf2:	edc0 6a00 	vstr	s13, [r0]
 800bbf6:	e7eb      	b.n	800bbd0 <__ieee754_rem_pio2f+0x90>
 800bbf8:	4b68      	ldr	r3, [pc, #416]	; (800bd9c <__ieee754_rem_pio2f+0x25c>)
 800bbfa:	429d      	cmp	r5, r3
 800bbfc:	dc72      	bgt.n	800bce4 <__ieee754_rem_pio2f+0x1a4>
 800bbfe:	f7ff f8a9 	bl	800ad54 <fabsf>
 800bc02:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800bda0 <__ieee754_rem_pio2f+0x260>
 800bc06:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800bc0a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800bc0e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bc12:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bc16:	ee17 0a90 	vmov	r0, s15
 800bc1a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800bd88 <__ieee754_rem_pio2f+0x248>
 800bc1e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800bc22:	281f      	cmp	r0, #31
 800bc24:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800bd90 <__ieee754_rem_pio2f+0x250>
 800bc28:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc2c:	eeb1 6a47 	vneg.f32	s12, s14
 800bc30:	ee70 6a67 	vsub.f32	s13, s0, s15
 800bc34:	ee16 2a90 	vmov	r2, s13
 800bc38:	dc1c      	bgt.n	800bc74 <__ieee754_rem_pio2f+0x134>
 800bc3a:	495a      	ldr	r1, [pc, #360]	; (800bda4 <__ieee754_rem_pio2f+0x264>)
 800bc3c:	1e47      	subs	r7, r0, #1
 800bc3e:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800bc42:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800bc46:	428b      	cmp	r3, r1
 800bc48:	d014      	beq.n	800bc74 <__ieee754_rem_pio2f+0x134>
 800bc4a:	6022      	str	r2, [r4, #0]
 800bc4c:	ed94 7a00 	vldr	s14, [r4]
 800bc50:	ee30 0a47 	vsub.f32	s0, s0, s14
 800bc54:	2e00      	cmp	r6, #0
 800bc56:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bc5a:	ed84 0a01 	vstr	s0, [r4, #4]
 800bc5e:	da9c      	bge.n	800bb9a <__ieee754_rem_pio2f+0x5a>
 800bc60:	eeb1 7a47 	vneg.f32	s14, s14
 800bc64:	eeb1 0a40 	vneg.f32	s0, s0
 800bc68:	ed84 7a00 	vstr	s14, [r4]
 800bc6c:	ed84 0a01 	vstr	s0, [r4, #4]
 800bc70:	4240      	negs	r0, r0
 800bc72:	e792      	b.n	800bb9a <__ieee754_rem_pio2f+0x5a>
 800bc74:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800bc78:	15eb      	asrs	r3, r5, #23
 800bc7a:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800bc7e:	2d08      	cmp	r5, #8
 800bc80:	dde3      	ble.n	800bc4a <__ieee754_rem_pio2f+0x10a>
 800bc82:	eddf 7a44 	vldr	s15, [pc, #272]	; 800bd94 <__ieee754_rem_pio2f+0x254>
 800bc86:	eddf 5a44 	vldr	s11, [pc, #272]	; 800bd98 <__ieee754_rem_pio2f+0x258>
 800bc8a:	eef0 6a40 	vmov.f32	s13, s0
 800bc8e:	eee6 6a27 	vfma.f32	s13, s12, s15
 800bc92:	ee30 0a66 	vsub.f32	s0, s0, s13
 800bc96:	eea6 0a27 	vfma.f32	s0, s12, s15
 800bc9a:	eef0 7a40 	vmov.f32	s15, s0
 800bc9e:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800bca2:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800bca6:	ee15 2a90 	vmov	r2, s11
 800bcaa:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800bcae:	1a5b      	subs	r3, r3, r1
 800bcb0:	2b19      	cmp	r3, #25
 800bcb2:	dc04      	bgt.n	800bcbe <__ieee754_rem_pio2f+0x17e>
 800bcb4:	edc4 5a00 	vstr	s11, [r4]
 800bcb8:	eeb0 0a66 	vmov.f32	s0, s13
 800bcbc:	e7c6      	b.n	800bc4c <__ieee754_rem_pio2f+0x10c>
 800bcbe:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800bda8 <__ieee754_rem_pio2f+0x268>
 800bcc2:	eeb0 0a66 	vmov.f32	s0, s13
 800bcc6:	eea6 0a25 	vfma.f32	s0, s12, s11
 800bcca:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800bcce:	eddf 6a37 	vldr	s13, [pc, #220]	; 800bdac <__ieee754_rem_pio2f+0x26c>
 800bcd2:	eee6 7a25 	vfma.f32	s15, s12, s11
 800bcd6:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800bcda:	ee30 7a67 	vsub.f32	s14, s0, s15
 800bcde:	ed84 7a00 	vstr	s14, [r4]
 800bce2:	e7b3      	b.n	800bc4c <__ieee754_rem_pio2f+0x10c>
 800bce4:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800bce8:	db06      	blt.n	800bcf8 <__ieee754_rem_pio2f+0x1b8>
 800bcea:	ee70 7a40 	vsub.f32	s15, s0, s0
 800bcee:	edc0 7a01 	vstr	s15, [r0, #4]
 800bcf2:	edc0 7a00 	vstr	s15, [r0]
 800bcf6:	e733      	b.n	800bb60 <__ieee754_rem_pio2f+0x20>
 800bcf8:	15ea      	asrs	r2, r5, #23
 800bcfa:	3a86      	subs	r2, #134	; 0x86
 800bcfc:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800bd00:	ee07 3a90 	vmov	s15, r3
 800bd04:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800bd08:	eddf 6a29 	vldr	s13, [pc, #164]	; 800bdb0 <__ieee754_rem_pio2f+0x270>
 800bd0c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800bd10:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bd14:	ed8d 7a03 	vstr	s14, [sp, #12]
 800bd18:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bd1c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800bd20:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800bd24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bd28:	ed8d 7a04 	vstr	s14, [sp, #16]
 800bd2c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bd30:	eef5 7a40 	vcmp.f32	s15, #0.0
 800bd34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd38:	edcd 7a05 	vstr	s15, [sp, #20]
 800bd3c:	d11e      	bne.n	800bd7c <__ieee754_rem_pio2f+0x23c>
 800bd3e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800bd42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd46:	bf14      	ite	ne
 800bd48:	2302      	movne	r3, #2
 800bd4a:	2301      	moveq	r3, #1
 800bd4c:	4919      	ldr	r1, [pc, #100]	; (800bdb4 <__ieee754_rem_pio2f+0x274>)
 800bd4e:	9101      	str	r1, [sp, #4]
 800bd50:	2102      	movs	r1, #2
 800bd52:	9100      	str	r1, [sp, #0]
 800bd54:	a803      	add	r0, sp, #12
 800bd56:	4621      	mov	r1, r4
 800bd58:	f000 f88e 	bl	800be78 <__kernel_rem_pio2f>
 800bd5c:	2e00      	cmp	r6, #0
 800bd5e:	f6bf af1c 	bge.w	800bb9a <__ieee754_rem_pio2f+0x5a>
 800bd62:	edd4 7a00 	vldr	s15, [r4]
 800bd66:	eef1 7a67 	vneg.f32	s15, s15
 800bd6a:	edc4 7a00 	vstr	s15, [r4]
 800bd6e:	edd4 7a01 	vldr	s15, [r4, #4]
 800bd72:	eef1 7a67 	vneg.f32	s15, s15
 800bd76:	edc4 7a01 	vstr	s15, [r4, #4]
 800bd7a:	e779      	b.n	800bc70 <__ieee754_rem_pio2f+0x130>
 800bd7c:	2303      	movs	r3, #3
 800bd7e:	e7e5      	b.n	800bd4c <__ieee754_rem_pio2f+0x20c>
 800bd80:	3f490fd8 	.word	0x3f490fd8
 800bd84:	4016cbe3 	.word	0x4016cbe3
 800bd88:	3fc90f80 	.word	0x3fc90f80
 800bd8c:	3fc90fd0 	.word	0x3fc90fd0
 800bd90:	37354443 	.word	0x37354443
 800bd94:	37354400 	.word	0x37354400
 800bd98:	2e85a308 	.word	0x2e85a308
 800bd9c:	43490f80 	.word	0x43490f80
 800bda0:	3f22f984 	.word	0x3f22f984
 800bda4:	0800cd78 	.word	0x0800cd78
 800bda8:	2e85a300 	.word	0x2e85a300
 800bdac:	248d3132 	.word	0x248d3132
 800bdb0:	43800000 	.word	0x43800000
 800bdb4:	0800cdf8 	.word	0x0800cdf8

0800bdb8 <__kernel_cosf>:
 800bdb8:	ee10 3a10 	vmov	r3, s0
 800bdbc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bdc0:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800bdc4:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800bdc8:	da05      	bge.n	800bdd6 <__kernel_cosf+0x1e>
 800bdca:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800bdce:	ee17 2a90 	vmov	r2, s15
 800bdd2:	2a00      	cmp	r2, #0
 800bdd4:	d03d      	beq.n	800be52 <__kernel_cosf+0x9a>
 800bdd6:	ee60 5a00 	vmul.f32	s11, s0, s0
 800bdda:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800be58 <__kernel_cosf+0xa0>
 800bdde:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800be5c <__kernel_cosf+0xa4>
 800bde2:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800be60 <__kernel_cosf+0xa8>
 800bde6:	4a1f      	ldr	r2, [pc, #124]	; (800be64 <__kernel_cosf+0xac>)
 800bde8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800bdec:	4293      	cmp	r3, r2
 800bdee:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800be68 <__kernel_cosf+0xb0>
 800bdf2:	eee7 7a25 	vfma.f32	s15, s14, s11
 800bdf6:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800be6c <__kernel_cosf+0xb4>
 800bdfa:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800bdfe:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800be70 <__kernel_cosf+0xb8>
 800be02:	eee7 7a25 	vfma.f32	s15, s14, s11
 800be06:	eeb0 7a66 	vmov.f32	s14, s13
 800be0a:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800be0e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800be12:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800be16:	ee67 6a25 	vmul.f32	s13, s14, s11
 800be1a:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800be1e:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800be22:	dc04      	bgt.n	800be2e <__kernel_cosf+0x76>
 800be24:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800be28:	ee36 0a47 	vsub.f32	s0, s12, s14
 800be2c:	4770      	bx	lr
 800be2e:	4a11      	ldr	r2, [pc, #68]	; (800be74 <__kernel_cosf+0xbc>)
 800be30:	4293      	cmp	r3, r2
 800be32:	bfda      	itte	le
 800be34:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800be38:	ee06 3a90 	vmovle	s13, r3
 800be3c:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800be40:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800be44:	ee36 0a66 	vsub.f32	s0, s12, s13
 800be48:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800be4c:	ee30 0a67 	vsub.f32	s0, s0, s15
 800be50:	4770      	bx	lr
 800be52:	eeb0 0a46 	vmov.f32	s0, s12
 800be56:	4770      	bx	lr
 800be58:	ad47d74e 	.word	0xad47d74e
 800be5c:	310f74f6 	.word	0x310f74f6
 800be60:	3d2aaaab 	.word	0x3d2aaaab
 800be64:	3e999999 	.word	0x3e999999
 800be68:	b493f27c 	.word	0xb493f27c
 800be6c:	37d00d01 	.word	0x37d00d01
 800be70:	bab60b61 	.word	0xbab60b61
 800be74:	3f480000 	.word	0x3f480000

0800be78 <__kernel_rem_pio2f>:
 800be78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be7c:	ed2d 8b04 	vpush	{d8-d9}
 800be80:	b0d9      	sub	sp, #356	; 0x164
 800be82:	4688      	mov	r8, r1
 800be84:	9002      	str	r0, [sp, #8]
 800be86:	49bb      	ldr	r1, [pc, #748]	; (800c174 <__kernel_rem_pio2f+0x2fc>)
 800be88:	9866      	ldr	r0, [sp, #408]	; 0x198
 800be8a:	9301      	str	r3, [sp, #4]
 800be8c:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800be90:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800be94:	1e59      	subs	r1, r3, #1
 800be96:	1d13      	adds	r3, r2, #4
 800be98:	db27      	blt.n	800beea <__kernel_rem_pio2f+0x72>
 800be9a:	f1b2 0b03 	subs.w	fp, r2, #3
 800be9e:	bf48      	it	mi
 800bea0:	f102 0b04 	addmi.w	fp, r2, #4
 800bea4:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800bea8:	1c45      	adds	r5, r0, #1
 800beaa:	00ec      	lsls	r4, r5, #3
 800beac:	1a47      	subs	r7, r0, r1
 800beae:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800c184 <__kernel_rem_pio2f+0x30c>
 800beb2:	9403      	str	r4, [sp, #12]
 800beb4:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800beb8:	eb0a 0c01 	add.w	ip, sl, r1
 800bebc:	ae1c      	add	r6, sp, #112	; 0x70
 800bebe:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800bec2:	2400      	movs	r4, #0
 800bec4:	4564      	cmp	r4, ip
 800bec6:	dd12      	ble.n	800beee <__kernel_rem_pio2f+0x76>
 800bec8:	9b01      	ldr	r3, [sp, #4]
 800beca:	ac1c      	add	r4, sp, #112	; 0x70
 800becc:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800bed0:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800bed4:	f04f 0c00 	mov.w	ip, #0
 800bed8:	45d4      	cmp	ip, sl
 800beda:	dc27      	bgt.n	800bf2c <__kernel_rem_pio2f+0xb4>
 800bedc:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800bee0:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800c184 <__kernel_rem_pio2f+0x30c>
 800bee4:	4627      	mov	r7, r4
 800bee6:	2600      	movs	r6, #0
 800bee8:	e016      	b.n	800bf18 <__kernel_rem_pio2f+0xa0>
 800beea:	2000      	movs	r0, #0
 800beec:	e7dc      	b.n	800bea8 <__kernel_rem_pio2f+0x30>
 800beee:	42e7      	cmn	r7, r4
 800bef0:	bf5d      	ittte	pl
 800bef2:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800bef6:	ee07 3a90 	vmovpl	s15, r3
 800befa:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800befe:	eef0 7a47 	vmovmi.f32	s15, s14
 800bf02:	ece6 7a01 	vstmia	r6!, {s15}
 800bf06:	3401      	adds	r4, #1
 800bf08:	e7dc      	b.n	800bec4 <__kernel_rem_pio2f+0x4c>
 800bf0a:	ecf9 6a01 	vldmia	r9!, {s13}
 800bf0e:	ed97 7a00 	vldr	s14, [r7]
 800bf12:	eee6 7a87 	vfma.f32	s15, s13, s14
 800bf16:	3601      	adds	r6, #1
 800bf18:	428e      	cmp	r6, r1
 800bf1a:	f1a7 0704 	sub.w	r7, r7, #4
 800bf1e:	ddf4      	ble.n	800bf0a <__kernel_rem_pio2f+0x92>
 800bf20:	eceb 7a01 	vstmia	fp!, {s15}
 800bf24:	f10c 0c01 	add.w	ip, ip, #1
 800bf28:	3404      	adds	r4, #4
 800bf2a:	e7d5      	b.n	800bed8 <__kernel_rem_pio2f+0x60>
 800bf2c:	ab08      	add	r3, sp, #32
 800bf2e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800bf32:	eddf 8a93 	vldr	s17, [pc, #588]	; 800c180 <__kernel_rem_pio2f+0x308>
 800bf36:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800c17c <__kernel_rem_pio2f+0x304>
 800bf3a:	9304      	str	r3, [sp, #16]
 800bf3c:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800bf40:	4656      	mov	r6, sl
 800bf42:	00b3      	lsls	r3, r6, #2
 800bf44:	9305      	str	r3, [sp, #20]
 800bf46:	ab58      	add	r3, sp, #352	; 0x160
 800bf48:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800bf4c:	ac08      	add	r4, sp, #32
 800bf4e:	ab44      	add	r3, sp, #272	; 0x110
 800bf50:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800bf54:	46a4      	mov	ip, r4
 800bf56:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800bf5a:	4637      	mov	r7, r6
 800bf5c:	2f00      	cmp	r7, #0
 800bf5e:	f1a0 0004 	sub.w	r0, r0, #4
 800bf62:	dc4f      	bgt.n	800c004 <__kernel_rem_pio2f+0x18c>
 800bf64:	4628      	mov	r0, r5
 800bf66:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800bf6a:	f000 fc29 	bl	800c7c0 <scalbnf>
 800bf6e:	eeb0 8a40 	vmov.f32	s16, s0
 800bf72:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800bf76:	ee28 0a00 	vmul.f32	s0, s16, s0
 800bf7a:	f000 fbdf 	bl	800c73c <floorf>
 800bf7e:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800bf82:	eea0 8a67 	vfms.f32	s16, s0, s15
 800bf86:	2d00      	cmp	r5, #0
 800bf88:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800bf8c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800bf90:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800bf94:	ee17 9a90 	vmov	r9, s15
 800bf98:	ee38 8a40 	vsub.f32	s16, s16, s0
 800bf9c:	dd44      	ble.n	800c028 <__kernel_rem_pio2f+0x1b0>
 800bf9e:	f106 3cff 	add.w	ip, r6, #4294967295
 800bfa2:	ab08      	add	r3, sp, #32
 800bfa4:	f1c5 0e08 	rsb	lr, r5, #8
 800bfa8:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800bfac:	fa47 f00e 	asr.w	r0, r7, lr
 800bfb0:	4481      	add	r9, r0
 800bfb2:	fa00 f00e 	lsl.w	r0, r0, lr
 800bfb6:	1a3f      	subs	r7, r7, r0
 800bfb8:	f1c5 0007 	rsb	r0, r5, #7
 800bfbc:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800bfc0:	4107      	asrs	r7, r0
 800bfc2:	2f00      	cmp	r7, #0
 800bfc4:	dd3f      	ble.n	800c046 <__kernel_rem_pio2f+0x1ce>
 800bfc6:	f04f 0e00 	mov.w	lr, #0
 800bfca:	f109 0901 	add.w	r9, r9, #1
 800bfce:	4673      	mov	r3, lr
 800bfd0:	4576      	cmp	r6, lr
 800bfd2:	dc6b      	bgt.n	800c0ac <__kernel_rem_pio2f+0x234>
 800bfd4:	2d00      	cmp	r5, #0
 800bfd6:	dd04      	ble.n	800bfe2 <__kernel_rem_pio2f+0x16a>
 800bfd8:	2d01      	cmp	r5, #1
 800bfda:	d078      	beq.n	800c0ce <__kernel_rem_pio2f+0x256>
 800bfdc:	2d02      	cmp	r5, #2
 800bfde:	f000 8081 	beq.w	800c0e4 <__kernel_rem_pio2f+0x26c>
 800bfe2:	2f02      	cmp	r7, #2
 800bfe4:	d12f      	bne.n	800c046 <__kernel_rem_pio2f+0x1ce>
 800bfe6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800bfea:	ee30 8a48 	vsub.f32	s16, s0, s16
 800bfee:	b353      	cbz	r3, 800c046 <__kernel_rem_pio2f+0x1ce>
 800bff0:	4628      	mov	r0, r5
 800bff2:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800bff6:	f000 fbe3 	bl	800c7c0 <scalbnf>
 800bffa:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800bffe:	ee38 8a40 	vsub.f32	s16, s16, s0
 800c002:	e020      	b.n	800c046 <__kernel_rem_pio2f+0x1ce>
 800c004:	ee60 7a28 	vmul.f32	s15, s0, s17
 800c008:	3f01      	subs	r7, #1
 800c00a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c00e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c012:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800c016:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c01a:	ecac 0a01 	vstmia	ip!, {s0}
 800c01e:	ed90 0a00 	vldr	s0, [r0]
 800c022:	ee37 0a80 	vadd.f32	s0, s15, s0
 800c026:	e799      	b.n	800bf5c <__kernel_rem_pio2f+0xe4>
 800c028:	d105      	bne.n	800c036 <__kernel_rem_pio2f+0x1be>
 800c02a:	1e70      	subs	r0, r6, #1
 800c02c:	ab08      	add	r3, sp, #32
 800c02e:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800c032:	11ff      	asrs	r7, r7, #7
 800c034:	e7c5      	b.n	800bfc2 <__kernel_rem_pio2f+0x14a>
 800c036:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c03a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800c03e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c042:	da31      	bge.n	800c0a8 <__kernel_rem_pio2f+0x230>
 800c044:	2700      	movs	r7, #0
 800c046:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c04a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c04e:	f040 809b 	bne.w	800c188 <__kernel_rem_pio2f+0x310>
 800c052:	1e74      	subs	r4, r6, #1
 800c054:	46a4      	mov	ip, r4
 800c056:	2000      	movs	r0, #0
 800c058:	45d4      	cmp	ip, sl
 800c05a:	da4a      	bge.n	800c0f2 <__kernel_rem_pio2f+0x27a>
 800c05c:	2800      	cmp	r0, #0
 800c05e:	d07a      	beq.n	800c156 <__kernel_rem_pio2f+0x2de>
 800c060:	ab08      	add	r3, sp, #32
 800c062:	3d08      	subs	r5, #8
 800c064:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	f000 8081 	beq.w	800c170 <__kernel_rem_pio2f+0x2f8>
 800c06e:	4628      	mov	r0, r5
 800c070:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800c074:	00a5      	lsls	r5, r4, #2
 800c076:	f000 fba3 	bl	800c7c0 <scalbnf>
 800c07a:	aa44      	add	r2, sp, #272	; 0x110
 800c07c:	1d2b      	adds	r3, r5, #4
 800c07e:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800c180 <__kernel_rem_pio2f+0x308>
 800c082:	18d1      	adds	r1, r2, r3
 800c084:	4622      	mov	r2, r4
 800c086:	2a00      	cmp	r2, #0
 800c088:	f280 80ae 	bge.w	800c1e8 <__kernel_rem_pio2f+0x370>
 800c08c:	4622      	mov	r2, r4
 800c08e:	2a00      	cmp	r2, #0
 800c090:	f2c0 80cc 	blt.w	800c22c <__kernel_rem_pio2f+0x3b4>
 800c094:	a944      	add	r1, sp, #272	; 0x110
 800c096:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800c09a:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800c178 <__kernel_rem_pio2f+0x300>
 800c09e:	eddf 7a39 	vldr	s15, [pc, #228]	; 800c184 <__kernel_rem_pio2f+0x30c>
 800c0a2:	2000      	movs	r0, #0
 800c0a4:	1aa1      	subs	r1, r4, r2
 800c0a6:	e0b6      	b.n	800c216 <__kernel_rem_pio2f+0x39e>
 800c0a8:	2702      	movs	r7, #2
 800c0aa:	e78c      	b.n	800bfc6 <__kernel_rem_pio2f+0x14e>
 800c0ac:	6820      	ldr	r0, [r4, #0]
 800c0ae:	b94b      	cbnz	r3, 800c0c4 <__kernel_rem_pio2f+0x24c>
 800c0b0:	b118      	cbz	r0, 800c0ba <__kernel_rem_pio2f+0x242>
 800c0b2:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800c0b6:	6020      	str	r0, [r4, #0]
 800c0b8:	2001      	movs	r0, #1
 800c0ba:	f10e 0e01 	add.w	lr, lr, #1
 800c0be:	3404      	adds	r4, #4
 800c0c0:	4603      	mov	r3, r0
 800c0c2:	e785      	b.n	800bfd0 <__kernel_rem_pio2f+0x158>
 800c0c4:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800c0c8:	6020      	str	r0, [r4, #0]
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	e7f5      	b.n	800c0ba <__kernel_rem_pio2f+0x242>
 800c0ce:	1e74      	subs	r4, r6, #1
 800c0d0:	a808      	add	r0, sp, #32
 800c0d2:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800c0d6:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800c0da:	f10d 0c20 	add.w	ip, sp, #32
 800c0de:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800c0e2:	e77e      	b.n	800bfe2 <__kernel_rem_pio2f+0x16a>
 800c0e4:	1e74      	subs	r4, r6, #1
 800c0e6:	a808      	add	r0, sp, #32
 800c0e8:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800c0ec:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800c0f0:	e7f3      	b.n	800c0da <__kernel_rem_pio2f+0x262>
 800c0f2:	ab08      	add	r3, sp, #32
 800c0f4:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800c0f8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c0fc:	4318      	orrs	r0, r3
 800c0fe:	e7ab      	b.n	800c058 <__kernel_rem_pio2f+0x1e0>
 800c100:	f10c 0c01 	add.w	ip, ip, #1
 800c104:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800c108:	2c00      	cmp	r4, #0
 800c10a:	d0f9      	beq.n	800c100 <__kernel_rem_pio2f+0x288>
 800c10c:	9b05      	ldr	r3, [sp, #20]
 800c10e:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800c112:	eb0d 0003 	add.w	r0, sp, r3
 800c116:	9b01      	ldr	r3, [sp, #4]
 800c118:	18f4      	adds	r4, r6, r3
 800c11a:	ab1c      	add	r3, sp, #112	; 0x70
 800c11c:	1c77      	adds	r7, r6, #1
 800c11e:	384c      	subs	r0, #76	; 0x4c
 800c120:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c124:	4466      	add	r6, ip
 800c126:	42be      	cmp	r6, r7
 800c128:	f6ff af0b 	blt.w	800bf42 <__kernel_rem_pio2f+0xca>
 800c12c:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800c130:	f8dd e008 	ldr.w	lr, [sp, #8]
 800c134:	ee07 3a90 	vmov	s15, r3
 800c138:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c13c:	f04f 0c00 	mov.w	ip, #0
 800c140:	ece4 7a01 	vstmia	r4!, {s15}
 800c144:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800c184 <__kernel_rem_pio2f+0x30c>
 800c148:	46a1      	mov	r9, r4
 800c14a:	458c      	cmp	ip, r1
 800c14c:	dd07      	ble.n	800c15e <__kernel_rem_pio2f+0x2e6>
 800c14e:	ece0 7a01 	vstmia	r0!, {s15}
 800c152:	3701      	adds	r7, #1
 800c154:	e7e7      	b.n	800c126 <__kernel_rem_pio2f+0x2ae>
 800c156:	9804      	ldr	r0, [sp, #16]
 800c158:	f04f 0c01 	mov.w	ip, #1
 800c15c:	e7d2      	b.n	800c104 <__kernel_rem_pio2f+0x28c>
 800c15e:	ecfe 6a01 	vldmia	lr!, {s13}
 800c162:	ed39 7a01 	vldmdb	r9!, {s14}
 800c166:	f10c 0c01 	add.w	ip, ip, #1
 800c16a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c16e:	e7ec      	b.n	800c14a <__kernel_rem_pio2f+0x2d2>
 800c170:	3c01      	subs	r4, #1
 800c172:	e775      	b.n	800c060 <__kernel_rem_pio2f+0x1e8>
 800c174:	0800d13c 	.word	0x0800d13c
 800c178:	0800d110 	.word	0x0800d110
 800c17c:	43800000 	.word	0x43800000
 800c180:	3b800000 	.word	0x3b800000
 800c184:	00000000 	.word	0x00000000
 800c188:	9b03      	ldr	r3, [sp, #12]
 800c18a:	eeb0 0a48 	vmov.f32	s0, s16
 800c18e:	1a98      	subs	r0, r3, r2
 800c190:	f000 fb16 	bl	800c7c0 <scalbnf>
 800c194:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800c17c <__kernel_rem_pio2f+0x304>
 800c198:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800c19c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1a0:	db19      	blt.n	800c1d6 <__kernel_rem_pio2f+0x35e>
 800c1a2:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800c180 <__kernel_rem_pio2f+0x308>
 800c1a6:	ee60 7a27 	vmul.f32	s15, s0, s15
 800c1aa:	aa08      	add	r2, sp, #32
 800c1ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c1b0:	1c74      	adds	r4, r6, #1
 800c1b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c1b6:	3508      	adds	r5, #8
 800c1b8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800c1bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c1c0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c1c4:	ee10 3a10 	vmov	r3, s0
 800c1c8:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800c1cc:	ee17 3a90 	vmov	r3, s15
 800c1d0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c1d4:	e74b      	b.n	800c06e <__kernel_rem_pio2f+0x1f6>
 800c1d6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c1da:	aa08      	add	r2, sp, #32
 800c1dc:	ee10 3a10 	vmov	r3, s0
 800c1e0:	4634      	mov	r4, r6
 800c1e2:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800c1e6:	e742      	b.n	800c06e <__kernel_rem_pio2f+0x1f6>
 800c1e8:	a808      	add	r0, sp, #32
 800c1ea:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800c1ee:	9001      	str	r0, [sp, #4]
 800c1f0:	ee07 0a90 	vmov	s15, r0
 800c1f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c1f8:	3a01      	subs	r2, #1
 800c1fa:	ee67 7a80 	vmul.f32	s15, s15, s0
 800c1fe:	ee20 0a07 	vmul.f32	s0, s0, s14
 800c202:	ed61 7a01 	vstmdb	r1!, {s15}
 800c206:	e73e      	b.n	800c086 <__kernel_rem_pio2f+0x20e>
 800c208:	ecfc 6a01 	vldmia	ip!, {s13}
 800c20c:	ecb6 7a01 	vldmia	r6!, {s14}
 800c210:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c214:	3001      	adds	r0, #1
 800c216:	4550      	cmp	r0, sl
 800c218:	dc01      	bgt.n	800c21e <__kernel_rem_pio2f+0x3a6>
 800c21a:	4288      	cmp	r0, r1
 800c21c:	ddf4      	ble.n	800c208 <__kernel_rem_pio2f+0x390>
 800c21e:	a858      	add	r0, sp, #352	; 0x160
 800c220:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c224:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800c228:	3a01      	subs	r2, #1
 800c22a:	e730      	b.n	800c08e <__kernel_rem_pio2f+0x216>
 800c22c:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800c22e:	2a02      	cmp	r2, #2
 800c230:	dc09      	bgt.n	800c246 <__kernel_rem_pio2f+0x3ce>
 800c232:	2a00      	cmp	r2, #0
 800c234:	dc2a      	bgt.n	800c28c <__kernel_rem_pio2f+0x414>
 800c236:	d043      	beq.n	800c2c0 <__kernel_rem_pio2f+0x448>
 800c238:	f009 0007 	and.w	r0, r9, #7
 800c23c:	b059      	add	sp, #356	; 0x164
 800c23e:	ecbd 8b04 	vpop	{d8-d9}
 800c242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c246:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800c248:	2b03      	cmp	r3, #3
 800c24a:	d1f5      	bne.n	800c238 <__kernel_rem_pio2f+0x3c0>
 800c24c:	ab30      	add	r3, sp, #192	; 0xc0
 800c24e:	442b      	add	r3, r5
 800c250:	461a      	mov	r2, r3
 800c252:	4619      	mov	r1, r3
 800c254:	4620      	mov	r0, r4
 800c256:	2800      	cmp	r0, #0
 800c258:	f1a1 0104 	sub.w	r1, r1, #4
 800c25c:	dc51      	bgt.n	800c302 <__kernel_rem_pio2f+0x48a>
 800c25e:	4621      	mov	r1, r4
 800c260:	2901      	cmp	r1, #1
 800c262:	f1a2 0204 	sub.w	r2, r2, #4
 800c266:	dc5c      	bgt.n	800c322 <__kernel_rem_pio2f+0x4aa>
 800c268:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800c184 <__kernel_rem_pio2f+0x30c>
 800c26c:	3304      	adds	r3, #4
 800c26e:	2c01      	cmp	r4, #1
 800c270:	dc67      	bgt.n	800c342 <__kernel_rem_pio2f+0x4ca>
 800c272:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800c276:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800c27a:	2f00      	cmp	r7, #0
 800c27c:	d167      	bne.n	800c34e <__kernel_rem_pio2f+0x4d6>
 800c27e:	edc8 6a00 	vstr	s13, [r8]
 800c282:	ed88 7a01 	vstr	s14, [r8, #4]
 800c286:	edc8 7a02 	vstr	s15, [r8, #8]
 800c28a:	e7d5      	b.n	800c238 <__kernel_rem_pio2f+0x3c0>
 800c28c:	aa30      	add	r2, sp, #192	; 0xc0
 800c28e:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800c184 <__kernel_rem_pio2f+0x30c>
 800c292:	4413      	add	r3, r2
 800c294:	4622      	mov	r2, r4
 800c296:	2a00      	cmp	r2, #0
 800c298:	da24      	bge.n	800c2e4 <__kernel_rem_pio2f+0x46c>
 800c29a:	b34f      	cbz	r7, 800c2f0 <__kernel_rem_pio2f+0x478>
 800c29c:	eef1 7a47 	vneg.f32	s15, s14
 800c2a0:	edc8 7a00 	vstr	s15, [r8]
 800c2a4:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800c2a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c2ac:	aa31      	add	r2, sp, #196	; 0xc4
 800c2ae:	2301      	movs	r3, #1
 800c2b0:	429c      	cmp	r4, r3
 800c2b2:	da20      	bge.n	800c2f6 <__kernel_rem_pio2f+0x47e>
 800c2b4:	b10f      	cbz	r7, 800c2ba <__kernel_rem_pio2f+0x442>
 800c2b6:	eef1 7a67 	vneg.f32	s15, s15
 800c2ba:	edc8 7a01 	vstr	s15, [r8, #4]
 800c2be:	e7bb      	b.n	800c238 <__kernel_rem_pio2f+0x3c0>
 800c2c0:	aa30      	add	r2, sp, #192	; 0xc0
 800c2c2:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800c184 <__kernel_rem_pio2f+0x30c>
 800c2c6:	4413      	add	r3, r2
 800c2c8:	2c00      	cmp	r4, #0
 800c2ca:	da05      	bge.n	800c2d8 <__kernel_rem_pio2f+0x460>
 800c2cc:	b10f      	cbz	r7, 800c2d2 <__kernel_rem_pio2f+0x45a>
 800c2ce:	eef1 7a67 	vneg.f32	s15, s15
 800c2d2:	edc8 7a00 	vstr	s15, [r8]
 800c2d6:	e7af      	b.n	800c238 <__kernel_rem_pio2f+0x3c0>
 800c2d8:	ed33 7a01 	vldmdb	r3!, {s14}
 800c2dc:	3c01      	subs	r4, #1
 800c2de:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c2e2:	e7f1      	b.n	800c2c8 <__kernel_rem_pio2f+0x450>
 800c2e4:	ed73 7a01 	vldmdb	r3!, {s15}
 800c2e8:	3a01      	subs	r2, #1
 800c2ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c2ee:	e7d2      	b.n	800c296 <__kernel_rem_pio2f+0x41e>
 800c2f0:	eef0 7a47 	vmov.f32	s15, s14
 800c2f4:	e7d4      	b.n	800c2a0 <__kernel_rem_pio2f+0x428>
 800c2f6:	ecb2 7a01 	vldmia	r2!, {s14}
 800c2fa:	3301      	adds	r3, #1
 800c2fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c300:	e7d6      	b.n	800c2b0 <__kernel_rem_pio2f+0x438>
 800c302:	edd1 7a00 	vldr	s15, [r1]
 800c306:	edd1 6a01 	vldr	s13, [r1, #4]
 800c30a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c30e:	3801      	subs	r0, #1
 800c310:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c314:	ed81 7a00 	vstr	s14, [r1]
 800c318:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c31c:	edc1 7a01 	vstr	s15, [r1, #4]
 800c320:	e799      	b.n	800c256 <__kernel_rem_pio2f+0x3de>
 800c322:	edd2 7a00 	vldr	s15, [r2]
 800c326:	edd2 6a01 	vldr	s13, [r2, #4]
 800c32a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c32e:	3901      	subs	r1, #1
 800c330:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c334:	ed82 7a00 	vstr	s14, [r2]
 800c338:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c33c:	edc2 7a01 	vstr	s15, [r2, #4]
 800c340:	e78e      	b.n	800c260 <__kernel_rem_pio2f+0x3e8>
 800c342:	ed33 7a01 	vldmdb	r3!, {s14}
 800c346:	3c01      	subs	r4, #1
 800c348:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c34c:	e78f      	b.n	800c26e <__kernel_rem_pio2f+0x3f6>
 800c34e:	eef1 6a66 	vneg.f32	s13, s13
 800c352:	eeb1 7a47 	vneg.f32	s14, s14
 800c356:	edc8 6a00 	vstr	s13, [r8]
 800c35a:	ed88 7a01 	vstr	s14, [r8, #4]
 800c35e:	eef1 7a67 	vneg.f32	s15, s15
 800c362:	e790      	b.n	800c286 <__kernel_rem_pio2f+0x40e>

0800c364 <__kernel_sinf>:
 800c364:	ee10 3a10 	vmov	r3, s0
 800c368:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c36c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800c370:	da04      	bge.n	800c37c <__kernel_sinf+0x18>
 800c372:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800c376:	ee17 3a90 	vmov	r3, s15
 800c37a:	b35b      	cbz	r3, 800c3d4 <__kernel_sinf+0x70>
 800c37c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c380:	eddf 7a15 	vldr	s15, [pc, #84]	; 800c3d8 <__kernel_sinf+0x74>
 800c384:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800c3dc <__kernel_sinf+0x78>
 800c388:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c38c:	eddf 7a14 	vldr	s15, [pc, #80]	; 800c3e0 <__kernel_sinf+0x7c>
 800c390:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c394:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800c3e4 <__kernel_sinf+0x80>
 800c398:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c39c:	eddf 7a12 	vldr	s15, [pc, #72]	; 800c3e8 <__kernel_sinf+0x84>
 800c3a0:	ee60 6a07 	vmul.f32	s13, s0, s14
 800c3a4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c3a8:	b930      	cbnz	r0, 800c3b8 <__kernel_sinf+0x54>
 800c3aa:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800c3ec <__kernel_sinf+0x88>
 800c3ae:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c3b2:	eea6 0a26 	vfma.f32	s0, s12, s13
 800c3b6:	4770      	bx	lr
 800c3b8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800c3bc:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800c3c0:	eee0 7a86 	vfma.f32	s15, s1, s12
 800c3c4:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800c3c8:	eddf 7a09 	vldr	s15, [pc, #36]	; 800c3f0 <__kernel_sinf+0x8c>
 800c3cc:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800c3d0:	ee30 0a60 	vsub.f32	s0, s0, s1
 800c3d4:	4770      	bx	lr
 800c3d6:	bf00      	nop
 800c3d8:	2f2ec9d3 	.word	0x2f2ec9d3
 800c3dc:	b2d72f34 	.word	0xb2d72f34
 800c3e0:	3638ef1b 	.word	0x3638ef1b
 800c3e4:	b9500d01 	.word	0xb9500d01
 800c3e8:	3c088889 	.word	0x3c088889
 800c3ec:	be2aaaab 	.word	0xbe2aaaab
 800c3f0:	3e2aaaab 	.word	0x3e2aaaab

0800c3f4 <__kernel_tanf>:
 800c3f4:	b508      	push	{r3, lr}
 800c3f6:	ee10 3a10 	vmov	r3, s0
 800c3fa:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800c3fe:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
 800c402:	eef0 7a40 	vmov.f32	s15, s0
 800c406:	da17      	bge.n	800c438 <__kernel_tanf+0x44>
 800c408:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 800c40c:	ee17 1a10 	vmov	r1, s14
 800c410:	bb41      	cbnz	r1, 800c464 <__kernel_tanf+0x70>
 800c412:	1c43      	adds	r3, r0, #1
 800c414:	4313      	orrs	r3, r2
 800c416:	d108      	bne.n	800c42a <__kernel_tanf+0x36>
 800c418:	f7fe fc9c 	bl	800ad54 <fabsf>
 800c41c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c420:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c424:	eeb0 0a67 	vmov.f32	s0, s15
 800c428:	bd08      	pop	{r3, pc}
 800c42a:	2801      	cmp	r0, #1
 800c42c:	d0fa      	beq.n	800c424 <__kernel_tanf+0x30>
 800c42e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800c432:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c436:	e7f5      	b.n	800c424 <__kernel_tanf+0x30>
 800c438:	494c      	ldr	r1, [pc, #304]	; (800c56c <__kernel_tanf+0x178>)
 800c43a:	428a      	cmp	r2, r1
 800c43c:	db12      	blt.n	800c464 <__kernel_tanf+0x70>
 800c43e:	2b00      	cmp	r3, #0
 800c440:	bfb8      	it	lt
 800c442:	eef1 7a40 	vneglt.f32	s15, s0
 800c446:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 800c570 <__kernel_tanf+0x17c>
 800c44a:	ee70 7a67 	vsub.f32	s15, s0, s15
 800c44e:	ed9f 0a49 	vldr	s0, [pc, #292]	; 800c574 <__kernel_tanf+0x180>
 800c452:	bfb8      	it	lt
 800c454:	eef1 0a60 	vneglt.f32	s1, s1
 800c458:	ee70 0a60 	vsub.f32	s1, s0, s1
 800c45c:	ee70 7aa7 	vadd.f32	s15, s1, s15
 800c460:	eddf 0a45 	vldr	s1, [pc, #276]	; 800c578 <__kernel_tanf+0x184>
 800c464:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c57c <__kernel_tanf+0x188>
 800c468:	ed9f 6a45 	vldr	s12, [pc, #276]	; 800c580 <__kernel_tanf+0x18c>
 800c46c:	ed9f 5a45 	vldr	s10, [pc, #276]	; 800c584 <__kernel_tanf+0x190>
 800c470:	493e      	ldr	r1, [pc, #248]	; (800c56c <__kernel_tanf+0x178>)
 800c472:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800c476:	428a      	cmp	r2, r1
 800c478:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800c47c:	eea7 6a25 	vfma.f32	s12, s14, s11
 800c480:	eddf 5a41 	vldr	s11, [pc, #260]	; 800c588 <__kernel_tanf+0x194>
 800c484:	eee6 5a07 	vfma.f32	s11, s12, s14
 800c488:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800c58c <__kernel_tanf+0x198>
 800c48c:	eea5 6a87 	vfma.f32	s12, s11, s14
 800c490:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800c590 <__kernel_tanf+0x19c>
 800c494:	eee6 5a07 	vfma.f32	s11, s12, s14
 800c498:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 800c594 <__kernel_tanf+0x1a0>
 800c49c:	eea5 6a87 	vfma.f32	s12, s11, s14
 800c4a0:	eddf 5a3d 	vldr	s11, [pc, #244]	; 800c598 <__kernel_tanf+0x1a4>
 800c4a4:	eee7 5a05 	vfma.f32	s11, s14, s10
 800c4a8:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 800c59c <__kernel_tanf+0x1a8>
 800c4ac:	eea5 5a87 	vfma.f32	s10, s11, s14
 800c4b0:	eddf 5a3b 	vldr	s11, [pc, #236]	; 800c5a0 <__kernel_tanf+0x1ac>
 800c4b4:	eee5 5a07 	vfma.f32	s11, s10, s14
 800c4b8:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 800c5a4 <__kernel_tanf+0x1b0>
 800c4bc:	eea5 5a87 	vfma.f32	s10, s11, s14
 800c4c0:	eddf 5a39 	vldr	s11, [pc, #228]	; 800c5a8 <__kernel_tanf+0x1b4>
 800c4c4:	eee5 5a07 	vfma.f32	s11, s10, s14
 800c4c8:	eeb0 7a46 	vmov.f32	s14, s12
 800c4cc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c4d0:	ee27 5aa6 	vmul.f32	s10, s15, s13
 800c4d4:	eeb0 6a60 	vmov.f32	s12, s1
 800c4d8:	eea7 6a05 	vfma.f32	s12, s14, s10
 800c4dc:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800c5ac <__kernel_tanf+0x1b8>
 800c4e0:	eee6 0a26 	vfma.f32	s1, s12, s13
 800c4e4:	eee5 0a07 	vfma.f32	s1, s10, s14
 800c4e8:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800c4ec:	db1d      	blt.n	800c52a <__kernel_tanf+0x136>
 800c4ee:	ee06 0a90 	vmov	s13, r0
 800c4f2:	eeb8 0ae6 	vcvt.f32.s32	s0, s13
 800c4f6:	ee27 6a07 	vmul.f32	s12, s14, s14
 800c4fa:	ee37 7a00 	vadd.f32	s14, s14, s0
 800c4fe:	179b      	asrs	r3, r3, #30
 800c500:	eec6 6a07 	vdiv.f32	s13, s12, s14
 800c504:	f003 0302 	and.w	r3, r3, #2
 800c508:	f1c3 0301 	rsb	r3, r3, #1
 800c50c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800c510:	ee76 0ae0 	vsub.f32	s1, s13, s1
 800c514:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800c518:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800c51c:	ee07 3a90 	vmov	s15, r3
 800c520:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c524:	ee67 7a80 	vmul.f32	s15, s15, s0
 800c528:	e77c      	b.n	800c424 <__kernel_tanf+0x30>
 800c52a:	2801      	cmp	r0, #1
 800c52c:	d01b      	beq.n	800c566 <__kernel_tanf+0x172>
 800c52e:	4b20      	ldr	r3, [pc, #128]	; (800c5b0 <__kernel_tanf+0x1bc>)
 800c530:	ee17 2a10 	vmov	r2, s14
 800c534:	401a      	ands	r2, r3
 800c536:	ee06 2a10 	vmov	s12, r2
 800c53a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800c53e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800c542:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800c546:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800c54a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c54e:	ee16 2a90 	vmov	r2, s13
 800c552:	4013      	ands	r3, r2
 800c554:	ee07 3a90 	vmov	s15, r3
 800c558:	eea6 7a27 	vfma.f32	s14, s12, s15
 800c55c:	eea0 7aa7 	vfma.f32	s14, s1, s15
 800c560:	eee7 7a26 	vfma.f32	s15, s14, s13
 800c564:	e75e      	b.n	800c424 <__kernel_tanf+0x30>
 800c566:	eef0 7a47 	vmov.f32	s15, s14
 800c56a:	e75b      	b.n	800c424 <__kernel_tanf+0x30>
 800c56c:	3f2ca140 	.word	0x3f2ca140
 800c570:	3f490fda 	.word	0x3f490fda
 800c574:	33222168 	.word	0x33222168
 800c578:	00000000 	.word	0x00000000
 800c57c:	b79bae5f 	.word	0xb79bae5f
 800c580:	38a3f445 	.word	0x38a3f445
 800c584:	37d95384 	.word	0x37d95384
 800c588:	3a1a26c8 	.word	0x3a1a26c8
 800c58c:	3b6b6916 	.word	0x3b6b6916
 800c590:	3cb327a4 	.word	0x3cb327a4
 800c594:	3e088889 	.word	0x3e088889
 800c598:	3895c07a 	.word	0x3895c07a
 800c59c:	398137b9 	.word	0x398137b9
 800c5a0:	3abede48 	.word	0x3abede48
 800c5a4:	3c11371f 	.word	0x3c11371f
 800c5a8:	3d5d0dd1 	.word	0x3d5d0dd1
 800c5ac:	3eaaaaab 	.word	0x3eaaaaab
 800c5b0:	fffff000 	.word	0xfffff000

0800c5b4 <with_errno>:
 800c5b4:	b570      	push	{r4, r5, r6, lr}
 800c5b6:	4604      	mov	r4, r0
 800c5b8:	460d      	mov	r5, r1
 800c5ba:	4616      	mov	r6, r2
 800c5bc:	f7fb f9f2 	bl	80079a4 <__errno>
 800c5c0:	4629      	mov	r1, r5
 800c5c2:	6006      	str	r6, [r0, #0]
 800c5c4:	4620      	mov	r0, r4
 800c5c6:	bd70      	pop	{r4, r5, r6, pc}

0800c5c8 <xflow>:
 800c5c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c5ca:	4614      	mov	r4, r2
 800c5cc:	461d      	mov	r5, r3
 800c5ce:	b108      	cbz	r0, 800c5d4 <xflow+0xc>
 800c5d0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c5d4:	e9cd 2300 	strd	r2, r3, [sp]
 800c5d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c5dc:	4620      	mov	r0, r4
 800c5de:	4629      	mov	r1, r5
 800c5e0:	f7f4 f80a 	bl	80005f8 <__aeabi_dmul>
 800c5e4:	2222      	movs	r2, #34	; 0x22
 800c5e6:	b003      	add	sp, #12
 800c5e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c5ec:	f7ff bfe2 	b.w	800c5b4 <with_errno>

0800c5f0 <__math_uflow>:
 800c5f0:	b508      	push	{r3, lr}
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c5f8:	f7ff ffe6 	bl	800c5c8 <xflow>
 800c5fc:	ec41 0b10 	vmov	d0, r0, r1
 800c600:	bd08      	pop	{r3, pc}

0800c602 <__math_oflow>:
 800c602:	b508      	push	{r3, lr}
 800c604:	2200      	movs	r2, #0
 800c606:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800c60a:	f7ff ffdd 	bl	800c5c8 <xflow>
 800c60e:	ec41 0b10 	vmov	d0, r0, r1
 800c612:	bd08      	pop	{r3, pc}

0800c614 <finite>:
 800c614:	b082      	sub	sp, #8
 800c616:	ed8d 0b00 	vstr	d0, [sp]
 800c61a:	9801      	ldr	r0, [sp, #4]
 800c61c:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800c620:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c624:	0fc0      	lsrs	r0, r0, #31
 800c626:	b002      	add	sp, #8
 800c628:	4770      	bx	lr
 800c62a:	0000      	movs	r0, r0
 800c62c:	0000      	movs	r0, r0
	...

0800c630 <scalbn>:
 800c630:	b570      	push	{r4, r5, r6, lr}
 800c632:	ec55 4b10 	vmov	r4, r5, d0
 800c636:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c63a:	4606      	mov	r6, r0
 800c63c:	462b      	mov	r3, r5
 800c63e:	b99a      	cbnz	r2, 800c668 <scalbn+0x38>
 800c640:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c644:	4323      	orrs	r3, r4
 800c646:	d036      	beq.n	800c6b6 <scalbn+0x86>
 800c648:	4b39      	ldr	r3, [pc, #228]	; (800c730 <scalbn+0x100>)
 800c64a:	4629      	mov	r1, r5
 800c64c:	ee10 0a10 	vmov	r0, s0
 800c650:	2200      	movs	r2, #0
 800c652:	f7f3 ffd1 	bl	80005f8 <__aeabi_dmul>
 800c656:	4b37      	ldr	r3, [pc, #220]	; (800c734 <scalbn+0x104>)
 800c658:	429e      	cmp	r6, r3
 800c65a:	4604      	mov	r4, r0
 800c65c:	460d      	mov	r5, r1
 800c65e:	da10      	bge.n	800c682 <scalbn+0x52>
 800c660:	a32b      	add	r3, pc, #172	; (adr r3, 800c710 <scalbn+0xe0>)
 800c662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c666:	e03a      	b.n	800c6de <scalbn+0xae>
 800c668:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c66c:	428a      	cmp	r2, r1
 800c66e:	d10c      	bne.n	800c68a <scalbn+0x5a>
 800c670:	ee10 2a10 	vmov	r2, s0
 800c674:	4620      	mov	r0, r4
 800c676:	4629      	mov	r1, r5
 800c678:	f7f3 fe08 	bl	800028c <__adddf3>
 800c67c:	4604      	mov	r4, r0
 800c67e:	460d      	mov	r5, r1
 800c680:	e019      	b.n	800c6b6 <scalbn+0x86>
 800c682:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c686:	460b      	mov	r3, r1
 800c688:	3a36      	subs	r2, #54	; 0x36
 800c68a:	4432      	add	r2, r6
 800c68c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c690:	428a      	cmp	r2, r1
 800c692:	dd08      	ble.n	800c6a6 <scalbn+0x76>
 800c694:	2d00      	cmp	r5, #0
 800c696:	a120      	add	r1, pc, #128	; (adr r1, 800c718 <scalbn+0xe8>)
 800c698:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c69c:	da1c      	bge.n	800c6d8 <scalbn+0xa8>
 800c69e:	a120      	add	r1, pc, #128	; (adr r1, 800c720 <scalbn+0xf0>)
 800c6a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6a4:	e018      	b.n	800c6d8 <scalbn+0xa8>
 800c6a6:	2a00      	cmp	r2, #0
 800c6a8:	dd08      	ble.n	800c6bc <scalbn+0x8c>
 800c6aa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c6ae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c6b2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c6b6:	ec45 4b10 	vmov	d0, r4, r5
 800c6ba:	bd70      	pop	{r4, r5, r6, pc}
 800c6bc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c6c0:	da19      	bge.n	800c6f6 <scalbn+0xc6>
 800c6c2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c6c6:	429e      	cmp	r6, r3
 800c6c8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800c6cc:	dd0a      	ble.n	800c6e4 <scalbn+0xb4>
 800c6ce:	a112      	add	r1, pc, #72	; (adr r1, 800c718 <scalbn+0xe8>)
 800c6d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d1e2      	bne.n	800c69e <scalbn+0x6e>
 800c6d8:	a30f      	add	r3, pc, #60	; (adr r3, 800c718 <scalbn+0xe8>)
 800c6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6de:	f7f3 ff8b 	bl	80005f8 <__aeabi_dmul>
 800c6e2:	e7cb      	b.n	800c67c <scalbn+0x4c>
 800c6e4:	a10a      	add	r1, pc, #40	; (adr r1, 800c710 <scalbn+0xe0>)
 800c6e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d0b8      	beq.n	800c660 <scalbn+0x30>
 800c6ee:	a10e      	add	r1, pc, #56	; (adr r1, 800c728 <scalbn+0xf8>)
 800c6f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6f4:	e7b4      	b.n	800c660 <scalbn+0x30>
 800c6f6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c6fa:	3236      	adds	r2, #54	; 0x36
 800c6fc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c700:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800c704:	4620      	mov	r0, r4
 800c706:	4b0c      	ldr	r3, [pc, #48]	; (800c738 <scalbn+0x108>)
 800c708:	2200      	movs	r2, #0
 800c70a:	e7e8      	b.n	800c6de <scalbn+0xae>
 800c70c:	f3af 8000 	nop.w
 800c710:	c2f8f359 	.word	0xc2f8f359
 800c714:	01a56e1f 	.word	0x01a56e1f
 800c718:	8800759c 	.word	0x8800759c
 800c71c:	7e37e43c 	.word	0x7e37e43c
 800c720:	8800759c 	.word	0x8800759c
 800c724:	fe37e43c 	.word	0xfe37e43c
 800c728:	c2f8f359 	.word	0xc2f8f359
 800c72c:	81a56e1f 	.word	0x81a56e1f
 800c730:	43500000 	.word	0x43500000
 800c734:	ffff3cb0 	.word	0xffff3cb0
 800c738:	3c900000 	.word	0x3c900000

0800c73c <floorf>:
 800c73c:	ee10 3a10 	vmov	r3, s0
 800c740:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c744:	3a7f      	subs	r2, #127	; 0x7f
 800c746:	2a16      	cmp	r2, #22
 800c748:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c74c:	dc2a      	bgt.n	800c7a4 <floorf+0x68>
 800c74e:	2a00      	cmp	r2, #0
 800c750:	da11      	bge.n	800c776 <floorf+0x3a>
 800c752:	eddf 7a18 	vldr	s15, [pc, #96]	; 800c7b4 <floorf+0x78>
 800c756:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c75a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c75e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c762:	dd05      	ble.n	800c770 <floorf+0x34>
 800c764:	2b00      	cmp	r3, #0
 800c766:	da23      	bge.n	800c7b0 <floorf+0x74>
 800c768:	4a13      	ldr	r2, [pc, #76]	; (800c7b8 <floorf+0x7c>)
 800c76a:	2900      	cmp	r1, #0
 800c76c:	bf18      	it	ne
 800c76e:	4613      	movne	r3, r2
 800c770:	ee00 3a10 	vmov	s0, r3
 800c774:	4770      	bx	lr
 800c776:	4911      	ldr	r1, [pc, #68]	; (800c7bc <floorf+0x80>)
 800c778:	4111      	asrs	r1, r2
 800c77a:	420b      	tst	r3, r1
 800c77c:	d0fa      	beq.n	800c774 <floorf+0x38>
 800c77e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800c7b4 <floorf+0x78>
 800c782:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c786:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800c78a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c78e:	ddef      	ble.n	800c770 <floorf+0x34>
 800c790:	2b00      	cmp	r3, #0
 800c792:	bfbe      	ittt	lt
 800c794:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800c798:	fa40 f202 	asrlt.w	r2, r0, r2
 800c79c:	189b      	addlt	r3, r3, r2
 800c79e:	ea23 0301 	bic.w	r3, r3, r1
 800c7a2:	e7e5      	b.n	800c770 <floorf+0x34>
 800c7a4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800c7a8:	d3e4      	bcc.n	800c774 <floorf+0x38>
 800c7aa:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c7ae:	4770      	bx	lr
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	e7dd      	b.n	800c770 <floorf+0x34>
 800c7b4:	7149f2ca 	.word	0x7149f2ca
 800c7b8:	bf800000 	.word	0xbf800000
 800c7bc:	007fffff 	.word	0x007fffff

0800c7c0 <scalbnf>:
 800c7c0:	ee10 3a10 	vmov	r3, s0
 800c7c4:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800c7c8:	d025      	beq.n	800c816 <scalbnf+0x56>
 800c7ca:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800c7ce:	d302      	bcc.n	800c7d6 <scalbnf+0x16>
 800c7d0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c7d4:	4770      	bx	lr
 800c7d6:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800c7da:	d122      	bne.n	800c822 <scalbnf+0x62>
 800c7dc:	4b2a      	ldr	r3, [pc, #168]	; (800c888 <scalbnf+0xc8>)
 800c7de:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800c88c <scalbnf+0xcc>
 800c7e2:	4298      	cmp	r0, r3
 800c7e4:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c7e8:	db16      	blt.n	800c818 <scalbnf+0x58>
 800c7ea:	ee10 3a10 	vmov	r3, s0
 800c7ee:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800c7f2:	3a19      	subs	r2, #25
 800c7f4:	4402      	add	r2, r0
 800c7f6:	2afe      	cmp	r2, #254	; 0xfe
 800c7f8:	dd15      	ble.n	800c826 <scalbnf+0x66>
 800c7fa:	ee10 3a10 	vmov	r3, s0
 800c7fe:	eddf 7a24 	vldr	s15, [pc, #144]	; 800c890 <scalbnf+0xd0>
 800c802:	eddf 6a24 	vldr	s13, [pc, #144]	; 800c894 <scalbnf+0xd4>
 800c806:	2b00      	cmp	r3, #0
 800c808:	eeb0 7a67 	vmov.f32	s14, s15
 800c80c:	bfb8      	it	lt
 800c80e:	eef0 7a66 	vmovlt.f32	s15, s13
 800c812:	ee27 0a27 	vmul.f32	s0, s14, s15
 800c816:	4770      	bx	lr
 800c818:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800c898 <scalbnf+0xd8>
 800c81c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800c820:	4770      	bx	lr
 800c822:	0dd2      	lsrs	r2, r2, #23
 800c824:	e7e6      	b.n	800c7f4 <scalbnf+0x34>
 800c826:	2a00      	cmp	r2, #0
 800c828:	dd06      	ble.n	800c838 <scalbnf+0x78>
 800c82a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c82e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800c832:	ee00 3a10 	vmov	s0, r3
 800c836:	4770      	bx	lr
 800c838:	f112 0f16 	cmn.w	r2, #22
 800c83c:	da1a      	bge.n	800c874 <scalbnf+0xb4>
 800c83e:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c842:	4298      	cmp	r0, r3
 800c844:	ee10 3a10 	vmov	r3, s0
 800c848:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c84c:	dd0a      	ble.n	800c864 <scalbnf+0xa4>
 800c84e:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800c890 <scalbnf+0xd0>
 800c852:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800c894 <scalbnf+0xd4>
 800c856:	eef0 7a40 	vmov.f32	s15, s0
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	bf18      	it	ne
 800c85e:	eeb0 0a47 	vmovne.f32	s0, s14
 800c862:	e7db      	b.n	800c81c <scalbnf+0x5c>
 800c864:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800c898 <scalbnf+0xd8>
 800c868:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800c89c <scalbnf+0xdc>
 800c86c:	eef0 7a40 	vmov.f32	s15, s0
 800c870:	2b00      	cmp	r3, #0
 800c872:	e7f3      	b.n	800c85c <scalbnf+0x9c>
 800c874:	3219      	adds	r2, #25
 800c876:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c87a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800c87e:	eddf 7a08 	vldr	s15, [pc, #32]	; 800c8a0 <scalbnf+0xe0>
 800c882:	ee07 3a10 	vmov	s14, r3
 800c886:	e7c4      	b.n	800c812 <scalbnf+0x52>
 800c888:	ffff3cb0 	.word	0xffff3cb0
 800c88c:	4c000000 	.word	0x4c000000
 800c890:	7149f2ca 	.word	0x7149f2ca
 800c894:	f149f2ca 	.word	0xf149f2ca
 800c898:	0da24260 	.word	0x0da24260
 800c89c:	8da24260 	.word	0x8da24260
 800c8a0:	33000000 	.word	0x33000000

0800c8a4 <_init>:
 800c8a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8a6:	bf00      	nop
 800c8a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8aa:	bc08      	pop	{r3}
 800c8ac:	469e      	mov	lr, r3
 800c8ae:	4770      	bx	lr

0800c8b0 <_fini>:
 800c8b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8b2:	bf00      	nop
 800c8b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8b6:	bc08      	pop	{r3}
 800c8b8:	469e      	mov	lr, r3
 800c8ba:	4770      	bx	lr
