<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: TIM Extended Remapping</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">TIM Extended Remapping <div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___h_a_l___driver.html">STM32F4xx_HAL_Driver</a> &raquo; <a class="el" href="group___t_i_m_ex.html">TIMEx</a> &raquo; <a class="el" href="group___t_i_m_ex___exported___constants.html">TIM Extended Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for TIM Extended Remapping:</div>
<div class="dyncontent">
<div class="center"><img src="group___t_i_m_ex___remap.png" border="0" usemap="#agroup______t__i__m__ex______remap" loading="lazy" alt=""/></div>
<map name="agroup______t__i__m__ex______remap" id="agroup______t__i__m__ex______remap">
<area shape="rect" href="group___t_i_m_ex___exported___constants.html" title=" " alt="" coords="5,5,165,48"/>
<area shape="rect" title=" " alt="" coords="213,13,386,40"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-define-members" class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8525d77a5f6fea05530e812e991e4d6d" id="r_ga8525d77a5f6fea05530e812e991e4d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8525d77a5f6fea05530e812e991e4d6d">TIM_TIM5_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:ga62000fc12a4ed5909723b881533a2f93" id="r_ga62000fc12a4ed5909723b881533a2f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga62000fc12a4ed5909723b881533a2f93">TIM_TIM5_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120">TIM_OR_TI4_RMP_0</a></td></tr>
<tr class="memitem:ga9f09de021d2f68730c952b4f0ebb82bc" id="r_ga9f09de021d2f68730c952b4f0ebb82bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9f09de021d2f68730c952b4f0ebb82bc">TIM_TIM5_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629">TIM_OR_TI4_RMP_1</a></td></tr>
<tr class="memitem:ga93e312581ffb28601b36b4f8b240df79" id="r_ga93e312581ffb28601b36b4f8b240df79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga93e312581ffb28601b36b4f8b240df79">TIM_TIM5_RTC</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629">TIM_OR_TI4_RMP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120">TIM_OR_TI4_RMP_0</a>)</td></tr>
<tr class="memitem:gac8a0bac87924350651da1957081bc9ae" id="r_gac8a0bac87924350651da1957081bc9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac8a0bac87924350651da1957081bc9ae">TIM_TIM11_GPIO</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memitem:ga3b08e8165670e3034401099aada7712d" id="r_ga3b08e8165670e3034401099aada7712d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3b08e8165670e3034401099aada7712d">TIM_TIM11_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98d9cdc55111a548e48df0819922852b">TIM_OR_TI1_RMP_1</a></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<a name="doc-define-members" id="doc-define-members"></a><h2 id="header-doc-define-members" class="groupheader">Macro Definition Documentation</h2>
<a id="gac8a0bac87924350651da1957081bc9ae" name="gac8a0bac87924350651da1957081bc9ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a0bac87924350651da1957081bc9ae">&#9670;&#160;</a></span>TIM_TIM11_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM11_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM11 TI1 is connected to GPIO </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__tim__ex_8h_source.html#l00088">88</a> of file <a class="el" href="stm32f4xx__hal__tim__ex_8h_source.html">stm32f4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga3b08e8165670e3034401099aada7712d" name="ga3b08e8165670e3034401099aada7712d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b08e8165670e3034401099aada7712d">&#9670;&#160;</a></span>TIM_TIM11_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM11_HSE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98d9cdc55111a548e48df0819922852b">TIM_OR_TI1_RMP_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM11 TI1 is connected to HSE_RTC clock </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__tim__ex_8h_source.html#l00089">89</a> of file <a class="el" href="stm32f4xx__hal__tim__ex_8h_source.html">stm32f4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga8525d77a5f6fea05530e812e991e4d6d" name="ga8525d77a5f6fea05530e812e991e4d6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8525d77a5f6fea05530e812e991e4d6d">&#9670;&#160;</a></span>TIM_TIM5_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM5_GPIO&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM5 TI4 is connected to GPIO </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__tim__ex_8h_source.html#l00083">83</a> of file <a class="el" href="stm32f4xx__hal__tim__ex_8h_source.html">stm32f4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga9f09de021d2f68730c952b4f0ebb82bc" name="ga9f09de021d2f68730c952b4f0ebb82bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f09de021d2f68730c952b4f0ebb82bc">&#9670;&#160;</a></span>TIM_TIM5_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM5_LSE&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629">TIM_OR_TI4_RMP_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM5 TI4 is connected to LSE </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__tim__ex_8h_source.html#l00085">85</a> of file <a class="el" href="stm32f4xx__hal__tim__ex_8h_source.html">stm32f4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga62000fc12a4ed5909723b881533a2f93" name="ga62000fc12a4ed5909723b881533a2f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62000fc12a4ed5909723b881533a2f93">&#9670;&#160;</a></span>TIM_TIM5_LSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM5_LSI&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120">TIM_OR_TI4_RMP_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM5 TI4 is connected to LSI </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__tim__ex_8h_source.html#l00084">84</a> of file <a class="el" href="stm32f4xx__hal__tim__ex_8h_source.html">stm32f4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga93e312581ffb28601b36b4f8b240df79" name="ga93e312581ffb28601b36b4f8b240df79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93e312581ffb28601b36b4f8b240df79">&#9670;&#160;</a></span>TIM_TIM5_RTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM5_RTC&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629">TIM_OR_TI4_RMP_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120">TIM_OR_TI4_RMP_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM5 TI4 is connected to the RTC wakeup interrupt </p>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__tim__ex_8h_source.html#l00086">86</a> of file <a class="el" href="stm32f4xx__hal__tim__ex_8h_source.html">stm32f4xx_hal_tim_ex.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
