
ProjektAS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008464  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  080085ec  080085ec  000185ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080086e0  080086e0  000186e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080086e4  080086e4  000186e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000a0  20000000  080086e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00003788  200000a0  08008788  000200a0  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20003828  08008788  00023828  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
  9 .debug_info   000218c1  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003d2a  00000000  00000000  00041991  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000013e0  00000000  00000000  000456c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001250  00000000  00000000  00046aa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00009e09  00000000  00000000  00047cf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000061b8  00000000  00000000  00051af9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00057cb1  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00005184  00000000  00000000  00057d30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a0 	.word	0x200000a0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080085d4 	.word	0x080085d4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000a4 	.word	0x200000a4
 80001c4:	080085d4 	.word	0x080085d4

080001c8 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	607b      	str	r3, [r7, #4]
 80001d0:	4603      	mov	r3, r0
 80001d2:	81fb      	strh	r3, [r7, #14]
 80001d4:	460b      	mov	r3, r1
 80001d6:	81bb      	strh	r3, [r7, #12]
 80001d8:	4613      	mov	r3, r2
 80001da:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80001dc:	2300      	movs	r3, #0
 80001de:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 80001e0:	f000 fc96 	bl	8000b10 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 80001e4:	89fb      	ldrh	r3, [r7, #14]
 80001e6:	b2db      	uxtb	r3, r3
 80001e8:	2201      	movs	r2, #1
 80001ea:	2102      	movs	r1, #2
 80001ec:	4618      	mov	r0, r3
 80001ee:	f000 fb01 	bl	80007f4 <CODEC_IO_Write>
 80001f2:	4603      	mov	r3, r0
 80001f4:	461a      	mov	r2, r3
 80001f6:	697b      	ldr	r3, [r7, #20]
 80001f8:	4413      	add	r3, r2
 80001fa:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 80001fc:	89bb      	ldrh	r3, [r7, #12]
 80001fe:	3b01      	subs	r3, #1
 8000200:	2b03      	cmp	r3, #3
 8000202:	d81b      	bhi.n	800023c <cs43l22_Init+0x74>
 8000204:	a201      	add	r2, pc, #4	; (adr r2, 800020c <cs43l22_Init+0x44>)
 8000206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800020a:	bf00      	nop
 800020c:	0800021d 	.word	0x0800021d
 8000210:	08000225 	.word	0x08000225
 8000214:	0800022d 	.word	0x0800022d
 8000218:	08000235 	.word	0x08000235
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 800021c:	4b5b      	ldr	r3, [pc, #364]	; (800038c <cs43l22_Init+0x1c4>)
 800021e:	22fa      	movs	r2, #250	; 0xfa
 8000220:	701a      	strb	r2, [r3, #0]
    break;
 8000222:	e00f      	b.n	8000244 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8000224:	4b59      	ldr	r3, [pc, #356]	; (800038c <cs43l22_Init+0x1c4>)
 8000226:	22af      	movs	r2, #175	; 0xaf
 8000228:	701a      	strb	r2, [r3, #0]
    break;
 800022a:	e00b      	b.n	8000244 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 800022c:	4b57      	ldr	r3, [pc, #348]	; (800038c <cs43l22_Init+0x1c4>)
 800022e:	22aa      	movs	r2, #170	; 0xaa
 8000230:	701a      	strb	r2, [r3, #0]
    break;
 8000232:	e007      	b.n	8000244 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8000234:	4b55      	ldr	r3, [pc, #340]	; (800038c <cs43l22_Init+0x1c4>)
 8000236:	2205      	movs	r2, #5
 8000238:	701a      	strb	r2, [r3, #0]
    break;    
 800023a:	e003      	b.n	8000244 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 800023c:	4b53      	ldr	r3, [pc, #332]	; (800038c <cs43l22_Init+0x1c4>)
 800023e:	2205      	movs	r2, #5
 8000240:	701a      	strb	r2, [r3, #0]
    break;    
 8000242:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000244:	89fb      	ldrh	r3, [r7, #14]
 8000246:	b2d8      	uxtb	r0, r3
 8000248:	4b50      	ldr	r3, [pc, #320]	; (800038c <cs43l22_Init+0x1c4>)
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	b2db      	uxtb	r3, r3
 800024e:	461a      	mov	r2, r3
 8000250:	2104      	movs	r1, #4
 8000252:	f000 facf 	bl	80007f4 <CODEC_IO_Write>
 8000256:	4603      	mov	r3, r0
 8000258:	461a      	mov	r2, r3
 800025a:	697b      	ldr	r3, [r7, #20]
 800025c:	4413      	add	r3, r2
 800025e:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000260:	89fb      	ldrh	r3, [r7, #14]
 8000262:	b2db      	uxtb	r3, r3
 8000264:	2281      	movs	r2, #129	; 0x81
 8000266:	2105      	movs	r1, #5
 8000268:	4618      	mov	r0, r3
 800026a:	f000 fac3 	bl	80007f4 <CODEC_IO_Write>
 800026e:	4603      	mov	r3, r0
 8000270:	461a      	mov	r2, r3
 8000272:	697b      	ldr	r3, [r7, #20]
 8000274:	4413      	add	r3, r2
 8000276:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000278:	89fb      	ldrh	r3, [r7, #14]
 800027a:	b2db      	uxtb	r3, r3
 800027c:	2204      	movs	r2, #4
 800027e:	2106      	movs	r1, #6
 8000280:	4618      	mov	r0, r3
 8000282:	f000 fab7 	bl	80007f4 <CODEC_IO_Write>
 8000286:	4603      	mov	r3, r0
 8000288:	461a      	mov	r2, r3
 800028a:	697b      	ldr	r3, [r7, #20]
 800028c:	4413      	add	r3, r2
 800028e:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000290:	7afa      	ldrb	r2, [r7, #11]
 8000292:	89fb      	ldrh	r3, [r7, #14]
 8000294:	4611      	mov	r1, r2
 8000296:	4618      	mov	r0, r3
 8000298:	f000 f964 	bl	8000564 <cs43l22_SetVolume>
 800029c:	4602      	mov	r2, r0
 800029e:	697b      	ldr	r3, [r7, #20]
 80002a0:	4413      	add	r3, r2
 80002a2:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 80002a4:	89bb      	ldrh	r3, [r7, #12]
 80002a6:	2b02      	cmp	r3, #2
 80002a8:	d023      	beq.n	80002f2 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 80002aa:	89fb      	ldrh	r3, [r7, #14]
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	2206      	movs	r2, #6
 80002b0:	210f      	movs	r1, #15
 80002b2:	4618      	mov	r0, r3
 80002b4:	f000 fa9e 	bl	80007f4 <CODEC_IO_Write>
 80002b8:	4603      	mov	r3, r0
 80002ba:	461a      	mov	r2, r3
 80002bc:	697b      	ldr	r3, [r7, #20]
 80002be:	4413      	add	r3, r2
 80002c0:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 80002c2:	89fb      	ldrh	r3, [r7, #14]
 80002c4:	b2db      	uxtb	r3, r3
 80002c6:	2200      	movs	r2, #0
 80002c8:	2124      	movs	r1, #36	; 0x24
 80002ca:	4618      	mov	r0, r3
 80002cc:	f000 fa92 	bl	80007f4 <CODEC_IO_Write>
 80002d0:	4603      	mov	r3, r0
 80002d2:	461a      	mov	r2, r3
 80002d4:	697b      	ldr	r3, [r7, #20]
 80002d6:	4413      	add	r3, r2
 80002d8:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 80002da:	89fb      	ldrh	r3, [r7, #14]
 80002dc:	b2db      	uxtb	r3, r3
 80002de:	2200      	movs	r2, #0
 80002e0:	2125      	movs	r1, #37	; 0x25
 80002e2:	4618      	mov	r0, r3
 80002e4:	f000 fa86 	bl	80007f4 <CODEC_IO_Write>
 80002e8:	4603      	mov	r3, r0
 80002ea:	461a      	mov	r2, r3
 80002ec:	697b      	ldr	r3, [r7, #20]
 80002ee:	4413      	add	r3, r2
 80002f0:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 80002f2:	89fb      	ldrh	r3, [r7, #14]
 80002f4:	b2db      	uxtb	r3, r3
 80002f6:	2200      	movs	r2, #0
 80002f8:	210a      	movs	r1, #10
 80002fa:	4618      	mov	r0, r3
 80002fc:	f000 fa7a 	bl	80007f4 <CODEC_IO_Write>
 8000300:	4603      	mov	r3, r0
 8000302:	461a      	mov	r2, r3
 8000304:	697b      	ldr	r3, [r7, #20]
 8000306:	4413      	add	r3, r2
 8000308:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800030a:	89fb      	ldrh	r3, [r7, #14]
 800030c:	b2db      	uxtb	r3, r3
 800030e:	2204      	movs	r2, #4
 8000310:	210e      	movs	r1, #14
 8000312:	4618      	mov	r0, r3
 8000314:	f000 fa6e 	bl	80007f4 <CODEC_IO_Write>
 8000318:	4603      	mov	r3, r0
 800031a:	461a      	mov	r2, r3
 800031c:	697b      	ldr	r3, [r7, #20]
 800031e:	4413      	add	r3, r2
 8000320:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8000322:	89fb      	ldrh	r3, [r7, #14]
 8000324:	b2db      	uxtb	r3, r3
 8000326:	2200      	movs	r2, #0
 8000328:	2127      	movs	r1, #39	; 0x27
 800032a:	4618      	mov	r0, r3
 800032c:	f000 fa62 	bl	80007f4 <CODEC_IO_Write>
 8000330:	4603      	mov	r3, r0
 8000332:	461a      	mov	r2, r3
 8000334:	697b      	ldr	r3, [r7, #20]
 8000336:	4413      	add	r3, r2
 8000338:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 800033a:	89fb      	ldrh	r3, [r7, #14]
 800033c:	b2db      	uxtb	r3, r3
 800033e:	220f      	movs	r2, #15
 8000340:	211f      	movs	r1, #31
 8000342:	4618      	mov	r0, r3
 8000344:	f000 fa56 	bl	80007f4 <CODEC_IO_Write>
 8000348:	4603      	mov	r3, r0
 800034a:	461a      	mov	r2, r3
 800034c:	697b      	ldr	r3, [r7, #20]
 800034e:	4413      	add	r3, r2
 8000350:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8000352:	89fb      	ldrh	r3, [r7, #14]
 8000354:	b2db      	uxtb	r3, r3
 8000356:	220a      	movs	r2, #10
 8000358:	211a      	movs	r1, #26
 800035a:	4618      	mov	r0, r3
 800035c:	f000 fa4a 	bl	80007f4 <CODEC_IO_Write>
 8000360:	4603      	mov	r3, r0
 8000362:	461a      	mov	r2, r3
 8000364:	697b      	ldr	r3, [r7, #20]
 8000366:	4413      	add	r3, r2
 8000368:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 800036a:	89fb      	ldrh	r3, [r7, #14]
 800036c:	b2db      	uxtb	r3, r3
 800036e:	220a      	movs	r2, #10
 8000370:	211b      	movs	r1, #27
 8000372:	4618      	mov	r0, r3
 8000374:	f000 fa3e 	bl	80007f4 <CODEC_IO_Write>
 8000378:	4603      	mov	r3, r0
 800037a:	461a      	mov	r2, r3
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	4413      	add	r3, r2
 8000380:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8000382:	697b      	ldr	r3, [r7, #20]
}
 8000384:	4618      	mov	r0, r3
 8000386:	3718      	adds	r7, #24
 8000388:	46bd      	mov	sp, r7
 800038a:	bd80      	pop	{r7, pc}
 800038c:	200000bc 	.word	0x200000bc

08000390 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8000394:	f000 fbf2 	bl	8000b7c <AUDIO_IO_DeInit>
}
 8000398:	bf00      	nop
 800039a:	bd80      	pop	{r7, pc}

0800039c <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b084      	sub	sp, #16
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	4603      	mov	r3, r0
 80003a4:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 80003a6:	f000 fbb3 	bl	8000b10 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 80003aa:	88fb      	ldrh	r3, [r7, #6]
 80003ac:	b2db      	uxtb	r3, r3
 80003ae:	2101      	movs	r1, #1
 80003b0:	4618      	mov	r0, r3
 80003b2:	f000 fc3b 	bl	8000c2c <AUDIO_IO_Read>
 80003b6:	4603      	mov	r3, r0
 80003b8:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 80003ba:	7bfb      	ldrb	r3, [r7, #15]
 80003bc:	f023 0307 	bic.w	r3, r3, #7
 80003c0:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 80003c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80003c4:	4618      	mov	r0, r3
 80003c6:	3710      	adds	r7, #16
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bd80      	pop	{r7, pc}

080003cc <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	4603      	mov	r3, r0
 80003d4:	6039      	str	r1, [r7, #0]
 80003d6:	80fb      	strh	r3, [r7, #6]
 80003d8:	4613      	mov	r3, r2
 80003da:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 80003dc:	2300      	movs	r3, #0
 80003de:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 80003e0:	4b16      	ldr	r3, [pc, #88]	; (800043c <cs43l22_Play+0x70>)
 80003e2:	781b      	ldrb	r3, [r3, #0]
 80003e4:	2b01      	cmp	r3, #1
 80003e6:	d123      	bne.n	8000430 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 80003e8:	88fb      	ldrh	r3, [r7, #6]
 80003ea:	b2db      	uxtb	r3, r3
 80003ec:	2206      	movs	r2, #6
 80003ee:	210e      	movs	r1, #14
 80003f0:	4618      	mov	r0, r3
 80003f2:	f000 f9ff 	bl	80007f4 <CODEC_IO_Write>
 80003f6:	4603      	mov	r3, r0
 80003f8:	461a      	mov	r2, r3
 80003fa:	68fb      	ldr	r3, [r7, #12]
 80003fc:	4413      	add	r3, r2
 80003fe:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8000400:	88fb      	ldrh	r3, [r7, #6]
 8000402:	2100      	movs	r1, #0
 8000404:	4618      	mov	r0, r3
 8000406:	f000 f919 	bl	800063c <cs43l22_SetMute>
 800040a:	4602      	mov	r2, r0
 800040c:	68fb      	ldr	r3, [r7, #12]
 800040e:	4413      	add	r3, r2
 8000410:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8000412:	88fb      	ldrh	r3, [r7, #6]
 8000414:	b2db      	uxtb	r3, r3
 8000416:	229e      	movs	r2, #158	; 0x9e
 8000418:	2102      	movs	r1, #2
 800041a:	4618      	mov	r0, r3
 800041c:	f000 f9ea 	bl	80007f4 <CODEC_IO_Write>
 8000420:	4603      	mov	r3, r0
 8000422:	461a      	mov	r2, r3
 8000424:	68fb      	ldr	r3, [r7, #12]
 8000426:	4413      	add	r3, r2
 8000428:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 800042a:	4b04      	ldr	r3, [pc, #16]	; (800043c <cs43l22_Play+0x70>)
 800042c:	2200      	movs	r2, #0
 800042e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8000430:	68fb      	ldr	r3, [r7, #12]
}
 8000432:	4618      	mov	r0, r3
 8000434:	3710      	adds	r7, #16
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	20000030 	.word	0x20000030

08000440 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8000440:	b580      	push	{r7, lr}
 8000442:	b084      	sub	sp, #16
 8000444:	af00      	add	r7, sp, #0
 8000446:	4603      	mov	r3, r0
 8000448:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800044a:	2300      	movs	r3, #0
 800044c:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800044e:	88fb      	ldrh	r3, [r7, #6]
 8000450:	2101      	movs	r1, #1
 8000452:	4618      	mov	r0, r3
 8000454:	f000 f8f2 	bl	800063c <cs43l22_SetMute>
 8000458:	4602      	mov	r2, r0
 800045a:	68fb      	ldr	r3, [r7, #12]
 800045c:	4413      	add	r3, r2
 800045e:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8000460:	88fb      	ldrh	r3, [r7, #6]
 8000462:	b2db      	uxtb	r3, r3
 8000464:	2201      	movs	r2, #1
 8000466:	2102      	movs	r1, #2
 8000468:	4618      	mov	r0, r3
 800046a:	f000 f9c3 	bl	80007f4 <CODEC_IO_Write>
 800046e:	4603      	mov	r3, r0
 8000470:	461a      	mov	r2, r3
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	4413      	add	r3, r2
 8000476:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8000478:	68fb      	ldr	r3, [r7, #12]
}
 800047a:	4618      	mov	r0, r3
 800047c:	3710      	adds	r7, #16
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
	...

08000484 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b084      	sub	sp, #16
 8000488:	af00      	add	r7, sp, #0
 800048a:	4603      	mov	r3, r0
 800048c:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800048e:	2300      	movs	r3, #0
 8000490:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8000492:	2300      	movs	r3, #0
 8000494:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8000496:	88fb      	ldrh	r3, [r7, #6]
 8000498:	2100      	movs	r1, #0
 800049a:	4618      	mov	r0, r3
 800049c:	f000 f8ce 	bl	800063c <cs43l22_SetMute>
 80004a0:	4602      	mov	r2, r0
 80004a2:	68fb      	ldr	r3, [r7, #12]
 80004a4:	4413      	add	r3, r2
 80004a6:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 80004a8:	2300      	movs	r3, #0
 80004aa:	60bb      	str	r3, [r7, #8]
 80004ac:	e002      	b.n	80004b4 <cs43l22_Resume+0x30>
 80004ae:	68bb      	ldr	r3, [r7, #8]
 80004b0:	3301      	adds	r3, #1
 80004b2:	60bb      	str	r3, [r7, #8]
 80004b4:	68bb      	ldr	r3, [r7, #8]
 80004b6:	2bfe      	cmp	r3, #254	; 0xfe
 80004b8:	d9f9      	bls.n	80004ae <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80004ba:	88fb      	ldrh	r3, [r7, #6]
 80004bc:	b2d8      	uxtb	r0, r3
 80004be:	4b0e      	ldr	r3, [pc, #56]	; (80004f8 <cs43l22_Resume+0x74>)
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	b2db      	uxtb	r3, r3
 80004c4:	461a      	mov	r2, r3
 80004c6:	2104      	movs	r1, #4
 80004c8:	f000 f994 	bl	80007f4 <CODEC_IO_Write>
 80004cc:	4603      	mov	r3, r0
 80004ce:	461a      	mov	r2, r3
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	4413      	add	r3, r2
 80004d4:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 80004d6:	88fb      	ldrh	r3, [r7, #6]
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	229e      	movs	r2, #158	; 0x9e
 80004dc:	2102      	movs	r1, #2
 80004de:	4618      	mov	r0, r3
 80004e0:	f000 f988 	bl	80007f4 <CODEC_IO_Write>
 80004e4:	4603      	mov	r3, r0
 80004e6:	461a      	mov	r2, r3
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	4413      	add	r3, r2
 80004ec:	60fb      	str	r3, [r7, #12]
  
  return counter;
 80004ee:	68fb      	ldr	r3, [r7, #12]
}
 80004f0:	4618      	mov	r0, r3
 80004f2:	3710      	adds	r7, #16
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	200000bc 	.word	0x200000bc

080004fc <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af00      	add	r7, sp, #0
 8000502:	4603      	mov	r3, r0
 8000504:	6039      	str	r1, [r7, #0]
 8000506:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000508:	2300      	movs	r3, #0
 800050a:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800050c:	88fb      	ldrh	r3, [r7, #6]
 800050e:	2101      	movs	r1, #1
 8000510:	4618      	mov	r0, r3
 8000512:	f000 f893 	bl	800063c <cs43l22_SetMute>
 8000516:	4602      	mov	r2, r0
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	4413      	add	r3, r2
 800051c:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800051e:	88fb      	ldrh	r3, [r7, #6]
 8000520:	b2db      	uxtb	r3, r3
 8000522:	2204      	movs	r2, #4
 8000524:	210e      	movs	r1, #14
 8000526:	4618      	mov	r0, r3
 8000528:	f000 f964 	bl	80007f4 <CODEC_IO_Write>
 800052c:	4603      	mov	r3, r0
 800052e:	461a      	mov	r2, r3
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	4413      	add	r3, r2
 8000534:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8000536:	88fb      	ldrh	r3, [r7, #6]
 8000538:	b2db      	uxtb	r3, r3
 800053a:	229f      	movs	r2, #159	; 0x9f
 800053c:	2102      	movs	r1, #2
 800053e:	4618      	mov	r0, r3
 8000540:	f000 f958 	bl	80007f4 <CODEC_IO_Write>
 8000544:	4603      	mov	r3, r0
 8000546:	461a      	mov	r2, r3
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	4413      	add	r3, r2
 800054c:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 800054e:	4b04      	ldr	r3, [pc, #16]	; (8000560 <cs43l22_Stop+0x64>)
 8000550:	2201      	movs	r2, #1
 8000552:	701a      	strb	r2, [r3, #0]
  return counter;    
 8000554:	68fb      	ldr	r3, [r7, #12]
}
 8000556:	4618      	mov	r0, r3
 8000558:	3710      	adds	r7, #16
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	20000030 	.word	0x20000030

08000564 <cs43l22_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
 800056a:	4603      	mov	r3, r0
 800056c:	460a      	mov	r2, r1
 800056e:	80fb      	strh	r3, [r7, #6]
 8000570:	4613      	mov	r3, r2
 8000572:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8000574:	2300      	movs	r3, #0
 8000576:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8000578:	797b      	ldrb	r3, [r7, #5]
 800057a:	2b64      	cmp	r3, #100	; 0x64
 800057c:	d80b      	bhi.n	8000596 <cs43l22_SetVolume+0x32>
 800057e:	797a      	ldrb	r2, [r7, #5]
 8000580:	4613      	mov	r3, r2
 8000582:	021b      	lsls	r3, r3, #8
 8000584:	1a9b      	subs	r3, r3, r2
 8000586:	4a25      	ldr	r2, [pc, #148]	; (800061c <cs43l22_SetVolume+0xb8>)
 8000588:	fb82 1203 	smull	r1, r2, r2, r3
 800058c:	1152      	asrs	r2, r2, #5
 800058e:	17db      	asrs	r3, r3, #31
 8000590:	1ad3      	subs	r3, r2, r3
 8000592:	b2db      	uxtb	r3, r3
 8000594:	e000      	b.n	8000598 <cs43l22_SetVolume+0x34>
 8000596:	2364      	movs	r3, #100	; 0x64
 8000598:	72fb      	strb	r3, [r7, #11]

  if(Volume > 0xE6)
 800059a:	797b      	ldrb	r3, [r7, #5]
 800059c:	2be6      	cmp	r3, #230	; 0xe6
 800059e:	d91c      	bls.n	80005da <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 80005a0:	88fb      	ldrh	r3, [r7, #6]
 80005a2:	b2d8      	uxtb	r0, r3
 80005a4:	7afb      	ldrb	r3, [r7, #11]
 80005a6:	3319      	adds	r3, #25
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	461a      	mov	r2, r3
 80005ac:	2120      	movs	r1, #32
 80005ae:	f000 f921 	bl	80007f4 <CODEC_IO_Write>
 80005b2:	4603      	mov	r3, r0
 80005b4:	461a      	mov	r2, r3
 80005b6:	68fb      	ldr	r3, [r7, #12]
 80005b8:	4413      	add	r3, r2
 80005ba:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 80005bc:	88fb      	ldrh	r3, [r7, #6]
 80005be:	b2d8      	uxtb	r0, r3
 80005c0:	7afb      	ldrb	r3, [r7, #11]
 80005c2:	3319      	adds	r3, #25
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	461a      	mov	r2, r3
 80005c8:	2121      	movs	r1, #33	; 0x21
 80005ca:	f000 f913 	bl	80007f4 <CODEC_IO_Write>
 80005ce:	4603      	mov	r3, r0
 80005d0:	461a      	mov	r2, r3
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	4413      	add	r3, r2
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	e01b      	b.n	8000612 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80005da:	88fb      	ldrh	r3, [r7, #6]
 80005dc:	b2d8      	uxtb	r0, r3
 80005de:	7afb      	ldrb	r3, [r7, #11]
 80005e0:	3319      	adds	r3, #25
 80005e2:	b2db      	uxtb	r3, r3
 80005e4:	461a      	mov	r2, r3
 80005e6:	2120      	movs	r1, #32
 80005e8:	f000 f904 	bl	80007f4 <CODEC_IO_Write>
 80005ec:	4603      	mov	r3, r0
 80005ee:	461a      	mov	r2, r3
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	4413      	add	r3, r2
 80005f4:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 80005f6:	88fb      	ldrh	r3, [r7, #6]
 80005f8:	b2d8      	uxtb	r0, r3
 80005fa:	7afb      	ldrb	r3, [r7, #11]
 80005fc:	3319      	adds	r3, #25
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	461a      	mov	r2, r3
 8000602:	2121      	movs	r1, #33	; 0x21
 8000604:	f000 f8f6 	bl	80007f4 <CODEC_IO_Write>
 8000608:	4603      	mov	r3, r0
 800060a:	461a      	mov	r2, r3
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	4413      	add	r3, r2
 8000610:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8000612:	68fb      	ldr	r3, [r7, #12]
}
 8000614:	4618      	mov	r0, r3
 8000616:	3710      	adds	r7, #16
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	51eb851f 	.word	0x51eb851f

08000620 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	6039      	str	r1, [r7, #0]
 800062a:	80fb      	strh	r3, [r7, #6]
  return 0;
 800062c:	2300      	movs	r3, #0
}
 800062e:	4618      	mov	r0, r3
 8000630:	370c      	adds	r7, #12
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
	...

0800063c <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b084      	sub	sp, #16
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	6039      	str	r1, [r7, #0]
 8000646:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000648:	2300      	movs	r3, #0
 800064a:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	2b01      	cmp	r3, #1
 8000650:	d124      	bne.n	800069c <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8000652:	88fb      	ldrh	r3, [r7, #6]
 8000654:	b2db      	uxtb	r3, r3
 8000656:	22ff      	movs	r2, #255	; 0xff
 8000658:	2104      	movs	r1, #4
 800065a:	4618      	mov	r0, r3
 800065c:	f000 f8ca 	bl	80007f4 <CODEC_IO_Write>
 8000660:	4603      	mov	r3, r0
 8000662:	461a      	mov	r2, r3
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	4413      	add	r3, r2
 8000668:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 800066a:	88fb      	ldrh	r3, [r7, #6]
 800066c:	b2db      	uxtb	r3, r3
 800066e:	2201      	movs	r2, #1
 8000670:	2122      	movs	r1, #34	; 0x22
 8000672:	4618      	mov	r0, r3
 8000674:	f000 f8be 	bl	80007f4 <CODEC_IO_Write>
 8000678:	4603      	mov	r3, r0
 800067a:	461a      	mov	r2, r3
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	4413      	add	r3, r2
 8000680:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8000682:	88fb      	ldrh	r3, [r7, #6]
 8000684:	b2db      	uxtb	r3, r3
 8000686:	2201      	movs	r2, #1
 8000688:	2123      	movs	r1, #35	; 0x23
 800068a:	4618      	mov	r0, r3
 800068c:	f000 f8b2 	bl	80007f4 <CODEC_IO_Write>
 8000690:	4603      	mov	r3, r0
 8000692:	461a      	mov	r2, r3
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	4413      	add	r3, r2
 8000698:	60fb      	str	r3, [r7, #12]
 800069a:	e025      	b.n	80006e8 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 800069c:	88fb      	ldrh	r3, [r7, #6]
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	2200      	movs	r2, #0
 80006a2:	2122      	movs	r1, #34	; 0x22
 80006a4:	4618      	mov	r0, r3
 80006a6:	f000 f8a5 	bl	80007f4 <CODEC_IO_Write>
 80006aa:	4603      	mov	r3, r0
 80006ac:	461a      	mov	r2, r3
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	4413      	add	r3, r2
 80006b2:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 80006b4:	88fb      	ldrh	r3, [r7, #6]
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	2200      	movs	r2, #0
 80006ba:	2123      	movs	r1, #35	; 0x23
 80006bc:	4618      	mov	r0, r3
 80006be:	f000 f899 	bl	80007f4 <CODEC_IO_Write>
 80006c2:	4603      	mov	r3, r0
 80006c4:	461a      	mov	r2, r3
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	4413      	add	r3, r2
 80006ca:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80006cc:	88fb      	ldrh	r3, [r7, #6]
 80006ce:	b2d8      	uxtb	r0, r3
 80006d0:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <cs43l22_SetMute+0xb8>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	461a      	mov	r2, r3
 80006d8:	2104      	movs	r1, #4
 80006da:	f000 f88b 	bl	80007f4 <CODEC_IO_Write>
 80006de:	4603      	mov	r3, r0
 80006e0:	461a      	mov	r2, r3
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	4413      	add	r3, r2
 80006e6:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 80006e8:	68fb      	ldr	r3, [r7, #12]
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3710      	adds	r7, #16
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	200000bc 	.word	0x200000bc

080006f8 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	4603      	mov	r3, r0
 8000700:	460a      	mov	r2, r1
 8000702:	80fb      	strh	r3, [r7, #6]
 8000704:	4613      	mov	r3, r2
 8000706:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8000708:	2300      	movs	r3, #0
 800070a:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 800070c:	797b      	ldrb	r3, [r7, #5]
 800070e:	3b01      	subs	r3, #1
 8000710:	2b03      	cmp	r3, #3
 8000712:	d84b      	bhi.n	80007ac <cs43l22_SetOutputMode+0xb4>
 8000714:	a201      	add	r2, pc, #4	; (adr r2, 800071c <cs43l22_SetOutputMode+0x24>)
 8000716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800071a:	bf00      	nop
 800071c:	0800072d 	.word	0x0800072d
 8000720:	0800074d 	.word	0x0800074d
 8000724:	0800076d 	.word	0x0800076d
 8000728:	0800078d 	.word	0x0800078d
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 800072c:	88fb      	ldrh	r3, [r7, #6]
 800072e:	b2db      	uxtb	r3, r3
 8000730:	22fa      	movs	r2, #250	; 0xfa
 8000732:	2104      	movs	r1, #4
 8000734:	4618      	mov	r0, r3
 8000736:	f000 f85d 	bl	80007f4 <CODEC_IO_Write>
 800073a:	4603      	mov	r3, r0
 800073c:	461a      	mov	r2, r3
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	4413      	add	r3, r2
 8000742:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8000744:	4b24      	ldr	r3, [pc, #144]	; (80007d8 <cs43l22_SetOutputMode+0xe0>)
 8000746:	22fa      	movs	r2, #250	; 0xfa
 8000748:	701a      	strb	r2, [r3, #0]
      break;
 800074a:	e03f      	b.n	80007cc <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 800074c:	88fb      	ldrh	r3, [r7, #6]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	22af      	movs	r2, #175	; 0xaf
 8000752:	2104      	movs	r1, #4
 8000754:	4618      	mov	r0, r3
 8000756:	f000 f84d 	bl	80007f4 <CODEC_IO_Write>
 800075a:	4603      	mov	r3, r0
 800075c:	461a      	mov	r2, r3
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	4413      	add	r3, r2
 8000762:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8000764:	4b1c      	ldr	r3, [pc, #112]	; (80007d8 <cs43l22_SetOutputMode+0xe0>)
 8000766:	22af      	movs	r2, #175	; 0xaf
 8000768:	701a      	strb	r2, [r3, #0]
      break;
 800076a:	e02f      	b.n	80007cc <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 800076c:	88fb      	ldrh	r3, [r7, #6]
 800076e:	b2db      	uxtb	r3, r3
 8000770:	22aa      	movs	r2, #170	; 0xaa
 8000772:	2104      	movs	r1, #4
 8000774:	4618      	mov	r0, r3
 8000776:	f000 f83d 	bl	80007f4 <CODEC_IO_Write>
 800077a:	4603      	mov	r3, r0
 800077c:	461a      	mov	r2, r3
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	4413      	add	r3, r2
 8000782:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8000784:	4b14      	ldr	r3, [pc, #80]	; (80007d8 <cs43l22_SetOutputMode+0xe0>)
 8000786:	22aa      	movs	r2, #170	; 0xaa
 8000788:	701a      	strb	r2, [r3, #0]
      break;
 800078a:	e01f      	b.n	80007cc <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 800078c:	88fb      	ldrh	r3, [r7, #6]
 800078e:	b2db      	uxtb	r3, r3
 8000790:	2205      	movs	r2, #5
 8000792:	2104      	movs	r1, #4
 8000794:	4618      	mov	r0, r3
 8000796:	f000 f82d 	bl	80007f4 <CODEC_IO_Write>
 800079a:	4603      	mov	r3, r0
 800079c:	461a      	mov	r2, r3
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	4413      	add	r3, r2
 80007a2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80007a4:	4b0c      	ldr	r3, [pc, #48]	; (80007d8 <cs43l22_SetOutputMode+0xe0>)
 80007a6:	2205      	movs	r2, #5
 80007a8:	701a      	strb	r2, [r3, #0]
      break;    
 80007aa:	e00f      	b.n	80007cc <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80007ac:	88fb      	ldrh	r3, [r7, #6]
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	2205      	movs	r2, #5
 80007b2:	2104      	movs	r1, #4
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 f81d 	bl	80007f4 <CODEC_IO_Write>
 80007ba:	4603      	mov	r3, r0
 80007bc:	461a      	mov	r2, r3
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	4413      	add	r3, r2
 80007c2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80007c4:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <cs43l22_SetOutputMode+0xe0>)
 80007c6:	2205      	movs	r2, #5
 80007c8:	701a      	strb	r2, [r3, #0]
      break;
 80007ca:	bf00      	nop
  }  
  return counter;
 80007cc:	68fb      	ldr	r3, [r7, #12]
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3710      	adds	r7, #16
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	200000bc 	.word	0x200000bc

080007dc <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	80fb      	strh	r3, [r7, #6]
  return 0;
 80007e6:	2300      	movs	r3, #0
}
 80007e8:	4618      	mov	r0, r3
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr

080007f4 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b084      	sub	sp, #16
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	71fb      	strb	r3, [r7, #7]
 80007fe:	460b      	mov	r3, r1
 8000800:	71bb      	strb	r3, [r7, #6]
 8000802:	4613      	mov	r3, r2
 8000804:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8000806:	2300      	movs	r3, #0
 8000808:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 800080a:	797a      	ldrb	r2, [r7, #5]
 800080c:	79b9      	ldrb	r1, [r7, #6]
 800080e:	79fb      	ldrb	r3, [r7, #7]
 8000810:	4618      	mov	r0, r3
 8000812:	f000 f9f3 	bl	8000bfc <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	b2db      	uxtb	r3, r3
}
 800081a:	4618      	mov	r0, r3
 800081c:	3710      	adds	r7, #16
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
	...

08000824 <I2C1_Init>:
/**
  * @brief Discovery I2C1 Bus initialization
  * @retval None
  */
static void I2C1_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c1Handle) == HAL_I2C_STATE_RESET)
 8000828:	4812      	ldr	r0, [pc, #72]	; (8000874 <I2C1_Init+0x50>)
 800082a:	f003 fc5b 	bl	80040e4 <HAL_I2C_GetState>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d11d      	bne.n	8000870 <I2C1_Init+0x4c>
  {
    I2c1Handle.Instance              = DISCOVERY_I2C1;
 8000834:	4b0f      	ldr	r3, [pc, #60]	; (8000874 <I2C1_Init+0x50>)
 8000836:	4a10      	ldr	r2, [pc, #64]	; (8000878 <I2C1_Init+0x54>)
 8000838:	601a      	str	r2, [r3, #0]
    I2c1Handle.Init.Timing           = DISCOVERY_I2C1_TIMING;
 800083a:	4b0e      	ldr	r3, [pc, #56]	; (8000874 <I2C1_Init+0x50>)
 800083c:	4a0f      	ldr	r2, [pc, #60]	; (800087c <I2C1_Init+0x58>)
 800083e:	605a      	str	r2, [r3, #4]
    I2c1Handle.Init.OwnAddress1      = 0;
 8000840:	4b0c      	ldr	r3, [pc, #48]	; (8000874 <I2C1_Init+0x50>)
 8000842:	2200      	movs	r2, #0
 8000844:	609a      	str	r2, [r3, #8]
    I2c1Handle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000846:	4b0b      	ldr	r3, [pc, #44]	; (8000874 <I2C1_Init+0x50>)
 8000848:	2201      	movs	r2, #1
 800084a:	60da      	str	r2, [r3, #12]
    I2c1Handle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800084c:	4b09      	ldr	r3, [pc, #36]	; (8000874 <I2C1_Init+0x50>)
 800084e:	2200      	movs	r2, #0
 8000850:	611a      	str	r2, [r3, #16]
    I2c1Handle.Init.OwnAddress2      = 0;
 8000852:	4b08      	ldr	r3, [pc, #32]	; (8000874 <I2C1_Init+0x50>)
 8000854:	2200      	movs	r2, #0
 8000856:	615a      	str	r2, [r3, #20]
    I2c1Handle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8000858:	4b06      	ldr	r3, [pc, #24]	; (8000874 <I2C1_Init+0x50>)
 800085a:	2200      	movs	r2, #0
 800085c:	61da      	str	r2, [r3, #28]
    I2c1Handle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800085e:	4b05      	ldr	r3, [pc, #20]	; (8000874 <I2C1_Init+0x50>)
 8000860:	2200      	movs	r2, #0
 8000862:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2C1_MspInit(&I2c1Handle);
 8000864:	4803      	ldr	r0, [pc, #12]	; (8000874 <I2C1_Init+0x50>)
 8000866:	f000 f80b 	bl	8000880 <I2C1_MspInit>
    HAL_I2C_Init(&I2c1Handle);
 800086a:	4802      	ldr	r0, [pc, #8]	; (8000874 <I2C1_Init+0x50>)
 800086c:	f003 f91c 	bl	8003aa8 <HAL_I2C_Init>
  }
}
 8000870:	bf00      	nop
 8000872:	bd80      	pop	{r7, pc}
 8000874:	200000c0 	.word	0x200000c0
 8000878:	40005400 	.word	0x40005400
 800087c:	90112626 	.word	0x90112626

08000880 <I2C1_MspInit>:
  * @brief Discovery I2C1 MSP Initialization
  * @param hi2c: I2C handle
  * @retval None
  */
static void I2C1_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b0ae      	sub	sp, #184	; 0xb8
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStructure;
  RCC_PeriphCLKInitTypeDef  RCC_PeriphCLKInitStruct;

  /* IOSV bit MUST be set to access GPIO port G[2:15] */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000888:	4a3a      	ldr	r2, [pc, #232]	; (8000974 <I2C1_MspInit+0xf4>)
 800088a:	4b3a      	ldr	r3, [pc, #232]	; (8000974 <I2C1_MspInit+0xf4>)
 800088c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800088e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000892:	6593      	str	r3, [r2, #88]	; 0x58
 8000894:	4b37      	ldr	r3, [pc, #220]	; (8000974 <I2C1_MspInit+0xf4>)
 8000896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000898:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800089c:	61bb      	str	r3, [r7, #24]
 800089e:	69bb      	ldr	r3, [r7, #24]
  HAL_PWREx_EnableVddIO2();
 80008a0:	f004 f88a 	bl	80049b8 <HAL_PWREx_EnableVddIO2>

  if (hi2c->Instance == DISCOVERY_I2C1)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a33      	ldr	r2, [pc, #204]	; (8000978 <I2C1_MspInit+0xf8>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d15e      	bne.n	800096c <I2C1_MspInit+0xec>
  {
    /*##-1- Configure the Discovery I2C clock source. The clock is derived from the SYSCLK #*/
    RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80008ae:	2340      	movs	r3, #64	; 0x40
 80008b0:	61fb      	str	r3, [r7, #28]
    RCC_PeriphCLKInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 80008b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008b6:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 80008b8:	f107 031c 	add.w	r3, r7, #28
 80008bc:	4618      	mov	r0, r3
 80008be:	f005 fba9 	bl	8006014 <HAL_RCCEx_PeriphCLKConfig>

    /*##-2- Configure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C1_SDA_GPIO_CLK_ENABLE();
 80008c2:	4a2c      	ldr	r2, [pc, #176]	; (8000974 <I2C1_MspInit+0xf4>)
 80008c4:	4b2b      	ldr	r3, [pc, #172]	; (8000974 <I2C1_MspInit+0xf4>)
 80008c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008c8:	f043 0302 	orr.w	r3, r3, #2
 80008cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ce:	4b29      	ldr	r3, [pc, #164]	; (8000974 <I2C1_MspInit+0xf4>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d2:	f003 0302 	and.w	r3, r3, #2
 80008d6:	617b      	str	r3, [r7, #20]
 80008d8:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C1_SCL_GPIO_CLK_ENABLE();
 80008da:	4a26      	ldr	r2, [pc, #152]	; (8000974 <I2C1_MspInit+0xf4>)
 80008dc:	4b25      	ldr	r3, [pc, #148]	; (8000974 <I2C1_MspInit+0xf4>)
 80008de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e0:	f043 0302 	orr.w	r3, r3, #2
 80008e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008e6:	4b23      	ldr	r3, [pc, #140]	; (8000974 <I2C1_MspInit+0xf4>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ea:	f003 0302 	and.w	r3, r3, #2
 80008ee:	613b      	str	r3, [r7, #16]
 80008f0:	693b      	ldr	r3, [r7, #16]

    /* Configure I2C Rx/Tx as alternate function  */
    GPIO_InitStructure.Pin       = DISCOVERY_I2C1_SCL_PIN | DISCOVERY_I2C1_SDA_PIN;
 80008f2:	23c0      	movs	r3, #192	; 0xc0
 80008f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStructure.Mode      = GPIO_MODE_AF_OD;
 80008f8:	2312      	movs	r3, #18
 80008fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStructure.Pull      = GPIO_PULLUP;
 80008fe:	2301      	movs	r3, #1
 8000900:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8000904:	2303      	movs	r3, #3
 8000906:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStructure.Alternate = DISCOVERY_I2C1_SCL_SDA_AF;
 800090a:	2304      	movs	r3, #4
 800090c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DISCOVERY_I2C1_SCL_GPIO_PORT, &GPIO_InitStructure);
 8000910:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000914:	4619      	mov	r1, r3
 8000916:	4819      	ldr	r0, [pc, #100]	; (800097c <I2C1_MspInit+0xfc>)
 8000918:	f002 fe0a 	bl	8003530 <HAL_GPIO_Init>

    /*##-3- Configure the Discovery I2C1 peripheral #######################################*/
    /* Enable Discovery I2C1 clock */
    DISCOVERY_I2C1_CLK_ENABLE();
 800091c:	4a15      	ldr	r2, [pc, #84]	; (8000974 <I2C1_MspInit+0xf4>)
 800091e:	4b15      	ldr	r3, [pc, #84]	; (8000974 <I2C1_MspInit+0xf4>)
 8000920:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000922:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000926:	6593      	str	r3, [r2, #88]	; 0x58
 8000928:	4b12      	ldr	r3, [pc, #72]	; (8000974 <I2C1_MspInit+0xf4>)
 800092a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800092c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000930:	60fb      	str	r3, [r7, #12]
 8000932:	68fb      	ldr	r3, [r7, #12]

    /* Force and release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C1_FORCE_RESET();
 8000934:	4a0f      	ldr	r2, [pc, #60]	; (8000974 <I2C1_MspInit+0xf4>)
 8000936:	4b0f      	ldr	r3, [pc, #60]	; (8000974 <I2C1_MspInit+0xf4>)
 8000938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800093a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800093e:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C1_RELEASE_RESET();
 8000940:	4a0c      	ldr	r2, [pc, #48]	; (8000974 <I2C1_MspInit+0xf4>)
 8000942:	4b0c      	ldr	r3, [pc, #48]	; (8000974 <I2C1_MspInit+0xf4>)
 8000944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000946:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800094a:	6393      	str	r3, [r2, #56]	; 0x38

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_EV_IRQn, 0x00, 0);
 800094c:	2200      	movs	r2, #0
 800094e:	2100      	movs	r1, #0
 8000950:	201f      	movs	r0, #31
 8000952:	f002 f846 	bl	80029e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_EV_IRQn);
 8000956:	201f      	movs	r0, #31
 8000958:	f002 f85f 	bl	8002a1a <HAL_NVIC_EnableIRQ>

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_ER_IRQn, 0x00, 0);
 800095c:	2200      	movs	r2, #0
 800095e:	2100      	movs	r1, #0
 8000960:	2020      	movs	r0, #32
 8000962:	f002 f83e 	bl	80029e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_ER_IRQn);
 8000966:	2020      	movs	r0, #32
 8000968:	f002 f857 	bl	8002a1a <HAL_NVIC_EnableIRQ>
  }
}
 800096c:	bf00      	nop
 800096e:	37b8      	adds	r7, #184	; 0xb8
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	40021000 	.word	0x40021000
 8000978:	40005400 	.word	0x40005400
 800097c:	48000400 	.word	0x48000400

08000980 <I2C1_DeInit>:
/**
  * @brief Discovery I2C1 Bus Deitialization
  * @retval None
  */
static void I2C1_DeInit(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c1Handle) != HAL_I2C_STATE_RESET)
 8000984:	4806      	ldr	r0, [pc, #24]	; (80009a0 <I2C1_DeInit+0x20>)
 8000986:	f003 fbad 	bl	80040e4 <HAL_I2C_GetState>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d005      	beq.n	800099c <I2C1_DeInit+0x1c>
  {
    /* Deinit the I2C */
    HAL_I2C_DeInit(&I2c1Handle);
 8000990:	4803      	ldr	r0, [pc, #12]	; (80009a0 <I2C1_DeInit+0x20>)
 8000992:	f003 f917 	bl	8003bc4 <HAL_I2C_DeInit>
    I2C1_MspDeInit(&I2c1Handle);
 8000996:	4802      	ldr	r0, [pc, #8]	; (80009a0 <I2C1_DeInit+0x20>)
 8000998:	f000 f804 	bl	80009a4 <I2C1_MspDeInit>
  }
}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	200000c0 	.word	0x200000c0

080009a4 <I2C1_MspDeInit>:
  * @brief Discovery I2C1 MSP Deinitialization
  * @param hi2c: I2C handle
  * @retval None
  */
static void I2C1_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == DISCOVERY_I2C1)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a24      	ldr	r2, [pc, #144]	; (8000a44 <I2C1_MspDeInit+0xa0>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d141      	bne.n	8000a3a <I2C1_MspDeInit+0x96>
  {
    /*##-1- Unconfigure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C1_SDA_GPIO_CLK_ENABLE();
 80009b6:	4a24      	ldr	r2, [pc, #144]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009b8:	4b23      	ldr	r3, [pc, #140]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009bc:	f043 0302 	orr.w	r3, r3, #2
 80009c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009c2:	4b21      	ldr	r3, [pc, #132]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009c6:	f003 0302 	and.w	r3, r3, #2
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C1_SCL_GPIO_CLK_ENABLE();
 80009ce:	4a1e      	ldr	r2, [pc, #120]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009d0:	4b1d      	ldr	r3, [pc, #116]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009d4:	f043 0302 	orr.w	r3, r3, #2
 80009d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009da:	4b1b      	ldr	r3, [pc, #108]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009de:	f003 0302 	and.w	r3, r3, #2
 80009e2:	613b      	str	r3, [r7, #16]
 80009e4:	693b      	ldr	r3, [r7, #16]

    /* Deinit Rx/Tx pins */
    HAL_GPIO_DeInit(DISCOVERY_I2C1_SCL_GPIO_PORT, (DISCOVERY_I2C1_SCL_PIN | DISCOVERY_I2C1_SDA_PIN));
 80009e6:	21c0      	movs	r1, #192	; 0xc0
 80009e8:	4818      	ldr	r0, [pc, #96]	; (8000a4c <I2C1_MspDeInit+0xa8>)
 80009ea:	f002 ff4d 	bl	8003888 <HAL_GPIO_DeInit>

    /*##-2- Unconfigure the Discovery I2C1 peripheral ############################*/
    /* Force & Release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C1_FORCE_RESET();
 80009ee:	4a16      	ldr	r2, [pc, #88]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009f0:	4b15      	ldr	r3, [pc, #84]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009f8:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C1_RELEASE_RESET();
 80009fa:	4a13      	ldr	r2, [pc, #76]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009fc:	4b12      	ldr	r3, [pc, #72]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a00:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000a04:	6393      	str	r3, [r2, #56]	; 0x38

    /* Disable Discovery I2C1 clock */
    DISCOVERY_I2C1_CLK_DISABLE();
 8000a06:	4a10      	ldr	r2, [pc, #64]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 8000a08:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 8000a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a0c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000a10:	6593      	str	r3, [r2, #88]	; 0x58

    /* Disable Discovery I2C1 interrupts */
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C1_EV_IRQn);
 8000a12:	201f      	movs	r0, #31
 8000a14:	f002 f80f 	bl	8002a36 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C1_ER_IRQn);
 8000a18:	2020      	movs	r0, #32
 8000a1a:	f002 f80c 	bl	8002a36 <HAL_NVIC_DisableIRQ>

    __HAL_RCC_PWR_CLK_ENABLE();
 8000a1e:	4a0a      	ldr	r2, [pc, #40]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 8000a20:	4b09      	ldr	r3, [pc, #36]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 8000a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a28:	6593      	str	r3, [r2, #88]	; 0x58
 8000a2a:	4b07      	ldr	r3, [pc, #28]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 8000a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a32:	60fb      	str	r3, [r7, #12]
 8000a34:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_DisableVddIO2();
 8000a36:	f003 ffcf 	bl	80049d8 <HAL_PWREx_DisableVddIO2>
  }
}
 8000a3a:	bf00      	nop
 8000a3c:	3718      	adds	r7, #24
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40005400 	.word	0x40005400
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	48000400 	.word	0x48000400

08000a50 <I2C1_WriteBuffer>:
  * @param  pBuffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval None
  */
static HAL_StatusTypeDef I2C1_WriteBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08a      	sub	sp, #40	; 0x28
 8000a54:	af04      	add	r7, sp, #16
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	4603      	mov	r3, r0
 8000a5a:	81fb      	strh	r3, [r7, #14]
 8000a5c:	460b      	mov	r3, r1
 8000a5e:	81bb      	strh	r3, [r7, #12]
 8000a60:	4613      	mov	r3, r2
 8000a62:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8000a64:	2300      	movs	r3, #0
 8000a66:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 8000a68:	4b0c      	ldr	r3, [pc, #48]	; (8000a9c <I2C1_WriteBuffer+0x4c>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	8978      	ldrh	r0, [r7, #10]
 8000a6e:	89ba      	ldrh	r2, [r7, #12]
 8000a70:	89f9      	ldrh	r1, [r7, #14]
 8000a72:	9302      	str	r3, [sp, #8]
 8000a74:	8c3b      	ldrh	r3, [r7, #32]
 8000a76:	9301      	str	r3, [sp, #4]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	9300      	str	r3, [sp, #0]
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	4808      	ldr	r0, [pc, #32]	; (8000aa0 <I2C1_WriteBuffer+0x50>)
 8000a80:	f003 f8e4 	bl	8003c4c <HAL_I2C_Mem_Write>
 8000a84:	4603      	mov	r3, r0
 8000a86:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8000a88:	7dfb      	ldrb	r3, [r7, #23]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <I2C1_WriteBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 8000a8e:	f000 f833 	bl	8000af8 <I2C1_Error>
  }
  return status;
 8000a92:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	3718      	adds	r7, #24
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20000034 	.word	0x20000034
 8000aa0:	200000c0 	.word	0x200000c0

08000aa4 <I2C1_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static HAL_StatusTypeDef I2C1_ReadBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b08a      	sub	sp, #40	; 0x28
 8000aa8:	af04      	add	r7, sp, #16
 8000aaa:	607b      	str	r3, [r7, #4]
 8000aac:	4603      	mov	r3, r0
 8000aae:	81fb      	strh	r3, [r7, #14]
 8000ab0:	460b      	mov	r3, r1
 8000ab2:	81bb      	strh	r3, [r7, #12]
 8000ab4:	4613      	mov	r3, r2
 8000ab6:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 8000abc:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <I2C1_ReadBuffer+0x4c>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	8978      	ldrh	r0, [r7, #10]
 8000ac2:	89ba      	ldrh	r2, [r7, #12]
 8000ac4:	89f9      	ldrh	r1, [r7, #14]
 8000ac6:	9302      	str	r3, [sp, #8]
 8000ac8:	8c3b      	ldrh	r3, [r7, #32]
 8000aca:	9301      	str	r3, [sp, #4]
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	9300      	str	r3, [sp, #0]
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	4808      	ldr	r0, [pc, #32]	; (8000af4 <I2C1_ReadBuffer+0x50>)
 8000ad4:	f003 f9e0 	bl	8003e98 <HAL_I2C_Mem_Read>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8000adc:	7dfb      	ldrb	r3, [r7, #23]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <I2C1_ReadBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 8000ae2:	f000 f809 	bl	8000af8 <I2C1_Error>
  }
  return status;
 8000ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3718      	adds	r7, #24
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20000034 	.word	0x20000034
 8000af4:	200000c0 	.word	0x200000c0

08000af8 <I2C1_Error>:
/**
  * @brief Discovery I2C1 error treatment function
  * @retval None
  */
static void I2C1_Error(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* De-initialize the I2C communication BUS */
  HAL_I2C_DeInit(&I2c1Handle);
 8000afc:	4803      	ldr	r0, [pc, #12]	; (8000b0c <I2C1_Error+0x14>)
 8000afe:	f003 f861 	bl	8003bc4 <HAL_I2C_DeInit>

  /* Re- Initiaize the I2C communication BUS */
  I2C1_Init();
 8000b02:	f7ff fe8f 	bl	8000824 <I2C1_Init>
}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	200000c0 	.word	0x200000c0

08000b10 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b086      	sub	sp, #24
 8000b14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8000b16:	4a17      	ldr	r2, [pc, #92]	; (8000b74 <AUDIO_IO_Init+0x64>)
 8000b18:	4b16      	ldr	r3, [pc, #88]	; (8000b74 <AUDIO_IO_Init+0x64>)
 8000b1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b1c:	f043 0310 	orr.w	r3, r3, #16
 8000b20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b22:	4b14      	ldr	r3, [pc, #80]	; (8000b74 <AUDIO_IO_Init+0x64>)
 8000b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b26:	f003 0310 	and.w	r3, r3, #16
 8000b2a:	603b      	str	r3, [r7, #0]
 8000b2c:	683b      	ldr	r3, [r7, #0]

  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8000b2e:	2308      	movs	r3, #8
 8000b30:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b32:	2301      	movs	r3, #1
 8000b34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b36:	2302      	movs	r3, #2
 8000b38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8000b3e:	1d3b      	adds	r3, r7, #4
 8000b40:	4619      	mov	r1, r3
 8000b42:	480d      	ldr	r0, [pc, #52]	; (8000b78 <AUDIO_IO_Init+0x68>)
 8000b44:	f002 fcf4 	bl	8003530 <HAL_GPIO_Init>

  /* I2C bus init */
  I2C1_Init();
 8000b48:	f7ff fe6c 	bl	8000824 <I2C1_Init>

  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	2108      	movs	r1, #8
 8000b50:	4809      	ldr	r0, [pc, #36]	; (8000b78 <AUDIO_IO_Init+0x68>)
 8000b52:	f002 ff91 	bl	8003a78 <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 8000b56:	2005      	movs	r0, #5
 8000b58:	f001 fe36 	bl	80027c8 <HAL_Delay>

  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	2108      	movs	r1, #8
 8000b60:	4805      	ldr	r0, [pc, #20]	; (8000b78 <AUDIO_IO_Init+0x68>)
 8000b62:	f002 ff89 	bl	8003a78 <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 8000b66:	2005      	movs	r0, #5
 8000b68:	f001 fe2e 	bl	80027c8 <HAL_Delay>
}
 8000b6c:	bf00      	nop
 8000b6e:	3718      	adds	r7, #24
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40021000 	.word	0x40021000
 8000b78:	48001000 	.word	0x48001000

08000b7c <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)                       /* TO DO */
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0

  /***********************************************************************/
  /* In case of battery-supplied powered, there is no audio codec-based
     features available. Set audio codec I/O default setting */
  /***********************************************************************/
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b82:	4a1c      	ldr	r2, [pc, #112]	; (8000bf4 <AUDIO_IO_DeInit+0x78>)
 8000b84:	4b1b      	ldr	r3, [pc, #108]	; (8000bf4 <AUDIO_IO_DeInit+0x78>)
 8000b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b88:	f043 0310 	orr.w	r3, r3, #16
 8000b8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b8e:	4b19      	ldr	r3, [pc, #100]	; (8000bf4 <AUDIO_IO_DeInit+0x78>)
 8000b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b92:	f003 0310 	and.w	r3, r3, #16
 8000b96:	603b      	str	r3, [r7, #0]
 8000b98:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP  ;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pin       = (GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6);
 8000b9e:	237c      	movs	r3, #124	; 0x7c
 8000ba0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ba6:	2303      	movs	r3, #3
 8000ba8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000baa:	1d3b      	adds	r3, r7, #4
 8000bac:	4619      	mov	r1, r3
 8000bae:	4812      	ldr	r0, [pc, #72]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000bb0:	f002 fcbe 	bl	8003530 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2104      	movs	r1, #4
 8000bb8:	480f      	ldr	r0, [pc, #60]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000bba:	f002 ff5d 	bl	8003a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2108      	movs	r1, #8
 8000bc2:	480d      	ldr	r0, [pc, #52]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000bc4:	f002 ff58 	bl	8003a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8000bc8:	2200      	movs	r2, #0
 8000bca:	2110      	movs	r1, #16
 8000bcc:	480a      	ldr	r0, [pc, #40]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000bce:	f002 ff53 	bl	8003a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2120      	movs	r1, #32
 8000bd6:	4808      	ldr	r0, [pc, #32]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000bd8:	f002 ff4e 	bl	8003a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	2140      	movs	r1, #64	; 0x40
 8000be0:	4805      	ldr	r0, [pc, #20]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000be2:	f002 ff49 	bl	8003a78 <HAL_GPIO_WritePin>

  /* I2C bus Deinit */
  I2C1_DeInit();
 8000be6:	f7ff fecb 	bl	8000980 <I2C1_DeInit>
}
 8000bea:	bf00      	nop
 8000bec:	3718      	adds	r7, #24
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40021000 	.word	0x40021000
 8000bf8:	48001000 	.word	0x48001000

08000bfc <AUDIO_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af02      	add	r7, sp, #8
 8000c02:	4603      	mov	r3, r0
 8000c04:	71fb      	strb	r3, [r7, #7]
 8000c06:	460b      	mov	r3, r1
 8000c08:	71bb      	strb	r3, [r7, #6]
 8000c0a:	4613      	mov	r3, r2
 8000c0c:	717b      	strb	r3, [r7, #5]
  I2C1_WriteBuffer(Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1);
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	b298      	uxth	r0, r3
 8000c12:	79bb      	ldrb	r3, [r7, #6]
 8000c14:	b299      	uxth	r1, r3
 8000c16:	1d7a      	adds	r2, r7, #5
 8000c18:	2301      	movs	r3, #1
 8000c1a:	9300      	str	r3, [sp, #0]
 8000c1c:	4613      	mov	r3, r2
 8000c1e:	2201      	movs	r2, #1
 8000c20:	f7ff ff16 	bl	8000a50 <I2C1_WriteBuffer>
}
 8000c24:	bf00      	nop
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b086      	sub	sp, #24
 8000c30:	af02      	add	r7, sp, #8
 8000c32:	4603      	mov	r3, r0
 8000c34:	460a      	mov	r2, r1
 8000c36:	71fb      	strb	r3, [r7, #7]
 8000c38:	4613      	mov	r3, r2
 8000c3a:	71bb      	strb	r3, [r7, #6]
  uint8_t Read_Value = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	73fb      	strb	r3, [r7, #15]

  I2C1_ReadBuffer((uint16_t) Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &Read_Value, 1);
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	b298      	uxth	r0, r3
 8000c44:	79bb      	ldrb	r3, [r7, #6]
 8000c46:	b299      	uxth	r1, r3
 8000c48:	f107 020f 	add.w	r2, r7, #15
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	9300      	str	r3, [sp, #0]
 8000c50:	4613      	mov	r3, r2
 8000c52:	2201      	movs	r2, #1
 8000c54:	f7ff ff26 	bl	8000aa4 <I2C1_ReadBuffer>

  return Read_Value;
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
	...

08000c64 <BSP_AUDIO_OUT_Init>:
  *         the SAI PLL input clock runs at 8 MHz.
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice,
                           uint8_t Volume,
                           uint32_t AudioFreq)
{
 8000c64:	b590      	push	{r4, r7, lr}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	603a      	str	r2, [r7, #0]
 8000c6e:	80fb      	strh	r3, [r7, #6]
 8000c70:	460b      	mov	r3, r1
 8000c72:	717b      	strb	r3, [r7, #5]
  /* Initialize the audio output context */
  hAudioOut.AudioDrv           = &cs43l22_drv;
 8000c74:	4b1e      	ldr	r3, [pc, #120]	; (8000cf0 <BSP_AUDIO_OUT_Init+0x8c>)
 8000c76:	4a1f      	ldr	r2, [pc, #124]	; (8000cf4 <BSP_AUDIO_OUT_Init+0x90>)
 8000c78:	601a      	str	r2, [r3, #0]
  hAudioOut.CbError            = (Audio_CallbackTypeDef)NULL;
 8000c7a:	4b1d      	ldr	r3, [pc, #116]	; (8000cf0 <BSP_AUDIO_OUT_Init+0x8c>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	605a      	str	r2, [r3, #4]
  hAudioOut.CbHalfTransfer     = (Audio_CallbackTypeDef)NULL;
 8000c80:	4b1b      	ldr	r3, [pc, #108]	; (8000cf0 <BSP_AUDIO_OUT_Init+0x8c>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	609a      	str	r2, [r3, #8]
  hAudioOut.CbTransferComplete = (Audio_CallbackTypeDef)NULL;
 8000c86:	4b1a      	ldr	r3, [pc, #104]	; (8000cf0 <BSP_AUDIO_OUT_Init+0x8c>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	60da      	str	r2, [r3, #12]

  /* Configure the SAI PLL according to the requested audio frequency */
  if (AUDIO_SAIPLLConfig(AudioFreq) != AUDIO_OK)
 8000c8c:	6838      	ldr	r0, [r7, #0]
 8000c8e:	f000 fc89 	bl	80015a4 <AUDIO_SAIPLLConfig>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <BSP_AUDIO_OUT_Init+0x38>
  {
    return AUDIO_ERROR;
 8000c98:	2301      	movs	r3, #1
 8000c9a:	e024      	b.n	8000ce6 <BSP_AUDIO_OUT_Init+0x82>
  }

  /* SAI data transfer preparation: prepare the Media to be used for the audio
     transfer from memory to SAI peripheral. */
  if (AUDIO_SAIx_Init(AudioFreq) != AUDIO_OK)
 8000c9c:	6838      	ldr	r0, [r7, #0]
 8000c9e:	f000 fa3b 	bl	8001118 <AUDIO_SAIx_Init>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <BSP_AUDIO_OUT_Init+0x48>
  {
    return AUDIO_ERROR;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	e01c      	b.n	8000ce6 <BSP_AUDIO_OUT_Init+0x82>
  }

  /* Retieve audio codec identifier */
  if (cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS) != CS43L22_ID)
 8000cac:	4b11      	ldr	r3, [pc, #68]	; (8000cf4 <BSP_AUDIO_OUT_Init+0x90>)
 8000cae:	689b      	ldr	r3, [r3, #8]
 8000cb0:	2094      	movs	r0, #148	; 0x94
 8000cb2:	4798      	blx	r3
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2be0      	cmp	r3, #224	; 0xe0
 8000cb8:	d001      	beq.n	8000cbe <BSP_AUDIO_OUT_Init+0x5a>
  {
    return AUDIO_ERROR;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	e013      	b.n	8000ce6 <BSP_AUDIO_OUT_Init+0x82>
  }

  /* Reset the audio codec Registers */
  AUDIO_CODEC_Reset();
 8000cbe:	f000 facd 	bl	800125c <AUDIO_CODEC_Reset>

  /* Initialize the audio codec internal registers */
  if (hAudioOut.AudioDrv->Init(AUDIO_I2C_ADDRESS,
 8000cc2:	4b0b      	ldr	r3, [pc, #44]	; (8000cf0 <BSP_AUDIO_OUT_Init+0x8c>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	681c      	ldr	r4, [r3, #0]
 8000cc8:	797a      	ldrb	r2, [r7, #5]
 8000cca:	88f9      	ldrh	r1, [r7, #6]
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	2094      	movs	r0, #148	; 0x94
 8000cd0:	47a0      	blx	r4
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <BSP_AUDIO_OUT_Init+0x78>
                               OutputDevice,
                               Volume,
                               AudioFreq) != 0)
  {
    return AUDIO_ERROR;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	e004      	b.n	8000ce6 <BSP_AUDIO_OUT_Init+0x82>
  }

  /* Set the requested volume */
  BSP_AUDIO_OUT_SetVolume(Volume);
 8000cdc:	797b      	ldrb	r3, [r7, #5]
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f000 f836 	bl	8000d50 <BSP_AUDIO_OUT_SetVolume>

  return AUDIO_OK;
 8000ce4:	2300      	movs	r3, #0
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd90      	pop	{r4, r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	2000010c 	.word	0x2000010c
 8000cf4:	20000000 	.word	0x20000000

08000cf8 <BSP_AUDIO_OUT_Play>:
  * @param  pData: pointer on PCM samples buffer
  * @param  Size: Number of audio data BYTES.
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t *pData, uint32_t Size)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	6039      	str	r1, [r7, #0]
  /* Initiate a DMA transfer of PCM samples towards the serial audio interface */
  if (HAL_SAI_Transmit_DMA(&BSP_AUDIO_hSai, (uint8_t *)pData, DMA_MAX(Size)) != HAL_OK)
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	bf28      	it	cs
 8000d0c:	4613      	movcs	r3, r2
 8000d0e:	b29b      	uxth	r3, r3
 8000d10:	461a      	mov	r2, r3
 8000d12:	6879      	ldr	r1, [r7, #4]
 8000d14:	480c      	ldr	r0, [pc, #48]	; (8000d48 <BSP_AUDIO_OUT_Play+0x50>)
 8000d16:	f006 fd81 	bl	800781c <HAL_SAI_Transmit_DMA>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <BSP_AUDIO_OUT_Play+0x2c>
  {
    return AUDIO_ERROR;
 8000d20:	2301      	movs	r3, #1
 8000d22:	e00d      	b.n	8000d40 <BSP_AUDIO_OUT_Play+0x48>
  }

  /* Call the audio Codec Play function */
  if (hAudioOut.AudioDrv->Play(AUDIO_I2C_ADDRESS, pData, Size) != 0)
 8000d24:	4b09      	ldr	r3, [pc, #36]	; (8000d4c <BSP_AUDIO_OUT_Play+0x54>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	68db      	ldr	r3, [r3, #12]
 8000d2a:	683a      	ldr	r2, [r7, #0]
 8000d2c:	b292      	uxth	r2, r2
 8000d2e:	6879      	ldr	r1, [r7, #4]
 8000d30:	2094      	movs	r0, #148	; 0x94
 8000d32:	4798      	blx	r3
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <BSP_AUDIO_OUT_Play+0x46>
  {
    return AUDIO_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e000      	b.n	8000d40 <BSP_AUDIO_OUT_Play+0x48>
  }

  return AUDIO_OK;
 8000d3e:	2300      	movs	r3, #0
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3708      	adds	r7, #8
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	20003250 	.word	0x20003250
 8000d4c:	2000010c 	.word	0x2000010c

08000d50 <BSP_AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for
  *         Mute and 100 for Max volume level).
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if (hAudioOut.AudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8000d5a:	4b08      	ldr	r3, [pc, #32]	; (8000d7c <BSP_AUDIO_OUT_SetVolume+0x2c>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	6a1b      	ldr	r3, [r3, #32]
 8000d60:	79fa      	ldrb	r2, [r7, #7]
 8000d62:	4611      	mov	r1, r2
 8000d64:	2094      	movs	r0, #148	; 0x94
 8000d66:	4798      	blx	r3
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <BSP_AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e000      	b.n	8000d74 <BSP_AUDIO_OUT_SetVolume+0x24>
  }

  return AUDIO_OK;
 8000d72:	2300      	movs	r3, #0
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	3708      	adds	r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	2000010c 	.word	0x2000010c

08000d80 <BSP_AUDIO_OUT_ChangeAudioConfig>:
  * @note   This API should be called after the BSP_AUDIO_OUT_Init() to adjust the
  *         audio out configuration.
  * @retval None
  */
void BSP_AUDIO_OUT_ChangeAudioConfig(uint32_t AudioOutOption)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  /********** Playback Buffer circular/normal mode **********/
  if (AudioOutOption & BSP_AUDIO_OUT_CIRCULARMODE)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d00e      	beq.n	8000db0 <BSP_AUDIO_OUT_ChangeAudioConfig+0x30>
  {
    /* Deinitialize the Stream to update DMA mode */
    HAL_DMA_DeInit(BSP_AUDIO_hSai.hdmatx);
 8000d92:	4b2a      	ldr	r3, [pc, #168]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000d94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000d96:	4618      	mov	r0, r3
 8000d98:	f002 fa8a 	bl	80032b0 <HAL_DMA_DeInit>

    /* Update the SAI audio Transfer DMA mode */
    BSP_AUDIO_hSai.hdmatx->Init.Mode = DMA_CIRCULAR;
 8000d9c:	4b27      	ldr	r3, [pc, #156]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000d9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000da0:	2220      	movs	r2, #32
 8000da2:	61da      	str	r2, [r3, #28]

    /* Configure the DMA Stream with new Transfer DMA mode */
    HAL_DMA_Init(BSP_AUDIO_hSai.hdmatx);
 8000da4:	4b25      	ldr	r3, [pc, #148]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000da6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000da8:	4618      	mov	r0, r3
 8000daa:	f002 f9c3 	bl	8003134 <HAL_DMA_Init>
 8000dae:	e00d      	b.n	8000dcc <BSP_AUDIO_OUT_ChangeAudioConfig+0x4c>
  }
  else /* BSP_AUDIO_OUT_NORMALMODE */
  {
    /* Deinitialize the Stream to update DMA mode */
    HAL_DMA_DeInit(BSP_AUDIO_hSai.hdmatx);
 8000db0:	4b22      	ldr	r3, [pc, #136]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000db2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000db4:	4618      	mov	r0, r3
 8000db6:	f002 fa7b 	bl	80032b0 <HAL_DMA_DeInit>

    /* Update the SAI audio Transfer DMA mode */
    BSP_AUDIO_hSai.hdmatx->Init.Mode = DMA_NORMAL;
 8000dba:	4b20      	ldr	r3, [pc, #128]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000dbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	61da      	str	r2, [r3, #28]

    /* Configure the DMA Stream with new Transfer DMA mode */
    HAL_DMA_Init(BSP_AUDIO_hSai.hdmatx);
 8000dc2:	4b1e      	ldr	r3, [pc, #120]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000dc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f002 f9b4 	bl	8003134 <HAL_DMA_Init>
  }

  /********** Playback Buffer stereo/mono mode **********/
  if (AudioOutOption & BSP_AUDIO_OUT_STEREOMODE)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	f003 0304 	and.w	r3, r3, #4
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d016      	beq.n	8000e04 <BSP_AUDIO_OUT_ChangeAudioConfig+0x84>
  {
    /* Disable SAI peripheral to allow access to SAI internal registers */
    __HAL_SAI_DISABLE(&BSP_AUDIO_hSai);
 8000dd6:	4b19      	ldr	r3, [pc, #100]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a18      	ldr	r2, [pc, #96]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000ddc:	6812      	ldr	r2, [r2, #0]
 8000dde:	6812      	ldr	r2, [r2, #0]
 8000de0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000de4:	601a      	str	r2, [r3, #0]

    /* Update the SAI audio frame slot configuration */
    BSP_AUDIO_hSai.Init.MonoStereoMode = SAI_STEREOMODE;
 8000de6:	4b15      	ldr	r3, [pc, #84]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_SAI_Init(&BSP_AUDIO_hSai);
 8000dec:	4813      	ldr	r0, [pc, #76]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000dee:	f006 fba5 	bl	800753c <HAL_SAI_Init>

    /* Enable SAI peripheral to generate MCLK */
    __HAL_SAI_ENABLE(&BSP_AUDIO_hSai);
 8000df2:	4b12      	ldr	r3, [pc, #72]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a11      	ldr	r2, [pc, #68]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000df8:	6812      	ldr	r2, [r2, #0]
 8000dfa:	6812      	ldr	r2, [r2, #0]
 8000dfc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000e00:	601a      	str	r2, [r3, #0]
    HAL_SAI_Init(&BSP_AUDIO_hSai);

    /* Enable SAI peripheral to generate MCLK */
    __HAL_SAI_ENABLE(&BSP_AUDIO_hSai);
  }
}
 8000e02:	e016      	b.n	8000e32 <BSP_AUDIO_OUT_ChangeAudioConfig+0xb2>
    __HAL_SAI_DISABLE(&BSP_AUDIO_hSai);
 8000e04:	4b0d      	ldr	r3, [pc, #52]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a0c      	ldr	r2, [pc, #48]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000e0a:	6812      	ldr	r2, [r2, #0]
 8000e0c:	6812      	ldr	r2, [r2, #0]
 8000e0e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e12:	601a      	str	r2, [r3, #0]
    BSP_AUDIO_hSai.Init.MonoStereoMode = SAI_MONOMODE;
 8000e14:	4b09      	ldr	r3, [pc, #36]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000e16:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e1a:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_SAI_Init(&BSP_AUDIO_hSai);
 8000e1c:	4807      	ldr	r0, [pc, #28]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000e1e:	f006 fb8d 	bl	800753c <HAL_SAI_Init>
    __HAL_SAI_ENABLE(&BSP_AUDIO_hSai);
 8000e22:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a05      	ldr	r2, [pc, #20]	; (8000e3c <BSP_AUDIO_OUT_ChangeAudioConfig+0xbc>)
 8000e28:	6812      	ldr	r2, [r2, #0]
 8000e2a:	6812      	ldr	r2, [r2, #0]
 8000e2c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000e30:	601a      	str	r2, [r3, #0]
}
 8000e32:	bf00      	nop
 8000e34:	3708      	adds	r7, #8
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	20003250 	.word	0x20003250

08000e40 <HAL_SAI_TxCpltCallback>:
  * @brief  Tx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  /* Invoke the registered 'TransferComplete' function (if any) */
  if (hAudioOut.CbTransferComplete != (Audio_CallbackTypeDef)NULL)
 8000e48:	4b05      	ldr	r3, [pc, #20]	; (8000e60 <HAL_SAI_TxCpltCallback+0x20>)
 8000e4a:	68db      	ldr	r3, [r3, #12]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d002      	beq.n	8000e56 <HAL_SAI_TxCpltCallback+0x16>
  {
    hAudioOut.CbTransferComplete();
 8000e50:	4b03      	ldr	r3, [pc, #12]	; (8000e60 <HAL_SAI_TxCpltCallback+0x20>)
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	4798      	blx	r3
  }
}
 8000e56:	bf00      	nop
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	2000010c 	.word	0x2000010c

08000e64 <HAL_SAI_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  /* Invoke the registered 'HalfTransfer' callback function (if any) */
  if (hAudioOut.CbHalfTransfer != (Audio_CallbackTypeDef)NULL)
 8000e6c:	4b05      	ldr	r3, [pc, #20]	; (8000e84 <HAL_SAI_TxHalfCpltCallback+0x20>)
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d002      	beq.n	8000e7a <HAL_SAI_TxHalfCpltCallback+0x16>
  {
    hAudioOut.CbHalfTransfer();
 8000e74:	4b03      	ldr	r3, [pc, #12]	; (8000e84 <HAL_SAI_TxHalfCpltCallback+0x20>)
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	4798      	blx	r3
  }
}
 8000e7a:	bf00      	nop
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	2000010c 	.word	0x2000010c

08000e88 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  /* Invoke the registered 'ErrorCallback' callback function (if any) */
  if (hAudioOut.CbError != (Audio_CallbackTypeDef)NULL)
 8000e90:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <HAL_SAI_ErrorCallback+0x20>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d002      	beq.n	8000e9e <HAL_SAI_ErrorCallback+0x16>
  {
    hAudioOut.CbError();
 8000e98:	4b03      	ldr	r3, [pc, #12]	; (8000ea8 <HAL_SAI_ErrorCallback+0x20>)
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	4798      	blx	r3
  }
}
 8000e9e:	bf00      	nop
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	2000010c 	.word	0x2000010c

08000eac <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured for the SAI peripheral.
  * @param  ChnlNbr: Audio frequency to be configured for the SAI peripheral.
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  /* Update the audio input context */
  hAudioIn.Frequency          = AudioFreq;
 8000eb8:	4a16      	ldr	r2, [pc, #88]	; (8000f14 <BSP_AUDIO_IN_Init+0x68>)
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  hAudioIn.BitResolution      = BitRes;
 8000ec0:	4a14      	ldr	r2, [pc, #80]	; (8000f14 <BSP_AUDIO_IN_Init+0x68>)
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  hAudioIn.ChannelNbr         = ChnlNbr;
 8000ec8:	4a12      	ldr	r2, [pc, #72]	; (8000f14 <BSP_AUDIO_IN_Init+0x68>)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  hAudioIn.CbError            = (Audio_CallbackTypeDef)NULL;
 8000ed0:	4b10      	ldr	r3, [pc, #64]	; (8000f14 <BSP_AUDIO_IN_Init+0x68>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hAudioIn.CbHalfTransfer     = (Audio_CallbackTypeDef)NULL;
 8000ed8:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <BSP_AUDIO_IN_Init+0x68>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hAudioIn.CbTransferComplete = (Audio_CallbackTypeDef)NULL;
 8000ee0:	4b0c      	ldr	r3, [pc, #48]	; (8000f14 <BSP_AUDIO_IN_Init+0x68>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Configure the SAI PLL according to the requested audio frequency */
  if (AUDIO_SAIPLLConfig(AudioFreq) != AUDIO_OK)
 8000ee8:	68f8      	ldr	r0, [r7, #12]
 8000eea:	f000 fb5b 	bl	80015a4 <AUDIO_SAIPLLConfig>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <BSP_AUDIO_IN_Init+0x4c>
  {
    return AUDIO_ERROR;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	e008      	b.n	8000f0a <BSP_AUDIO_IN_Init+0x5e>
  }

  /* Initializes the Digital Filter for Sigma-Delta Modulators interface */
  if (AUDIO_DFSDMx_Init(AudioFreq) != AUDIO_OK)
 8000ef8:	68f8      	ldr	r0, [r7, #12]
 8000efa:	f000 f9bf 	bl	800127c <AUDIO_DFSDMx_Init>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <BSP_AUDIO_IN_Init+0x5c>
  {
    return AUDIO_ERROR;
 8000f04:	2301      	movs	r3, #1
 8000f06:	e000      	b.n	8000f0a <BSP_AUDIO_IN_Init+0x5e>
  }

  return AUDIO_OK;
 8000f08:	2300      	movs	r3, #0
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	2000011c 	.word	0x2000011c

08000f18 <BSP_AUDIO_IN_Record>:
  * @param  size: Current size of the recorded buffer
  * @note   The Right channel is start at first with synchro on start of Left channel
  * @retval BSP AUDIO status
  */
uint8_t BSP_AUDIO_IN_Record(uint16_t *pbuf, uint32_t size)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
  hAudioIn.pRecBuf = pbuf;
 8000f22:	4a16      	ldr	r2, [pc, #88]	; (8000f7c <BSP_AUDIO_IN_Record+0x64>)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  hAudioIn.RecSize = size;
 8000f2a:	4a14      	ldr	r2, [pc, #80]	; (8000f7c <BSP_AUDIO_IN_Record+0x64>)
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /* Allocate hAudioIn.LeftRecBuff buffer */
#if defined(BSP_AUDIO_USE_RTOS)
  hAudioIn.LeftRecBuff  = (int32_t *)k_malloc(size * sizeof(int32_t));
#else
  hAudioIn.LeftRecBuff  = (int32_t *)malloc(size * sizeof(int32_t));
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	4618      	mov	r0, r3
 8000f38:	f007 fabe 	bl	80084b8 <malloc>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	461a      	mov	r2, r3
 8000f40:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <BSP_AUDIO_IN_Record+0x64>)
 8000f42:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif
  if (hAudioIn.LeftRecBuff == NULL)
 8000f46:	4b0d      	ldr	r3, [pc, #52]	; (8000f7c <BSP_AUDIO_IN_Record+0x64>)
 8000f48:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d101      	bne.n	8000f54 <BSP_AUDIO_IN_Record+0x3c>
  {
    return AUDIO_ERROR;
 8000f50:	2301      	movs	r3, #1
 8000f52:	e00f      	b.n	8000f74 <BSP_AUDIO_IN_Record+0x5c>
  }

  /* Call the Media layer start function for left channel */
  if (HAL_DFSDM_FilterRegularStart_DMA(&BSP_AUDIO_hDfsdmLeftFilter,
 8000f54:	4b09      	ldr	r3, [pc, #36]	; (8000f7c <BSP_AUDIO_IN_Record+0x64>)
 8000f56:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
                                       (int32_t *)hAudioIn.LeftRecBuff,
                                       (hAudioIn.RecSize / DEFAULT_AUDIO_IN_CHANNEL_NBR)) != HAL_OK)
 8000f5a:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <BSP_AUDIO_IN_Record+0x64>)
 8000f5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
  if (HAL_DFSDM_FilterRegularStart_DMA(&BSP_AUDIO_hDfsdmLeftFilter,
 8000f60:	461a      	mov	r2, r3
 8000f62:	4807      	ldr	r0, [pc, #28]	; (8000f80 <BSP_AUDIO_IN_Record+0x68>)
 8000f64:	f001 ff8c 	bl	8002e80 <HAL_DFSDM_FilterRegularStart_DMA>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <BSP_AUDIO_IN_Record+0x5a>
  {
    return AUDIO_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e000      	b.n	8000f74 <BSP_AUDIO_IN_Record+0x5c>
  }

  return AUDIO_OK;
 8000f72:	2300      	movs	r3, #0
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	2000011c 	.word	0x2000011c
 8000f80:	200031fc 	.word	0x200031fc

08000f84 <HAL_DFSDM_FilterRegConvCpltCallback>:
            using HAL_DFSDM_FilterGetRegularValue.
  * @param  hdfsdm_filter : DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  uint32_t index;
  uint32_t recbufsize = (hAudioIn.RecSize / DEFAULT_AUDIO_IN_CHANNEL_NBR);
 8000f8c:	4b23      	ldr	r3, [pc, #140]	; (800101c <HAL_DFSDM_FilterRegConvCpltCallback+0x98>)
 8000f8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f92:	60bb      	str	r3, [r7, #8]

  for (index = (recbufsize / 2); index < recbufsize; index++)
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	085b      	lsrs	r3, r3, #1
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	e02e      	b.n	8000ffa <HAL_DFSDM_FilterRegConvCpltCallback+0x76>
  {
    hAudioIn.pRecBuf[index] = (uint16_t)(SaturaLH((hAudioIn.LeftRecBuff[index] >> 8), -32768, 32767));
 8000f9c:	4b1f      	ldr	r3, [pc, #124]	; (800101c <HAL_DFSDM_FilterRegConvCpltCallback+0x98>)
 8000f9e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	441a      	add	r2, r3
 8000fa8:	4b1c      	ldr	r3, [pc, #112]	; (800101c <HAL_DFSDM_FilterRegConvCpltCallback+0x98>)
 8000faa:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	440b      	add	r3, r1
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	121b      	asrs	r3, r3, #8
 8000fb8:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8000fbc:	db17      	blt.n	8000fee <HAL_DFSDM_FilterRegConvCpltCallback+0x6a>
 8000fbe:	4b17      	ldr	r3, [pc, #92]	; (800101c <HAL_DFSDM_FilterRegConvCpltCallback+0x98>)
 8000fc0:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	440b      	add	r3, r1
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	121b      	asrs	r3, r3, #8
 8000fce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000fd2:	da09      	bge.n	8000fe8 <HAL_DFSDM_FilterRegConvCpltCallback+0x64>
 8000fd4:	4b11      	ldr	r3, [pc, #68]	; (800101c <HAL_DFSDM_FilterRegConvCpltCallback+0x98>)
 8000fd6:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	440b      	add	r3, r1
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	121b      	asrs	r3, r3, #8
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	e004      	b.n	8000ff2 <HAL_DFSDM_FilterRegConvCpltCallback+0x6e>
 8000fe8:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8000fec:	e001      	b.n	8000ff2 <HAL_DFSDM_FilterRegConvCpltCallback+0x6e>
 8000fee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ff2:	8013      	strh	r3, [r2, #0]
  for (index = (recbufsize / 2); index < recbufsize; index++)
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	60fb      	str	r3, [r7, #12]
 8000ffa:	68fa      	ldr	r2, [r7, #12]
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	429a      	cmp	r2, r3
 8001000:	d3cc      	bcc.n	8000f9c <HAL_DFSDM_FilterRegConvCpltCallback+0x18>
  }

  /* Invoke the registered 'TransferComplete' function (if any) */
  if (hAudioIn.CbTransferComplete != (Audio_CallbackTypeDef)NULL)
 8001002:	4b06      	ldr	r3, [pc, #24]	; (800101c <HAL_DFSDM_FilterRegConvCpltCallback+0x98>)
 8001004:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d003      	beq.n	8001014 <HAL_DFSDM_FilterRegConvCpltCallback+0x90>
  {
    hAudioIn.CbTransferComplete();
 800100c:	4b03      	ldr	r3, [pc, #12]	; (800101c <HAL_DFSDM_FilterRegConvCpltCallback+0x98>)
 800100e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8001012:	4798      	blx	r3
  }
}
 8001014:	bf00      	nop
 8001016:	3710      	adds	r7, #16
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	2000011c 	.word	0x2000011c

08001020 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter : DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t index;
  uint32_t recbufsize = (hAudioIn.RecSize / DEFAULT_AUDIO_IN_CHANNEL_NBR);
 8001028:	4b23      	ldr	r3, [pc, #140]	; (80010b8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x98>)
 800102a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800102e:	60bb      	str	r3, [r7, #8]


  for (index = 0; index < (recbufsize / 2); index++)
 8001030:	2300      	movs	r3, #0
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	e02e      	b.n	8001094 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x74>
  {
    hAudioIn.pRecBuf[index] = (uint16_t)(SaturaLH((hAudioIn.LeftRecBuff[index] >> 8), -32768, 32767));
 8001036:	4b20      	ldr	r3, [pc, #128]	; (80010b8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x98>)
 8001038:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	441a      	add	r2, r3
 8001042:	4b1d      	ldr	r3, [pc, #116]	; (80010b8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x98>)
 8001044:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	440b      	add	r3, r1
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	121b      	asrs	r3, r3, #8
 8001052:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8001056:	db17      	blt.n	8001088 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x68>
 8001058:	4b17      	ldr	r3, [pc, #92]	; (80010b8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x98>)
 800105a:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	440b      	add	r3, r1
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	121b      	asrs	r3, r3, #8
 8001068:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800106c:	da09      	bge.n	8001082 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x62>
 800106e:	4b12      	ldr	r3, [pc, #72]	; (80010b8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x98>)
 8001070:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	440b      	add	r3, r1
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	121b      	asrs	r3, r3, #8
 800107e:	b29b      	uxth	r3, r3
 8001080:	e004      	b.n	800108c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x6c>
 8001082:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001086:	e001      	b.n	800108c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x6c>
 8001088:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800108c:	8013      	strh	r3, [r2, #0]
  for (index = 0; index < (recbufsize / 2); index++)
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	3301      	adds	r3, #1
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	085a      	lsrs	r2, r3, #1
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	429a      	cmp	r2, r3
 800109c:	d8cb      	bhi.n	8001036 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x16>
  }

  /* Invoke the registered 'HalfTransfer' callback function (if any) */
  if (hAudioIn.CbHalfTransfer != (Audio_CallbackTypeDef)NULL)
 800109e:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x98>)
 80010a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d003      	beq.n	80010b0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x90>
  {
    hAudioIn.CbHalfTransfer();
 80010a8:	4b03      	ldr	r3, [pc, #12]	; (80010b8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x98>)
 80010aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80010ae:	4798      	blx	r3
  }
}
 80010b0:	bf00      	nop
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	2000011c 	.word	0x2000011c

080010bc <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter : DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  /* Invoke the registered 'ErrorCallback' callback function (if any) */
  if (hAudioIn.CbError != (Audio_CallbackTypeDef)NULL)
 80010c4:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <HAL_DFSDM_FilterErrorCallback+0x24>)
 80010c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d003      	beq.n	80010d6 <HAL_DFSDM_FilterErrorCallback+0x1a>
  {
    hAudioIn.CbError();
 80010ce:	4b04      	ldr	r3, [pc, #16]	; (80010e0 <HAL_DFSDM_FilterErrorCallback+0x24>)
 80010d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80010d4:	4798      	blx	r3
  }
}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	2000011c 	.word	0x2000011c

080010e4 <BSP_AUDIO_IN_RegisterCallbacks>:
  * @retval None
  */
void BSP_AUDIO_IN_RegisterCallbacks(Audio_CallbackTypeDef ErrorCallback,
                                    Audio_CallbackTypeDef HalfTransferCallback,
                                    Audio_CallbackTypeDef TransferCompleteCallback)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b085      	sub	sp, #20
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
  hAudioIn.CbError            = ErrorCallback;
 80010f0:	4a08      	ldr	r2, [pc, #32]	; (8001114 <BSP_AUDIO_IN_RegisterCallbacks+0x30>)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  hAudioIn.CbHalfTransfer     = HalfTransferCallback;
 80010f8:	4a06      	ldr	r2, [pc, #24]	; (8001114 <BSP_AUDIO_IN_RegisterCallbacks+0x30>)
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  hAudioIn.CbTransferComplete = TransferCompleteCallback;
 8001100:	4a04      	ldr	r2, [pc, #16]	; (8001114 <BSP_AUDIO_IN_RegisterCallbacks+0x30>)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
}
 8001108:	bf00      	nop
 800110a:	3714      	adds	r7, #20
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr
 8001114:	2000011c 	.word	0x2000011c

08001118 <AUDIO_SAIx_Init>:
  * @note   The default SlotActive configuration is set to CODEC_AUDIOFRAME_SLOT_0123
  *         and user can update this configuration using
  * @retval BSP AUDIO status
  */
static uint8_t AUDIO_SAIx_Init(uint32_t AudioFreq)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&BSP_AUDIO_hSai);
 8001120:	4b4c      	ldr	r3, [pc, #304]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a4b      	ldr	r2, [pc, #300]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001126:	6812      	ldr	r2, [r2, #0]
 8001128:	6812      	ldr	r2, [r2, #0]
 800112a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800112e:	601a      	str	r2, [r3, #0]

  /* Initialize the BSP_AUDIO_hSai Instance parameter */
  BSP_AUDIO_hSai.Instance = AUDIO_SAIx;
 8001130:	4b48      	ldr	r3, [pc, #288]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001132:	4a49      	ldr	r2, [pc, #292]	; (8001258 <AUDIO_SAIx_Init+0x140>)
 8001134:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  BSP_AUDIO_hSai.Init.AudioMode      = SAI_MODEMASTER_TX;
 8001136:	4b47      	ldr	r3, [pc, #284]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001138:	2200      	movs	r2, #0
 800113a:	605a      	str	r2, [r3, #4]
  BSP_AUDIO_hSai.Init.Synchro        = SAI_ASYNCHRONOUS;
 800113c:	4b45      	ldr	r3, [pc, #276]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800113e:	2200      	movs	r2, #0
 8001140:	609a      	str	r2, [r3, #8]
  BSP_AUDIO_hSai.Init.SynchroExt     = SAI_SYNCEXT_DISABLE;
 8001142:	4b44      	ldr	r3, [pc, #272]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001144:	2200      	movs	r2, #0
 8001146:	60da      	str	r2, [r3, #12]
  BSP_AUDIO_hSai.Init.OutputDrive    = SAI_OUTPUTDRIVE_ENABLE;
 8001148:	4b42      	ldr	r3, [pc, #264]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800114a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800114e:	611a      	str	r2, [r3, #16]
  BSP_AUDIO_hSai.Init.NoDivider      = SAI_MASTERDIVIDER_ENABLE;
 8001150:	4b40      	ldr	r3, [pc, #256]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001152:	2200      	movs	r2, #0
 8001154:	615a      	str	r2, [r3, #20]
  BSP_AUDIO_hSai.Init.FIFOThreshold  = SAI_FIFOTHRESHOLD_1QF;
 8001156:	4b3f      	ldr	r3, [pc, #252]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001158:	2201      	movs	r2, #1
 800115a:	619a      	str	r2, [r3, #24]
  BSP_AUDIO_hSai.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_MCKDIV;
 800115c:	4b3d      	ldr	r3, [pc, #244]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800115e:	2200      	movs	r2, #0
 8001160:	61da      	str	r2, [r3, #28]
  BSP_AUDIO_hSai.Init.Mckdiv         = SAIClockDivider(AudioFreq);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001168:	d029      	beq.n	80011be <AUDIO_SAIx_Init+0xa6>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f642 3211 	movw	r2, #11025	; 0x2b11
 8001170:	4293      	cmp	r3, r2
 8001172:	d022      	beq.n	80011ba <AUDIO_SAIx_Init+0xa2>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 800117a:	d01c      	beq.n	80011b6 <AUDIO_SAIx_Init+0x9e>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f245 6222 	movw	r2, #22050	; 0x5622
 8001182:	4293      	cmp	r3, r2
 8001184:	d015      	beq.n	80011b2 <AUDIO_SAIx_Init+0x9a>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 800118c:	d00f      	beq.n	80011ae <AUDIO_SAIx_Init+0x96>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001194:	4293      	cmp	r3, r2
 8001196:	d008      	beq.n	80011aa <AUDIO_SAIx_Init+0x92>
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800119e:	4293      	cmp	r3, r2
 80011a0:	d101      	bne.n	80011a6 <AUDIO_SAIx_Init+0x8e>
 80011a2:	2302      	movs	r3, #2
 80011a4:	e00c      	b.n	80011c0 <AUDIO_SAIx_Init+0xa8>
 80011a6:	2301      	movs	r3, #1
 80011a8:	e00a      	b.n	80011c0 <AUDIO_SAIx_Init+0xa8>
 80011aa:	2300      	movs	r3, #0
 80011ac:	e008      	b.n	80011c0 <AUDIO_SAIx_Init+0xa8>
 80011ae:	2303      	movs	r3, #3
 80011b0:	e006      	b.n	80011c0 <AUDIO_SAIx_Init+0xa8>
 80011b2:	2301      	movs	r3, #1
 80011b4:	e004      	b.n	80011c0 <AUDIO_SAIx_Init+0xa8>
 80011b6:	2306      	movs	r3, #6
 80011b8:	e002      	b.n	80011c0 <AUDIO_SAIx_Init+0xa8>
 80011ba:	2302      	movs	r3, #2
 80011bc:	e000      	b.n	80011c0 <AUDIO_SAIx_Init+0xa8>
 80011be:	230c      	movs	r3, #12
 80011c0:	4a24      	ldr	r2, [pc, #144]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011c2:	6213      	str	r3, [r2, #32]
  BSP_AUDIO_hSai.Init.MonoStereoMode = SAI_STEREOMODE;
 80011c4:	4b23      	ldr	r3, [pc, #140]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	625a      	str	r2, [r3, #36]	; 0x24
  BSP_AUDIO_hSai.Init.CompandingMode = SAI_NOCOMPANDING;
 80011ca:	4b22      	ldr	r3, [pc, #136]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	629a      	str	r2, [r3, #40]	; 0x28
  BSP_AUDIO_hSai.Init.TriState       = SAI_OUTPUT_NOTRELEASED;
 80011d0:	4b20      	ldr	r3, [pc, #128]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	62da      	str	r2, [r3, #44]	; 0x2c
  BSP_AUDIO_hSai.Init.Protocol       = SAI_FREE_PROTOCOL;
 80011d6:	4b1f      	ldr	r3, [pc, #124]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	631a      	str	r2, [r3, #48]	; 0x30
  BSP_AUDIO_hSai.Init.DataSize       = SAI_DATASIZE_16;
 80011dc:	4b1d      	ldr	r3, [pc, #116]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011de:	2280      	movs	r2, #128	; 0x80
 80011e0:	635a      	str	r2, [r3, #52]	; 0x34
  BSP_AUDIO_hSai.Init.FirstBit       = SAI_FIRSTBIT_MSB;
 80011e2:	4b1c      	ldr	r3, [pc, #112]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	639a      	str	r2, [r3, #56]	; 0x38
  BSP_AUDIO_hSai.Init.ClockStrobing  = SAI_CLOCKSTROBING_FALLINGEDGE;
 80011e8:	4b1a      	ldr	r3, [pc, #104]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	63da      	str	r2, [r3, #60]	; 0x3c
  Frame Length: 32
  Frame active Length: 16
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  BSP_AUDIO_hSai.FrameInit.FrameLength = 32;
 80011ee:	4b19      	ldr	r3, [pc, #100]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011f0:	2220      	movs	r2, #32
 80011f2:	641a      	str	r2, [r3, #64]	; 0x40
  BSP_AUDIO_hSai.FrameInit.ActiveFrameLength = 16;
 80011f4:	4b17      	ldr	r3, [pc, #92]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011f6:	2210      	movs	r2, #16
 80011f8:	645a      	str	r2, [r3, #68]	; 0x44
  BSP_AUDIO_hSai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80011fa:	4b16      	ldr	r3, [pc, #88]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 80011fc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001200:	649a      	str	r2, [r3, #72]	; 0x48
  BSP_AUDIO_hSai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001202:	4b14      	ldr	r3, [pc, #80]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001204:	2200      	movs	r2, #0
 8001206:	64da      	str	r2, [r3, #76]	; 0x4c
  BSP_AUDIO_hSai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8001208:	4b12      	ldr	r3, [pc, #72]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800120a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800120e:	651a      	str	r2, [r3, #80]	; 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 2
  Slot Active: Slots 0 and 1 actives */
  BSP_AUDIO_hSai.SlotInit.FirstBitOffset = 0;
 8001210:	4b10      	ldr	r3, [pc, #64]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001212:	2200      	movs	r2, #0
 8001214:	655a      	str	r2, [r3, #84]	; 0x54
  BSP_AUDIO_hSai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001216:	4b0f      	ldr	r3, [pc, #60]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001218:	2200      	movs	r2, #0
 800121a:	659a      	str	r2, [r3, #88]	; 0x58
  BSP_AUDIO_hSai.SlotInit.SlotNumber = 2;
 800121c:	4b0d      	ldr	r3, [pc, #52]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800121e:	2202      	movs	r2, #2
 8001220:	65da      	str	r2, [r3, #92]	; 0x5c
  BSP_AUDIO_hSai.SlotInit.SlotActive = SAI_SLOTACTIVE_0 | SAI_SLOTACTIVE_1;
 8001222:	4b0c      	ldr	r3, [pc, #48]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 8001224:	2203      	movs	r2, #3
 8001226:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initializes the SAI peripheral*/
  if (HAL_SAI_Init(&BSP_AUDIO_hSai) != HAL_OK)
 8001228:	480a      	ldr	r0, [pc, #40]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800122a:	f006 f987 	bl	800753c <HAL_SAI_Init>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <AUDIO_SAIx_Init+0x120>
  {
    return AUDIO_ERROR;
 8001234:	2301      	movs	r3, #1
 8001236:	e008      	b.n	800124a <AUDIO_SAIx_Init+0x132>
  }

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&BSP_AUDIO_hSai);
 8001238:	4b06      	ldr	r3, [pc, #24]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a05      	ldr	r2, [pc, #20]	; (8001254 <AUDIO_SAIx_Init+0x13c>)
 800123e:	6812      	ldr	r2, [r2, #0]
 8001240:	6812      	ldr	r2, [r2, #0]
 8001242:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001246:	601a      	str	r2, [r3, #0]

  return AUDIO_OK;
 8001248:	2300      	movs	r3, #0

}
 800124a:	4618      	mov	r0, r3
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	20003250 	.word	0x20003250
 8001258:	40015404 	.word	0x40015404

0800125c <AUDIO_CODEC_Reset>:
  * @brief  Resets the audio codec. It restores the default configuration of the
  *         codec (this function shall be called before initializing the codec).
  * @retval None
  */
static void AUDIO_CODEC_Reset(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* Initialize the audio driver structure */
  hAudioOut.AudioDrv = &cs43l22_drv;
 8001260:	4b04      	ldr	r3, [pc, #16]	; (8001274 <AUDIO_CODEC_Reset+0x18>)
 8001262:	4a05      	ldr	r2, [pc, #20]	; (8001278 <AUDIO_CODEC_Reset+0x1c>)
 8001264:	601a      	str	r2, [r3, #0]

  hAudioOut.AudioDrv->Reset(AUDIO_I2C_ADDRESS);
 8001266:	4b03      	ldr	r3, [pc, #12]	; (8001274 <AUDIO_CODEC_Reset+0x18>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800126c:	2094      	movs	r0, #148	; 0x94
 800126e:	4798      	blx	r3
}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}
 8001274:	2000010c 	.word	0x2000010c
 8001278:	20000000 	.word	0x20000000

0800127c <AUDIO_DFSDMx_Init>:
  * @brief  Initializes the Digital Filter for Sigma-Delta Modulators interface (DFSDM).
  * @param  AudioFreq: Audio frequency to be used to set correctly the DFSDM peripheral.
  * @retval BSP AUDIO status
  */
static uint8_t AUDIO_DFSDMx_Init(uint32_t AudioFreq)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  /*####CHANNEL 2####*/
  hAudioIn.hDfsdmLeftChannel.Init.OutputClock.Activation   = ENABLE;
 8001284:	4b94      	ldr	r3, [pc, #592]	; (80014d8 <AUDIO_DFSDMx_Init+0x25c>)
 8001286:	2201      	movs	r2, #1
 8001288:	711a      	strb	r2, [r3, #4]
  hAudioIn.hDfsdmLeftChannel.Init.OutputClock.Selection    = DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO;
 800128a:	4b93      	ldr	r3, [pc, #588]	; (80014d8 <AUDIO_DFSDMx_Init+0x25c>)
 800128c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001290:	609a      	str	r2, [r3, #8]
  /* Set the DFSDM clock OUT audio frequency configuration */
  hAudioIn.hDfsdmLeftChannel.Init.OutputClock.Divider      = DFSDMClockDivider(AudioFreq);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001298:	d022      	beq.n	80012e0 <AUDIO_DFSDMx_Init+0x64>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	f642 3211 	movw	r2, #11025	; 0x2b11
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d01b      	beq.n	80012dc <AUDIO_DFSDMx_Init+0x60>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80012aa:	d015      	beq.n	80012d8 <AUDIO_DFSDMx_Init+0x5c>
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f245 6222 	movw	r2, #22050	; 0x5622
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d00e      	beq.n	80012d4 <AUDIO_DFSDMx_Init+0x58>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 80012bc:	d008      	beq.n	80012d0 <AUDIO_DFSDMx_Init+0x54>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	f64a 4244 	movw	r2, #44100	; 0xac44
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d101      	bne.n	80012cc <AUDIO_DFSDMx_Init+0x50>
 80012c8:	2304      	movs	r3, #4
 80012ca:	e00a      	b.n	80012e2 <AUDIO_DFSDMx_Init+0x66>
 80012cc:	2320      	movs	r3, #32
 80012ce:	e008      	b.n	80012e2 <AUDIO_DFSDMx_Init+0x66>
 80012d0:	2318      	movs	r3, #24
 80012d2:	e006      	b.n	80012e2 <AUDIO_DFSDMx_Init+0x66>
 80012d4:	2304      	movs	r3, #4
 80012d6:	e004      	b.n	80012e2 <AUDIO_DFSDMx_Init+0x66>
 80012d8:	2318      	movs	r3, #24
 80012da:	e002      	b.n	80012e2 <AUDIO_DFSDMx_Init+0x66>
 80012dc:	2304      	movs	r3, #4
 80012de:	e000      	b.n	80012e2 <AUDIO_DFSDMx_Init+0x66>
 80012e0:	2318      	movs	r3, #24
 80012e2:	4a7d      	ldr	r2, [pc, #500]	; (80014d8 <AUDIO_DFSDMx_Init+0x25c>)
 80012e4:	60d3      	str	r3, [r2, #12]
  hAudioIn.hDfsdmLeftChannel.Init.Input.Multiplexer        = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80012e6:	4b7c      	ldr	r3, [pc, #496]	; (80014d8 <AUDIO_DFSDMx_Init+0x25c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
  hAudioIn.hDfsdmLeftChannel.Init.Input.DataPacking        = DFSDM_CHANNEL_STANDARD_MODE;
 80012ec:	4b7a      	ldr	r3, [pc, #488]	; (80014d8 <AUDIO_DFSDMx_Init+0x25c>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	615a      	str	r2, [r3, #20]
  hAudioIn.hDfsdmLeftChannel.Init.Input.Pins               = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80012f2:	4b79      	ldr	r3, [pc, #484]	; (80014d8 <AUDIO_DFSDMx_Init+0x25c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	619a      	str	r2, [r3, #24]
  /* Request to sample stable data for LEFT micro on Rising edge */
  hAudioIn.hDfsdmLeftChannel.Init.SerialInterface.Type     = DFSDM_CHANNEL_SPI_RISING;
 80012f8:	4b77      	ldr	r3, [pc, #476]	; (80014d8 <AUDIO_DFSDMx_Init+0x25c>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	61da      	str	r2, [r3, #28]
  hAudioIn.hDfsdmLeftChannel.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80012fe:	4b76      	ldr	r3, [pc, #472]	; (80014d8 <AUDIO_DFSDMx_Init+0x25c>)
 8001300:	2204      	movs	r2, #4
 8001302:	621a      	str	r2, [r3, #32]
  hAudioIn.hDfsdmLeftChannel.Init.Awd.FilterOrder          = DFSDM_CHANNEL_SINC1_ORDER;
 8001304:	4b74      	ldr	r3, [pc, #464]	; (80014d8 <AUDIO_DFSDMx_Init+0x25c>)
 8001306:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800130a:	625a      	str	r2, [r3, #36]	; 0x24
  hAudioIn.hDfsdmLeftChannel.Init.Awd.Oversampling         = 10;
 800130c:	4b72      	ldr	r3, [pc, #456]	; (80014d8 <AUDIO_DFSDMx_Init+0x25c>)
 800130e:	220a      	movs	r2, #10
 8001310:	629a      	str	r2, [r3, #40]	; 0x28
  hAudioIn.hDfsdmLeftChannel.Init.Offset                   = 0;
 8001312:	4b71      	ldr	r3, [pc, #452]	; (80014d8 <AUDIO_DFSDMx_Init+0x25c>)
 8001314:	2200      	movs	r2, #0
 8001316:	62da      	str	r2, [r3, #44]	; 0x2c
  hAudioIn.hDfsdmLeftChannel.Init.RightBitShift            = DFSDMRightBitShift(AudioFreq);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 800131e:	d029      	beq.n	8001374 <AUDIO_DFSDMx_Init+0xf8>
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f642 3211 	movw	r2, #11025	; 0x2b11
 8001326:	4293      	cmp	r3, r2
 8001328:	d022      	beq.n	8001370 <AUDIO_DFSDMx_Init+0xf4>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8001330:	d01c      	beq.n	800136c <AUDIO_DFSDMx_Init+0xf0>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	f245 6222 	movw	r2, #22050	; 0x5622
 8001338:	4293      	cmp	r3, r2
 800133a:	d015      	beq.n	8001368 <AUDIO_DFSDMx_Init+0xec>
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8001342:	d00f      	beq.n	8001364 <AUDIO_DFSDMx_Init+0xe8>
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f64a 4244 	movw	r2, #44100	; 0xac44
 800134a:	4293      	cmp	r3, r2
 800134c:	d008      	beq.n	8001360 <AUDIO_DFSDMx_Init+0xe4>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001354:	4293      	cmp	r3, r2
 8001356:	d101      	bne.n	800135c <AUDIO_DFSDMx_Init+0xe0>
 8001358:	2302      	movs	r3, #2
 800135a:	e00c      	b.n	8001376 <AUDIO_DFSDMx_Init+0xfa>
 800135c:	2300      	movs	r3, #0
 800135e:	e00a      	b.n	8001376 <AUDIO_DFSDMx_Init+0xfa>
 8001360:	2300      	movs	r3, #0
 8001362:	e008      	b.n	8001376 <AUDIO_DFSDMx_Init+0xfa>
 8001364:	2306      	movs	r3, #6
 8001366:	e006      	b.n	8001376 <AUDIO_DFSDMx_Init+0xfa>
 8001368:	2303      	movs	r3, #3
 800136a:	e004      	b.n	8001376 <AUDIO_DFSDMx_Init+0xfa>
 800136c:	2303      	movs	r3, #3
 800136e:	e002      	b.n	8001376 <AUDIO_DFSDMx_Init+0xfa>
 8001370:	2306      	movs	r3, #6
 8001372:	e000      	b.n	8001376 <AUDIO_DFSDMx_Init+0xfa>
 8001374:	2306      	movs	r3, #6
 8001376:	4a58      	ldr	r2, [pc, #352]	; (80014d8 <AUDIO_DFSDMx_Init+0x25c>)
 8001378:	6313      	str	r3, [r2, #48]	; 0x30

  hAudioIn.hDfsdmLeftChannel.Instance                      = DFSDM1_Channel2;
 800137a:	4b57      	ldr	r3, [pc, #348]	; (80014d8 <AUDIO_DFSDMx_Init+0x25c>)
 800137c:	4a57      	ldr	r2, [pc, #348]	; (80014dc <AUDIO_DFSDMx_Init+0x260>)
 800137e:	601a      	str	r2, [r3, #0]

  /* Init the DFSDM Channel */
  if (HAL_DFSDM_ChannelInit(&hAudioIn.hDfsdmLeftChannel) != HAL_OK)
 8001380:	4855      	ldr	r0, [pc, #340]	; (80014d8 <AUDIO_DFSDMx_Init+0x25c>)
 8001382:	f001 fb9d 	bl	8002ac0 <HAL_DFSDM_ChannelInit>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <AUDIO_DFSDMx_Init+0x114>
  {
    return AUDIO_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	e09e      	b.n	80014ce <AUDIO_DFSDMx_Init+0x252>
  }

  /*####FILTER 0####*/
  BSP_AUDIO_hDfsdmLeftFilter.Init.RegularParam.Trigger         = DFSDM_FILTER_SW_TRIGGER;
 8001390:	4b53      	ldr	r3, [pc, #332]	; (80014e0 <AUDIO_DFSDMx_Init+0x264>)
 8001392:	2200      	movs	r2, #0
 8001394:	605a      	str	r2, [r3, #4]
  BSP_AUDIO_hDfsdmLeftFilter.Init.RegularParam.FastMode        = ENABLE;
 8001396:	4b52      	ldr	r3, [pc, #328]	; (80014e0 <AUDIO_DFSDMx_Init+0x264>)
 8001398:	2201      	movs	r2, #1
 800139a:	721a      	strb	r2, [r3, #8]
  BSP_AUDIO_hDfsdmLeftFilter.Init.RegularParam.DmaMode         = ENABLE;
 800139c:	4b50      	ldr	r3, [pc, #320]	; (80014e0 <AUDIO_DFSDMx_Init+0x264>)
 800139e:	2201      	movs	r2, #1
 80013a0:	725a      	strb	r2, [r3, #9]
  BSP_AUDIO_hDfsdmLeftFilter.Init.InjectedParam.Trigger        = DFSDM_FILTER_SW_TRIGGER;
 80013a2:	4b4f      	ldr	r3, [pc, #316]	; (80014e0 <AUDIO_DFSDMx_Init+0x264>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	60da      	str	r2, [r3, #12]
  BSP_AUDIO_hDfsdmLeftFilter.Init.InjectedParam.ScanMode       = DISABLE;
 80013a8:	4b4d      	ldr	r3, [pc, #308]	; (80014e0 <AUDIO_DFSDMx_Init+0x264>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	741a      	strb	r2, [r3, #16]
  BSP_AUDIO_hDfsdmLeftFilter.Init.InjectedParam.DmaMode        = DISABLE;
 80013ae:	4b4c      	ldr	r3, [pc, #304]	; (80014e0 <AUDIO_DFSDMx_Init+0x264>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	745a      	strb	r2, [r3, #17]
  BSP_AUDIO_hDfsdmLeftFilter.Init.InjectedParam.ExtTrigger     = DFSDM_FILTER_EXT_TRIG_TIM8_TRGO;
 80013b4:	4b4a      	ldr	r3, [pc, #296]	; (80014e0 <AUDIO_DFSDMx_Init+0x264>)
 80013b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013ba:	615a      	str	r2, [r3, #20]
  BSP_AUDIO_hDfsdmLeftFilter.Init.InjectedParam.ExtTriggerEdge = DFSDM_FILTER_EXT_TRIG_BOTH_EDGES;
 80013bc:	4b48      	ldr	r3, [pc, #288]	; (80014e0 <AUDIO_DFSDMx_Init+0x264>)
 80013be:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 80013c2:	619a      	str	r2, [r3, #24]
  BSP_AUDIO_hDfsdmLeftFilter.Init.FilterParam.SincOrder        = DFSDMFilterOrder(AudioFreq);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80013ca:	d030      	beq.n	800142e <AUDIO_DFSDMx_Init+0x1b2>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f642 3211 	movw	r2, #11025	; 0x2b11
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d028      	beq.n	8001428 <AUDIO_DFSDMx_Init+0x1ac>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80013dc:	d021      	beq.n	8001422 <AUDIO_DFSDMx_Init+0x1a6>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f245 6222 	movw	r2, #22050	; 0x5622
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d019      	beq.n	800141c <AUDIO_DFSDMx_Init+0x1a0>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 80013ee:	d012      	beq.n	8001416 <AUDIO_DFSDMx_Init+0x19a>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f64a 4244 	movw	r2, #44100	; 0xac44
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d00a      	beq.n	8001410 <AUDIO_DFSDMx_Init+0x194>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001400:	4293      	cmp	r3, r2
 8001402:	d102      	bne.n	800140a <AUDIO_DFSDMx_Init+0x18e>
 8001404:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001408:	e013      	b.n	8001432 <AUDIO_DFSDMx_Init+0x1b6>
 800140a:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 800140e:	e010      	b.n	8001432 <AUDIO_DFSDMx_Init+0x1b6>
 8001410:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8001414:	e00d      	b.n	8001432 <AUDIO_DFSDMx_Init+0x1b6>
 8001416:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800141a:	e00a      	b.n	8001432 <AUDIO_DFSDMx_Init+0x1b6>
 800141c:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8001420:	e007      	b.n	8001432 <AUDIO_DFSDMx_Init+0x1b6>
 8001422:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8001426:	e004      	b.n	8001432 <AUDIO_DFSDMx_Init+0x1b6>
 8001428:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 800142c:	e001      	b.n	8001432 <AUDIO_DFSDMx_Init+0x1b6>
 800142e:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8001432:	4a2b      	ldr	r2, [pc, #172]	; (80014e0 <AUDIO_DFSDMx_Init+0x264>)
 8001434:	61d3      	str	r3, [r2, #28]
  /* Set the DFSDM Filters Oversampling to have correct sample rate */
  BSP_AUDIO_hDfsdmLeftFilter.Init.FilterParam.Oversampling     = DFSDMOverSampling(AudioFreq);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 800143c:	d02a      	beq.n	8001494 <AUDIO_DFSDMx_Init+0x218>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f642 3211 	movw	r2, #11025	; 0x2b11
 8001444:	4293      	cmp	r3, r2
 8001446:	d022      	beq.n	800148e <AUDIO_DFSDMx_Init+0x212>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 800144e:	d01c      	beq.n	800148a <AUDIO_DFSDMx_Init+0x20e>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	f245 6222 	movw	r2, #22050	; 0x5622
 8001456:	4293      	cmp	r3, r2
 8001458:	d015      	beq.n	8001486 <AUDIO_DFSDMx_Init+0x20a>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8001460:	d00f      	beq.n	8001482 <AUDIO_DFSDMx_Init+0x206>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001468:	4293      	cmp	r3, r2
 800146a:	d008      	beq.n	800147e <AUDIO_DFSDMx_Init+0x202>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001472:	4293      	cmp	r3, r2
 8001474:	d101      	bne.n	800147a <AUDIO_DFSDMx_Init+0x1fe>
 8001476:	2320      	movs	r3, #32
 8001478:	e00e      	b.n	8001498 <AUDIO_DFSDMx_Init+0x21c>
 800147a:	2310      	movs	r3, #16
 800147c:	e00c      	b.n	8001498 <AUDIO_DFSDMx_Init+0x21c>
 800147e:	2340      	movs	r3, #64	; 0x40
 8001480:	e00a      	b.n	8001498 <AUDIO_DFSDMx_Init+0x21c>
 8001482:	2340      	movs	r3, #64	; 0x40
 8001484:	e008      	b.n	8001498 <AUDIO_DFSDMx_Init+0x21c>
 8001486:	2380      	movs	r3, #128	; 0x80
 8001488:	e006      	b.n	8001498 <AUDIO_DFSDMx_Init+0x21c>
 800148a:	2380      	movs	r3, #128	; 0x80
 800148c:	e004      	b.n	8001498 <AUDIO_DFSDMx_Init+0x21c>
 800148e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001492:	e001      	b.n	8001498 <AUDIO_DFSDMx_Init+0x21c>
 8001494:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001498:	4a11      	ldr	r2, [pc, #68]	; (80014e0 <AUDIO_DFSDMx_Init+0x264>)
 800149a:	6213      	str	r3, [r2, #32]
  BSP_AUDIO_hDfsdmLeftFilter.Init.FilterParam.IntOversampling  = 1;
 800149c:	4b10      	ldr	r3, [pc, #64]	; (80014e0 <AUDIO_DFSDMx_Init+0x264>)
 800149e:	2201      	movs	r2, #1
 80014a0:	625a      	str	r2, [r3, #36]	; 0x24

  BSP_AUDIO_hDfsdmLeftFilter.Instance                          = AUDIO_DFSDMx_LEFT_FILTER;
 80014a2:	4b0f      	ldr	r3, [pc, #60]	; (80014e0 <AUDIO_DFSDMx_Init+0x264>)
 80014a4:	4a0f      	ldr	r2, [pc, #60]	; (80014e4 <AUDIO_DFSDMx_Init+0x268>)
 80014a6:	601a      	str	r2, [r3, #0]

  /* Init the DFSDM Filter */
  if (HAL_DFSDM_FilterInit(&BSP_AUDIO_hDfsdmLeftFilter) != HAL_OK)
 80014a8:	480d      	ldr	r0, [pc, #52]	; (80014e0 <AUDIO_DFSDMx_Init+0x264>)
 80014aa:	f001 fbc9 	bl	8002c40 <HAL_DFSDM_FilterInit>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <AUDIO_DFSDMx_Init+0x23c>
  {
    return AUDIO_ERROR;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e00a      	b.n	80014ce <AUDIO_DFSDMx_Init+0x252>
  }

  /* Configure regular channel */
  if (HAL_DFSDM_FilterConfigRegChannel(&BSP_AUDIO_hDfsdmLeftFilter,
 80014b8:	2201      	movs	r2, #1
 80014ba:	490b      	ldr	r1, [pc, #44]	; (80014e8 <AUDIO_DFSDMx_Init+0x26c>)
 80014bc:	4808      	ldr	r0, [pc, #32]	; (80014e0 <AUDIO_DFSDMx_Init+0x264>)
 80014be:	f001 fc99 	bl	8002df4 <HAL_DFSDM_FilterConfigRegChannel>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <AUDIO_DFSDMx_Init+0x250>
                                       DFSDM_CHANNEL_2,
                                       DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
  {
    return AUDIO_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	e000      	b.n	80014ce <AUDIO_DFSDMx_Init+0x252>
  }

  return AUDIO_OK;
 80014cc:	2300      	movs	r3, #0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	2000011c 	.word	0x2000011c
 80014dc:	40016040 	.word	0x40016040
 80014e0:	200031fc 	.word	0x200031fc
 80014e4:	40016100 	.word	0x40016100
 80014e8:	00020004 	.word	0x00020004

080014ec <HAL_DFSDM_FilterMspInit>:
  * @brief  Initializes the DFSDM filter MSP.
  * @param  hdfsdm_filter : DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  /* Enable DFSDM clock */
  AUDIO_DFSDMx_CLK_ENABLE();
 80014f4:	4a27      	ldr	r2, [pc, #156]	; (8001594 <HAL_DFSDM_FilterMspInit+0xa8>)
 80014f6:	4b27      	ldr	r3, [pc, #156]	; (8001594 <HAL_DFSDM_FilterMspInit+0xa8>)
 80014f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014fe:	6613      	str	r3, [r2, #96]	; 0x60
 8001500:	4b24      	ldr	r3, [pc, #144]	; (8001594 <HAL_DFSDM_FilterMspInit+0xa8>)
 8001502:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001504:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DMA clock */
  AUDIO_DFSDMx_DMAx_CLK_ENABLE();
 800150c:	4a21      	ldr	r2, [pc, #132]	; (8001594 <HAL_DFSDM_FilterMspInit+0xa8>)
 800150e:	4b21      	ldr	r3, [pc, #132]	; (8001594 <HAL_DFSDM_FilterMspInit+0xa8>)
 8001510:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001512:	f043 0301 	orr.w	r3, r3, #1
 8001516:	6493      	str	r3, [r2, #72]	; 0x48
 8001518:	4b1e      	ldr	r3, [pc, #120]	; (8001594 <HAL_DFSDM_FilterMspInit+0xa8>)
 800151a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800151c:	f003 0301 	and.w	r3, r3, #1
 8001520:	60bb      	str	r3, [r7, #8]
 8001522:	68bb      	ldr	r3, [r7, #8]

  /* Configure the hAudioIn.hDmaDfsdmLeft handle parameters */
  hAudioIn.hDmaDfsdmLeft.Init.Request             = DMA_REQUEST_0;
 8001524:	4b1c      	ldr	r3, [pc, #112]	; (8001598 <HAL_DFSDM_FilterMspInit+0xac>)
 8001526:	2200      	movs	r2, #0
 8001528:	63da      	str	r2, [r3, #60]	; 0x3c
  hAudioIn.hDmaDfsdmLeft.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 800152a:	4b1b      	ldr	r3, [pc, #108]	; (8001598 <HAL_DFSDM_FilterMspInit+0xac>)
 800152c:	2200      	movs	r2, #0
 800152e:	641a      	str	r2, [r3, #64]	; 0x40
  hAudioIn.hDmaDfsdmLeft.Init.PeriphInc           = DMA_PINC_DISABLE;
 8001530:	4b19      	ldr	r3, [pc, #100]	; (8001598 <HAL_DFSDM_FilterMspInit+0xac>)
 8001532:	2200      	movs	r2, #0
 8001534:	645a      	str	r2, [r3, #68]	; 0x44
  hAudioIn.hDmaDfsdmLeft.Init.MemInc              = DMA_MINC_ENABLE;
 8001536:	4b18      	ldr	r3, [pc, #96]	; (8001598 <HAL_DFSDM_FilterMspInit+0xac>)
 8001538:	2280      	movs	r2, #128	; 0x80
 800153a:	649a      	str	r2, [r3, #72]	; 0x48
  hAudioIn.hDmaDfsdmLeft.Init.PeriphDataAlignment = AUDIO_DFSDMx_DMAx_PERIPH_DATA_SIZE;
 800153c:	4b16      	ldr	r3, [pc, #88]	; (8001598 <HAL_DFSDM_FilterMspInit+0xac>)
 800153e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001542:	64da      	str	r2, [r3, #76]	; 0x4c
  hAudioIn.hDmaDfsdmLeft.Init.MemDataAlignment    = AUDIO_DFSDMx_DMAx_MEM_DATA_SIZE;
 8001544:	4b14      	ldr	r3, [pc, #80]	; (8001598 <HAL_DFSDM_FilterMspInit+0xac>)
 8001546:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800154a:	651a      	str	r2, [r3, #80]	; 0x50
  hAudioIn.hDmaDfsdmLeft.Init.Mode                = DMA_CIRCULAR;
 800154c:	4b12      	ldr	r3, [pc, #72]	; (8001598 <HAL_DFSDM_FilterMspInit+0xac>)
 800154e:	2220      	movs	r2, #32
 8001550:	655a      	str	r2, [r3, #84]	; 0x54
  hAudioIn.hDmaDfsdmLeft.Init.Priority            = DMA_PRIORITY_HIGH;
 8001552:	4b11      	ldr	r3, [pc, #68]	; (8001598 <HAL_DFSDM_FilterMspInit+0xac>)
 8001554:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001558:	659a      	str	r2, [r3, #88]	; 0x58

  hAudioIn.hDmaDfsdmLeft.Instance               = AUDIO_DFSDMx_DMAx_LEFT_CHANNEL;
 800155a:	4b0f      	ldr	r3, [pc, #60]	; (8001598 <HAL_DFSDM_FilterMspInit+0xac>)
 800155c:	4a0f      	ldr	r2, [pc, #60]	; (800159c <HAL_DFSDM_FilterMspInit+0xb0>)
 800155e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Associate the DMA handle */
  __HAL_LINKDMA(hdfsdm_filter, hdmaReg, hAudioIn.hDmaDfsdmLeft);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	4a0f      	ldr	r2, [pc, #60]	; (80015a0 <HAL_DFSDM_FilterMspInit+0xb4>)
 8001564:	629a      	str	r2, [r3, #40]	; 0x28
 8001566:	4a0c      	ldr	r2, [pc, #48]	; (8001598 <HAL_DFSDM_FilterMspInit+0xac>)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6613      	str	r3, [r2, #96]	; 0x60

  /* Reset DMA handle state */
  __HAL_DMA_RESET_HANDLE_STATE(&hAudioIn.hDmaDfsdmLeft);
 800156c:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <HAL_DFSDM_FilterMspInit+0xac>)
 800156e:	2200      	movs	r2, #0
 8001570:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Configure the DMA Channel */
  HAL_DMA_Init(&hAudioIn.hDmaDfsdmLeft);
 8001574:	480a      	ldr	r0, [pc, #40]	; (80015a0 <HAL_DFSDM_FilterMspInit+0xb4>)
 8001576:	f001 fddd 	bl	8003134 <HAL_DMA_Init>

  /* DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_DFSDMx_DMAx_LEFT_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 800157a:	2200      	movs	r2, #0
 800157c:	2105      	movs	r1, #5
 800157e:	200e      	movs	r0, #14
 8001580:	f001 fa2f 	bl	80029e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_DFSDMx_DMAx_LEFT_IRQ);
 8001584:	200e      	movs	r0, #14
 8001586:	f001 fa48 	bl	8002a1a <HAL_NVIC_EnableIRQ>
}
 800158a:	bf00      	nop
 800158c:	3710      	adds	r7, #16
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40021000 	.word	0x40021000
 8001598:	2000011c 	.word	0x2000011c
 800159c:	40020044 	.word	0x40020044
 80015a0:	20000154 	.word	0x20000154

080015a4 <AUDIO_SAIPLLConfig>:
  * @note   The SAI PLL input clock must be configured in the user application.
  *         The SAI PLL configuration done within this function assumes that
  *         the SAI PLL input clock runs at 8 MHz.
  */
static uint8_t AUDIO_SAIPLLConfig(uint32_t Frequency)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b0a4      	sub	sp, #144	; 0x90
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef RCC_ExCLKInitStruct;

  /* Retrieve actual RCC configuration */
  HAL_RCCEx_GetPeriphCLKConfig(&RCC_ExCLKInitStruct);
 80015ac:	f107 0308 	add.w	r3, r7, #8
 80015b0:	4618      	mov	r0, r3
 80015b2:	f005 f813 	bl	80065dc <HAL_RCCEx_GetPeriphCLKConfig>

  if ((Frequency == AUDIO_FREQUENCY_11K)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f642 3211 	movw	r2, #11025	; 0x2b11
 80015bc:	4293      	cmp	r3, r2
 80015be:	d009      	beq.n	80015d4 <AUDIO_SAIPLLConfig+0x30>
      || (Frequency == AUDIO_FREQUENCY_22K)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f245 6222 	movw	r2, #22050	; 0x5622
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d004      	beq.n	80015d4 <AUDIO_SAIPLLConfig+0x30>
      || (Frequency == AUDIO_FREQUENCY_44K))
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	f64a 4244 	movw	r2, #44100	; 0xac44
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d10c      	bne.n	80015ee <AUDIO_SAIPLLConfig+0x4a>
  {
    /* Configure PLLSAI prescalers */
    /* SAI clock config
    PLLSAI1_VCO= 8 Mhz * PLLSAI1N = 8 * 24 = VCO_192M
    SAI_CK_x = PLLSAI1_VCO/PLLSAI1P = 192/17 = 11.294 Mhz */
    RCC_ExCLKInitStruct.PeriphClockSelection    = RCC_PERIPHCLK_SAI1;
 80015d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80015d8:	60bb      	str	r3, [r7, #8]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1N        = 24;
 80015da:	2318      	movs	r3, #24
 80015dc:	617b      	str	r3, [r7, #20]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1P        = 17;
 80015de:	2311      	movs	r3, #17
 80015e0:	61bb      	str	r3, [r7, #24]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 80015e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015e6:	627b      	str	r3, [r7, #36]	; 0x24
    RCC_ExCLKInitStruct.Sai1ClockSelection      = RCC_SAI1CLKSOURCE_PLLSAI1;
 80015e8:	2300      	movs	r3, #0
 80015ea:	66fb      	str	r3, [r7, #108]	; 0x6c
 80015ec:	e00b      	b.n	8001606 <AUDIO_SAIPLLConfig+0x62>
  else /* AUDIO_FREQUENCY_8K, AUDIO_FREQUENCY_16K, AUDIO_FREQUENCY_48K, AUDIO_FREQUENCY_96K */
  {
    /* SAI clock config
    PLLSAI1_VCO= 8 Mhz * PLLSAI1N = 8 * 43 = VCO_344M
    SAI_CK_x = PLLSAI1_VCO/PLLSAI1P = 344/7 = 49.142 Mhz */
    RCC_ExCLKInitStruct.PeriphClockSelection    = RCC_PERIPHCLK_SAI1;
 80015ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80015f2:	60bb      	str	r3, [r7, #8]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1N        = 43;
 80015f4:	232b      	movs	r3, #43	; 0x2b
 80015f6:	617b      	str	r3, [r7, #20]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1P        = 7;
 80015f8:	2307      	movs	r3, #7
 80015fa:	61bb      	str	r3, [r7, #24]
    RCC_ExCLKInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 80015fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001600:	627b      	str	r3, [r7, #36]	; 0x24
    RCC_ExCLKInitStruct.Sai1ClockSelection      = RCC_SAI1CLKSOURCE_PLLSAI1;
 8001602:	2300      	movs	r3, #0
 8001604:	66fb      	str	r3, [r7, #108]	; 0x6c
  }

  if (HAL_RCCEx_PeriphCLKConfig(&RCC_ExCLKInitStruct) != HAL_OK)
 8001606:	f107 0308 	add.w	r3, r7, #8
 800160a:	4618      	mov	r0, r3
 800160c:	f004 fd02 	bl	8006014 <HAL_RCCEx_PeriphCLKConfig>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <AUDIO_SAIPLLConfig+0x76>
  {
    return AUDIO_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e000      	b.n	800161c <AUDIO_SAIPLLConfig+0x78>
  }

  return AUDIO_OK;
 800161a:	2300      	movs	r3, #0
}
 800161c:	4618      	mov	r0, r3
 800161e:	3790      	adds	r7, #144	; 0x90
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8001628:	4b19      	ldr	r3, [pc, #100]	; (8001690 <BSP_LCD_GLASS_Init+0x6c>)
 800162a:	4a1a      	ldr	r2, [pc, #104]	; (8001694 <BSP_LCD_GLASS_Init+0x70>)
 800162c:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 800162e:	4b18      	ldr	r3, [pc, #96]	; (8001690 <BSP_LCD_GLASS_Init+0x6c>)
 8001630:	2200      	movs	r2, #0
 8001632:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8001634:	4b16      	ldr	r3, [pc, #88]	; (8001690 <BSP_LCD_GLASS_Init+0x6c>)
 8001636:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800163a:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 800163c:	4b14      	ldr	r3, [pc, #80]	; (8001690 <BSP_LCD_GLASS_Init+0x6c>)
 800163e:	220c      	movs	r2, #12
 8001640:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8001642:	4b13      	ldr	r3, [pc, #76]	; (8001690 <BSP_LCD_GLASS_Init+0x6c>)
 8001644:	2240      	movs	r2, #64	; 0x40
 8001646:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8001648:	4b11      	ldr	r3, [pc, #68]	; (8001690 <BSP_LCD_GLASS_Init+0x6c>)
 800164a:	2200      	movs	r2, #0
 800164c:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 800164e:	4b10      	ldr	r3, [pc, #64]	; (8001690 <BSP_LCD_GLASS_Init+0x6c>)
 8001650:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8001654:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8001656:	4b0e      	ldr	r3, [pc, #56]	; (8001690 <BSP_LCD_GLASS_Init+0x6c>)
 8001658:	2200      	movs	r2, #0
 800165a:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 800165c:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <BSP_LCD_GLASS_Init+0x6c>)
 800165e:	2240      	movs	r2, #64	; 0x40
 8001660:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8001662:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <BSP_LCD_GLASS_Init+0x6c>)
 8001664:	2200      	movs	r2, #0
 8001666:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8001668:	4b09      	ldr	r3, [pc, #36]	; (8001690 <BSP_LCD_GLASS_Init+0x6c>)
 800166a:	2200      	movs	r2, #0
 800166c:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 800166e:	4b08      	ldr	r3, [pc, #32]	; (8001690 <BSP_LCD_GLASS_Init+0x6c>)
 8001670:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001674:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8001676:	4b06      	ldr	r3, [pc, #24]	; (8001690 <BSP_LCD_GLASS_Init+0x6c>)
 8001678:	2200      	movs	r2, #0
 800167a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 800167c:	4804      	ldr	r0, [pc, #16]	; (8001690 <BSP_LCD_GLASS_Init+0x6c>)
 800167e:	f000 f843 	bl	8001708 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8001682:	4803      	ldr	r0, [pc, #12]	; (8001690 <BSP_LCD_GLASS_Init+0x6c>)
 8001684:	f002 ff60 	bl	8004548 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8001688:	f000 f834 	bl	80016f4 <BSP_LCD_GLASS_Clear>
}
 800168c:	bf00      	nop
 800168e:	bd80      	pop	{r7, pc}
 8001690:	200032e4 	.word	0x200032e4
 8001694:	40002400 	.word	0x40002400

08001698 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 80016a0:	2300      	movs	r3, #0
 80016a2:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80016a4:	e00b      	b.n	80016be <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 80016a6:	7bfb      	ldrb	r3, [r7, #15]
 80016a8:	2200      	movs	r2, #0
 80016aa:	2100      	movs	r1, #0
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f000 f9b9 	bl	8001a24 <WriteChar>

    /* Point on the next character */
    ptr++;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	3301      	adds	r3, #1
 80016b6:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 80016b8:	7bfb      	ldrb	r3, [r7, #15]
 80016ba:	3301      	adds	r3, #1
 80016bc:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	bf14      	ite	ne
 80016c6:	2301      	movne	r3, #1
 80016c8:	2300      	moveq	r3, #0
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	7bfb      	ldrb	r3, [r7, #15]
 80016ce:	2b05      	cmp	r3, #5
 80016d0:	bf94      	ite	ls
 80016d2:	2301      	movls	r3, #1
 80016d4:	2300      	movhi	r3, #0
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	4013      	ands	r3, r2
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d1e2      	bne.n	80016a6 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80016e0:	4803      	ldr	r0, [pc, #12]	; (80016f0 <BSP_LCD_GLASS_DisplayString+0x58>)
 80016e2:	f003 f8a6 	bl	8004832 <HAL_LCD_UpdateDisplayRequest>
}
 80016e6:	bf00      	nop
 80016e8:	3710      	adds	r7, #16
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	200032e4 	.word	0x200032e4

080016f4 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 80016f8:	4802      	ldr	r0, [pc, #8]	; (8001704 <BSP_LCD_GLASS_Clear+0x10>)
 80016fa:	f003 f840 	bl	800477e <HAL_LCD_Clear>
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	200032e4 	.word	0x200032e4

08001708 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b0c0      	sub	sp, #256	; 0x100
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001710:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
 800171e:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8001720:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001724:	2244      	movs	r2, #68	; 0x44
 8001726:	2100      	movs	r1, #0
 8001728:	4618      	mov	r0, r3
 800172a:	f006 fecd 	bl	80084c8 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800172e:	f107 0320 	add.w	r3, r7, #32
 8001732:	2288      	movs	r2, #136	; 0x88
 8001734:	2100      	movs	r1, #0
 8001736:	4618      	mov	r0, r3
 8001738:	f006 fec6 	bl	80084c8 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 800173c:	4a51      	ldr	r2, [pc, #324]	; (8001884 <LCD_MspInit+0x17c>)
 800173e:	4b51      	ldr	r3, [pc, #324]	; (8001884 <LCD_MspInit+0x17c>)
 8001740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001742:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001746:	6593      	str	r3, [r2, #88]	; 0x58
 8001748:	4b4e      	ldr	r3, [pc, #312]	; (8001884 <LCD_MspInit+0x17c>)
 800174a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800174c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001750:	61fb      	str	r3, [r7, #28]
 8001752:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8001754:	2304      	movs	r3, #4
 8001756:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 800175a:	2300      	movs	r3, #0
 800175c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8001760:	2301      	movs	r3, #1
 8001762:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8001766:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800176a:	4618      	mov	r0, r3
 800176c:	f003 fe92 	bl	8005494 <HAL_RCC_OscConfig>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d000      	beq.n	8001778 <LCD_MspInit+0x70>
  {
    while (1);
 8001776:	e7fe      	b.n	8001776 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001778:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800177c:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800177e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001782:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8001786:	f107 0320 	add.w	r3, r7, #32
 800178a:	4618      	mov	r0, r3
 800178c:	f004 fc42 	bl	8006014 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001790:	4a3c      	ldr	r2, [pc, #240]	; (8001884 <LCD_MspInit+0x17c>)
 8001792:	4b3c      	ldr	r3, [pc, #240]	; (8001884 <LCD_MspInit+0x17c>)
 8001794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001796:	f043 0301 	orr.w	r3, r3, #1
 800179a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800179c:	4b39      	ldr	r3, [pc, #228]	; (8001884 <LCD_MspInit+0x17c>)
 800179e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a0:	f003 0301 	and.w	r3, r3, #1
 80017a4:	61bb      	str	r3, [r7, #24]
 80017a6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a8:	4a36      	ldr	r2, [pc, #216]	; (8001884 <LCD_MspInit+0x17c>)
 80017aa:	4b36      	ldr	r3, [pc, #216]	; (8001884 <LCD_MspInit+0x17c>)
 80017ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ae:	f043 0302 	orr.w	r3, r3, #2
 80017b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017b4:	4b33      	ldr	r3, [pc, #204]	; (8001884 <LCD_MspInit+0x17c>)
 80017b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017b8:	f003 0302 	and.w	r3, r3, #2
 80017bc:	617b      	str	r3, [r7, #20]
 80017be:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017c0:	4a30      	ldr	r2, [pc, #192]	; (8001884 <LCD_MspInit+0x17c>)
 80017c2:	4b30      	ldr	r3, [pc, #192]	; (8001884 <LCD_MspInit+0x17c>)
 80017c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017c6:	f043 0304 	orr.w	r3, r3, #4
 80017ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017cc:	4b2d      	ldr	r3, [pc, #180]	; (8001884 <LCD_MspInit+0x17c>)
 80017ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d0:	f003 0304 	and.w	r3, r3, #4
 80017d4:	613b      	str	r3, [r7, #16]
 80017d6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017d8:	4a2a      	ldr	r2, [pc, #168]	; (8001884 <LCD_MspInit+0x17c>)
 80017da:	4b2a      	ldr	r3, [pc, #168]	; (8001884 <LCD_MspInit+0x17c>)
 80017dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017de:	f043 0308 	orr.w	r3, r3, #8
 80017e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017e4:	4b27      	ldr	r3, [pc, #156]	; (8001884 <LCD_MspInit+0x17c>)
 80017e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e8:	f003 0308 	and.w	r3, r3, #8
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80017f0:	f248 73c0 	movw	r3, #34752	; 0x87c0
 80017f4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80017f8:	2302      	movs	r3, #2
 80017fa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8001804:	2303      	movs	r3, #3
 8001806:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800180a:	230b      	movs	r3, #11
 800180c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8001810:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001814:	4619      	mov	r1, r3
 8001816:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800181a:	f001 fe89 	bl	8003530 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800181e:	f24f 2333 	movw	r3, #62003	; 0xf233
 8001822:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8001826:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800182a:	4619      	mov	r1, r3
 800182c:	4816      	ldr	r0, [pc, #88]	; (8001888 <LCD_MspInit+0x180>)
 800182e:	f001 fe7f 	bl	8003530 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8001832:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8001836:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800183a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800183e:	4619      	mov	r1, r3
 8001840:	4812      	ldr	r0, [pc, #72]	; (800188c <LCD_MspInit+0x184>)
 8001842:	f001 fe75 	bl	8003530 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8001846:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800184a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800184e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001852:	4619      	mov	r1, r3
 8001854:	480e      	ldr	r0, [pc, #56]	; (8001890 <LCD_MspInit+0x188>)
 8001856:	f001 fe6b 	bl	8003530 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 800185a:	2002      	movs	r0, #2
 800185c:	f000 ffb4 	bl	80027c8 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8001860:	4a08      	ldr	r2, [pc, #32]	; (8001884 <LCD_MspInit+0x17c>)
 8001862:	4b08      	ldr	r3, [pc, #32]	; (8001884 <LCD_MspInit+0x17c>)
 8001864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001866:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800186a:	6593      	str	r3, [r2, #88]	; 0x58
 800186c:	4b05      	ldr	r3, [pc, #20]	; (8001884 <LCD_MspInit+0x17c>)
 800186e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001870:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001874:	60bb      	str	r3, [r7, #8]
 8001876:	68bb      	ldr	r3, [r7, #8]
}
 8001878:	bf00      	nop
 800187a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	40021000 	.word	0x40021000
 8001888:	48000400 	.word	0x48000400
 800188c:	48000800 	.word	0x48000800
 8001890:	48000c00 	.word	0x48000c00

08001894 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	460b      	mov	r3, r1
 800189e:	70fb      	strb	r3, [r7, #3]
 80018a0:	4613      	mov	r3, r2
 80018a2:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80018a4:	2300      	movs	r3, #0
 80018a6:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	737b      	strb	r3, [r7, #13]
 80018ac:	2300      	movs	r3, #0
 80018ae:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	2b2f      	cmp	r3, #47	; 0x2f
 80018b6:	d04d      	beq.n	8001954 <Convert+0xc0>
 80018b8:	2b2f      	cmp	r3, #47	; 0x2f
 80018ba:	dc11      	bgt.n	80018e0 <Convert+0x4c>
 80018bc:	2b29      	cmp	r3, #41	; 0x29
 80018be:	d02e      	beq.n	800191e <Convert+0x8a>
 80018c0:	2b29      	cmp	r3, #41	; 0x29
 80018c2:	dc06      	bgt.n	80018d2 <Convert+0x3e>
 80018c4:	2b25      	cmp	r3, #37	; 0x25
 80018c6:	d04c      	beq.n	8001962 <Convert+0xce>
 80018c8:	2b28      	cmp	r3, #40	; 0x28
 80018ca:	d025      	beq.n	8001918 <Convert+0x84>
 80018cc:	2b20      	cmp	r3, #32
 80018ce:	d01c      	beq.n	800190a <Convert+0x76>
 80018d0:	e057      	b.n	8001982 <Convert+0xee>
 80018d2:	2b2b      	cmp	r3, #43	; 0x2b
 80018d4:	d03a      	beq.n	800194c <Convert+0xb8>
 80018d6:	2b2b      	cmp	r3, #43	; 0x2b
 80018d8:	db1a      	blt.n	8001910 <Convert+0x7c>
 80018da:	2b2d      	cmp	r3, #45	; 0x2d
 80018dc:	d032      	beq.n	8001944 <Convert+0xb0>
 80018de:	e050      	b.n	8001982 <Convert+0xee>
 80018e0:	2b6d      	cmp	r3, #109	; 0x6d
 80018e2:	d023      	beq.n	800192c <Convert+0x98>
 80018e4:	2b6d      	cmp	r3, #109	; 0x6d
 80018e6:	dc04      	bgt.n	80018f2 <Convert+0x5e>
 80018e8:	2b39      	cmp	r3, #57	; 0x39
 80018ea:	dd42      	ble.n	8001972 <Convert+0xde>
 80018ec:	2b64      	cmp	r3, #100	; 0x64
 80018ee:	d019      	beq.n	8001924 <Convert+0x90>
 80018f0:	e047      	b.n	8001982 <Convert+0xee>
 80018f2:	2bb0      	cmp	r3, #176	; 0xb0
 80018f4:	d031      	beq.n	800195a <Convert+0xc6>
 80018f6:	2bb0      	cmp	r3, #176	; 0xb0
 80018f8:	dc02      	bgt.n	8001900 <Convert+0x6c>
 80018fa:	2b6e      	cmp	r3, #110	; 0x6e
 80018fc:	d01a      	beq.n	8001934 <Convert+0xa0>
 80018fe:	e040      	b.n	8001982 <Convert+0xee>
 8001900:	2bb5      	cmp	r3, #181	; 0xb5
 8001902:	d01b      	beq.n	800193c <Convert+0xa8>
 8001904:	2bff      	cmp	r3, #255	; 0xff
 8001906:	d030      	beq.n	800196a <Convert+0xd6>
 8001908:	e03b      	b.n	8001982 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 800190a:	2300      	movs	r3, #0
 800190c:	81fb      	strh	r3, [r7, #14]
      break;
 800190e:	e057      	b.n	80019c0 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8001910:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8001914:	81fb      	strh	r3, [r7, #14]
      break;
 8001916:	e053      	b.n	80019c0 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8001918:	2328      	movs	r3, #40	; 0x28
 800191a:	81fb      	strh	r3, [r7, #14]
      break;
 800191c:	e050      	b.n	80019c0 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 800191e:	2311      	movs	r3, #17
 8001920:	81fb      	strh	r3, [r7, #14]
      break;
 8001922:	e04d      	b.n	80019c0 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8001924:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8001928:	81fb      	strh	r3, [r7, #14]
      break;
 800192a:	e049      	b.n	80019c0 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 800192c:	f24b 2310 	movw	r3, #45584	; 0xb210
 8001930:	81fb      	strh	r3, [r7, #14]
      break;
 8001932:	e045      	b.n	80019c0 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8001934:	f242 2310 	movw	r3, #8720	; 0x2210
 8001938:	81fb      	strh	r3, [r7, #14]
      break;
 800193a:	e041      	b.n	80019c0 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 800193c:	f246 0384 	movw	r3, #24708	; 0x6084
 8001940:	81fb      	strh	r3, [r7, #14]
      break;
 8001942:	e03d      	b.n	80019c0 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8001944:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001948:	81fb      	strh	r3, [r7, #14]
      break;
 800194a:	e039      	b.n	80019c0 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 800194c:	f24a 0314 	movw	r3, #40980	; 0xa014
 8001950:	81fb      	strh	r3, [r7, #14]
      break;
 8001952:	e035      	b.n	80019c0 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8001954:	23c0      	movs	r3, #192	; 0xc0
 8001956:	81fb      	strh	r3, [r7, #14]
      break;
 8001958:	e032      	b.n	80019c0 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 800195a:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 800195e:	81fb      	strh	r3, [r7, #14]
      break;
 8001960:	e02e      	b.n	80019c0 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 8001962:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8001966:	81fb      	strh	r3, [r7, #14]
      break;
 8001968:	e02a      	b.n	80019c0 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 800196a:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 800196e:	81fb      	strh	r3, [r7, #14]
      break ;
 8001970:	e026      	b.n	80019c0 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	3b30      	subs	r3, #48	; 0x30
 8001978:	4a27      	ldr	r2, [pc, #156]	; (8001a18 <Convert+0x184>)
 800197a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800197e:	81fb      	strh	r3, [r7, #14]
      break;
 8001980:	e01e      	b.n	80019c0 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	2b5a      	cmp	r3, #90	; 0x5a
 8001988:	d80a      	bhi.n	80019a0 <Convert+0x10c>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b40      	cmp	r3, #64	; 0x40
 8001990:	d906      	bls.n	80019a0 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	3b41      	subs	r3, #65	; 0x41
 8001998:	4a20      	ldr	r2, [pc, #128]	; (8001a1c <Convert+0x188>)
 800199a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800199e:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b7a      	cmp	r3, #122	; 0x7a
 80019a6:	d80a      	bhi.n	80019be <Convert+0x12a>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	2b60      	cmp	r3, #96	; 0x60
 80019ae:	d906      	bls.n	80019be <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	3b61      	subs	r3, #97	; 0x61
 80019b6:	4a19      	ldr	r2, [pc, #100]	; (8001a1c <Convert+0x188>)
 80019b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80019bc:	81fb      	strh	r3, [r7, #14]
      }
      break;
 80019be:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 80019c0:	78fb      	ldrb	r3, [r7, #3]
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d103      	bne.n	80019ce <Convert+0x13a>
  {
    ch |= 0x0002;
 80019c6:	89fb      	ldrh	r3, [r7, #14]
 80019c8:	f043 0302 	orr.w	r3, r3, #2
 80019cc:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 80019ce:	78bb      	ldrb	r3, [r7, #2]
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d103      	bne.n	80019dc <Convert+0x148>
  {
    ch |= 0x0020;
 80019d4:	89fb      	ldrh	r3, [r7, #14]
 80019d6:	f043 0320 	orr.w	r3, r3, #32
 80019da:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80019dc:	230c      	movs	r3, #12
 80019de:	737b      	strb	r3, [r7, #13]
 80019e0:	2300      	movs	r3, #0
 80019e2:	733b      	strb	r3, [r7, #12]
 80019e4:	e00f      	b.n	8001a06 <Convert+0x172>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 80019e6:	7b3b      	ldrb	r3, [r7, #12]
 80019e8:	89f9      	ldrh	r1, [r7, #14]
 80019ea:	7b7a      	ldrb	r2, [r7, #13]
 80019ec:	fa41 f202 	asr.w	r2, r1, r2
 80019f0:	f002 020f 	and.w	r2, r2, #15
 80019f4:	490a      	ldr	r1, [pc, #40]	; (8001a20 <Convert+0x18c>)
 80019f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80019fa:	7b7b      	ldrb	r3, [r7, #13]
 80019fc:	3b04      	subs	r3, #4
 80019fe:	737b      	strb	r3, [r7, #13]
 8001a00:	7b3b      	ldrb	r3, [r7, #12]
 8001a02:	3301      	adds	r3, #1
 8001a04:	733b      	strb	r3, [r7, #12]
 8001a06:	7b3b      	ldrb	r3, [r7, #12]
 8001a08:	2b03      	cmp	r3, #3
 8001a0a:	d9ec      	bls.n	80019e6 <Convert+0x152>
  }
}
 8001a0c:	bf00      	nop
 8001a0e:	3714      	adds	r7, #20
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	08008684 	.word	0x08008684
 8001a1c:	08008650 	.word	0x08008650
 8001a20:	200032d4 	.word	0x200032d4

08001a24 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	4608      	mov	r0, r1
 8001a2e:	4611      	mov	r1, r2
 8001a30:	461a      	mov	r2, r3
 8001a32:	4603      	mov	r3, r0
 8001a34:	70fb      	strb	r3, [r7, #3]
 8001a36:	460b      	mov	r3, r1
 8001a38:	70bb      	strb	r3, [r7, #2]
 8001a3a:	4613      	mov	r3, r2
 8001a3c:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8001a42:	78ba      	ldrb	r2, [r7, #2]
 8001a44:	78fb      	ldrb	r3, [r7, #3]
 8001a46:	4619      	mov	r1, r3
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	f7ff ff23 	bl	8001894 <Convert>

  switch (Position)
 8001a4e:	787b      	ldrb	r3, [r7, #1]
 8001a50:	2b05      	cmp	r3, #5
 8001a52:	f200 835b 	bhi.w	800210c <WriteChar+0x6e8>
 8001a56:	a201      	add	r2, pc, #4	; (adr r2, 8001a5c <WriteChar+0x38>)
 8001a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a5c:	08001a75 	.word	0x08001a75
 8001a60:	08001b6f 	.word	0x08001b6f
 8001a64:	08001c89 	.word	0x08001c89
 8001a68:	08001d8b 	.word	0x08001d8b
 8001a6c:	08001eb9 	.word	0x08001eb9
 8001a70:	08002003 	.word	0x08002003
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001a74:	4b80      	ldr	r3, [pc, #512]	; (8001c78 <WriteChar+0x254>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	011b      	lsls	r3, r3, #4
 8001a7a:	f003 0210 	and.w	r2, r3, #16
 8001a7e:	4b7e      	ldr	r3, [pc, #504]	; (8001c78 <WriteChar+0x254>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	085b      	lsrs	r3, r3, #1
 8001a84:	05db      	lsls	r3, r3, #23
 8001a86:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001a8a:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001a8c:	4b7a      	ldr	r3, [pc, #488]	; (8001c78 <WriteChar+0x254>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	089b      	lsrs	r3, r3, #2
 8001a92:	059b      	lsls	r3, r3, #22
 8001a94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a98:	431a      	orrs	r2, r3
 8001a9a:	4b77      	ldr	r3, [pc, #476]	; (8001c78 <WriteChar+0x254>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	4a74      	ldr	r2, [pc, #464]	; (8001c7c <WriteChar+0x258>)
 8001aaa:	2100      	movs	r1, #0
 8001aac:	4874      	ldr	r0, [pc, #464]	; (8001c80 <WriteChar+0x25c>)
 8001aae:	f002 fe07 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001ab2:	4b71      	ldr	r3, [pc, #452]	; (8001c78 <WriteChar+0x254>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	011b      	lsls	r3, r3, #4
 8001ab8:	f003 0210 	and.w	r2, r3, #16
 8001abc:	4b6e      	ldr	r3, [pc, #440]	; (8001c78 <WriteChar+0x254>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	085b      	lsrs	r3, r3, #1
 8001ac2:	05db      	lsls	r3, r3, #23
 8001ac4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ac8:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001aca:	4b6b      	ldr	r3, [pc, #428]	; (8001c78 <WriteChar+0x254>)
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	089b      	lsrs	r3, r3, #2
 8001ad0:	059b      	lsls	r3, r3, #22
 8001ad2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ad6:	431a      	orrs	r2, r3
 8001ad8:	4b67      	ldr	r3, [pc, #412]	; (8001c78 <WriteChar+0x254>)
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	4a65      	ldr	r2, [pc, #404]	; (8001c7c <WriteChar+0x258>)
 8001ae8:	2102      	movs	r1, #2
 8001aea:	4865      	ldr	r0, [pc, #404]	; (8001c80 <WriteChar+0x25c>)
 8001aec:	f002 fde8 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001af0:	4b61      	ldr	r3, [pc, #388]	; (8001c78 <WriteChar+0x254>)
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	011b      	lsls	r3, r3, #4
 8001af6:	f003 0210 	and.w	r2, r3, #16
 8001afa:	4b5f      	ldr	r3, [pc, #380]	; (8001c78 <WriteChar+0x254>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	085b      	lsrs	r3, r3, #1
 8001b00:	05db      	lsls	r3, r3, #23
 8001b02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001b06:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001b08:	4b5b      	ldr	r3, [pc, #364]	; (8001c78 <WriteChar+0x254>)
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	089b      	lsrs	r3, r3, #2
 8001b0e:	059b      	lsls	r3, r3, #22
 8001b10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b14:	431a      	orrs	r2, r3
 8001b16:	4b58      	ldr	r3, [pc, #352]	; (8001c78 <WriteChar+0x254>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	4a55      	ldr	r2, [pc, #340]	; (8001c7c <WriteChar+0x258>)
 8001b26:	2104      	movs	r1, #4
 8001b28:	4855      	ldr	r0, [pc, #340]	; (8001c80 <WriteChar+0x25c>)
 8001b2a:	f002 fdc9 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001b2e:	4b52      	ldr	r3, [pc, #328]	; (8001c78 <WriteChar+0x254>)
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	011b      	lsls	r3, r3, #4
 8001b34:	f003 0210 	and.w	r2, r3, #16
 8001b38:	4b4f      	ldr	r3, [pc, #316]	; (8001c78 <WriteChar+0x254>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	085b      	lsrs	r3, r3, #1
 8001b3e:	05db      	lsls	r3, r3, #23
 8001b40:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001b44:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001b46:	4b4c      	ldr	r3, [pc, #304]	; (8001c78 <WriteChar+0x254>)
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	089b      	lsrs	r3, r3, #2
 8001b4c:	059b      	lsls	r3, r3, #22
 8001b4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b52:	431a      	orrs	r2, r3
 8001b54:	4b48      	ldr	r3, [pc, #288]	; (8001c78 <WriteChar+0x254>)
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	4a46      	ldr	r2, [pc, #280]	; (8001c7c <WriteChar+0x258>)
 8001b64:	2106      	movs	r1, #6
 8001b66:	4846      	ldr	r0, [pc, #280]	; (8001c80 <WriteChar+0x25c>)
 8001b68:	f002 fdaa 	bl	80046c0 <HAL_LCD_Write>
      break;
 8001b6c:	e2cf      	b.n	800210e <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001b6e:	4b42      	ldr	r3, [pc, #264]	; (8001c78 <WriteChar+0x254>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	019b      	lsls	r3, r3, #6
 8001b74:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001b78:	4b3f      	ldr	r3, [pc, #252]	; (8001c78 <WriteChar+0x254>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	085b      	lsrs	r3, r3, #1
 8001b7e:	035b      	lsls	r3, r3, #13
 8001b80:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b84:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001b86:	4b3c      	ldr	r3, [pc, #240]	; (8001c78 <WriteChar+0x254>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	089b      	lsrs	r3, r3, #2
 8001b8c:	031b      	lsls	r3, r3, #12
 8001b8e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b92:	431a      	orrs	r2, r3
 8001b94:	4b38      	ldr	r3, [pc, #224]	; (8001c78 <WriteChar+0x254>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	08db      	lsrs	r3, r3, #3
 8001b9a:	015b      	lsls	r3, r3, #5
 8001b9c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	4a37      	ldr	r2, [pc, #220]	; (8001c84 <WriteChar+0x260>)
 8001ba8:	2100      	movs	r1, #0
 8001baa:	4835      	ldr	r0, [pc, #212]	; (8001c80 <WriteChar+0x25c>)
 8001bac:	f002 fd88 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001bb0:	4b31      	ldr	r3, [pc, #196]	; (8001c78 <WriteChar+0x254>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	019b      	lsls	r3, r3, #6
 8001bb6:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001bba:	4b2f      	ldr	r3, [pc, #188]	; (8001c78 <WriteChar+0x254>)
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	085b      	lsrs	r3, r3, #1
 8001bc0:	035b      	lsls	r3, r3, #13
 8001bc2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001bc6:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001bc8:	4b2b      	ldr	r3, [pc, #172]	; (8001c78 <WriteChar+0x254>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	089b      	lsrs	r3, r3, #2
 8001bce:	031b      	lsls	r3, r3, #12
 8001bd0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bd4:	431a      	orrs	r2, r3
 8001bd6:	4b28      	ldr	r3, [pc, #160]	; (8001c78 <WriteChar+0x254>)
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	08db      	lsrs	r3, r3, #3
 8001bdc:	015b      	lsls	r3, r3, #5
 8001bde:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001be2:	4313      	orrs	r3, r2
 8001be4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	4a26      	ldr	r2, [pc, #152]	; (8001c84 <WriteChar+0x260>)
 8001bea:	2102      	movs	r1, #2
 8001bec:	4824      	ldr	r0, [pc, #144]	; (8001c80 <WriteChar+0x25c>)
 8001bee:	f002 fd67 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001bf2:	4b21      	ldr	r3, [pc, #132]	; (8001c78 <WriteChar+0x254>)
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	019b      	lsls	r3, r3, #6
 8001bf8:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001bfc:	4b1e      	ldr	r3, [pc, #120]	; (8001c78 <WriteChar+0x254>)
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	085b      	lsrs	r3, r3, #1
 8001c02:	035b      	lsls	r3, r3, #13
 8001c04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c08:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001c0a:	4b1b      	ldr	r3, [pc, #108]	; (8001c78 <WriteChar+0x254>)
 8001c0c:	689b      	ldr	r3, [r3, #8]
 8001c0e:	089b      	lsrs	r3, r3, #2
 8001c10:	031b      	lsls	r3, r3, #12
 8001c12:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c16:	431a      	orrs	r2, r3
 8001c18:	4b17      	ldr	r3, [pc, #92]	; (8001c78 <WriteChar+0x254>)
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	08db      	lsrs	r3, r3, #3
 8001c1e:	015b      	lsls	r3, r3, #5
 8001c20:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001c24:	4313      	orrs	r3, r2
 8001c26:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	4a16      	ldr	r2, [pc, #88]	; (8001c84 <WriteChar+0x260>)
 8001c2c:	2104      	movs	r1, #4
 8001c2e:	4814      	ldr	r0, [pc, #80]	; (8001c80 <WriteChar+0x25c>)
 8001c30:	f002 fd46 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001c34:	4b10      	ldr	r3, [pc, #64]	; (8001c78 <WriteChar+0x254>)
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	019b      	lsls	r3, r3, #6
 8001c3a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001c3e:	4b0e      	ldr	r3, [pc, #56]	; (8001c78 <WriteChar+0x254>)
 8001c40:	68db      	ldr	r3, [r3, #12]
 8001c42:	085b      	lsrs	r3, r3, #1
 8001c44:	035b      	lsls	r3, r3, #13
 8001c46:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c4a:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001c4c:	4b0a      	ldr	r3, [pc, #40]	; (8001c78 <WriteChar+0x254>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	089b      	lsrs	r3, r3, #2
 8001c52:	031b      	lsls	r3, r3, #12
 8001c54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c58:	431a      	orrs	r2, r3
 8001c5a:	4b07      	ldr	r3, [pc, #28]	; (8001c78 <WriteChar+0x254>)
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	08db      	lsrs	r3, r3, #3
 8001c60:	015b      	lsls	r3, r3, #5
 8001c62:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001c66:	4313      	orrs	r3, r2
 8001c68:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	4a05      	ldr	r2, [pc, #20]	; (8001c84 <WriteChar+0x260>)
 8001c6e:	2106      	movs	r1, #6
 8001c70:	4803      	ldr	r0, [pc, #12]	; (8001c80 <WriteChar+0x25c>)
 8001c72:	f002 fd25 	bl	80046c0 <HAL_LCD_Write>
      break;
 8001c76:	e24a      	b.n	800210e <WriteChar+0x6ea>
 8001c78:	200032d4 	.word	0x200032d4
 8001c7c:	ff3fffe7 	.word	0xff3fffe7
 8001c80:	200032e4 	.word	0x200032e4
 8001c84:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001c88:	4b88      	ldr	r3, [pc, #544]	; (8001eac <WriteChar+0x488>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	03db      	lsls	r3, r3, #15
 8001c8e:	b29a      	uxth	r2, r3
 8001c90:	4b86      	ldr	r3, [pc, #536]	; (8001eac <WriteChar+0x488>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	085b      	lsrs	r3, r3, #1
 8001c96:	075b      	lsls	r3, r3, #29
 8001c98:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001c9c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001c9e:	4b83      	ldr	r3, [pc, #524]	; (8001eac <WriteChar+0x488>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	089b      	lsrs	r3, r3, #2
 8001ca4:	071b      	lsls	r3, r3, #28
 8001ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001caa:	431a      	orrs	r2, r3
 8001cac:	4b7f      	ldr	r3, [pc, #508]	; (8001eac <WriteChar+0x488>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	08db      	lsrs	r3, r3, #3
 8001cb2:	039b      	lsls	r3, r3, #14
 8001cb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	4a7c      	ldr	r2, [pc, #496]	; (8001eb0 <WriteChar+0x48c>)
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	487c      	ldr	r0, [pc, #496]	; (8001eb4 <WriteChar+0x490>)
 8001cc4:	f002 fcfc 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001cc8:	4b78      	ldr	r3, [pc, #480]	; (8001eac <WriteChar+0x488>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	03db      	lsls	r3, r3, #15
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	4b76      	ldr	r3, [pc, #472]	; (8001eac <WriteChar+0x488>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	085b      	lsrs	r3, r3, #1
 8001cd6:	075b      	lsls	r3, r3, #29
 8001cd8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001cdc:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001cde:	4b73      	ldr	r3, [pc, #460]	; (8001eac <WriteChar+0x488>)
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	089b      	lsrs	r3, r3, #2
 8001ce4:	071b      	lsls	r3, r3, #28
 8001ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cea:	431a      	orrs	r2, r3
 8001cec:	4b6f      	ldr	r3, [pc, #444]	; (8001eac <WriteChar+0x488>)
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	08db      	lsrs	r3, r3, #3
 8001cf2:	039b      	lsls	r3, r3, #14
 8001cf4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	4a6c      	ldr	r2, [pc, #432]	; (8001eb0 <WriteChar+0x48c>)
 8001d00:	2102      	movs	r1, #2
 8001d02:	486c      	ldr	r0, [pc, #432]	; (8001eb4 <WriteChar+0x490>)
 8001d04:	f002 fcdc 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001d08:	4b68      	ldr	r3, [pc, #416]	; (8001eac <WriteChar+0x488>)
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	03db      	lsls	r3, r3, #15
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	4b66      	ldr	r3, [pc, #408]	; (8001eac <WriteChar+0x488>)
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	085b      	lsrs	r3, r3, #1
 8001d16:	075b      	lsls	r3, r3, #29
 8001d18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001d1c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001d1e:	4b63      	ldr	r3, [pc, #396]	; (8001eac <WriteChar+0x488>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	089b      	lsrs	r3, r3, #2
 8001d24:	071b      	lsls	r3, r3, #28
 8001d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d2a:	431a      	orrs	r2, r3
 8001d2c:	4b5f      	ldr	r3, [pc, #380]	; (8001eac <WriteChar+0x488>)
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	08db      	lsrs	r3, r3, #3
 8001d32:	039b      	lsls	r3, r3, #14
 8001d34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	4a5c      	ldr	r2, [pc, #368]	; (8001eb0 <WriteChar+0x48c>)
 8001d40:	2104      	movs	r1, #4
 8001d42:	485c      	ldr	r0, [pc, #368]	; (8001eb4 <WriteChar+0x490>)
 8001d44:	f002 fcbc 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001d48:	4b58      	ldr	r3, [pc, #352]	; (8001eac <WriteChar+0x488>)
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	03db      	lsls	r3, r3, #15
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	4b56      	ldr	r3, [pc, #344]	; (8001eac <WriteChar+0x488>)
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	085b      	lsrs	r3, r3, #1
 8001d56:	075b      	lsls	r3, r3, #29
 8001d58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001d5c:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001d5e:	4b53      	ldr	r3, [pc, #332]	; (8001eac <WriteChar+0x488>)
 8001d60:	68db      	ldr	r3, [r3, #12]
 8001d62:	089b      	lsrs	r3, r3, #2
 8001d64:	071b      	lsls	r3, r3, #28
 8001d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	4b4f      	ldr	r3, [pc, #316]	; (8001eac <WriteChar+0x488>)
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	08db      	lsrs	r3, r3, #3
 8001d72:	039b      	lsls	r3, r3, #14
 8001d74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4a4c      	ldr	r2, [pc, #304]	; (8001eb0 <WriteChar+0x48c>)
 8001d80:	2106      	movs	r1, #6
 8001d82:	484c      	ldr	r0, [pc, #304]	; (8001eb4 <WriteChar+0x490>)
 8001d84:	f002 fc9c 	bl	80046c0 <HAL_LCD_Write>
      break;
 8001d88:	e1c1      	b.n	800210e <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001d8a:	4b48      	ldr	r3, [pc, #288]	; (8001eac <WriteChar+0x488>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	07da      	lsls	r2, r3, #31
 8001d90:	4b46      	ldr	r3, [pc, #280]	; (8001eac <WriteChar+0x488>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	08db      	lsrs	r3, r3, #3
 8001d96:	079b      	lsls	r3, r3, #30
 8001d98:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001da6:	2100      	movs	r1, #0
 8001da8:	4842      	ldr	r0, [pc, #264]	; (8001eb4 <WriteChar+0x490>)
 8001daa:	f002 fc89 	bl	80046c0 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001dae:	4b3f      	ldr	r3, [pc, #252]	; (8001eac <WriteChar+0x488>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0202 	and.w	r2, r3, #2
 8001db6:	4b3d      	ldr	r3, [pc, #244]	; (8001eac <WriteChar+0x488>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	089b      	lsrs	r3, r3, #2
 8001dbc:	f003 0301 	and.w	r3, r3, #1
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f06f 0203 	mvn.w	r2, #3
 8001dca:	2101      	movs	r1, #1
 8001dcc:	4839      	ldr	r0, [pc, #228]	; (8001eb4 <WriteChar+0x490>)
 8001dce:	f002 fc77 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001dd2:	4b36      	ldr	r3, [pc, #216]	; (8001eac <WriteChar+0x488>)
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	07da      	lsls	r2, r3, #31
 8001dd8:	4b34      	ldr	r3, [pc, #208]	; (8001eac <WriteChar+0x488>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	08db      	lsrs	r3, r3, #3
 8001dde:	079b      	lsls	r3, r3, #30
 8001de0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001de4:	4313      	orrs	r3, r2
 8001de6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001dee:	2102      	movs	r1, #2
 8001df0:	4830      	ldr	r0, [pc, #192]	; (8001eb4 <WriteChar+0x490>)
 8001df2:	f002 fc65 	bl	80046c0 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001df6:	4b2d      	ldr	r3, [pc, #180]	; (8001eac <WriteChar+0x488>)
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f003 0202 	and.w	r2, r3, #2
 8001dfe:	4b2b      	ldr	r3, [pc, #172]	; (8001eac <WriteChar+0x488>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	089b      	lsrs	r3, r3, #2
 8001e04:	f003 0301 	and.w	r3, r3, #1
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f06f 0203 	mvn.w	r2, #3
 8001e12:	2103      	movs	r1, #3
 8001e14:	4827      	ldr	r0, [pc, #156]	; (8001eb4 <WriteChar+0x490>)
 8001e16:	f002 fc53 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001e1a:	4b24      	ldr	r3, [pc, #144]	; (8001eac <WriteChar+0x488>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	07da      	lsls	r2, r3, #31
 8001e20:	4b22      	ldr	r3, [pc, #136]	; (8001eac <WriteChar+0x488>)
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	08db      	lsrs	r3, r3, #3
 8001e26:	079b      	lsls	r3, r3, #30
 8001e28:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001e36:	2104      	movs	r1, #4
 8001e38:	481e      	ldr	r0, [pc, #120]	; (8001eb4 <WriteChar+0x490>)
 8001e3a:	f002 fc41 	bl	80046c0 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001e3e:	4b1b      	ldr	r3, [pc, #108]	; (8001eac <WriteChar+0x488>)
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f003 0202 	and.w	r2, r3, #2
 8001e46:	4b19      	ldr	r3, [pc, #100]	; (8001eac <WriteChar+0x488>)
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	089b      	lsrs	r3, r3, #2
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	4313      	orrs	r3, r2
 8001e52:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f06f 0203 	mvn.w	r2, #3
 8001e5a:	2105      	movs	r1, #5
 8001e5c:	4815      	ldr	r0, [pc, #84]	; (8001eb4 <WriteChar+0x490>)
 8001e5e:	f002 fc2f 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001e62:	4b12      	ldr	r3, [pc, #72]	; (8001eac <WriteChar+0x488>)
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	07da      	lsls	r2, r3, #31
 8001e68:	4b10      	ldr	r3, [pc, #64]	; (8001eac <WriteChar+0x488>)
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	08db      	lsrs	r3, r3, #3
 8001e6e:	079b      	lsls	r3, r3, #30
 8001e70:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001e74:	4313      	orrs	r3, r2
 8001e76:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001e7e:	2106      	movs	r1, #6
 8001e80:	480c      	ldr	r0, [pc, #48]	; (8001eb4 <WriteChar+0x490>)
 8001e82:	f002 fc1d 	bl	80046c0 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001e86:	4b09      	ldr	r3, [pc, #36]	; (8001eac <WriteChar+0x488>)
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	f003 0202 	and.w	r2, r3, #2
 8001e8e:	4b07      	ldr	r3, [pc, #28]	; (8001eac <WriteChar+0x488>)
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	089b      	lsrs	r3, r3, #2
 8001e94:	f003 0301 	and.w	r3, r3, #1
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f06f 0203 	mvn.w	r2, #3
 8001ea2:	2107      	movs	r1, #7
 8001ea4:	4803      	ldr	r0, [pc, #12]	; (8001eb4 <WriteChar+0x490>)
 8001ea6:	f002 fc0b 	bl	80046c0 <HAL_LCD_Write>
      break;
 8001eaa:	e130      	b.n	800210e <WriteChar+0x6ea>
 8001eac:	200032d4 	.word	0x200032d4
 8001eb0:	cfff3fff 	.word	0xcfff3fff
 8001eb4:	200032e4 	.word	0x200032e4

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001eb8:	4b97      	ldr	r3, [pc, #604]	; (8002118 <WriteChar+0x6f4>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	085b      	lsrs	r3, r3, #1
 8001ebe:	065b      	lsls	r3, r3, #25
 8001ec0:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001ec4:	4b94      	ldr	r3, [pc, #592]	; (8002118 <WriteChar+0x6f4>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	089b      	lsrs	r3, r3, #2
 8001eca:	061b      	lsls	r3, r3, #24
 8001ecc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8001eda:	2100      	movs	r1, #0
 8001edc:	488f      	ldr	r0, [pc, #572]	; (800211c <WriteChar+0x6f8>)
 8001ede:	f002 fbef 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001ee2:	4b8d      	ldr	r3, [pc, #564]	; (8002118 <WriteChar+0x6f4>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	00db      	lsls	r3, r3, #3
 8001ee8:	f003 0208 	and.w	r2, r3, #8
 8001eec:	4b8a      	ldr	r3, [pc, #552]	; (8002118 <WriteChar+0x6f4>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	08db      	lsrs	r3, r3, #3
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	f003 0304 	and.w	r3, r3, #4
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f06f 020c 	mvn.w	r2, #12
 8001f02:	2101      	movs	r1, #1
 8001f04:	4885      	ldr	r0, [pc, #532]	; (800211c <WriteChar+0x6f8>)
 8001f06:	f002 fbdb 	bl	80046c0 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001f0a:	4b83      	ldr	r3, [pc, #524]	; (8002118 <WriteChar+0x6f4>)
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	085b      	lsrs	r3, r3, #1
 8001f10:	065b      	lsls	r3, r3, #25
 8001f12:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001f16:	4b80      	ldr	r3, [pc, #512]	; (8002118 <WriteChar+0x6f4>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	089b      	lsrs	r3, r3, #2
 8001f1c:	061b      	lsls	r3, r3, #24
 8001f1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f22:	4313      	orrs	r3, r2
 8001f24:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8001f2c:	2102      	movs	r1, #2
 8001f2e:	487b      	ldr	r0, [pc, #492]	; (800211c <WriteChar+0x6f8>)
 8001f30:	f002 fbc6 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001f34:	4b78      	ldr	r3, [pc, #480]	; (8002118 <WriteChar+0x6f4>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	00db      	lsls	r3, r3, #3
 8001f3a:	f003 0208 	and.w	r2, r3, #8
 8001f3e:	4b76      	ldr	r3, [pc, #472]	; (8002118 <WriteChar+0x6f4>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	08db      	lsrs	r3, r3, #3
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	f003 0304 	and.w	r3, r3, #4
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	f06f 020c 	mvn.w	r2, #12
 8001f54:	2103      	movs	r1, #3
 8001f56:	4871      	ldr	r0, [pc, #452]	; (800211c <WriteChar+0x6f8>)
 8001f58:	f002 fbb2 	bl	80046c0 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001f5c:	4b6e      	ldr	r3, [pc, #440]	; (8002118 <WriteChar+0x6f4>)
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	085b      	lsrs	r3, r3, #1
 8001f62:	065b      	lsls	r3, r3, #25
 8001f64:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001f68:	4b6b      	ldr	r3, [pc, #428]	; (8002118 <WriteChar+0x6f4>)
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	089b      	lsrs	r3, r3, #2
 8001f6e:	061b      	lsls	r3, r3, #24
 8001f70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f74:	4313      	orrs	r3, r2
 8001f76:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8001f7e:	2104      	movs	r1, #4
 8001f80:	4866      	ldr	r0, [pc, #408]	; (800211c <WriteChar+0x6f8>)
 8001f82:	f002 fb9d 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001f86:	4b64      	ldr	r3, [pc, #400]	; (8002118 <WriteChar+0x6f4>)
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	f003 0208 	and.w	r2, r3, #8
 8001f90:	4b61      	ldr	r3, [pc, #388]	; (8002118 <WriteChar+0x6f4>)
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	08db      	lsrs	r3, r3, #3
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	f003 0304 	and.w	r3, r3, #4
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f06f 020c 	mvn.w	r2, #12
 8001fa6:	2105      	movs	r1, #5
 8001fa8:	485c      	ldr	r0, [pc, #368]	; (800211c <WriteChar+0x6f8>)
 8001faa:	f002 fb89 	bl	80046c0 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001fae:	4b5a      	ldr	r3, [pc, #360]	; (8002118 <WriteChar+0x6f4>)
 8001fb0:	68db      	ldr	r3, [r3, #12]
 8001fb2:	085b      	lsrs	r3, r3, #1
 8001fb4:	065b      	lsls	r3, r3, #25
 8001fb6:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001fba:	4b57      	ldr	r3, [pc, #348]	; (8002118 <WriteChar+0x6f4>)
 8001fbc:	68db      	ldr	r3, [r3, #12]
 8001fbe:	089b      	lsrs	r3, r3, #2
 8001fc0:	061b      	lsls	r3, r3, #24
 8001fc2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8001fd0:	2106      	movs	r1, #6
 8001fd2:	4852      	ldr	r0, [pc, #328]	; (800211c <WriteChar+0x6f8>)
 8001fd4:	f002 fb74 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001fd8:	4b4f      	ldr	r3, [pc, #316]	; (8002118 <WriteChar+0x6f4>)
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	00db      	lsls	r3, r3, #3
 8001fde:	f003 0208 	and.w	r2, r3, #8
 8001fe2:	4b4d      	ldr	r3, [pc, #308]	; (8002118 <WriteChar+0x6f4>)
 8001fe4:	68db      	ldr	r3, [r3, #12]
 8001fe6:	08db      	lsrs	r3, r3, #3
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	f003 0304 	and.w	r3, r3, #4
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f06f 020c 	mvn.w	r2, #12
 8001ff8:	2107      	movs	r1, #7
 8001ffa:	4848      	ldr	r0, [pc, #288]	; (800211c <WriteChar+0x6f8>)
 8001ffc:	f002 fb60 	bl	80046c0 <HAL_LCD_Write>
      break;
 8002000:	e085      	b.n	800210e <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002002:	4b45      	ldr	r3, [pc, #276]	; (8002118 <WriteChar+0x6f4>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	045b      	lsls	r3, r3, #17
 8002008:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800200c:	4b42      	ldr	r3, [pc, #264]	; (8002118 <WriteChar+0x6f4>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	085b      	lsrs	r3, r3, #1
 8002012:	021b      	lsls	r3, r3, #8
 8002014:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002018:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800201a:	4b3f      	ldr	r3, [pc, #252]	; (8002118 <WriteChar+0x6f4>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	089b      	lsrs	r3, r3, #2
 8002020:	025b      	lsls	r3, r3, #9
 8002022:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002026:	431a      	orrs	r2, r3
 8002028:	4b3b      	ldr	r3, [pc, #236]	; (8002118 <WriteChar+0x6f4>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	08db      	lsrs	r3, r3, #3
 800202e:	069b      	lsls	r3, r3, #26
 8002030:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002034:	4313      	orrs	r3, r2
 8002036:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4a39      	ldr	r2, [pc, #228]	; (8002120 <WriteChar+0x6fc>)
 800203c:	2100      	movs	r1, #0
 800203e:	4837      	ldr	r0, [pc, #220]	; (800211c <WriteChar+0x6f8>)
 8002040:	f002 fb3e 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002044:	4b34      	ldr	r3, [pc, #208]	; (8002118 <WriteChar+0x6f4>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	045b      	lsls	r3, r3, #17
 800204a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800204e:	4b32      	ldr	r3, [pc, #200]	; (8002118 <WriteChar+0x6f4>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	085b      	lsrs	r3, r3, #1
 8002054:	021b      	lsls	r3, r3, #8
 8002056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800205a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800205c:	4b2e      	ldr	r3, [pc, #184]	; (8002118 <WriteChar+0x6f4>)
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	089b      	lsrs	r3, r3, #2
 8002062:	025b      	lsls	r3, r3, #9
 8002064:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002068:	431a      	orrs	r2, r3
 800206a:	4b2b      	ldr	r3, [pc, #172]	; (8002118 <WriteChar+0x6f4>)
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	08db      	lsrs	r3, r3, #3
 8002070:	069b      	lsls	r3, r3, #26
 8002072:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002076:	4313      	orrs	r3, r2
 8002078:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	4a28      	ldr	r2, [pc, #160]	; (8002120 <WriteChar+0x6fc>)
 800207e:	2102      	movs	r1, #2
 8002080:	4826      	ldr	r0, [pc, #152]	; (800211c <WriteChar+0x6f8>)
 8002082:	f002 fb1d 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002086:	4b24      	ldr	r3, [pc, #144]	; (8002118 <WriteChar+0x6f4>)
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	045b      	lsls	r3, r3, #17
 800208c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002090:	4b21      	ldr	r3, [pc, #132]	; (8002118 <WriteChar+0x6f4>)
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	085b      	lsrs	r3, r3, #1
 8002096:	021b      	lsls	r3, r3, #8
 8002098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800209c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800209e:	4b1e      	ldr	r3, [pc, #120]	; (8002118 <WriteChar+0x6f4>)
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	089b      	lsrs	r3, r3, #2
 80020a4:	025b      	lsls	r3, r3, #9
 80020a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020aa:	431a      	orrs	r2, r3
 80020ac:	4b1a      	ldr	r3, [pc, #104]	; (8002118 <WriteChar+0x6f4>)
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	08db      	lsrs	r3, r3, #3
 80020b2:	069b      	lsls	r3, r3, #26
 80020b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	4a18      	ldr	r2, [pc, #96]	; (8002120 <WriteChar+0x6fc>)
 80020c0:	2104      	movs	r1, #4
 80020c2:	4816      	ldr	r0, [pc, #88]	; (800211c <WriteChar+0x6f8>)
 80020c4:	f002 fafc 	bl	80046c0 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80020c8:	4b13      	ldr	r3, [pc, #76]	; (8002118 <WriteChar+0x6f4>)
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	045b      	lsls	r3, r3, #17
 80020ce:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80020d2:	4b11      	ldr	r3, [pc, #68]	; (8002118 <WriteChar+0x6f4>)
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	085b      	lsrs	r3, r3, #1
 80020d8:	021b      	lsls	r3, r3, #8
 80020da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020de:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80020e0:	4b0d      	ldr	r3, [pc, #52]	; (8002118 <WriteChar+0x6f4>)
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	089b      	lsrs	r3, r3, #2
 80020e6:	025b      	lsls	r3, r3, #9
 80020e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020ec:	431a      	orrs	r2, r3
 80020ee:	4b0a      	ldr	r3, [pc, #40]	; (8002118 <WriteChar+0x6f4>)
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	08db      	lsrs	r3, r3, #3
 80020f4:	069b      	lsls	r3, r3, #26
 80020f6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80020fa:	4313      	orrs	r3, r2
 80020fc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	4a07      	ldr	r2, [pc, #28]	; (8002120 <WriteChar+0x6fc>)
 8002102:	2106      	movs	r1, #6
 8002104:	4805      	ldr	r0, [pc, #20]	; (800211c <WriteChar+0x6f8>)
 8002106:	f002 fadb 	bl	80046c0 <HAL_LCD_Write>
      break;
 800210a:	e000      	b.n	800210e <WriteChar+0x6ea>

    default:
      break;
 800210c:	bf00      	nop
  }
}
 800210e:	bf00      	nop
 8002110:	3710      	adds	r7, #16
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	200032d4 	.word	0x200032d4
 800211c:	200032e4 	.word	0x200032e4
 8002120:	fbfdfcff 	.word	0xfbfdfcff

08002124 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 800212a:	4b23      	ldr	r3, [pc, #140]	; (80021b8 <BSP_QSPI_Init+0x94>)
 800212c:	4a23      	ldr	r2, [pc, #140]	; (80021bc <BSP_QSPI_Init+0x98>)
 800212e:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 8002130:	4821      	ldr	r0, [pc, #132]	; (80021b8 <BSP_QSPI_Init+0x94>)
 8002132:	f002 fce5 	bl	8004b00 <HAL_QSPI_DeInit>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e037      	b.n	80021b0 <BSP_QSPI_Init+0x8c>
  }

  /* System level initialization */
  QSPI_MspInit();
 8002140:	f000 f972 	bl	8002428 <QSPI_MspInit>

  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 8002144:	4b1c      	ldr	r3, [pc, #112]	; (80021b8 <BSP_QSPI_Init+0x94>)
 8002146:	2201      	movs	r2, #1
 8002148:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 800214a:	4b1b      	ldr	r3, [pc, #108]	; (80021b8 <BSP_QSPI_Init+0x94>)
 800214c:	2204      	movs	r2, #4
 800214e:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_NONE;
 8002150:	4b19      	ldr	r3, [pc, #100]	; (80021b8 <BSP_QSPI_Init+0x94>)
 8002152:	2200      	movs	r2, #0
 8002154:	60da      	str	r2, [r3, #12]
 8002156:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800215a:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	fa93 f3a3 	rbit	r3, r3
 8002162:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002164:	683b      	ldr	r3, [r7, #0]
  QSPIHandle.Init.FlashSize          = POSITION_VAL(N25Q128A_FLASH_SIZE) - 1;
 8002166:	fab3 f383 	clz	r3, r3
 800216a:	3b01      	subs	r3, #1
 800216c:	461a      	mov	r2, r3
 800216e:	4b12      	ldr	r3, [pc, #72]	; (80021b8 <BSP_QSPI_Init+0x94>)
 8002170:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8002172:	4b11      	ldr	r3, [pc, #68]	; (80021b8 <BSP_QSPI_Init+0x94>)
 8002174:	2200      	movs	r2, #0
 8002176:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 8002178:	4b0f      	ldr	r3, [pc, #60]	; (80021b8 <BSP_QSPI_Init+0x94>)
 800217a:	2200      	movs	r2, #0
 800217c:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 800217e:	480e      	ldr	r0, [pc, #56]	; (80021b8 <BSP_QSPI_Init+0x94>)
 8002180:	f002 fc3a 	bl	80049f8 <HAL_QSPI_Init>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <BSP_QSPI_Init+0x6a>
  {
    return QSPI_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e010      	b.n	80021b0 <BSP_QSPI_Init+0x8c>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 800218e:	480a      	ldr	r0, [pc, #40]	; (80021b8 <BSP_QSPI_Init+0x94>)
 8002190:	f000 f996 	bl	80024c0 <QSPI_ResetMemory>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <BSP_QSPI_Init+0x7a>
  {
    return QSPI_NOT_SUPPORTED;
 800219a:	2304      	movs	r3, #4
 800219c:	e008      	b.n	80021b0 <BSP_QSPI_Init+0x8c>
  }

  /* Configuration of the dummy cucles on QSPI memory side */
  if (QSPI_DummyCyclesCfg(&QSPIHandle) != QSPI_OK)
 800219e:	4806      	ldr	r0, [pc, #24]	; (80021b8 <BSP_QSPI_Init+0x94>)
 80021a0:	f000 f9d2 	bl	8002548 <QSPI_DummyCyclesCfg>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <BSP_QSPI_Init+0x8a>
  {
    return QSPI_NOT_SUPPORTED;
 80021aa:	2304      	movs	r3, #4
 80021ac:	e000      	b.n	80021b0 <BSP_QSPI_Init+0x8c>
  }

  return QSPI_OK;
 80021ae:	2300      	movs	r3, #0
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3708      	adds	r7, #8
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	20003320 	.word	0x20003320
 80021bc:	a0001000 	.word	0xa0001000

080021c0 <BSP_QSPI_Read>:
  * @param  ReadAddr: Read start address
  * @param  Size: Size of data to read
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b092      	sub	sp, #72	; 0x48
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the read command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80021cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021d0:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 80021d2:	23eb      	movs	r3, #235	; 0xeb
 80021d4:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 80021d6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80021da:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 80021dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021e0:	61fb      	str	r3, [r7, #28]
  sCommand.Address           = ReadAddr;
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80021e6:	2300      	movs	r3, #0
 80021e8:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 80021ea:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80021ee:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 80021f0:	230a      	movs	r3, #10
 80021f2:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = Size;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80021f8:	2300      	movs	r3, #0
 80021fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80021fc:	2300      	movs	r3, #0
 80021fe:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002200:	2300      	movs	r3, #0
 8002202:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002204:	f107 0310 	add.w	r3, r7, #16
 8002208:	f241 3288 	movw	r2, #5000	; 0x1388
 800220c:	4619      	mov	r1, r3
 800220e:	480c      	ldr	r0, [pc, #48]	; (8002240 <BSP_QSPI_Read+0x80>)
 8002210:	f002 fca6 	bl	8004b60 <HAL_QSPI_Command>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <BSP_QSPI_Read+0x5e>
  {
    return QSPI_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e00b      	b.n	8002236 <BSP_QSPI_Read+0x76>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800221e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002222:	68f9      	ldr	r1, [r7, #12]
 8002224:	4806      	ldr	r0, [pc, #24]	; (8002240 <BSP_QSPI_Read+0x80>)
 8002226:	f002 fd90 	bl	8004d4a <HAL_QSPI_Receive>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <BSP_QSPI_Read+0x74>
  {
    return QSPI_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e000      	b.n	8002236 <BSP_QSPI_Read+0x76>
  }

  return QSPI_OK;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3748      	adds	r7, #72	; 0x48
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	20003320 	.word	0x20003320

08002244 <BSP_QSPI_Write>:
  * @param  WriteAddr: Write start address
  * @param  Size: Size of data to write
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b096      	sub	sp, #88	; 0x58
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = N25Q128A_PAGE_SIZE - (WriteAddr % N25Q128A_PAGE_SIZE);
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	b2db      	uxtb	r3, r3
 8002254:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8002258:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 800225a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	429a      	cmp	r2, r3
 8002260:	d901      	bls.n	8002266 <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	657b      	str	r3, [r7, #84]	; 0x54
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 800226a:	68ba      	ldr	r2, [r7, #8]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	4413      	add	r3, r2
 8002270:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8002272:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002276:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.Instruction       = EXT_QUAD_IN_FAST_PROG_CMD;
 8002278:	2312      	movs	r3, #18
 800227a:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 800227c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002280:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8002282:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002286:	623b      	str	r3, [r7, #32]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8002288:	2300      	movs	r3, #0
 800228a:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 800228c:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8002290:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DummyCycles       = 0;
 8002292:	2300      	movs	r3, #0
 8002294:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8002296:	2300      	movs	r3, #0
 8002298:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800229a:	2300      	movs	r3, #0
 800229c:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800229e:	2300      	movs	r3, #0
 80022a0:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 80022a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80022a4:	61bb      	str	r3, [r7, #24]
    sCommand.NbData  = current_size;
 80022a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80022a8:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Enable write operations */
    if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 80022aa:	4824      	ldr	r0, [pc, #144]	; (800233c <BSP_QSPI_Write+0xf8>)
 80022ac:	f000 f9c2 	bl	8002634 <QSPI_WriteEnable>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <BSP_QSPI_Write+0x76>
    {
      return QSPI_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e03b      	b.n	8002332 <BSP_QSPI_Write+0xee>
    }

    /* Configure the command */
    if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80022ba:	f107 0314 	add.w	r3, r7, #20
 80022be:	f241 3288 	movw	r2, #5000	; 0x1388
 80022c2:	4619      	mov	r1, r3
 80022c4:	481d      	ldr	r0, [pc, #116]	; (800233c <BSP_QSPI_Write+0xf8>)
 80022c6:	f002 fc4b 	bl	8004b60 <HAL_QSPI_Command>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <BSP_QSPI_Write+0x90>
    {
      return QSPI_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e02e      	b.n	8002332 <BSP_QSPI_Write+0xee>
    }

    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80022d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80022d8:	68f9      	ldr	r1, [r7, #12]
 80022da:	4818      	ldr	r0, [pc, #96]	; (800233c <BSP_QSPI_Write+0xf8>)
 80022dc:	f002 fca0 	bl	8004c20 <HAL_QSPI_Transmit>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <BSP_QSPI_Write+0xa6>
    {
      return QSPI_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e023      	b.n	8002332 <BSP_QSPI_Write+0xee>
    }

    /* Configure automatic polling mode to wait for end of program */
    if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80022ea:	f241 3188 	movw	r1, #5000	; 0x1388
 80022ee:	4813      	ldr	r0, [pc, #76]	; (800233c <BSP_QSPI_Write+0xf8>)
 80022f0:	f000 f9ec 	bl	80026cc <QSPI_AutoPollingMemReady>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <BSP_QSPI_Write+0xba>
    {
      return QSPI_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e019      	b.n	8002332 <BSP_QSPI_Write+0xee>
    }

    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 80022fe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002300:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002302:	4413      	add	r3, r2
 8002304:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 8002306:	68fa      	ldr	r2, [r7, #12]
 8002308:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800230a:	4413      	add	r3, r2
 800230c:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + N25Q128A_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : N25Q128A_PAGE_SIZE;
 800230e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002310:	f503 7280 	add.w	r2, r3, #256	; 0x100
 8002314:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002316:	429a      	cmp	r2, r3
 8002318:	d903      	bls.n	8002322 <BSP_QSPI_Write+0xde>
 800231a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800231c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	e001      	b.n	8002326 <BSP_QSPI_Write+0xe2>
 8002322:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002326:	657b      	str	r3, [r7, #84]	; 0x54
  }
  while (current_addr < end_addr);
 8002328:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800232a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800232c:	429a      	cmp	r2, r3
 800232e:	d3b8      	bcc.n	80022a2 <BSP_QSPI_Write+0x5e>

  return QSPI_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	3758      	adds	r7, #88	; 0x58
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	20003320 	.word	0x20003320

08002340 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory.
  * @param  BlockAddress: Block address to erase
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b090      	sub	sp, #64	; 0x40
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8002348:	f44f 7380 	mov.w	r3, #256	; 0x100
 800234c:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = SUBSECTOR_ERASE_CMD;
 800234e:	2320      	movs	r3, #32
 8002350:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8002352:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002356:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8002358:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800235c:	617b      	str	r3, [r7, #20]
  sCommand.Address           = BlockAddress;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	60fb      	str	r3, [r7, #12]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8002362:	2300      	movs	r3, #0
 8002364:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8002366:	2300      	movs	r3, #0
 8002368:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 800236a:	2300      	movs	r3, #0
 800236c:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800236e:	2300      	movs	r3, #0
 8002370:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8002372:	2300      	movs	r3, #0
 8002374:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002376:	2300      	movs	r3, #0
 8002378:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 800237a:	4812      	ldr	r0, [pc, #72]	; (80023c4 <BSP_QSPI_Erase_Block+0x84>)
 800237c:	f000 f95a 	bl	8002634 <QSPI_WriteEnable>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <BSP_QSPI_Erase_Block+0x4a>
  {
    return QSPI_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e017      	b.n	80023ba <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800238a:	f107 0308 	add.w	r3, r7, #8
 800238e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002392:	4619      	mov	r1, r3
 8002394:	480b      	ldr	r0, [pc, #44]	; (80023c4 <BSP_QSPI_Erase_Block+0x84>)
 8002396:	f002 fbe3 	bl	8004b60 <HAL_QSPI_Command>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <BSP_QSPI_Erase_Block+0x64>
  {
    return QSPI_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e00a      	b.n	80023ba <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Configure automatic polling mode to wait for end of erase */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, N25Q128A_SUBSECTOR_ERASE_MAX_TIME) != QSPI_OK)
 80023a4:	f44f 7148 	mov.w	r1, #800	; 0x320
 80023a8:	4806      	ldr	r0, [pc, #24]	; (80023c4 <BSP_QSPI_Erase_Block+0x84>)
 80023aa:	f000 f98f 	bl	80026cc <QSPI_AutoPollingMemReady>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <BSP_QSPI_Erase_Block+0x78>
  {
    return QSPI_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e000      	b.n	80023ba <BSP_QSPI_Erase_Block+0x7a>
  }

  return QSPI_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3740      	adds	r7, #64	; 0x40
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	20003320 	.word	0x20003320

080023c8 <BSP_QSPI_EnableMemoryMappedMode>:
/**
  * @brief  Configure the QSPI in memory-mapped mode
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_EnableMemoryMappedMode(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b090      	sub	sp, #64	; 0x40
 80023cc:	af00      	add	r7, sp, #0
  QSPI_CommandTypeDef      sCommand;
  QSPI_MemoryMappedTypeDef sMemMappedCfg;

  /* Configure the command for the read instruction */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80023ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023d2:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 80023d4:	23eb      	movs	r3, #235	; 0xeb
 80023d6:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 80023d8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80023dc:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 80023de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023e2:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80023e4:	2300      	movs	r3, #0
 80023e6:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 80023e8:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80023ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 80023ee:	230a      	movs	r3, #10
 80023f0:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80023f2:	2300      	movs	r3, #0
 80023f4:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80023f6:	2300      	movs	r3, #0
 80023f8:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80023fa:	2300      	movs	r3, #0
 80023fc:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Configure the memory mapped mode */
  sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 80023fe:	2300      	movs	r3, #0
 8002400:	607b      	str	r3, [r7, #4]

  if (HAL_QSPI_MemoryMapped(&QSPIHandle, &sCommand, &sMemMappedCfg) != HAL_OK)
 8002402:	463a      	mov	r2, r7
 8002404:	f107 0308 	add.w	r3, r7, #8
 8002408:	4619      	mov	r1, r3
 800240a:	4806      	ldr	r0, [pc, #24]	; (8002424 <BSP_QSPI_EnableMemoryMappedMode+0x5c>)
 800240c:	f002 fdb6 	bl	8004f7c <HAL_QSPI_MemoryMapped>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <BSP_QSPI_EnableMemoryMappedMode+0x52>
  {
    return QSPI_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e000      	b.n	800241c <BSP_QSPI_EnableMemoryMappedMode+0x54>
  }

  return QSPI_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3740      	adds	r7, #64	; 0x40
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	20003320 	.word	0x20003320

08002428 <QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
static void QSPI_MspInit(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b088      	sub	sp, #32
 800242c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 800242e:	4a22      	ldr	r2, [pc, #136]	; (80024b8 <QSPI_MspInit+0x90>)
 8002430:	4b21      	ldr	r3, [pc, #132]	; (80024b8 <QSPI_MspInit+0x90>)
 8002432:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002434:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002438:	6513      	str	r3, [r2, #80]	; 0x50
 800243a:	4b1f      	ldr	r3, [pc, #124]	; (80024b8 <QSPI_MspInit+0x90>)
 800243c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800243e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002442:	60bb      	str	r3, [r7, #8]
 8002444:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 8002446:	4a1c      	ldr	r2, [pc, #112]	; (80024b8 <QSPI_MspInit+0x90>)
 8002448:	4b1b      	ldr	r3, [pc, #108]	; (80024b8 <QSPI_MspInit+0x90>)
 800244a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002450:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 8002452:	4a19      	ldr	r2, [pc, #100]	; (80024b8 <QSPI_MspInit+0x90>)
 8002454:	4b18      	ldr	r3, [pc, #96]	; (80024b8 <QSPI_MspInit+0x90>)
 8002456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002458:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800245c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800245e:	4a16      	ldr	r2, [pc, #88]	; (80024b8 <QSPI_MspInit+0x90>)
 8002460:	4b15      	ldr	r3, [pc, #84]	; (80024b8 <QSPI_MspInit+0x90>)
 8002462:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002464:	f043 0310 	orr.w	r3, r3, #16
 8002468:	64d3      	str	r3, [r2, #76]	; 0x4c
 800246a:	4b13      	ldr	r3, [pc, #76]	; (80024b8 <QSPI_MspInit+0x90>)
 800246c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800246e:	f003 0310 	and.w	r3, r3, #16
 8002472:	607b      	str	r3, [r7, #4]
 8002474:	687b      	ldr	r3, [r7, #4]

  /* QSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_11;
 8002476:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800247a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800247c:	2302      	movs	r3, #2
 800247e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8002480:	2301      	movs	r3, #1
 8002482:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8002484:	2303      	movs	r3, #3
 8002486:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002488:	230a      	movs	r3, #10
 800248a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800248c:	f107 030c 	add.w	r3, r7, #12
 8002490:	4619      	mov	r1, r3
 8002492:	480a      	ldr	r0, [pc, #40]	; (80024bc <QSPI_MspInit+0x94>)
 8002494:	f001 f84c 	bl	8003530 <HAL_GPIO_Init>

  /* QSPI CLK, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = (GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15);
 8002498:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 800249c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800249e:	2300      	movs	r3, #0
 80024a0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024a2:	f107 030c 	add.w	r3, r7, #12
 80024a6:	4619      	mov	r1, r3
 80024a8:	4804      	ldr	r0, [pc, #16]	; (80024bc <QSPI_MspInit+0x94>)
 80024aa:	f001 f841 	bl	8003530 <HAL_GPIO_Init>
}
 80024ae:	bf00      	nop
 80024b0:	3720      	adds	r7, #32
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	40021000 	.word	0x40021000
 80024bc:	48001000 	.word	0x48001000

080024c0 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b090      	sub	sp, #64	; 0x40
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80024c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024cc:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 80024ce:	2366      	movs	r3, #102	; 0x66
 80024d0:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80024d2:	2300      	movs	r3, #0
 80024d4:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80024d6:	2300      	movs	r3, #0
 80024d8:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 80024da:	2300      	movs	r3, #0
 80024dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 80024de:	2300      	movs	r3, #0
 80024e0:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80024e2:	2300      	movs	r3, #0
 80024e4:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80024e6:	2300      	movs	r3, #0
 80024e8:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80024ea:	2300      	movs	r3, #0
 80024ec:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80024ee:	f107 0308 	add.w	r3, r7, #8
 80024f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80024f6:	4619      	mov	r1, r3
 80024f8:	4812      	ldr	r0, [pc, #72]	; (8002544 <QSPI_ResetMemory+0x84>)
 80024fa:	f002 fb31 	bl	8004b60 <HAL_QSPI_Command>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e019      	b.n	800253c <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8002508:	2399      	movs	r3, #153	; 0x99
 800250a:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800250c:	f107 0308 	add.w	r3, r7, #8
 8002510:	f241 3288 	movw	r2, #5000	; 0x1388
 8002514:	4619      	mov	r1, r3
 8002516:	480b      	ldr	r0, [pc, #44]	; (8002544 <QSPI_ResetMemory+0x84>)
 8002518:	f002 fb22 	bl	8004b60 <HAL_QSPI_Command>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e00a      	b.n	800253c <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8002526:	f241 3188 	movw	r1, #5000	; 0x1388
 800252a:	4806      	ldr	r0, [pc, #24]	; (8002544 <QSPI_ResetMemory+0x84>)
 800252c:	f000 f8ce 	bl	80026cc <QSPI_AutoPollingMemReady>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e000      	b.n	800253c <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 800253a:	2300      	movs	r3, #0
}
 800253c:	4618      	mov	r0, r3
 800253e:	3740      	adds	r7, #64	; 0x40
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	20003320 	.word	0x20003320

08002548 <QSPI_DummyCyclesCfg>:
  * @brief  This function configure the dummy cycles on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_DummyCyclesCfg(QSPI_HandleTypeDef *hqspi)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b094      	sub	sp, #80	; 0x50
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read volatile configuration register command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8002550:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002554:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_VOL_CFG_REG_CMD;
 8002556:	2385      	movs	r3, #133	; 0x85
 8002558:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800255a:	2300      	movs	r3, #0
 800255c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800255e:	2300      	movs	r3, #0
 8002560:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8002562:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002566:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 8002568:	2300      	movs	r3, #0
 800256a:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 800256c:	2301      	movs	r3, #1
 800256e:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8002570:	2300      	movs	r3, #0
 8002572:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8002574:	2300      	movs	r3, #0
 8002576:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8002578:	2300      	movs	r3, #0
 800257a:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800257c:	f107 0310 	add.w	r3, r7, #16
 8002580:	f241 3288 	movw	r2, #5000	; 0x1388
 8002584:	4619      	mov	r1, r3
 8002586:	482a      	ldr	r0, [pc, #168]	; (8002630 <QSPI_DummyCyclesCfg+0xe8>)
 8002588:	f002 faea 	bl	8004b60 <HAL_QSPI_Command>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <QSPI_DummyCyclesCfg+0x4e>
  {
    return QSPI_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e047      	b.n	8002626 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002596:	f107 030f 	add.w	r3, r7, #15
 800259a:	f241 3288 	movw	r2, #5000	; 0x1388
 800259e:	4619      	mov	r1, r3
 80025a0:	4823      	ldr	r0, [pc, #140]	; (8002630 <QSPI_DummyCyclesCfg+0xe8>)
 80025a2:	f002 fbd2 	bl	8004d4a <HAL_QSPI_Receive>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <QSPI_DummyCyclesCfg+0x68>
  {
    return QSPI_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e03a      	b.n	8002626 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 80025b0:	481f      	ldr	r0, [pc, #124]	; (8002630 <QSPI_DummyCyclesCfg+0xe8>)
 80025b2:	f000 f83f 	bl	8002634 <QSPI_WriteEnable>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <QSPI_DummyCyclesCfg+0x78>
  {
    return QSPI_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e032      	b.n	8002626 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Update volatile configuration register (with new dummy cycles) */
  sCommand.Instruction = WRITE_VOL_CFG_REG_CMD;
 80025c0:	2381      	movs	r3, #129	; 0x81
 80025c2:	613b      	str	r3, [r7, #16]
  MODIFY_REG(reg, N25Q128A_VCR_NB_DUMMY, (N25Q128A_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(N25Q128A_VCR_NB_DUMMY)));
 80025c4:	7bfb      	ldrb	r3, [r7, #15]
 80025c6:	b25b      	sxtb	r3, r3
 80025c8:	f003 030f 	and.w	r3, r3, #15
 80025cc:	b25a      	sxtb	r2, r3
 80025ce:	23f0      	movs	r3, #240	; 0xf0
 80025d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025d4:	fa93 f3a3 	rbit	r3, r3
 80025d8:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80025da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025dc:	fab3 f383 	clz	r3, r3
 80025e0:	210a      	movs	r1, #10
 80025e2:	fa01 f303 	lsl.w	r3, r1, r3
 80025e6:	b25b      	sxtb	r3, r3
 80025e8:	4313      	orrs	r3, r2
 80025ea:	b25b      	sxtb	r3, r3
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	73fb      	strb	r3, [r7, #15]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80025f0:	f107 0310 	add.w	r3, r7, #16
 80025f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80025f8:	4619      	mov	r1, r3
 80025fa:	480d      	ldr	r0, [pc, #52]	; (8002630 <QSPI_DummyCyclesCfg+0xe8>)
 80025fc:	f002 fab0 	bl	8004b60 <HAL_QSPI_Command>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <QSPI_DummyCyclesCfg+0xc2>
  {
    return QSPI_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e00d      	b.n	8002626 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800260a:	f107 030f 	add.w	r3, r7, #15
 800260e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002612:	4619      	mov	r1, r3
 8002614:	4806      	ldr	r0, [pc, #24]	; (8002630 <QSPI_DummyCyclesCfg+0xe8>)
 8002616:	f002 fb03 	bl	8004c20 <HAL_QSPI_Transmit>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d001      	beq.n	8002624 <QSPI_DummyCyclesCfg+0xdc>
  {
    return QSPI_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e000      	b.n	8002626 <QSPI_DummyCyclesCfg+0xde>
  }

  return QSPI_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3750      	adds	r7, #80	; 0x50
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	20003320 	.word	0x20003320

08002634 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b096      	sub	sp, #88	; 0x58
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800263c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002640:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 8002642:	2306      	movs	r3, #6
 8002644:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8002646:	2300      	movs	r3, #0
 8002648:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800264a:	2300      	movs	r3, #0
 800264c:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 800264e:	2300      	movs	r3, #0
 8002650:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8002652:	2300      	movs	r3, #0
 8002654:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8002656:	2300      	movs	r3, #0
 8002658:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800265a:	2300      	movs	r3, #0
 800265c:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800265e:	2300      	movs	r3, #0
 8002660:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002662:	f107 0320 	add.w	r3, r7, #32
 8002666:	f241 3288 	movw	r2, #5000	; 0x1388
 800266a:	4619      	mov	r1, r3
 800266c:	4816      	ldr	r0, [pc, #88]	; (80026c8 <QSPI_WriteEnable+0x94>)
 800266e:	f002 fa77 	bl	8004b60 <HAL_QSPI_Command>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e020      	b.n	80026be <QSPI_WriteEnable+0x8a>
  }

  /* Configure automatic polling mode to wait for write enabling */
  sConfig.Match           = N25Q128A_SR_WREN;
 800267c:	2302      	movs	r3, #2
 800267e:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WREN;
 8002680:	2302      	movs	r3, #2
 8002682:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8002684:	2300      	movs	r3, #0
 8002686:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8002688:	2301      	movs	r3, #1
 800268a:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 800268c:	2310      	movs	r3, #16
 800268e:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8002690:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002694:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 8002696:	2305      	movs	r3, #5
 8002698:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 800269a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800269e:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80026a0:	f107 0208 	add.w	r2, r7, #8
 80026a4:	f107 0120 	add.w	r1, r7, #32
 80026a8:	f241 3388 	movw	r3, #5000	; 0x1388
 80026ac:	4806      	ldr	r0, [pc, #24]	; (80026c8 <QSPI_WriteEnable+0x94>)
 80026ae:	f002 fbec 	bl	8004e8a <HAL_QSPI_AutoPolling>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e000      	b.n	80026be <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3758      	adds	r7, #88	; 0x58
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	20003320 	.word	0x20003320

080026cc <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout: Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b096      	sub	sp, #88	; 0x58
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80026d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026da:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 80026dc:	2305      	movs	r3, #5
 80026de:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80026e0:	2300      	movs	r3, #0
 80026e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80026e4:	2300      	movs	r3, #0
 80026e6:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 80026e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026ec:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 80026ee:	2300      	movs	r3, #0
 80026f0:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80026f2:	2300      	movs	r3, #0
 80026f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80026f6:	2300      	movs	r3, #0
 80026f8:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80026fa:	2300      	movs	r3, #0
 80026fc:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 80026fe:	2300      	movs	r3, #0
 8002700:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WIP;
 8002702:	2301      	movs	r3, #1
 8002704:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8002706:	2300      	movs	r3, #0
 8002708:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 800270a:	2301      	movs	r3, #1
 800270c:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 800270e:	2310      	movs	r3, #16
 8002710:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8002712:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002716:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 8002718:	f107 0208 	add.w	r2, r7, #8
 800271c:	f107 0120 	add.w	r1, r7, #32
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	4806      	ldr	r0, [pc, #24]	; (800273c <QSPI_AutoPollingMemReady+0x70>)
 8002724:	f002 fbb1 	bl	8004e8a <HAL_QSPI_AutoPolling>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e000      	b.n	8002734 <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 8002732:	2300      	movs	r3, #0
}
 8002734:	4618      	mov	r0, r3
 8002736:	3758      	adds	r7, #88	; 0x58
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	20003320 	.word	0x20003320

08002740 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002744:	2003      	movs	r0, #3
 8002746:	f000 f941 	bl	80029cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800274a:	2000      	movs	r0, #0
 800274c:	f000 f806 	bl	800275c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002750:	f005 fdb0 	bl	80082b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	bd80      	pop	{r7, pc}
	...

0800275c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8002764:	4b09      	ldr	r3, [pc, #36]	; (800278c <HAL_InitTick+0x30>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a09      	ldr	r2, [pc, #36]	; (8002790 <HAL_InitTick+0x34>)
 800276a:	fba2 2303 	umull	r2, r3, r2, r3
 800276e:	099b      	lsrs	r3, r3, #6
 8002770:	4618      	mov	r0, r3
 8002772:	f000 f96e 	bl	8002a52 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8002776:	2200      	movs	r2, #0
 8002778:	6879      	ldr	r1, [r7, #4]
 800277a:	f04f 30ff 	mov.w	r0, #4294967295
 800277e:	f000 f930 	bl	80029e2 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8002782:	2300      	movs	r3, #0
}
 8002784:	4618      	mov	r0, r3
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	20000038 	.word	0x20000038
 8002790:	10624dd3 	.word	0x10624dd3

08002794 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  uwTick++;
 8002798:	4b04      	ldr	r3, [pc, #16]	; (80027ac <HAL_IncTick+0x18>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	3301      	adds	r3, #1
 800279e:	4a03      	ldr	r2, [pc, #12]	; (80027ac <HAL_IncTick+0x18>)
 80027a0:	6013      	str	r3, [r2, #0]
}
 80027a2:	bf00      	nop
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr
 80027ac:	20003364 	.word	0x20003364

080027b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  return uwTick;
 80027b4:	4b03      	ldr	r3, [pc, #12]	; (80027c4 <HAL_GetTick+0x14>)
 80027b6:	681b      	ldr	r3, [r3, #0]
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	20003364 	.word	0x20003364

080027c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027d0:	f7ff ffee 	bl	80027b0 <HAL_GetTick>
 80027d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027e0:	d002      	beq.n	80027e8 <HAL_Delay+0x20>
  {
    wait++;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	3301      	adds	r3, #1
 80027e6:	60fb      	str	r3, [r7, #12]
  } 

  while((HAL_GetTick() - tickstart) < wait)
 80027e8:	bf00      	nop
 80027ea:	f7ff ffe1 	bl	80027b0 <HAL_GetTick>
 80027ee:	4602      	mov	r2, r0
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	1ad2      	subs	r2, r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d3f7      	bcc.n	80027ea <HAL_Delay+0x22>
  {
  }
}
 80027fa:	bf00      	nop
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
	...

08002804 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002804:	b480      	push	{r7}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f003 0307 	and.w	r3, r3, #7
 8002812:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002814:	4b0c      	ldr	r3, [pc, #48]	; (8002848 <NVIC_SetPriorityGrouping+0x44>)
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800281a:	68ba      	ldr	r2, [r7, #8]
 800281c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002820:	4013      	ands	r3, r2
 8002822:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800282c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002830:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002834:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002836:	4a04      	ldr	r2, [pc, #16]	; (8002848 <NVIC_SetPriorityGrouping+0x44>)
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	60d3      	str	r3, [r2, #12]
}
 800283c:	bf00      	nop
 800283e:	3714      	adds	r7, #20
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr
 8002848:	e000ed00 	.word	0xe000ed00

0800284c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002850:	4b04      	ldr	r3, [pc, #16]	; (8002864 <NVIC_GetPriorityGrouping+0x18>)
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	0a1b      	lsrs	r3, r3, #8
 8002856:	f003 0307 	and.w	r3, r3, #7
}
 800285a:	4618      	mov	r0, r3
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	e000ed00 	.word	0xe000ed00

08002868 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	4603      	mov	r3, r0
 8002870:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002872:	4909      	ldr	r1, [pc, #36]	; (8002898 <NVIC_EnableIRQ+0x30>)
 8002874:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002878:	095b      	lsrs	r3, r3, #5
 800287a:	79fa      	ldrb	r2, [r7, #7]
 800287c:	f002 021f 	and.w	r2, r2, #31
 8002880:	2001      	movs	r0, #1
 8002882:	fa00 f202 	lsl.w	r2, r0, r2
 8002886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800288a:	bf00      	nop
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	e000e100 	.word	0xe000e100

0800289c <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	4603      	mov	r3, r0
 80028a4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80028a6:	4909      	ldr	r1, [pc, #36]	; (80028cc <NVIC_DisableIRQ+0x30>)
 80028a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ac:	095b      	lsrs	r3, r3, #5
 80028ae:	79fa      	ldrb	r2, [r7, #7]
 80028b0:	f002 021f 	and.w	r2, r2, #31
 80028b4:	2001      	movs	r0, #1
 80028b6:	fa00 f202 	lsl.w	r2, r0, r2
 80028ba:	3320      	adds	r3, #32
 80028bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80028c0:	bf00      	nop
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr
 80028cc:	e000e100 	.word	0xe000e100

080028d0 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	4603      	mov	r3, r0
 80028d8:	6039      	str	r1, [r7, #0]
 80028da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80028dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	da0b      	bge.n	80028fc <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028e4:	490d      	ldr	r1, [pc, #52]	; (800291c <NVIC_SetPriority+0x4c>)
 80028e6:	79fb      	ldrb	r3, [r7, #7]
 80028e8:	f003 030f 	and.w	r3, r3, #15
 80028ec:	3b04      	subs	r3, #4
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	b2d2      	uxtb	r2, r2
 80028f2:	0112      	lsls	r2, r2, #4
 80028f4:	b2d2      	uxtb	r2, r2
 80028f6:	440b      	add	r3, r1
 80028f8:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028fa:	e009      	b.n	8002910 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028fc:	4908      	ldr	r1, [pc, #32]	; (8002920 <NVIC_SetPriority+0x50>)
 80028fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002902:	683a      	ldr	r2, [r7, #0]
 8002904:	b2d2      	uxtb	r2, r2
 8002906:	0112      	lsls	r2, r2, #4
 8002908:	b2d2      	uxtb	r2, r2
 800290a:	440b      	add	r3, r1
 800290c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	e000ed00 	.word	0xe000ed00
 8002920:	e000e100 	.word	0xe000e100

08002924 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002924:	b480      	push	{r7}
 8002926:	b089      	sub	sp, #36	; 0x24
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f003 0307 	and.w	r3, r3, #7
 8002936:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	f1c3 0307 	rsb	r3, r3, #7
 800293e:	2b04      	cmp	r3, #4
 8002940:	bf28      	it	cs
 8002942:	2304      	movcs	r3, #4
 8002944:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	3304      	adds	r3, #4
 800294a:	2b06      	cmp	r3, #6
 800294c:	d902      	bls.n	8002954 <NVIC_EncodePriority+0x30>
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	3b03      	subs	r3, #3
 8002952:	e000      	b.n	8002956 <NVIC_EncodePriority+0x32>
 8002954:	2300      	movs	r3, #0
 8002956:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002958:	2201      	movs	r2, #1
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	1e5a      	subs	r2, r3, #1
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	401a      	ands	r2, r3
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800296a:	2101      	movs	r1, #1
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	fa01 f303 	lsl.w	r3, r1, r3
 8002972:	1e59      	subs	r1, r3, #1
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002978:	4313      	orrs	r3, r2
         );
}
 800297a:	4618      	mov	r0, r3
 800297c:	3724      	adds	r7, #36	; 0x24
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
	...

08002988 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	3b01      	subs	r3, #1
 8002994:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002998:	d301      	bcc.n	800299e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800299a:	2301      	movs	r3, #1
 800299c:	e00f      	b.n	80029be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800299e:	4a0a      	ldr	r2, [pc, #40]	; (80029c8 <SysTick_Config+0x40>)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	3b01      	subs	r3, #1
 80029a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029a6:	210f      	movs	r1, #15
 80029a8:	f04f 30ff 	mov.w	r0, #4294967295
 80029ac:	f7ff ff90 	bl	80028d0 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029b0:	4b05      	ldr	r3, [pc, #20]	; (80029c8 <SysTick_Config+0x40>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029b6:	4b04      	ldr	r3, [pc, #16]	; (80029c8 <SysTick_Config+0x40>)
 80029b8:	2207      	movs	r2, #7
 80029ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	e000e010 	.word	0xe000e010

080029cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f7ff ff15 	bl	8002804 <NVIC_SetPriorityGrouping>
}
 80029da:	bf00      	nop
 80029dc:	3708      	adds	r7, #8
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}

080029e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b086      	sub	sp, #24
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	4603      	mov	r3, r0
 80029ea:	60b9      	str	r1, [r7, #8]
 80029ec:	607a      	str	r2, [r7, #4]
 80029ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80029f0:	2300      	movs	r3, #0
 80029f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80029f4:	f7ff ff2a 	bl	800284c <NVIC_GetPriorityGrouping>
 80029f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	68b9      	ldr	r1, [r7, #8]
 80029fe:	6978      	ldr	r0, [r7, #20]
 8002a00:	f7ff ff90 	bl	8002924 <NVIC_EncodePriority>
 8002a04:	4602      	mov	r2, r0
 8002a06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a0a:	4611      	mov	r1, r2
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff ff5f 	bl	80028d0 <NVIC_SetPriority>
}
 8002a12:	bf00      	nop
 8002a14:	3718      	adds	r7, #24
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b082      	sub	sp, #8
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	4603      	mov	r3, r0
 8002a22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7ff ff1d 	bl	8002868 <NVIC_EnableIRQ>
}
 8002a2e:	bf00      	nop
 8002a30:	3708      	adds	r7, #8
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b082      	sub	sp, #8
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff ff29 	bl	800289c <NVIC_DisableIRQ>
}
 8002a4a:	bf00      	nop
 8002a4c:	3708      	adds	r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b082      	sub	sp, #8
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f7ff ff94 	bl	8002988 <SysTick_Config>
 8002a60:	4603      	mov	r3, r0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3708      	adds	r7, #8
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
	...

08002a6c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b04      	cmp	r3, #4
 8002a78:	d106      	bne.n	8002a88 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002a7a:	4a09      	ldr	r2, [pc, #36]	; (8002aa0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002a7c:	4b08      	ldr	r3, [pc, #32]	; (8002aa0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f043 0304 	orr.w	r3, r3, #4
 8002a84:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8002a86:	e005      	b.n	8002a94 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8002a88:	4a05      	ldr	r2, [pc, #20]	; (8002aa0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002a8a:	4b05      	ldr	r3, [pc, #20]	; (8002aa0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f023 0304 	bic.w	r3, r3, #4
 8002a92:	6013      	str	r3, [r2, #0]
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr
 8002aa0:	e000e010 	.word	0xe000e010

08002aa4 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002aa8:	f000 f802 	bl	8002ab0 <HAL_SYSTICK_Callback>
}
 8002aac:	bf00      	nop
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002ab4:	bf00      	nop
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr
	...

08002ac0 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d101      	bne.n	8002ad2 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e0ac      	b.n	8002c2c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));
  
  /* Check that channel has not been already initialized */
  if(a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f000 fa82 	bl	8002fe0 <DFSDM_GetChannelFromInstance>
 8002adc:	4602      	mov	r2, r0
 8002ade:	4b55      	ldr	r3, [pc, #340]	; (8002c34 <HAL_DFSDM_ChannelInit+0x174>)
 8002ae0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d001      	beq.n	8002aec <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e09f      	b.n	8002c2c <HAL_DFSDM_ChannelInit+0x16c>
  }
  
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f005 f84f 	bl	8007b90 <HAL_DFSDM_ChannelMspInit>
  
  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002af2:	4b51      	ldr	r3, [pc, #324]	; (8002c38 <HAL_DFSDM_ChannelInit+0x178>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	3301      	adds	r3, #1
 8002af8:	4a4f      	ldr	r2, [pc, #316]	; (8002c38 <HAL_DFSDM_ChannelInit+0x178>)
 8002afa:	6013      	str	r3, [r2, #0]
  
  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(v_dfsdm1ChannelCounter == 1)
 8002afc:	4b4e      	ldr	r3, [pc, #312]	; (8002c38 <HAL_DFSDM_ChannelInit+0x178>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d125      	bne.n	8002b50 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002b04:	4a4d      	ldr	r2, [pc, #308]	; (8002c3c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b06:	4b4d      	ldr	r3, [pc, #308]	; (8002c3c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b0e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002b10:	494a      	ldr	r1, [pc, #296]	; (8002c3c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b12:	4b4a      	ldr	r3, [pc, #296]	; (8002c3c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	600b      	str	r3, [r1, #0]
    
    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002b1e:	4a47      	ldr	r2, [pc, #284]	; (8002c3c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b20:	4b46      	ldr	r3, [pc, #280]	; (8002c3c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002b28:	6013      	str	r3, [r2, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	791b      	ldrb	r3, [r3, #4]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d108      	bne.n	8002b44 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1) << 
 8002b32:	4942      	ldr	r1, [pc, #264]	; (8002c3c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b34:	4b41      	ldr	r3, [pc, #260]	; (8002c3c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	041b      	lsls	r3, r3, #16
 8002b40:	4313      	orrs	r3, r2
 8002b42:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }
    
    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002b44:	4a3d      	ldr	r2, [pc, #244]	; (8002c3c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b46:	4b3d      	ldr	r3, [pc, #244]	; (8002c3c <HAL_DFSDM_ChannelInit+0x17c>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b4e:	6013      	str	r3, [r2, #0]
  }
  
  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6812      	ldr	r2, [r2, #0]
 8002b58:	6812      	ldr	r2, [r2, #0]
 8002b5a:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002b5e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	6812      	ldr	r2, [r2, #0]
 8002b68:	6811      	ldr	r1, [r2, #0]
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	6910      	ldr	r0, [r2, #16]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	6952      	ldr	r2, [r2, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002b72:	4310      	orrs	r0, r2
                                        hdfsdm_channel->Init.Input.Pins);
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	6992      	ldr	r2, [r2, #24]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8002b78:	4302      	orrs	r2, r0
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	601a      	str	r2, [r3, #0]
  
  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	6812      	ldr	r2, [r2, #0]
 8002b86:	6812      	ldr	r2, [r2, #0]
 8002b88:	f022 020f 	bic.w	r2, r2, #15
 8002b8c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	6812      	ldr	r2, [r2, #0]
 8002b96:	6811      	ldr	r1, [r2, #0]
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	69d0      	ldr	r0, [r2, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	6a12      	ldr	r2, [r2, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8002ba0:	4302      	orrs	r2, r0
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	601a      	str	r2, [r3, #0]
  
  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	6812      	ldr	r2, [r2, #0]
 8002bae:	6892      	ldr	r2, [r2, #8]
 8002bb0:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002bb4:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	6812      	ldr	r2, [r2, #0]
 8002bbe:	6891      	ldr	r1, [r2, #8]
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	6a50      	ldr	r0, [r2, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002bc8:	3a01      	subs	r2, #1
 8002bca:	0412      	lsls	r2, r2, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8002bcc:	4302      	orrs	r2, r0
 8002bce:	430a      	orrs	r2, r1
 8002bd0:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	6812      	ldr	r2, [r2, #0]
 8002bda:	6852      	ldr	r2, [r2, #4]
 8002bdc:	f002 0207 	and.w	r2, r2, #7
 8002be0:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	6812      	ldr	r2, [r2, #0]
 8002bea:	6851      	ldr	r1, [r2, #4]
 8002bec:	687a      	ldr	r2, [r7, #4]
 8002bee:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002bf0:	0210      	lsls	r0, r2, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002bf6:	00d2      	lsls	r2, r2, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 8002bf8:	4302      	orrs	r2, r0
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	6812      	ldr	r2, [r2, #0]
 8002c06:	6812      	ldr	r2, [r2, #0]
 8002c08:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002c0c:	601a      	str	r2, [r3, #0]
  
  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2201      	movs	r2, #1
 8002c12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f000 f9e0 	bl	8002fe0 <DFSDM_GetChannelFromInstance>
 8002c20:	4601      	mov	r1, r0
 8002c22:	4a04      	ldr	r2, [pc, #16]	; (8002c34 <HAL_DFSDM_ChannelInit+0x174>)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  
  return HAL_OK;
 8002c2a:	2300      	movs	r3, #0
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3708      	adds	r7, #8
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	200001c4 	.word	0x200001c4
 8002c38:	200001c0 	.word	0x200001c0
 8002c3c:	40016000 	.word	0x40016000

08002c40 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if(hdfsdm_filter == NULL)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d101      	bne.n	8002c52 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e0ca      	b.n	8002de8 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a66      	ldr	r2, [pc, #408]	; (8002df0 <HAL_DFSDM_FilterInit+0x1b0>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d109      	bne.n	8002c70 <HAL_DFSDM_FilterInit+0x30>
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d003      	beq.n	8002c6c <HAL_DFSDM_FilterInit+0x2c>
     (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	68db      	ldr	r3, [r3, #12]
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d101      	bne.n	8002c70 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e0bb      	b.n	8002de8 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2201      	movs	r2, #1
 8002c7a:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f7fe fc2f 	bl	80014ec <HAL_DFSDM_FilterMspInit>

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	6812      	ldr	r2, [r2, #0]
 8002c96:	6812      	ldr	r2, [r2, #0]
 8002c98:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8002c9c:	601a      	str	r2, [r3, #0]
  if(hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	7a1b      	ldrb	r3, [r3, #8]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d108      	bne.n	8002cb8 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	6812      	ldr	r2, [r2, #0]
 8002cae:	6812      	ldr	r2, [r2, #0]
 8002cb0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002cb4:	601a      	str	r2, [r3, #0]
 8002cb6:	e007      	b.n	8002cc8 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	687a      	ldr	r2, [r7, #4]
 8002cbe:	6812      	ldr	r2, [r2, #0]
 8002cc0:	6812      	ldr	r2, [r2, #0]
 8002cc2:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002cc6:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	7a5b      	ldrb	r3, [r3, #9]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d108      	bne.n	8002ce2 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	6812      	ldr	r2, [r2, #0]
 8002cd8:	6812      	ldr	r2, [r2, #0]
 8002cda:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	e007      	b.n	8002cf2 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	6812      	ldr	r2, [r2, #0]
 8002cea:	6812      	ldr	r2, [r2, #0]
 8002cec:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8002cf0:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 8002d00:	f023 0308 	bic.w	r3, r3, #8
 8002d04:	6013      	str	r3, [r2, #0]
  if(hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d108      	bne.n	8002d20 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	6812      	ldr	r2, [r2, #0]
 8002d16:	6811      	ldr	r1, [r2, #0]
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	6952      	ldr	r2, [r2, #20]
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	7c1b      	ldrb	r3, [r3, #16]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d108      	bne.n	8002d3a <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	687a      	ldr	r2, [r7, #4]
 8002d2e:	6812      	ldr	r2, [r2, #0]
 8002d30:	6812      	ldr	r2, [r2, #0]
 8002d32:	f042 0210 	orr.w	r2, r2, #16
 8002d36:	601a      	str	r2, [r3, #0]
 8002d38:	e007      	b.n	8002d4a <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	6812      	ldr	r2, [r2, #0]
 8002d42:	6812      	ldr	r2, [r2, #0]
 8002d44:	f022 0210 	bic.w	r2, r2, #16
 8002d48:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	7c5b      	ldrb	r3, [r3, #17]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d108      	bne.n	8002d64 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	6812      	ldr	r2, [r2, #0]
 8002d5a:	6812      	ldr	r2, [r2, #0]
 8002d5c:	f042 0220 	orr.w	r2, r2, #32
 8002d60:	601a      	str	r2, [r3, #0]
 8002d62:	e007      	b.n	8002d74 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	6812      	ldr	r2, [r2, #0]
 8002d6c:	6812      	ldr	r2, [r2, #0]
 8002d6e:	f022 0220 	bic.w	r2, r2, #32
 8002d72:	601a      	str	r2, [r3, #0]
  }
  
  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8002d82:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8002d86:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	6812      	ldr	r2, [r2, #0]
 8002d90:	6951      	ldr	r1, [r2, #20]
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	69d0      	ldr	r0, [r2, #28]
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1) << DFSDM_FLTFCR_FOSR_Pos) |
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	6a12      	ldr	r2, [r2, #32]
 8002d9a:	3a01      	subs	r2, #1
 8002d9c:	0412      	lsls	r2, r2, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002d9e:	4310      	orrs	r0, r2
                                  (hdfsdm_filter->Init.FilterParam.IntOversampling - 1));
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002da4:	3a01      	subs	r2, #1
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1) << DFSDM_FLTFCR_FOSR_Pos) |
 8002da6:	4302      	orrs	r2, r0
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002da8:	430a      	orrs	r2, r1
 8002daa:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685a      	ldr	r2, [r3, #4]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	68da      	ldr	r2, [r3, #12]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	699a      	ldr	r2, [r3, #24]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	7c1a      	ldrb	r2, [r3, #16]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	6812      	ldr	r2, [r2, #0]
 8002dd6:	6812      	ldr	r2, [r2, #0]
 8002dd8:	f042 0201 	orr.w	r2, r2, #1
 8002ddc:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2201      	movs	r2, #1
 8002de2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  
  return HAL_OK;
 8002de6:	2300      	movs	r3, #0
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3708      	adds	r7, #8
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40016100 	.word	0x40016100

08002df4 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b087      	sub	sp, #28
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	60f8      	str	r0, [r7, #12]
 8002dfc:	60b9      	str	r1, [r7, #8]
 8002dfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e00:	2300      	movs	r3, #0
 8002e02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));
  
  /* Check DFSDM filter state */
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) && 
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d02e      	beq.n	8002e6c <HAL_DFSDM_FilterConfigRegChannel+0x78>
     (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) && 
 8002e14:	2bff      	cmp	r3, #255	; 0xff
 8002e16:	d029      	beq.n	8002e6c <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002e26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e2a:	6013      	str	r3, [r2, #0]
    if(ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d10d      	bne.n	8002e4e <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) (((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68fa      	ldr	r2, [r7, #12]
 8002e38:	6812      	ldr	r2, [r2, #0]
 8002e3a:	6811      	ldr	r1, [r2, #0]
 8002e3c:	68ba      	ldr	r2, [r7, #8]
 8002e3e:	0212      	lsls	r2, r2, #8
 8002e40:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8002e44:	430a      	orrs	r2, r1
 8002e46:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	e00a      	b.n	8002e64 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                     DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) ((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	68fa      	ldr	r2, [r7, #12]
 8002e54:	6812      	ldr	r2, [r2, #0]
 8002e56:	6811      	ldr	r1, [r2, #0]
 8002e58:	68ba      	ldr	r2, [r7, #8]
 8002e5a:	0212      	lsls	r2, r2, #8
 8002e5c:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8002e60:	430a      	orrs	r2, r1
 8002e62:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	631a      	str	r2, [r3, #48]	; 0x30
 8002e6a:	e001      	b.n	8002e70 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }  
  else
  {
    status = HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8002e70:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	371c      	adds	r7, #28
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
	...

08002e80 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if((pData == NULL) || (Length == 0))
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d002      	beq.n	8002e9c <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d102      	bne.n	8002ea2 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	75fb      	strb	r3, [r7, #23]
 8002ea0:	e064      	b.n	8002f6c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002eac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002eb0:	d002      	beq.n	8002eb8 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	75fb      	strb	r3, [r7, #23]
 8002eb6:	e059      	b.n	8002f6c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d10e      	bne.n	8002ede <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d10a      	bne.n	8002ede <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ecc:	69db      	ldr	r3, [r3, #28]
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d105      	bne.n	8002ede <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d002      	beq.n	8002ede <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (Length != 1))
  {
    status = HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	75fb      	strb	r3, [r7, #23]
 8002edc:	e046      	b.n	8002f6c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d10b      	bne.n	8002efe <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d107      	bne.n	8002efe <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ef2:	69db      	ldr	r3, [r3, #28]
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002ef4:	2b20      	cmp	r3, #32
 8002ef6:	d102      	bne.n	8002efe <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	75fb      	strb	r3, [r7, #23]
 8002efc:	e036      	b.n	8002f6c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d004      	beq.n	8002f12 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
          (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8002f0e:	2b03      	cmp	r3, #3
 8002f10:	d12a      	bne.n	8002f68 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f16:	4a18      	ldr	r2, [pc, #96]	; (8002f78 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8002f18:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f1e:	4a17      	ldr	r2, [pc, #92]	; (8002f7c <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8002f20:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ?\
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002f2a:	69d2      	ldr	r2, [r2, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8002f2c:	2a20      	cmp	r2, #32
 8002f2e:	d101      	bne.n	8002f34 <HAL_DFSDM_FilterRegularStart_DMA+0xb4>
 8002f30:	4a13      	ldr	r2, [pc, #76]	; (8002f80 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8002f32:	e000      	b.n	8002f36 <HAL_DFSDM_FilterRegularStart_DMA+0xb6>
 8002f34:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ?\
 8002f36:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Start DMA in interrupt mode */
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	331c      	adds	r3, #28
 8002f42:	4619      	mov	r1, r3
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f000 fa32 	bl	80033b0 <HAL_DMA_Start_IT>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d006      	beq.n	8002f60 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                        (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	22ff      	movs	r2, #255	; 0xff
 8002f56:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	75fb      	strb	r3, [r7, #23]
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8002f5e:	e005      	b.n	8002f6c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f000 f891 	bl	8003088 <DFSDM_RegConvStart>
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8002f66:	e001      	b.n	8002f6c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8002f6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3718      	adds	r7, #24
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	08002fa1 	.word	0x08002fa1
 8002f7c:	08002fbd 	.word	0x08002fbd
 8002f80:	08002f85 	.word	0x08002f85

08002f84 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion. 
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f90:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8002f92:	68f8      	ldr	r0, [r7, #12]
 8002f94:	f7fe f844 	bl	8001020 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
}
 8002f98:	bf00      	nop
 8002f9a:	3710      	adds	r7, #16
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion. 
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fac:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8002fae:	68f8      	ldr	r0, [r7, #12]
 8002fb0:	f7fd ffe8 	bl	8000f84 <HAL_DFSDM_FilterRegConvCpltCallback>
}
 8002fb4:	bf00      	nop
 8002fb6:	3710      	adds	r7, #16
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <DFSDM_DMAError>:
  * @brief  DMA error callback. 
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc8:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2203      	movs	r2, #3
 8002fce:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8002fd0:	68f8      	ldr	r0, [r7, #12]
 8002fd2:	f7fe f873 	bl	80010bc <HAL_DFSDM_FilterErrorCallback>
}
 8002fd6:	bf00      	nop
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
	...

08002fe0 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(DFSDM_Channel_TypeDef* Instance)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  uint32_t channel = 0xFF;
 8002fe8:	23ff      	movs	r3, #255	; 0xff
 8002fea:	60fb      	str	r3, [r7, #12]
  
  /* Get channel from instance */
  if(Instance == DFSDM1_Channel0)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a1e      	ldr	r2, [pc, #120]	; (8003068 <DFSDM_GetChannelFromInstance+0x88>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d102      	bne.n	8002ffa <DFSDM_GetChannelFromInstance+0x1a>
  {
    channel = 0;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	60fb      	str	r3, [r7, #12]
 8002ff8:	e02f      	b.n	800305a <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel1)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a1b      	ldr	r2, [pc, #108]	; (800306c <DFSDM_GetChannelFromInstance+0x8c>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d102      	bne.n	8003008 <DFSDM_GetChannelFromInstance+0x28>
  {
    channel = 1;
 8003002:	2301      	movs	r3, #1
 8003004:	60fb      	str	r3, [r7, #12]
 8003006:	e028      	b.n	800305a <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel2)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4a19      	ldr	r2, [pc, #100]	; (8003070 <DFSDM_GetChannelFromInstance+0x90>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d102      	bne.n	8003016 <DFSDM_GetChannelFromInstance+0x36>
  {
    channel = 2;
 8003010:	2302      	movs	r3, #2
 8003012:	60fb      	str	r3, [r7, #12]
 8003014:	e021      	b.n	800305a <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel3)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a16      	ldr	r2, [pc, #88]	; (8003074 <DFSDM_GetChannelFromInstance+0x94>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d102      	bne.n	8003024 <DFSDM_GetChannelFromInstance+0x44>
  {
    channel = 3;
 800301e:	2303      	movs	r3, #3
 8003020:	60fb      	str	r3, [r7, #12]
 8003022:	e01a      	b.n	800305a <DFSDM_GetChannelFromInstance+0x7a>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if(Instance == DFSDM1_Channel4)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a14      	ldr	r2, [pc, #80]	; (8003078 <DFSDM_GetChannelFromInstance+0x98>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d102      	bne.n	8003032 <DFSDM_GetChannelFromInstance+0x52>
  {
    channel = 4;
 800302c:	2304      	movs	r3, #4
 800302e:	60fb      	str	r3, [r7, #12]
 8003030:	e013      	b.n	800305a <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel5)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a11      	ldr	r2, [pc, #68]	; (800307c <DFSDM_GetChannelFromInstance+0x9c>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d102      	bne.n	8003040 <DFSDM_GetChannelFromInstance+0x60>
  {
    channel = 5;
 800303a:	2305      	movs	r3, #5
 800303c:	60fb      	str	r3, [r7, #12]
 800303e:	e00c      	b.n	800305a <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel6)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	4a0f      	ldr	r2, [pc, #60]	; (8003080 <DFSDM_GetChannelFromInstance+0xa0>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d102      	bne.n	800304e <DFSDM_GetChannelFromInstance+0x6e>
  {
    channel = 6;
 8003048:	2306      	movs	r3, #6
 800304a:	60fb      	str	r3, [r7, #12]
 800304c:	e005      	b.n	800305a <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel7)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a0c      	ldr	r2, [pc, #48]	; (8003084 <DFSDM_GetChannelFromInstance+0xa4>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d101      	bne.n	800305a <DFSDM_GetChannelFromInstance+0x7a>
  {
    channel = 7;
 8003056:	2307      	movs	r3, #7
 8003058:	60fb      	str	r3, [r7, #12]
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return channel;
 800305a:	68fb      	ldr	r3, [r7, #12]
}
 800305c:	4618      	mov	r0, r3
 800305e:	3714      	adds	r7, #20
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr
 8003068:	40016000 	.word	0x40016000
 800306c:	40016020 	.word	0x40016020
 8003070:	40016040 	.word	0x40016040
 8003074:	40016060 	.word	0x40016060
 8003078:	40016080 	.word	0x40016080
 800307c:	400160a0 	.word	0x400160a0
 8003080:	400160c0 	.word	0x400160c0
 8003084:	400160e0 	.word	0x400160e0

08003088 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if(hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003094:	2b00      	cmp	r3, #0
 8003096:	d108      	bne.n	80030aa <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	6812      	ldr	r2, [r2, #0]
 80030a0:	6812      	ldr	r2, [r2, #0]
 80030a2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80030a6:	601a      	str	r2, [r3, #0]
 80030a8:	e033      	b.n	8003112 <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	6812      	ldr	r2, [r2, #0]
 80030b2:	6812      	ldr	r2, [r2, #0]
 80030b4:	f022 0201 	bic.w	r2, r2, #1
 80030b8:	601a      	str	r2, [r3, #0]
    
    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	6812      	ldr	r2, [r2, #0]
 80030c2:	6812      	ldr	r2, [r2, #0]
 80030c4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80030c8:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	6812      	ldr	r2, [r2, #0]
 80030d2:	6812      	ldr	r2, [r2, #0]
 80030d4:	f042 0201 	orr.w	r2, r2, #1
 80030d8:	601a      	str	r2, [r3, #0]
    
    /* If injected conversion was in progress, restart it */
    if(hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80030e0:	2b03      	cmp	r3, #3
 80030e2:	d116      	bne.n	8003112 <DFSDM_RegConvStart+0x8a>
    {
      if(hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d107      	bne.n	80030fc <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	6812      	ldr	r2, [r2, #0]
 80030f4:	6812      	ldr	r2, [r2, #0]
 80030f6:	f042 0202 	orr.w	r2, r2, #2
 80030fa:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                         hdfsdm_filter->InjectedChannelsNbr : 1;
 8003102:	2b01      	cmp	r3, #1
 8003104:	d102      	bne.n	800310c <DFSDM_RegConvStart+0x84>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800310a:	e000      	b.n	800310e <DFSDM_RegConvStart+0x86>
 800310c:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                          HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8003118:	2b01      	cmp	r3, #1
 800311a:	d101      	bne.n	8003120 <DFSDM_RegConvStart+0x98>
 800311c:	2202      	movs	r2, #2
 800311e:	e000      	b.n	8003122 <DFSDM_RegConvStart+0x9a>
 8003120:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8003128:	bf00      	nop
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003134:	b480      	push	{r7}
 8003136:	b085      	sub	sp, #20
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 800313c:	2300      	movs	r3, #0
 800313e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d101      	bne.n	800314a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e09c      	b.n	8003284 <HAL_DMA_Init+0x150>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	461a      	mov	r2, r3
 8003150:	4b4f      	ldr	r3, [pc, #316]	; (8003290 <HAL_DMA_Init+0x15c>)
 8003152:	429a      	cmp	r2, r3
 8003154:	d80f      	bhi.n	8003176 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	461a      	mov	r2, r3
 800315c:	4b4d      	ldr	r3, [pc, #308]	; (8003294 <HAL_DMA_Init+0x160>)
 800315e:	4413      	add	r3, r2
 8003160:	4a4d      	ldr	r2, [pc, #308]	; (8003298 <HAL_DMA_Init+0x164>)
 8003162:	fba2 2303 	umull	r2, r3, r2, r3
 8003166:	091b      	lsrs	r3, r3, #4
 8003168:	009a      	lsls	r2, r3, #2
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a4a      	ldr	r2, [pc, #296]	; (800329c <HAL_DMA_Init+0x168>)
 8003172:	641a      	str	r2, [r3, #64]	; 0x40
 8003174:	e00e      	b.n	8003194 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	461a      	mov	r2, r3
 800317c:	4b48      	ldr	r3, [pc, #288]	; (80032a0 <HAL_DMA_Init+0x16c>)
 800317e:	4413      	add	r3, r2
 8003180:	4a45      	ldr	r2, [pc, #276]	; (8003298 <HAL_DMA_Init+0x164>)
 8003182:	fba2 2303 	umull	r2, r3, r2, r3
 8003186:	091b      	lsrs	r3, r3, #4
 8003188:	009a      	lsls	r2, r3, #2
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a44      	ldr	r2, [pc, #272]	; (80032a4 <HAL_DMA_Init+0x170>)
 8003192:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2202      	movs	r2, #2
 8003198:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80031aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80031b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6a1b      	ldr	r3, [r3, #32]
 80031d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	4313      	orrs	r3, r2
 80031dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80031ee:	d031      	beq.n	8003254 <HAL_DMA_Init+0x120>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f4:	4a29      	ldr	r2, [pc, #164]	; (800329c <HAL_DMA_Init+0x168>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d116      	bne.n	8003228 <HAL_DMA_Init+0xf4>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 80031fa:	492b      	ldr	r1, [pc, #172]	; (80032a8 <HAL_DMA_Init+0x174>)
 80031fc:	4b2a      	ldr	r3, [pc, #168]	; (80032a8 <HAL_DMA_Init+0x174>)
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003204:	200f      	movs	r0, #15
 8003206:	fa00 f303 	lsl.w	r3, r0, r3
 800320a:	43db      	mvns	r3, r3
 800320c:	4013      	ands	r3, r2
 800320e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex));
 8003210:	4825      	ldr	r0, [pc, #148]	; (80032a8 <HAL_DMA_Init+0x174>)
 8003212:	4b25      	ldr	r3, [pc, #148]	; (80032a8 <HAL_DMA_Init+0x174>)
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6859      	ldr	r1, [r3, #4]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800321e:	fa01 f303 	lsl.w	r3, r1, r3
 8003222:	4313      	orrs	r3, r2
 8003224:	6003      	str	r3, [r0, #0]
 8003226:	e015      	b.n	8003254 <HAL_DMA_Init+0x120>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 8003228:	4920      	ldr	r1, [pc, #128]	; (80032ac <HAL_DMA_Init+0x178>)
 800322a:	4b20      	ldr	r3, [pc, #128]	; (80032ac <HAL_DMA_Init+0x178>)
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003232:	200f      	movs	r0, #15
 8003234:	fa00 f303 	lsl.w	r3, r0, r3
 8003238:	43db      	mvns	r3, r3
 800323a:	4013      	ands	r3, r2
 800323c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex));
 800323e:	481b      	ldr	r0, [pc, #108]	; (80032ac <HAL_DMA_Init+0x178>)
 8003240:	4b1a      	ldr	r3, [pc, #104]	; (80032ac <HAL_DMA_Init+0x178>)
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6859      	ldr	r1, [r3, #4]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324c:	fa01 f303 	lsl.w	r3, r1, r3
 8003250:	4313      	orrs	r3, r2
 8003252:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2201      	movs	r2, #1
 8003276:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3714      	adds	r7, #20
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr
 8003290:	40020407 	.word	0x40020407
 8003294:	bffdfff8 	.word	0xbffdfff8
 8003298:	cccccccd 	.word	0xcccccccd
 800329c:	40020000 	.word	0x40020000
 80032a0:	bffdfbf8 	.word	0xbffdfbf8
 80032a4:	40020400 	.word	0x40020400
 80032a8:	400200a8 	.word	0x400200a8
 80032ac:	400204a8 	.word	0x400204a8

080032b0 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e060      	b.n	8003384 <HAL_DMA_DeInit+0xd4>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	6812      	ldr	r2, [r2, #0]
 80032ca:	6812      	ldr	r2, [r2, #0]
 80032cc:	f022 0201 	bic.w	r2, r2, #1
 80032d0:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	461a      	mov	r2, r3
 80032d8:	4b2d      	ldr	r3, [pc, #180]	; (8003390 <HAL_DMA_DeInit+0xe0>)
 80032da:	429a      	cmp	r2, r3
 80032dc:	d80f      	bhi.n	80032fe <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	461a      	mov	r2, r3
 80032e4:	4b2b      	ldr	r3, [pc, #172]	; (8003394 <HAL_DMA_DeInit+0xe4>)
 80032e6:	4413      	add	r3, r2
 80032e8:	4a2b      	ldr	r2, [pc, #172]	; (8003398 <HAL_DMA_DeInit+0xe8>)
 80032ea:	fba2 2303 	umull	r2, r3, r2, r3
 80032ee:	091b      	lsrs	r3, r3, #4
 80032f0:	009a      	lsls	r2, r3, #2
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a28      	ldr	r2, [pc, #160]	; (800339c <HAL_DMA_DeInit+0xec>)
 80032fa:	641a      	str	r2, [r3, #64]	; 0x40
 80032fc:	e00e      	b.n	800331c <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	461a      	mov	r2, r3
 8003304:	4b26      	ldr	r3, [pc, #152]	; (80033a0 <HAL_DMA_DeInit+0xf0>)
 8003306:	4413      	add	r3, r2
 8003308:	4a23      	ldr	r2, [pc, #140]	; (8003398 <HAL_DMA_DeInit+0xe8>)
 800330a:	fba2 2303 	umull	r2, r3, r2, r3
 800330e:	091b      	lsrs	r3, r3, #4
 8003310:	009a      	lsls	r2, r3, #2
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a22      	ldr	r2, [pc, #136]	; (80033a4 <HAL_DMA_DeInit+0xf4>)
 800331a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2200      	movs	r2, #0
 8003322:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800332c:	2101      	movs	r1, #1
 800332e:	fa01 f202 	lsl.w	r2, r1, r2
 8003332:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003338:	4a18      	ldr	r2, [pc, #96]	; (800339c <HAL_DMA_DeInit+0xec>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d10b      	bne.n	8003356 <HAL_DMA_DeInit+0xa6>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex));
 800333e:	491a      	ldr	r1, [pc, #104]	; (80033a8 <HAL_DMA_DeInit+0xf8>)
 8003340:	4b19      	ldr	r3, [pc, #100]	; (80033a8 <HAL_DMA_DeInit+0xf8>)
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003348:	200f      	movs	r0, #15
 800334a:	fa00 f303 	lsl.w	r3, r0, r3
 800334e:	43db      	mvns	r3, r3
 8003350:	4013      	ands	r3, r2
 8003352:	600b      	str	r3, [r1, #0]
 8003354:	e00a      	b.n	800336c <HAL_DMA_DeInit+0xbc>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex));
 8003356:	4915      	ldr	r1, [pc, #84]	; (80033ac <HAL_DMA_DeInit+0xfc>)
 8003358:	4b14      	ldr	r3, [pc, #80]	; (80033ac <HAL_DMA_DeInit+0xfc>)
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003360:	200f      	movs	r0, #15
 8003362:	fa00 f303 	lsl.w	r3, r0, r3
 8003366:	43db      	mvns	r3, r3
 8003368:	4013      	ands	r3, r2
 800336a:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	40020407 	.word	0x40020407
 8003394:	bffdfff8 	.word	0xbffdfff8
 8003398:	cccccccd 	.word	0xcccccccd
 800339c:	40020000 	.word	0x40020000
 80033a0:	bffdfbf8 	.word	0xbffdfbf8
 80033a4:	40020400 	.word	0x40020400
 80033a8:	400200a8 	.word	0x400200a8
 80033ac:	400204a8 	.word	0x400204a8

080033b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b086      	sub	sp, #24
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	607a      	str	r2, [r7, #4]
 80033bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033be:	2300      	movs	r3, #0
 80033c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d101      	bne.n	80033d0 <HAL_DMA_Start_IT+0x20>
 80033cc:	2302      	movs	r3, #2
 80033ce:	e04b      	b.n	8003468 <HAL_DMA_Start_IT+0xb8>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d13a      	bne.n	800345a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2202      	movs	r2, #2
 80033e8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	68fa      	ldr	r2, [r7, #12]
 80033f8:	6812      	ldr	r2, [r2, #0]
 80033fa:	6812      	ldr	r2, [r2, #0]
 80033fc:	f022 0201 	bic.w	r2, r2, #1
 8003400:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	68b9      	ldr	r1, [r7, #8]
 8003408:	68f8      	ldr	r0, [r7, #12]
 800340a:	f000 f863 	bl	80034d4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003412:	2b00      	cmp	r3, #0
 8003414:	d008      	beq.n	8003428 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	68fa      	ldr	r2, [r7, #12]
 800341c:	6812      	ldr	r2, [r2, #0]
 800341e:	6812      	ldr	r2, [r2, #0]
 8003420:	f042 020e 	orr.w	r2, r2, #14
 8003424:	601a      	str	r2, [r3, #0]
 8003426:	e00f      	b.n	8003448 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	68fa      	ldr	r2, [r7, #12]
 800342e:	6812      	ldr	r2, [r2, #0]
 8003430:	6812      	ldr	r2, [r2, #0]
 8003432:	f022 0204 	bic.w	r2, r2, #4
 8003436:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	68fa      	ldr	r2, [r7, #12]
 800343e:	6812      	ldr	r2, [r2, #0]
 8003440:	6812      	ldr	r2, [r2, #0]
 8003442:	f042 020a 	orr.w	r2, r2, #10
 8003446:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68fa      	ldr	r2, [r7, #12]
 800344e:	6812      	ldr	r2, [r2, #0]
 8003450:	6812      	ldr	r2, [r2, #0]
 8003452:	f042 0201 	orr.w	r2, r2, #1
 8003456:	601a      	str	r2, [r3, #0]
 8003458:	e005      	b.n	8003466 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003462:	2302      	movs	r3, #2
 8003464:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003466:	7dfb      	ldrb	r3, [r7, #23]
}
 8003468:	4618      	mov	r0, r3
 800346a:	3718      	adds	r7, #24
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003478:	2300      	movs	r3, #0
 800347a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral handle */
  if(NULL == hdma)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d101      	bne.n	8003486 <HAL_DMA_Abort+0x16>
  {
    return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e020      	b.n	80034c8 <HAL_DMA_Abort+0x58>
  }

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	6812      	ldr	r2, [r2, #0]
 800348e:	6812      	ldr	r2, [r2, #0]
 8003490:	f022 020e 	bic.w	r2, r2, #14
 8003494:	601a      	str	r2, [r3, #0]
  /* disable the DMAMUX sync overrun IT*/
  hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	6812      	ldr	r2, [r2, #0]
 800349e:	6812      	ldr	r2, [r2, #0]
 80034a0:	f022 0201 	bic.w	r2, r2, #1
 80034a4:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80034ae:	2101      	movs	r1, #1
 80034b0:	fa01 f202 	lsl.w	r2, r1, r2
 80034b4:	605a      	str	r2, [r3, #4]
  }

#endif /* DMAMUX1 */

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80034c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3714      	adds	r7, #20
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	607a      	str	r2, [r7, #4]
 80034e0:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	68fa      	ldr	r2, [r7, #12]
 80034e8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80034ea:	2101      	movs	r1, #1
 80034ec:	fa01 f202 	lsl.w	r2, r1, r2
 80034f0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	683a      	ldr	r2, [r7, #0]
 80034f8:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	2b10      	cmp	r3, #16
 8003500:	d108      	bne.n	8003514 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003512:	e007      	b.n	8003524 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	68ba      	ldr	r2, [r7, #8]
 800351a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	687a      	ldr	r2, [r7, #4]
 8003522:	60da      	str	r2, [r3, #12]
}
 8003524:	bf00      	nop
 8003526:	3714      	adds	r7, #20
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003530:	b480      	push	{r7}
 8003532:	b087      	sub	sp, #28
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800353a:	2300      	movs	r3, #0
 800353c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800353e:	2300      	movs	r3, #0
 8003540:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8003542:	2300      	movs	r3, #0
 8003544:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8003546:	e17f      	b.n	8003848 <HAL_GPIO_Init+0x318>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	2101      	movs	r1, #1
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	fa01 f303 	lsl.w	r3, r1, r3
 8003554:	4013      	ands	r3, r2
 8003556:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2b00      	cmp	r3, #0
 800355c:	f000 8171 	beq.w	8003842 <HAL_GPIO_Init+0x312>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	2b02      	cmp	r3, #2
 8003566:	d003      	beq.n	8003570 <HAL_GPIO_Init+0x40>
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	2b12      	cmp	r3, #18
 800356e:	d123      	bne.n	80035b8 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	08da      	lsrs	r2, r3, #3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3208      	adds	r2, #8
 8003578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800357c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	f003 0307 	and.w	r3, r3, #7
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	220f      	movs	r2, #15
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	43db      	mvns	r3, r3
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	4013      	ands	r3, r2
 8003592:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	691a      	ldr	r2, [r3, #16]
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	fa02 f303 	lsl.w	r3, r2, r3
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	08da      	lsrs	r2, r3, #3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	3208      	adds	r2, #8
 80035b2:	6939      	ldr	r1, [r7, #16]
 80035b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	005b      	lsls	r3, r3, #1
 80035c2:	2203      	movs	r2, #3
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	43db      	mvns	r3, r3
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	4013      	ands	r3, r2
 80035ce:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f003 0203 	and.w	r2, r3, #3
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	693a      	ldr	r2, [r7, #16]
 80035ea:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d00b      	beq.n	800360c <HAL_GPIO_Init+0xdc>
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d007      	beq.n	800360c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003600:	2b11      	cmp	r3, #17
 8003602:	d003      	beq.n	800360c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	2b12      	cmp	r3, #18
 800360a:	d130      	bne.n	800366e <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	2203      	movs	r2, #3
 8003618:	fa02 f303 	lsl.w	r3, r2, r3
 800361c:	43db      	mvns	r3, r3
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	4013      	ands	r3, r2
 8003622:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	68da      	ldr	r2, [r3, #12]
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	693a      	ldr	r2, [r7, #16]
 8003632:	4313      	orrs	r3, r2
 8003634:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003642:	2201      	movs	r2, #1
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	fa02 f303 	lsl.w	r3, r2, r3
 800364a:	43db      	mvns	r3, r3
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	4013      	ands	r3, r2
 8003650:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	091b      	lsrs	r3, r3, #4
 8003658:	f003 0201 	and.w	r2, r3, #1
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	fa02 f303 	lsl.w	r3, r2, r3
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	4313      	orrs	r3, r2
 8003666:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f003 0303 	and.w	r3, r3, #3
 8003676:	2b03      	cmp	r3, #3
 8003678:	d118      	bne.n	80036ac <HAL_GPIO_Init+0x17c>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003680:	2201      	movs	r2, #1
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	fa02 f303 	lsl.w	r3, r2, r3
 8003688:	43db      	mvns	r3, r3
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	4013      	ands	r3, r2
 800368e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	08db      	lsrs	r3, r3, #3
 8003696:	f003 0201 	and.w	r2, r3, #1
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	fa02 f303 	lsl.w	r3, r2, r3
 80036a0:	693a      	ldr	r2, [r7, #16]
 80036a2:	4313      	orrs	r3, r2
 80036a4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	693a      	ldr	r2, [r7, #16]
 80036aa:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	005b      	lsls	r3, r3, #1
 80036b6:	2203      	movs	r2, #3
 80036b8:	fa02 f303 	lsl.w	r3, r2, r3
 80036bc:	43db      	mvns	r3, r3
 80036be:	693a      	ldr	r2, [r7, #16]
 80036c0:	4013      	ands	r3, r2
 80036c2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	689a      	ldr	r2, [r3, #8]
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	fa02 f303 	lsl.w	r3, r2, r3
 80036d0:	693a      	ldr	r2, [r7, #16]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	693a      	ldr	r2, [r7, #16]
 80036da:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f000 80ac 	beq.w	8003842 <HAL_GPIO_Init+0x312>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036ea:	4a5e      	ldr	r2, [pc, #376]	; (8003864 <HAL_GPIO_Init+0x334>)
 80036ec:	4b5d      	ldr	r3, [pc, #372]	; (8003864 <HAL_GPIO_Init+0x334>)
 80036ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036f0:	f043 0301 	orr.w	r3, r3, #1
 80036f4:	6613      	str	r3, [r2, #96]	; 0x60
 80036f6:	4b5b      	ldr	r3, [pc, #364]	; (8003864 <HAL_GPIO_Init+0x334>)
 80036f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	60bb      	str	r3, [r7, #8]
 8003700:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8003702:	4a59      	ldr	r2, [pc, #356]	; (8003868 <HAL_GPIO_Init+0x338>)
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	089b      	lsrs	r3, r3, #2
 8003708:	3302      	adds	r3, #2
 800370a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800370e:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	f003 0303 	and.w	r3, r3, #3
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	220f      	movs	r2, #15
 800371a:	fa02 f303 	lsl.w	r3, r2, r3
 800371e:	43db      	mvns	r3, r3
 8003720:	693a      	ldr	r2, [r7, #16]
 8003722:	4013      	ands	r3, r2
 8003724:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800372c:	d025      	beq.n	800377a <HAL_GPIO_Init+0x24a>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a4e      	ldr	r2, [pc, #312]	; (800386c <HAL_GPIO_Init+0x33c>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d01f      	beq.n	8003776 <HAL_GPIO_Init+0x246>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a4d      	ldr	r2, [pc, #308]	; (8003870 <HAL_GPIO_Init+0x340>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d019      	beq.n	8003772 <HAL_GPIO_Init+0x242>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a4c      	ldr	r2, [pc, #304]	; (8003874 <HAL_GPIO_Init+0x344>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d013      	beq.n	800376e <HAL_GPIO_Init+0x23e>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a4b      	ldr	r2, [pc, #300]	; (8003878 <HAL_GPIO_Init+0x348>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d00d      	beq.n	800376a <HAL_GPIO_Init+0x23a>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a4a      	ldr	r2, [pc, #296]	; (800387c <HAL_GPIO_Init+0x34c>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d007      	beq.n	8003766 <HAL_GPIO_Init+0x236>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a49      	ldr	r2, [pc, #292]	; (8003880 <HAL_GPIO_Init+0x350>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d101      	bne.n	8003762 <HAL_GPIO_Init+0x232>
 800375e:	2306      	movs	r3, #6
 8003760:	e00c      	b.n	800377c <HAL_GPIO_Init+0x24c>
 8003762:	2307      	movs	r3, #7
 8003764:	e00a      	b.n	800377c <HAL_GPIO_Init+0x24c>
 8003766:	2305      	movs	r3, #5
 8003768:	e008      	b.n	800377c <HAL_GPIO_Init+0x24c>
 800376a:	2304      	movs	r3, #4
 800376c:	e006      	b.n	800377c <HAL_GPIO_Init+0x24c>
 800376e:	2303      	movs	r3, #3
 8003770:	e004      	b.n	800377c <HAL_GPIO_Init+0x24c>
 8003772:	2302      	movs	r3, #2
 8003774:	e002      	b.n	800377c <HAL_GPIO_Init+0x24c>
 8003776:	2301      	movs	r3, #1
 8003778:	e000      	b.n	800377c <HAL_GPIO_Init+0x24c>
 800377a:	2300      	movs	r3, #0
 800377c:	697a      	ldr	r2, [r7, #20]
 800377e:	f002 0203 	and.w	r2, r2, #3
 8003782:	0092      	lsls	r2, r2, #2
 8003784:	4093      	lsls	r3, r2
 8003786:	693a      	ldr	r2, [r7, #16]
 8003788:	4313      	orrs	r3, r2
 800378a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800378c:	4936      	ldr	r1, [pc, #216]	; (8003868 <HAL_GPIO_Init+0x338>)
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	089b      	lsrs	r3, r3, #2
 8003792:	3302      	adds	r3, #2
 8003794:	693a      	ldr	r2, [r7, #16]
 8003796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800379a:	4b3a      	ldr	r3, [pc, #232]	; (8003884 <HAL_GPIO_Init+0x354>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	43db      	mvns	r3, r3
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	4013      	ands	r3, r2
 80037a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d003      	beq.n	80037be <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80037b6:	693a      	ldr	r2, [r7, #16]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80037be:	4a31      	ldr	r2, [pc, #196]	; (8003884 <HAL_GPIO_Init+0x354>)
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80037c4:	4b2f      	ldr	r3, [pc, #188]	; (8003884 <HAL_GPIO_Init+0x354>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	43db      	mvns	r3, r3
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	4013      	ands	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d003      	beq.n	80037e8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80037e8:	4a26      	ldr	r2, [pc, #152]	; (8003884 <HAL_GPIO_Init+0x354>)
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80037ee:	4b25      	ldr	r3, [pc, #148]	; (8003884 <HAL_GPIO_Init+0x354>)
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	43db      	mvns	r3, r3
 80037f8:	693a      	ldr	r2, [r7, #16]
 80037fa:	4013      	ands	r3, r2
 80037fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <HAL_GPIO_Init+0x2e2>
        {
          temp |= iocurrent;
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	4313      	orrs	r3, r2
 8003810:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003812:	4a1c      	ldr	r2, [pc, #112]	; (8003884 <HAL_GPIO_Init+0x354>)
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003818:	4b1a      	ldr	r3, [pc, #104]	; (8003884 <HAL_GPIO_Init+0x354>)
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	43db      	mvns	r3, r3
 8003822:	693a      	ldr	r2, [r7, #16]
 8003824:	4013      	ands	r3, r2
 8003826:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d003      	beq.n	800383c <HAL_GPIO_Init+0x30c>
        {
          temp |= iocurrent;
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	4313      	orrs	r3, r2
 800383a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800383c:	4a11      	ldr	r2, [pc, #68]	; (8003884 <HAL_GPIO_Init+0x354>)
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	3301      	adds	r3, #1
 8003846:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	fa22 f303 	lsr.w	r3, r2, r3
 8003852:	2b00      	cmp	r3, #0
 8003854:	f47f ae78 	bne.w	8003548 <HAL_GPIO_Init+0x18>
  }
}
 8003858:	bf00      	nop
 800385a:	371c      	adds	r7, #28
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	40021000 	.word	0x40021000
 8003868:	40010000 	.word	0x40010000
 800386c:	48000400 	.word	0x48000400
 8003870:	48000800 	.word	0x48000800
 8003874:	48000c00 	.word	0x48000c00
 8003878:	48001000 	.word	0x48001000
 800387c:	48001400 	.word	0x48001400
 8003880:	48001800 	.word	0x48001800
 8003884:	40010400 	.word	0x40010400

08003888 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003888:	b480      	push	{r7}
 800388a:	b087      	sub	sp, #28
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003892:	2300      	movs	r3, #0
 8003894:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003896:	2300      	movs	r3, #0
 8003898:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00;
 800389a:	2300      	movs	r3, #0
 800389c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 800389e:	e0cd      	b.n	8003a3c <HAL_GPIO_DeInit+0x1b4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1U << position);
 80038a0:	2201      	movs	r2, #1
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	409a      	lsls	r2, r3
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	4013      	ands	r3, r2
 80038aa:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	f000 80c1 	beq.w	8003a36 <HAL_GPIO_DeInit+0x1ae>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2));
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	005b      	lsls	r3, r3, #1
 80038bc:	2103      	movs	r1, #3
 80038be:	fa01 f303 	lsl.w	r3, r1, r3
 80038c2:	431a      	orrs	r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	08da      	lsrs	r2, r3, #3
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	08d9      	lsrs	r1, r3, #3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	3108      	adds	r1, #8
 80038d4:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	f003 0307 	and.w	r3, r3, #7
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	200f      	movs	r0, #15
 80038e2:	fa00 f303 	lsl.w	r3, r0, r3
 80038e6:	43db      	mvns	r3, r3
 80038e8:	4019      	ands	r1, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	3208      	adds	r2, #8
 80038ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	689a      	ldr	r2, [r3, #8]
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	005b      	lsls	r3, r3, #1
 80038fa:	2103      	movs	r1, #3
 80038fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003900:	43db      	mvns	r3, r3
 8003902:	401a      	ands	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685a      	ldr	r2, [r3, #4]
 800390c:	2101      	movs	r1, #1
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	fa01 f303 	lsl.w	r3, r1, r3
 8003914:	43db      	mvns	r3, r3
 8003916:	401a      	ands	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	68da      	ldr	r2, [r3, #12]
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	005b      	lsls	r3, r3, #1
 8003924:	2103      	movs	r1, #3
 8003926:	fa01 f303 	lsl.w	r3, r1, r3
 800392a:	43db      	mvns	r3, r3
 800392c:	401a      	ands	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003936:	2101      	movs	r1, #1
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	fa01 f303 	lsl.w	r3, r1, r3
 800393e:	43db      	mvns	r3, r3
 8003940:	401a      	ands	r2, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2];
 8003946:	4a44      	ldr	r2, [pc, #272]	; (8003a58 <HAL_GPIO_DeInit+0x1d0>)
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	089b      	lsrs	r3, r3, #2
 800394c:	3302      	adds	r3, #2
 800394e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003952:	60fb      	str	r3, [r7, #12]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	f003 0303 	and.w	r3, r3, #3
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	220f      	movs	r2, #15
 800395e:	fa02 f303 	lsl.w	r3, r2, r3
 8003962:	68fa      	ldr	r2, [r7, #12]
 8003964:	4013      	ands	r3, r2
 8003966:	60fb      	str	r3, [r7, #12]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800396e:	d025      	beq.n	80039bc <HAL_GPIO_DeInit+0x134>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a3a      	ldr	r2, [pc, #232]	; (8003a5c <HAL_GPIO_DeInit+0x1d4>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d01f      	beq.n	80039b8 <HAL_GPIO_DeInit+0x130>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a39      	ldr	r2, [pc, #228]	; (8003a60 <HAL_GPIO_DeInit+0x1d8>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d019      	beq.n	80039b4 <HAL_GPIO_DeInit+0x12c>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a38      	ldr	r2, [pc, #224]	; (8003a64 <HAL_GPIO_DeInit+0x1dc>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d013      	beq.n	80039b0 <HAL_GPIO_DeInit+0x128>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	4a37      	ldr	r2, [pc, #220]	; (8003a68 <HAL_GPIO_DeInit+0x1e0>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d00d      	beq.n	80039ac <HAL_GPIO_DeInit+0x124>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a36      	ldr	r2, [pc, #216]	; (8003a6c <HAL_GPIO_DeInit+0x1e4>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d007      	beq.n	80039a8 <HAL_GPIO_DeInit+0x120>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a35      	ldr	r2, [pc, #212]	; (8003a70 <HAL_GPIO_DeInit+0x1e8>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d101      	bne.n	80039a4 <HAL_GPIO_DeInit+0x11c>
 80039a0:	2306      	movs	r3, #6
 80039a2:	e00c      	b.n	80039be <HAL_GPIO_DeInit+0x136>
 80039a4:	2307      	movs	r3, #7
 80039a6:	e00a      	b.n	80039be <HAL_GPIO_DeInit+0x136>
 80039a8:	2305      	movs	r3, #5
 80039aa:	e008      	b.n	80039be <HAL_GPIO_DeInit+0x136>
 80039ac:	2304      	movs	r3, #4
 80039ae:	e006      	b.n	80039be <HAL_GPIO_DeInit+0x136>
 80039b0:	2303      	movs	r3, #3
 80039b2:	e004      	b.n	80039be <HAL_GPIO_DeInit+0x136>
 80039b4:	2302      	movs	r3, #2
 80039b6:	e002      	b.n	80039be <HAL_GPIO_DeInit+0x136>
 80039b8:	2301      	movs	r3, #1
 80039ba:	e000      	b.n	80039be <HAL_GPIO_DeInit+0x136>
 80039bc:	2300      	movs	r3, #0
 80039be:	697a      	ldr	r2, [r7, #20]
 80039c0:	f002 0203 	and.w	r2, r2, #3
 80039c4:	0092      	lsls	r2, r2, #2
 80039c6:	fa03 f202 	lsl.w	r2, r3, r2
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d132      	bne.n	8003a36 <HAL_GPIO_DeInit+0x1ae>
      {
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	f003 0303 	and.w	r3, r3, #3
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	220f      	movs	r2, #15
 80039da:	fa02 f303 	lsl.w	r3, r2, r3
 80039de:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80039e0:	481d      	ldr	r0, [pc, #116]	; (8003a58 <HAL_GPIO_DeInit+0x1d0>)
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	089b      	lsrs	r3, r3, #2
 80039e6:	491c      	ldr	r1, [pc, #112]	; (8003a58 <HAL_GPIO_DeInit+0x1d0>)
 80039e8:	697a      	ldr	r2, [r7, #20]
 80039ea:	0892      	lsrs	r2, r2, #2
 80039ec:	3202      	adds	r2, #2
 80039ee:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80039f2:	68fa      	ldr	r2, [r7, #12]
 80039f4:	43d2      	mvns	r2, r2
 80039f6:	400a      	ands	r2, r1
 80039f8:	3302      	adds	r3, #2
 80039fa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~((uint32_t)iocurrent);
 80039fe:	491d      	ldr	r1, [pc, #116]	; (8003a74 <HAL_GPIO_DeInit+0x1ec>)
 8003a00:	4b1c      	ldr	r3, [pc, #112]	; (8003a74 <HAL_GPIO_DeInit+0x1ec>)
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	43db      	mvns	r3, r3
 8003a08:	4013      	ands	r3, r2
 8003a0a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~((uint32_t)iocurrent);
 8003a0c:	4919      	ldr	r1, [pc, #100]	; (8003a74 <HAL_GPIO_DeInit+0x1ec>)
 8003a0e:	4b19      	ldr	r3, [pc, #100]	; (8003a74 <HAL_GPIO_DeInit+0x1ec>)
 8003a10:	685a      	ldr	r2, [r3, #4]
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	43db      	mvns	r3, r3
 8003a16:	4013      	ands	r3, r2
 8003a18:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~((uint32_t)iocurrent);
 8003a1a:	4916      	ldr	r1, [pc, #88]	; (8003a74 <HAL_GPIO_DeInit+0x1ec>)
 8003a1c:	4b15      	ldr	r3, [pc, #84]	; (8003a74 <HAL_GPIO_DeInit+0x1ec>)
 8003a1e:	689a      	ldr	r2, [r3, #8]
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	43db      	mvns	r3, r3
 8003a24:	4013      	ands	r3, r2
 8003a26:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~((uint32_t)iocurrent);
 8003a28:	4912      	ldr	r1, [pc, #72]	; (8003a74 <HAL_GPIO_DeInit+0x1ec>)
 8003a2a:	4b12      	ldr	r3, [pc, #72]	; (8003a74 <HAL_GPIO_DeInit+0x1ec>)
 8003a2c:	68da      	ldr	r2, [r3, #12]
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	43db      	mvns	r3, r3
 8003a32:	4013      	ands	r3, r2
 8003a34:	60cb      	str	r3, [r1, #12]
      }
    }
    
    position++;
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	3301      	adds	r3, #1
 8003a3a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != RESET)
 8003a3c:	683a      	ldr	r2, [r7, #0]
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	fa22 f303 	lsr.w	r3, r2, r3
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	f47f af2b 	bne.w	80038a0 <HAL_GPIO_DeInit+0x18>
  }
}
 8003a4a:	bf00      	nop
 8003a4c:	371c      	adds	r7, #28
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	40010000 	.word	0x40010000
 8003a5c:	48000400 	.word	0x48000400
 8003a60:	48000800 	.word	0x48000800
 8003a64:	48000c00 	.word	0x48000c00
 8003a68:	48001000 	.word	0x48001000
 8003a6c:	48001400 	.word	0x48001400
 8003a70:	48001800 	.word	0x48001800
 8003a74:	40010400 	.word	0x40010400

08003a78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
 8003a80:	460b      	mov	r3, r1
 8003a82:	807b      	strh	r3, [r7, #2]
 8003a84:	4613      	mov	r3, r2
 8003a86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a88:	787b      	ldrb	r3, [r7, #1]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d003      	beq.n	8003a96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a8e:	887a      	ldrh	r2, [r7, #2]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a94:	e002      	b.n	8003a9c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a96:	887a      	ldrh	r2, [r7, #2]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a9c:	bf00      	nop
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d101      	bne.n	8003aba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e080      	b.n	8003bbc <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d106      	bne.n	8003ad4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f000 f8a7 	bl	8003c22 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2224      	movs	r2, #36	; 0x24
 8003ad8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	6812      	ldr	r2, [r2, #0]
 8003ae4:	6812      	ldr	r2, [r2, #0]
 8003ae6:	f022 0201 	bic.w	r2, r2, #1
 8003aea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	6852      	ldr	r2, [r2, #4]
 8003af4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003af8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	6812      	ldr	r2, [r2, #0]
 8003b02:	6892      	ldr	r2, [r2, #8]
 8003b04:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b08:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d107      	bne.n	8003b22 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	6892      	ldr	r2, [r2, #8]
 8003b1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b1e:	609a      	str	r2, [r3, #8]
 8003b20:	e006      	b.n	8003b30 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	6892      	ldr	r2, [r2, #8]
 8003b2a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003b2e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d104      	bne.n	8003b42 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003b40:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003b50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b54:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	6812      	ldr	r2, [r2, #0]
 8003b5e:	68d2      	ldr	r2, [r2, #12]
 8003b60:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b64:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	6911      	ldr	r1, [r2, #16]
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	6952      	ldr	r2, [r2, #20]
 8003b72:	4311      	orrs	r1, r2
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	6992      	ldr	r2, [r2, #24]
 8003b78:	0212      	lsls	r2, r2, #8
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	69d1      	ldr	r1, [r2, #28]
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	6a12      	ldr	r2, [r2, #32]
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	6812      	ldr	r2, [r2, #0]
 8003b96:	6812      	ldr	r2, [r2, #0]
 8003b98:	f042 0201 	orr.w	r2, r2, #1
 8003b9c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3708      	adds	r7, #8
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b082      	sub	sp, #8
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d101      	bne.n	8003bd6 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e021      	b.n	8003c1a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2224      	movs	r2, #36	; 0x24
 8003bda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	6812      	ldr	r2, [r2, #0]
 8003be6:	6812      	ldr	r2, [r2, #0]
 8003be8:	f022 0201 	bic.w	r2, r2, #1
 8003bec:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 f821 	bl	8003c36 <HAL_I2C_MspDeInit>

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2200      	movs	r2, #0
 8003c06:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8003c22:	b480      	push	{r7}
 8003c24:	b083      	sub	sp, #12
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8003c2a:	bf00      	nop
 8003c2c:	370c      	adds	r7, #12
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr

08003c36 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8003c36:	b480      	push	{r7}
 8003c38:	b083      	sub	sp, #12
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8003c3e:	bf00      	nop
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
	...

08003c4c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b088      	sub	sp, #32
 8003c50:	af02      	add	r7, sp, #8
 8003c52:	60f8      	str	r0, [r7, #12]
 8003c54:	4608      	mov	r0, r1
 8003c56:	4611      	mov	r1, r2
 8003c58:	461a      	mov	r2, r3
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	817b      	strh	r3, [r7, #10]
 8003c5e:	460b      	mov	r3, r1
 8003c60:	813b      	strh	r3, [r7, #8]
 8003c62:	4613      	mov	r3, r2
 8003c64:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8003c66:	2300      	movs	r3, #0
 8003c68:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	2b20      	cmp	r3, #32
 8003c74:	f040 8109 	bne.w	8003e8a <HAL_I2C_Mem_Write+0x23e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c78:	6a3b      	ldr	r3, [r7, #32]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d002      	beq.n	8003c84 <HAL_I2C_Mem_Write+0x38>
 8003c7e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d101      	bne.n	8003c88 <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e101      	b.n	8003e8c <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d101      	bne.n	8003c96 <HAL_I2C_Mem_Write+0x4a>
 8003c92:	2302      	movs	r3, #2
 8003c94:	e0fa      	b.n	8003e8c <HAL_I2C_Mem_Write+0x240>
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2201      	movs	r2, #1
 8003c9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c9e:	f7fe fd87 	bl	80027b0 <HAL_GetTick>
 8003ca2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	9300      	str	r3, [sp, #0]
 8003ca8:	2319      	movs	r3, #25
 8003caa:	2201      	movs	r2, #1
 8003cac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f000 fb09 	bl	80042c8 <I2C_WaitOnFlagUntilTimeout>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e0e5      	b.n	8003e8c <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2221      	movs	r2, #33	; 0x21
 8003cc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2240      	movs	r2, #64	; 0x40
 8003ccc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	6a3a      	ldr	r2, [r7, #32]
 8003cda:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003ce0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ce8:	88f8      	ldrh	r0, [r7, #6]
 8003cea:	893a      	ldrh	r2, [r7, #8]
 8003cec:	8979      	ldrh	r1, [r7, #10]
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	9301      	str	r3, [sp, #4]
 8003cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cf4:	9300      	str	r3, [sp, #0]
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	68f8      	ldr	r0, [r7, #12]
 8003cfa:	f000 fa01 	bl	8004100 <I2C_RequestMemoryWrite>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d00f      	beq.n	8003d24 <HAL_I2C_Mem_Write+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d08:	2b04      	cmp	r3, #4
 8003d0a:	d105      	bne.n	8003d18 <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e0b9      	b.n	8003e8c <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e0b3      	b.n	8003e8c <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	2bff      	cmp	r3, #255	; 0xff
 8003d2c:	d90e      	bls.n	8003d4c <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	22ff      	movs	r2, #255	; 0xff
 8003d32:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d38:	b2da      	uxtb	r2, r3
 8003d3a:	8979      	ldrh	r1, [r7, #10]
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	9300      	str	r3, [sp, #0]
 8003d40:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 fbd3 	bl	80044f0 <I2C_TransferConfig>
 8003d4a:	e00f      	b.n	8003d6c <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d50:	b29a      	uxth	r2, r3
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d5a:	b2da      	uxtb	r2, r3
 8003d5c:	8979      	ldrh	r1, [r7, #10]
 8003d5e:	2300      	movs	r3, #0
 8003d60:	9300      	str	r3, [sp, #0]
 8003d62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f000 fbc2 	bl	80044f0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d6c:	697a      	ldr	r2, [r7, #20]
 8003d6e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d70:	68f8      	ldr	r0, [r7, #12]
 8003d72:	f000 fae3 	bl	800433c <I2C_WaitOnTXISFlagUntilTimeout>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d007      	beq.n	8003d8c <HAL_I2C_Mem_Write+0x140>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d80:	2b04      	cmp	r3, #4
 8003d82:	d101      	bne.n	8003d88 <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e081      	b.n	8003e8c <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e07f      	b.n	8003e8c <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d94:	1c58      	adds	r0, r3, #1
 8003d96:	68f9      	ldr	r1, [r7, #12]
 8003d98:	6248      	str	r0, [r1, #36]	; 0x24
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	3b01      	subs	r3, #1
 8003da6:	b29a      	uxth	r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003db0:	3b01      	subs	r3, #1
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d135      	bne.n	8003e2c <HAL_I2C_Mem_Write+0x1e0>
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d030      	beq.n	8003e2c <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	9300      	str	r3, [sp, #0]
 8003dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	2180      	movs	r1, #128	; 0x80
 8003dd4:	68f8      	ldr	r0, [r7, #12]
 8003dd6:	f000 fa77 	bl	80042c8 <I2C_WaitOnFlagUntilTimeout>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d001      	beq.n	8003de4 <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e053      	b.n	8003e8c <HAL_I2C_Mem_Write+0x240>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	2bff      	cmp	r3, #255	; 0xff
 8003dec:	d90e      	bls.n	8003e0c <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	22ff      	movs	r2, #255	; 0xff
 8003df2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003df8:	b2da      	uxtb	r2, r3
 8003dfa:	8979      	ldrh	r1, [r7, #10]
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f000 fb73 	bl	80044f0 <I2C_TransferConfig>
 8003e0a:	e00f      	b.n	8003e2c <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e10:	b29a      	uxth	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e1a:	b2da      	uxtb	r2, r3
 8003e1c:	8979      	ldrh	r1, [r7, #10]
 8003e1e:	2300      	movs	r3, #0
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	f000 fb62 	bl	80044f0 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d19a      	bne.n	8003d6c <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e36:	697a      	ldr	r2, [r7, #20]
 8003e38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e3a:	68f8      	ldr	r0, [r7, #12]
 8003e3c:	f000 fabe 	bl	80043bc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d007      	beq.n	8003e56 <HAL_I2C_Mem_Write+0x20a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e4a:	2b04      	cmp	r3, #4
 8003e4c:	d101      	bne.n	8003e52 <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e01c      	b.n	8003e8c <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e01a      	b.n	8003e8c <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2220      	movs	r2, #32
 8003e5c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	6859      	ldr	r1, [r3, #4]
 8003e68:	4b0a      	ldr	r3, [pc, #40]	; (8003e94 <HAL_I2C_Mem_Write+0x248>)
 8003e6a:	400b      	ands	r3, r1
 8003e6c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2220      	movs	r2, #32
 8003e72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e86:	2300      	movs	r3, #0
 8003e88:	e000      	b.n	8003e8c <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 8003e8a:	2302      	movs	r3, #2
  }
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3718      	adds	r7, #24
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	fe00e800 	.word	0xfe00e800

08003e98 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b088      	sub	sp, #32
 8003e9c:	af02      	add	r7, sp, #8
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	4608      	mov	r0, r1
 8003ea2:	4611      	mov	r1, r2
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	817b      	strh	r3, [r7, #10]
 8003eaa:	460b      	mov	r3, r1
 8003eac:	813b      	strh	r3, [r7, #8]
 8003eae:	4613      	mov	r3, r2
 8003eb0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	2b20      	cmp	r3, #32
 8003ec0:	f040 8107 	bne.w	80040d2 <HAL_I2C_Mem_Read+0x23a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ec4:	6a3b      	ldr	r3, [r7, #32]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d002      	beq.n	8003ed0 <HAL_I2C_Mem_Read+0x38>
 8003eca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d101      	bne.n	8003ed4 <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e0ff      	b.n	80040d4 <HAL_I2C_Mem_Read+0x23c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d101      	bne.n	8003ee2 <HAL_I2C_Mem_Read+0x4a>
 8003ede:	2302      	movs	r3, #2
 8003ee0:	e0f8      	b.n	80040d4 <HAL_I2C_Mem_Read+0x23c>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003eea:	f7fe fc61 	bl	80027b0 <HAL_GetTick>
 8003eee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	9300      	str	r3, [sp, #0]
 8003ef4:	2319      	movs	r3, #25
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003efc:	68f8      	ldr	r0, [r7, #12]
 8003efe:	f000 f9e3 	bl	80042c8 <I2C_WaitOnFlagUntilTimeout>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d001      	beq.n	8003f0c <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e0e3      	b.n	80040d4 <HAL_I2C_Mem_Read+0x23c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2222      	movs	r2, #34	; 0x22
 8003f10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2240      	movs	r2, #64	; 0x40
 8003f18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6a3a      	ldr	r2, [r7, #32]
 8003f26:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003f2c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f34:	88f8      	ldrh	r0, [r7, #6]
 8003f36:	893a      	ldrh	r2, [r7, #8]
 8003f38:	8979      	ldrh	r1, [r7, #10]
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	9301      	str	r3, [sp, #4]
 8003f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f40:	9300      	str	r3, [sp, #0]
 8003f42:	4603      	mov	r3, r0
 8003f44:	68f8      	ldr	r0, [r7, #12]
 8003f46:	f000 f93b 	bl	80041c0 <I2C_RequestMemoryRead>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00f      	beq.n	8003f70 <HAL_I2C_Mem_Read+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f54:	2b04      	cmp	r3, #4
 8003f56:	d105      	bne.n	8003f64 <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e0b7      	b.n	80040d4 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e0b1      	b.n	80040d4 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	2bff      	cmp	r3, #255	; 0xff
 8003f78:	d90e      	bls.n	8003f98 <HAL_I2C_Mem_Read+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	22ff      	movs	r2, #255	; 0xff
 8003f7e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	8979      	ldrh	r1, [r7, #10]
 8003f88:	4b54      	ldr	r3, [pc, #336]	; (80040dc <HAL_I2C_Mem_Read+0x244>)
 8003f8a:	9300      	str	r3, [sp, #0]
 8003f8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f90:	68f8      	ldr	r0, [r7, #12]
 8003f92:	f000 faad 	bl	80044f0 <I2C_TransferConfig>
 8003f96:	e00f      	b.n	8003fb8 <HAL_I2C_Mem_Read+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f9c:	b29a      	uxth	r2, r3
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fa6:	b2da      	uxtb	r2, r3
 8003fa8:	8979      	ldrh	r1, [r7, #10]
 8003faa:	4b4c      	ldr	r3, [pc, #304]	; (80040dc <HAL_I2C_Mem_Read+0x244>)
 8003fac:	9300      	str	r3, [sp, #0]
 8003fae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003fb2:	68f8      	ldr	r0, [r7, #12]
 8003fb4:	f000 fa9c 	bl	80044f0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	2104      	movs	r1, #4
 8003fc2:	68f8      	ldr	r0, [r7, #12]
 8003fc4:	f000 f980 	bl	80042c8 <I2C_WaitOnFlagUntilTimeout>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d001      	beq.n	8003fd2 <HAL_I2C_Mem_Read+0x13a>
      {
        return HAL_TIMEOUT;
 8003fce:	2303      	movs	r3, #3
 8003fd0:	e080      	b.n	80040d4 <HAL_I2C_Mem_Read+0x23c>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd6:	1c59      	adds	r1, r3, #1
 8003fd8:	68fa      	ldr	r2, [r7, #12]
 8003fda:	6251      	str	r1, [r2, #36]	; 0x24
 8003fdc:	68fa      	ldr	r2, [r7, #12]
 8003fde:	6812      	ldr	r2, [r2, #0]
 8003fe0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003fe2:	b2d2      	uxtb	r2, r2
 8003fe4:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fea:	3b01      	subs	r3, #1
 8003fec:	b29a      	uxth	r2, r3
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	3b01      	subs	r3, #1
 8003ffa:	b29a      	uxth	r2, r3
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004004:	2b00      	cmp	r3, #0
 8004006:	d135      	bne.n	8004074 <HAL_I2C_Mem_Read+0x1dc>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800400c:	b29b      	uxth	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d030      	beq.n	8004074 <HAL_I2C_Mem_Read+0x1dc>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	9300      	str	r3, [sp, #0]
 8004016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004018:	2200      	movs	r2, #0
 800401a:	2180      	movs	r1, #128	; 0x80
 800401c:	68f8      	ldr	r0, [r7, #12]
 800401e:	f000 f953 	bl	80042c8 <I2C_WaitOnFlagUntilTimeout>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d001      	beq.n	800402c <HAL_I2C_Mem_Read+0x194>
        {
          return HAL_TIMEOUT;
 8004028:	2303      	movs	r3, #3
 800402a:	e053      	b.n	80040d4 <HAL_I2C_Mem_Read+0x23c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004030:	b29b      	uxth	r3, r3
 8004032:	2bff      	cmp	r3, #255	; 0xff
 8004034:	d90e      	bls.n	8004054 <HAL_I2C_Mem_Read+0x1bc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	22ff      	movs	r2, #255	; 0xff
 800403a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004040:	b2da      	uxtb	r2, r3
 8004042:	8979      	ldrh	r1, [r7, #10]
 8004044:	2300      	movs	r3, #0
 8004046:	9300      	str	r3, [sp, #0]
 8004048:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f000 fa4f 	bl	80044f0 <I2C_TransferConfig>
 8004052:	e00f      	b.n	8004074 <HAL_I2C_Mem_Read+0x1dc>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004058:	b29a      	uxth	r2, r3
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004062:	b2da      	uxtb	r2, r3
 8004064:	8979      	ldrh	r1, [r7, #10]
 8004066:	2300      	movs	r3, #0
 8004068:	9300      	str	r3, [sp, #0]
 800406a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f000 fa3e 	bl	80044f0 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004078:	b29b      	uxth	r3, r3
 800407a:	2b00      	cmp	r3, #0
 800407c:	d19c      	bne.n	8003fb8 <HAL_I2C_Mem_Read+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800407e:	697a      	ldr	r2, [r7, #20]
 8004080:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f000 f99a 	bl	80043bc <I2C_WaitOnSTOPFlagUntilTimeout>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d007      	beq.n	800409e <HAL_I2C_Mem_Read+0x206>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004092:	2b04      	cmp	r3, #4
 8004094:	d101      	bne.n	800409a <HAL_I2C_Mem_Read+0x202>
      {
        return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e01c      	b.n	80040d4 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e01a      	b.n	80040d4 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2220      	movs	r2, #32
 80040a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	6859      	ldr	r1, [r3, #4]
 80040b0:	4b0b      	ldr	r3, [pc, #44]	; (80040e0 <HAL_I2C_Mem_Read+0x248>)
 80040b2:	400b      	ands	r3, r1
 80040b4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2220      	movs	r2, #32
 80040ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80040ce:	2300      	movs	r3, #0
 80040d0:	e000      	b.n	80040d4 <HAL_I2C_Mem_Read+0x23c>
  }
  else
  {
    return HAL_BUSY;
 80040d2:	2302      	movs	r3, #2
  }
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3718      	adds	r7, #24
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	80002400 	.word	0x80002400
 80040e0:	fe00e800 	.word	0xfe00e800

080040e4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040f2:	b2db      	uxtb	r3, r3
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b086      	sub	sp, #24
 8004104:	af02      	add	r7, sp, #8
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	4608      	mov	r0, r1
 800410a:	4611      	mov	r1, r2
 800410c:	461a      	mov	r2, r3
 800410e:	4603      	mov	r3, r0
 8004110:	817b      	strh	r3, [r7, #10]
 8004112:	460b      	mov	r3, r1
 8004114:	813b      	strh	r3, [r7, #8]
 8004116:	4613      	mov	r3, r2
 8004118:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800411a:	88fb      	ldrh	r3, [r7, #6]
 800411c:	b2da      	uxtb	r2, r3
 800411e:	8979      	ldrh	r1, [r7, #10]
 8004120:	4b26      	ldr	r3, [pc, #152]	; (80041bc <I2C_RequestMemoryWrite+0xbc>)
 8004122:	9300      	str	r3, [sp, #0]
 8004124:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f000 f9e1 	bl	80044f0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800412e:	69fa      	ldr	r2, [r7, #28]
 8004130:	69b9      	ldr	r1, [r7, #24]
 8004132:	68f8      	ldr	r0, [r7, #12]
 8004134:	f000 f902 	bl	800433c <I2C_WaitOnTXISFlagUntilTimeout>
 8004138:	4603      	mov	r3, r0
 800413a:	2b00      	cmp	r3, #0
 800413c:	d007      	beq.n	800414e <I2C_RequestMemoryWrite+0x4e>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004142:	2b04      	cmp	r3, #4
 8004144:	d101      	bne.n	800414a <I2C_RequestMemoryWrite+0x4a>
    {
      return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e034      	b.n	80041b4 <I2C_RequestMemoryWrite+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e032      	b.n	80041b4 <I2C_RequestMemoryWrite+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800414e:	88fb      	ldrh	r3, [r7, #6]
 8004150:	2b01      	cmp	r3, #1
 8004152:	d105      	bne.n	8004160 <I2C_RequestMemoryWrite+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	893a      	ldrh	r2, [r7, #8]
 800415a:	b2d2      	uxtb	r2, r2
 800415c:	629a      	str	r2, [r3, #40]	; 0x28
 800415e:	e01b      	b.n	8004198 <I2C_RequestMemoryWrite+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	893a      	ldrh	r2, [r7, #8]
 8004166:	0a12      	lsrs	r2, r2, #8
 8004168:	b292      	uxth	r2, r2
 800416a:	b2d2      	uxtb	r2, r2
 800416c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800416e:	69fa      	ldr	r2, [r7, #28]
 8004170:	69b9      	ldr	r1, [r7, #24]
 8004172:	68f8      	ldr	r0, [r7, #12]
 8004174:	f000 f8e2 	bl	800433c <I2C_WaitOnTXISFlagUntilTimeout>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d007      	beq.n	800418e <I2C_RequestMemoryWrite+0x8e>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004182:	2b04      	cmp	r3, #4
 8004184:	d101      	bne.n	800418a <I2C_RequestMemoryWrite+0x8a>
      {
        return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e014      	b.n	80041b4 <I2C_RequestMemoryWrite+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e012      	b.n	80041b4 <I2C_RequestMemoryWrite+0xb4>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	893a      	ldrh	r2, [r7, #8]
 8004194:	b2d2      	uxtb	r2, r2
 8004196:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	2200      	movs	r2, #0
 80041a0:	2180      	movs	r1, #128	; 0x80
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f000 f890 	bl	80042c8 <I2C_WaitOnFlagUntilTimeout>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <I2C_RequestMemoryWrite+0xb2>
  {
    return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e000      	b.n	80041b4 <I2C_RequestMemoryWrite+0xb4>
  }

  return HAL_OK;
 80041b2:	2300      	movs	r3, #0
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3710      	adds	r7, #16
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	80002000 	.word	0x80002000

080041c0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af02      	add	r7, sp, #8
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	4608      	mov	r0, r1
 80041ca:	4611      	mov	r1, r2
 80041cc:	461a      	mov	r2, r3
 80041ce:	4603      	mov	r3, r0
 80041d0:	817b      	strh	r3, [r7, #10]
 80041d2:	460b      	mov	r3, r1
 80041d4:	813b      	strh	r3, [r7, #8]
 80041d6:	4613      	mov	r3, r2
 80041d8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80041da:	88fb      	ldrh	r3, [r7, #6]
 80041dc:	b2da      	uxtb	r2, r3
 80041de:	8979      	ldrh	r1, [r7, #10]
 80041e0:	4b26      	ldr	r3, [pc, #152]	; (800427c <I2C_RequestMemoryRead+0xbc>)
 80041e2:	9300      	str	r3, [sp, #0]
 80041e4:	2300      	movs	r3, #0
 80041e6:	68f8      	ldr	r0, [r7, #12]
 80041e8:	f000 f982 	bl	80044f0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041ec:	69fa      	ldr	r2, [r7, #28]
 80041ee:	69b9      	ldr	r1, [r7, #24]
 80041f0:	68f8      	ldr	r0, [r7, #12]
 80041f2:	f000 f8a3 	bl	800433c <I2C_WaitOnTXISFlagUntilTimeout>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d007      	beq.n	800420c <I2C_RequestMemoryRead+0x4c>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004200:	2b04      	cmp	r3, #4
 8004202:	d101      	bne.n	8004208 <I2C_RequestMemoryRead+0x48>
    {
      return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e034      	b.n	8004272 <I2C_RequestMemoryRead+0xb2>
    }
    else
    {
      return HAL_TIMEOUT;
 8004208:	2303      	movs	r3, #3
 800420a:	e032      	b.n	8004272 <I2C_RequestMemoryRead+0xb2>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800420c:	88fb      	ldrh	r3, [r7, #6]
 800420e:	2b01      	cmp	r3, #1
 8004210:	d105      	bne.n	800421e <I2C_RequestMemoryRead+0x5e>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	893a      	ldrh	r2, [r7, #8]
 8004218:	b2d2      	uxtb	r2, r2
 800421a:	629a      	str	r2, [r3, #40]	; 0x28
 800421c:	e01b      	b.n	8004256 <I2C_RequestMemoryRead+0x96>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	893a      	ldrh	r2, [r7, #8]
 8004224:	0a12      	lsrs	r2, r2, #8
 8004226:	b292      	uxth	r2, r2
 8004228:	b2d2      	uxtb	r2, r2
 800422a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800422c:	69fa      	ldr	r2, [r7, #28]
 800422e:	69b9      	ldr	r1, [r7, #24]
 8004230:	68f8      	ldr	r0, [r7, #12]
 8004232:	f000 f883 	bl	800433c <I2C_WaitOnTXISFlagUntilTimeout>
 8004236:	4603      	mov	r3, r0
 8004238:	2b00      	cmp	r3, #0
 800423a:	d007      	beq.n	800424c <I2C_RequestMemoryRead+0x8c>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004240:	2b04      	cmp	r3, #4
 8004242:	d101      	bne.n	8004248 <I2C_RequestMemoryRead+0x88>
      {
        return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e014      	b.n	8004272 <I2C_RequestMemoryRead+0xb2>
      }
      else
      {
        return HAL_TIMEOUT;
 8004248:	2303      	movs	r3, #3
 800424a:	e012      	b.n	8004272 <I2C_RequestMemoryRead+0xb2>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	893a      	ldrh	r2, [r7, #8]
 8004252:	b2d2      	uxtb	r2, r2
 8004254:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004256:	69fb      	ldr	r3, [r7, #28]
 8004258:	9300      	str	r3, [sp, #0]
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	2200      	movs	r2, #0
 800425e:	2140      	movs	r1, #64	; 0x40
 8004260:	68f8      	ldr	r0, [r7, #12]
 8004262:	f000 f831 	bl	80042c8 <I2C_WaitOnFlagUntilTimeout>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d001      	beq.n	8004270 <I2C_RequestMemoryRead+0xb0>
  {
    return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e000      	b.n	8004272 <I2C_RequestMemoryRead+0xb2>
  }

  return HAL_OK;
 8004270:	2300      	movs	r3, #0
}
 8004272:	4618      	mov	r0, r3
 8004274:	3710      	adds	r7, #16
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	80002000 	.word	0x80002000

08004280 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	699b      	ldr	r3, [r3, #24]
 800428e:	f003 0302 	and.w	r3, r3, #2
 8004292:	2b02      	cmp	r3, #2
 8004294:	d103      	bne.n	800429e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2200      	movs	r2, #0
 800429c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d007      	beq.n	80042bc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	6812      	ldr	r2, [r2, #0]
 80042b4:	6992      	ldr	r2, [r2, #24]
 80042b6:	f042 0201 	orr.w	r2, r2, #1
 80042ba:	619a      	str	r2, [r3, #24]
  }
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	60f8      	str	r0, [r7, #12]
 80042d0:	60b9      	str	r1, [r7, #8]
 80042d2:	603b      	str	r3, [r7, #0]
 80042d4:	4613      	mov	r3, r2
 80042d6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042d8:	e01c      	b.n	8004314 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e0:	d018      	beq.n	8004314 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d007      	beq.n	80042f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80042e8:	f7fe fa62 	bl	80027b0 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	69bb      	ldr	r3, [r7, #24]
 80042f0:	1ad2      	subs	r2, r2, r3
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d90d      	bls.n	8004314 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2220      	movs	r2, #32
 80042fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e00f      	b.n	8004334 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	699a      	ldr	r2, [r3, #24]
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	401a      	ands	r2, r3
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	429a      	cmp	r2, r3
 8004322:	bf0c      	ite	eq
 8004324:	2301      	moveq	r3, #1
 8004326:	2300      	movne	r3, #0
 8004328:	b2db      	uxtb	r3, r3
 800432a:	461a      	mov	r2, r3
 800432c:	79fb      	ldrb	r3, [r7, #7]
 800432e:	429a      	cmp	r2, r3
 8004330:	d0d3      	beq.n	80042da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004332:	2300      	movs	r3, #0
}
 8004334:	4618      	mov	r0, r3
 8004336:	3710      	adds	r7, #16
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}

0800433c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b084      	sub	sp, #16
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004348:	e02c      	b.n	80043a4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	68b9      	ldr	r1, [r7, #8]
 800434e:	68f8      	ldr	r0, [r7, #12]
 8004350:	f000 f870 	bl	8004434 <I2C_IsAcknowledgeFailed>
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d001      	beq.n	800435e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e02a      	b.n	80043b4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004364:	d01e      	beq.n	80043a4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d007      	beq.n	800437c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800436c:	f7fe fa20 	bl	80027b0 <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	1ad2      	subs	r2, r2, r3
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	429a      	cmp	r2, r3
 800437a:	d913      	bls.n	80043a4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004380:	f043 0220 	orr.w	r2, r3, #32
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2220      	movs	r2, #32
 800438c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e007      	b.n	80043b4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	699b      	ldr	r3, [r3, #24]
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d1cb      	bne.n	800434a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3710      	adds	r7, #16
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043c8:	e028      	b.n	800441c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	68b9      	ldr	r1, [r7, #8]
 80043ce:	68f8      	ldr	r0, [r7, #12]
 80043d0:	f000 f830 	bl	8004434 <I2C_IsAcknowledgeFailed>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e026      	b.n	800442c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d007      	beq.n	80043f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80043e4:	f7fe f9e4 	bl	80027b0 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	1ad2      	subs	r2, r2, r3
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d913      	bls.n	800441c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043f8:	f043 0220 	orr.w	r2, r3, #32
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2220      	movs	r2, #32
 8004404:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2200      	movs	r2, #0
 800440c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2200      	movs	r2, #0
 8004414:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8004418:	2303      	movs	r3, #3
 800441a:	e007      	b.n	800442c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	f003 0320 	and.w	r3, r3, #32
 8004426:	2b20      	cmp	r3, #32
 8004428:	d1cf      	bne.n	80043ca <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800442a:	2300      	movs	r3, #0
}
 800442c:	4618      	mov	r0, r3
 800442e:	3710      	adds	r7, #16
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}

08004434 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	60b9      	str	r1, [r7, #8]
 800443e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	699b      	ldr	r3, [r3, #24]
 8004446:	f003 0310 	and.w	r3, r3, #16
 800444a:	2b10      	cmp	r3, #16
 800444c:	d148      	bne.n	80044e0 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800444e:	e01c      	b.n	800448a <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004456:	d018      	beq.n	800448a <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d007      	beq.n	800446e <I2C_IsAcknowledgeFailed+0x3a>
 800445e:	f7fe f9a7 	bl	80027b0 <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	1ad2      	subs	r2, r2, r3
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	429a      	cmp	r2, r3
 800446c:	d90d      	bls.n	800448a <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2220      	movs	r2, #32
 8004472:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	e02b      	b.n	80044e2 <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	699b      	ldr	r3, [r3, #24]
 8004490:	f003 0320 	and.w	r3, r3, #32
 8004494:	2b20      	cmp	r3, #32
 8004496:	d1db      	bne.n	8004450 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2210      	movs	r2, #16
 800449e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2220      	movs	r2, #32
 80044a6:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80044a8:	68f8      	ldr	r0, [r7, #12]
 80044aa:	f7ff fee9 	bl	8004280 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	6859      	ldr	r1, [r3, #4]
 80044b8:	4b0c      	ldr	r3, [pc, #48]	; (80044ec <I2C_IsAcknowledgeFailed+0xb8>)
 80044ba:	400b      	ands	r3, r1
 80044bc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2204      	movs	r2, #4
 80044c2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2220      	movs	r2, #32
 80044c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e000      	b.n	80044e2 <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 80044e0:	2300      	movs	r3, #0
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	fe00e800 	.word	0xfe00e800

080044f0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b085      	sub	sp, #20
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	607b      	str	r3, [r7, #4]
 80044fa:	460b      	mov	r3, r1
 80044fc:	817b      	strh	r3, [r7, #10]
 80044fe:	4613      	mov	r3, r2
 8004500:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	6859      	ldr	r1, [r3, #4]
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	0d5b      	lsrs	r3, r3, #21
 8004510:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8004514:	4b0b      	ldr	r3, [pc, #44]	; (8004544 <I2C_TransferConfig+0x54>)
 8004516:	4303      	orrs	r3, r0
 8004518:	43db      	mvns	r3, r3
 800451a:	4019      	ands	r1, r3
 800451c:	897b      	ldrh	r3, [r7, #10]
 800451e:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8004522:	7a7b      	ldrb	r3, [r7, #9]
 8004524:	041b      	lsls	r3, r3, #16
 8004526:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800452a:	4318      	orrs	r0, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4318      	orrs	r0, r3
 8004530:	69bb      	ldr	r3, [r7, #24]
 8004532:	4303      	orrs	r3, r0
 8004534:	430b      	orrs	r3, r1
 8004536:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8004538:	bf00      	nop
 800453a:	3714      	adds	r7, #20
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr
 8004544:	03ff63ff 	.word	0x03ff63ff

08004548 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param  hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b084      	sub	sp, #16
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8004550:	2300      	movs	r3, #0
 8004552:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8004554:	2300      	movs	r3, #0
 8004556:	60fb      	str	r3, [r7, #12]

  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d101      	bne.n	8004562 <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e0a8      	b.n	80046b4 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if(hlcd->State == HAL_LCD_STATE_RESET)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004568:	b2db      	uxtb	r3, r3
 800456a:	2b00      	cmp	r3, #0
 800456c:	d106      	bne.n	800457c <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f003 fb5e 	bl	8007c38 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2202      	movs	r2, #2
 8004580:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	6812      	ldr	r2, [r2, #0]
 800458c:	6812      	ldr	r2, [r2, #0]
 800458e:	f022 0201 	bic.w	r2, r2, #1
 8004592:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004594:	2300      	movs	r3, #0
 8004596:	60fb      	str	r3, [r7, #12]
 8004598:	e00a      	b.n	80045b0 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	3304      	adds	r3, #4
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	4413      	add	r3, r2
 80045a6:	2200      	movs	r2, #0
 80045a8:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	3301      	adds	r3, #1
 80045ae:	60fb      	str	r3, [r7, #12]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2b0f      	cmp	r3, #15
 80045b4:	d9f1      	bls.n	800459a <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	6812      	ldr	r2, [r2, #0]
 80045be:	6892      	ldr	r2, [r2, #8]
 80045c0:	f042 0204 	orr.w	r2, r2, #4
 80045c4:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	6859      	ldr	r1, [r3, #4]
 80045d0:	4b3a      	ldr	r3, [pc, #232]	; (80046bc <HAL_LCD_Init+0x174>)
 80045d2:	400b      	ands	r3, r1
 80045d4:	6879      	ldr	r1, [r7, #4]
 80045d6:	6848      	ldr	r0, [r1, #4]
 80045d8:	6879      	ldr	r1, [r7, #4]
 80045da:	6889      	ldr	r1, [r1, #8]
 80045dc:	4308      	orrs	r0, r1
 80045de:	6879      	ldr	r1, [r7, #4]
 80045e0:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80045e2:	4308      	orrs	r0, r1
 80045e4:	6879      	ldr	r1, [r7, #4]
 80045e6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80045e8:	4308      	orrs	r0, r1
 80045ea:	6879      	ldr	r1, [r7, #4]
 80045ec:	69c9      	ldr	r1, [r1, #28]
 80045ee:	4308      	orrs	r0, r1
 80045f0:	6879      	ldr	r1, [r7, #4]
 80045f2:	6a09      	ldr	r1, [r1, #32]
 80045f4:	4308      	orrs	r0, r1
 80045f6:	6879      	ldr	r1, [r7, #4]
 80045f8:	6989      	ldr	r1, [r1, #24]
 80045fa:	4308      	orrs	r0, r1
 80045fc:	6879      	ldr	r1, [r7, #4]
 80045fe:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8004600:	4301      	orrs	r1, r0
 8004602:	430b      	orrs	r3, r1
 8004604:	6053      	str	r3, [r2, #4]
       hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 f94e 	bl	80048a8 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	6812      	ldr	r2, [r2, #0]
 8004614:	6812      	ldr	r2, [r2, #0]
 8004616:	f022 01fe 	bic.w	r1, r2, #254	; 0xfe
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	68d0      	ldr	r0, [r2, #12]
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	6912      	ldr	r2, [r2, #16]
 8004622:	4310      	orrs	r0, r2
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	6952      	ldr	r2, [r2, #20]
 8004628:	4310      	orrs	r0, r2
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800462e:	4302      	orrs	r2, r0
 8004630:	430a      	orrs	r2, r1
 8004632:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	6812      	ldr	r2, [r2, #0]
 800463c:	6812      	ldr	r2, [r2, #0]
 800463e:	f042 0201 	orr.w	r2, r2, #1
 8004642:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004644:	f7fe f8b4 	bl	80027b0 <HAL_GetTick>
 8004648:	60b8      	str	r0, [r7, #8]

  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800464a:	e00c      	b.n	8004666 <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800464c:	f7fe f8b0 	bl	80027b0 <HAL_GetTick>
 8004650:	4602      	mov	r2, r0
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800465a:	d904      	bls.n	8004666 <HAL_LCD_Init+0x11e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2208      	movs	r2, #8
 8004660:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e026      	b.n	80046b4 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f003 0301 	and.w	r3, r3, #1
 8004670:	2b01      	cmp	r3, #1
 8004672:	d1eb      	bne.n	800464c <HAL_LCD_Init+0x104>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004674:	f7fe f89c 	bl	80027b0 <HAL_GetTick>
 8004678:	60b8      	str	r0, [r7, #8]

  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800467a:	e00c      	b.n	8004696 <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800467c:	f7fe f898 	bl	80027b0 <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800468a:	d904      	bls.n	8004696 <HAL_LCD_Init+0x14e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2210      	movs	r2, #16
 8004690:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e00e      	b.n	80046b4 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	f003 0310 	and.w	r3, r3, #16
 80046a0:	2b10      	cmp	r3, #16
 80046a2:	d1eb      	bne.n	800467c <HAL_LCD_Init+0x134>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2201      	movs	r2, #1
 80046ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	fc00000e 	.word	0xfc00000e

080046c0 <HAL_LCD_Write>:
  * @param  RAMRegisterMask: specifies the LCD RAM Register Data Mask.
  * @param  Data: specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b086      	sub	sp, #24
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	607a      	str	r2, [r7, #4]
 80046cc:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00;
 80046ce:	2300      	movs	r3, #0
 80046d0:	617b      	str	r3, [r7, #20]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d005      	beq.n	80046ea <HAL_LCD_Write+0x2a>
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d144      	bne.n	8004774 <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if(hlcd->State == HAL_LCD_STATE_READY)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d12a      	bne.n	800474c <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d101      	bne.n	8004704 <HAL_LCD_Write+0x44>
 8004700:	2302      	movs	r3, #2
 8004702:	e038      	b.n	8004776 <HAL_LCD_Write+0xb6>
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2202      	movs	r2, #2
 8004710:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8004714:	f7fe f84c 	bl	80027b0 <HAL_GetTick>
 8004718:	6178      	str	r0, [r7, #20]

      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800471a:	e010      	b.n	800473e <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800471c:	f7fe f848 	bl	80027b0 <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800472a:	d908      	bls.n	800473e <HAL_LCD_Write+0x7e>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2202      	movs	r2, #2
 8004730:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2200      	movs	r2, #0
 8004736:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e01b      	b.n	8004776 <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f003 0304 	and.w	r3, r3, #4
 8004748:	2b04      	cmp	r3, #4
 800474a:	d0e7      	beq.n	800471c <HAL_LCD_Write+0x5c>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6819      	ldr	r1, [r3, #0]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	3304      	adds	r3, #4
 8004758:	009b      	lsls	r3, r3, #2
 800475a:	4413      	add	r3, r2
 800475c:	685a      	ldr	r2, [r3, #4]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	401a      	ands	r2, r3
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	431a      	orrs	r2, r3
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	3304      	adds	r3, #4
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	440b      	add	r3, r1
 800476e:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8004770:	2300      	movs	r3, #0
 8004772:	e000      	b.n	8004776 <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
  }
}
 8004776:	4618      	mov	r0, r3
 8004778:	3718      	adds	r7, #24
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 800477e:	b580      	push	{r7, lr}
 8004780:	b084      	sub	sp, #16
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8004786:	2300      	movs	r3, #0
 8004788:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 800478a:	2300      	movs	r3, #0
 800478c:	60fb      	str	r3, [r7, #12]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004794:	b2db      	uxtb	r3, r3
 8004796:	2b01      	cmp	r3, #1
 8004798:	d005      	beq.n	80047a6 <HAL_LCD_Clear+0x28>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d140      	bne.n	8004828 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d101      	bne.n	80047b4 <HAL_LCD_Clear+0x36>
 80047b0:	2302      	movs	r3, #2
 80047b2:	e03a      	b.n	800482a <HAL_LCD_Clear+0xac>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2202      	movs	r2, #2
 80047c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 80047c4:	f7fd fff4 	bl	80027b0 <HAL_GetTick>
 80047c8:	60b8      	str	r0, [r7, #8]

    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80047ca:	e010      	b.n	80047ee <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80047cc:	f7fd fff0 	bl	80027b0 <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80047da:	d908      	bls.n	80047ee <HAL_LCD_Clear+0x70>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2202      	movs	r2, #2
 80047e0:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80047ea:	2303      	movs	r3, #3
 80047ec:	e01d      	b.n	800482a <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	f003 0304 	and.w	r3, r3, #4
 80047f8:	2b04      	cmp	r3, #4
 80047fa:	d0e7      	beq.n	80047cc <HAL_LCD_Clear+0x4e>
      }
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80047fc:	2300      	movs	r3, #0
 80047fe:	60fb      	str	r3, [r7, #12]
 8004800:	e00a      	b.n	8004818 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	3304      	adds	r3, #4
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	4413      	add	r3, r2
 800480e:	2200      	movs	r2, #0
 8004810:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	3301      	adds	r3, #1
 8004816:	60fb      	str	r3, [r7, #12]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2b0f      	cmp	r3, #15
 800481c:	d9f1      	bls.n	8004802 <HAL_LCD_Clear+0x84>
    }

    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f000 f807 	bl	8004832 <HAL_LCD_UpdateDisplayRequest>

    return HAL_OK;
 8004824:	2300      	movs	r3, #0
 8004826:	e000      	b.n	800482a <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 8004828:	2301      	movs	r3, #1
  }
}
 800482a:	4618      	mov	r0, r3
 800482c:	3710      	adds	r7, #16
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}

08004832 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8004832:	b580      	push	{r7, lr}
 8004834:	b084      	sub	sp, #16
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 800483a:	2300      	movs	r3, #0
 800483c:	60fb      	str	r3, [r7, #12]

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2208      	movs	r2, #8
 8004844:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	6812      	ldr	r2, [r2, #0]
 800484e:	6892      	ldr	r2, [r2, #8]
 8004850:	f042 0204 	orr.w	r2, r2, #4
 8004854:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004856:	f7fd ffab 	bl	80027b0 <HAL_GetTick>
 800485a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 800485c:	e010      	b.n	8004880 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800485e:	f7fd ffa7 	bl	80027b0 <HAL_GetTick>
 8004862:	4602      	mov	r2, r0
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800486c:	d908      	bls.n	8004880 <HAL_LCD_UpdateDisplayRequest+0x4e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2204      	movs	r2, #4
 8004872:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e00f      	b.n	80048a0 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f003 0308 	and.w	r3, r3, #8
 800488a:	2b08      	cmp	r3, #8
 800488c:	d1e7      	bne.n	800485e <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2201      	movs	r2, #1
 8004892:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3710      	adds	r7, #16
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80048b0:	2300      	movs	r3, #0
 80048b2:	60fb      	str	r3, [r7, #12]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80048b4:	f7fd ff7c 	bl	80027b0 <HAL_GetTick>
 80048b8:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80048ba:	e00c      	b.n	80048d6 <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80048bc:	f7fd ff78 	bl	80027b0 <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80048ca:	d904      	bls.n	80048d6 <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80048d2:	2303      	movs	r3, #3
 80048d4:	e007      	b.n	80048e6 <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f003 0320 	and.w	r3, r3, #32
 80048e0:	2b20      	cmp	r3, #32
 80048e2:	d1eb      	bne.n	80048bc <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 80048e4:	2300      	movs	r3, #0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3710      	adds	r7, #16
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
	...

080048f0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2 
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80048f0:	b480      	push	{r7}
 80048f2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80048f4:	4b04      	ldr	r3, [pc, #16]	; (8004908 <HAL_PWREx_GetVoltageRange+0x18>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif  
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop
 8004908:	40007000 	.word	0x40007000

0800490c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800490c:	b480      	push	{r7}
 800490e:	b085      	sub	sp, #20
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index = 0;  
 8004914:	2300      	movs	r3, #0
 8004916:	60fb      	str	r3, [r7, #12]
  }
  
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800491e:	d12f      	bne.n	8004980 <HAL_PWREx_ControlVoltageScaling+0x74>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004920:	4b22      	ldr	r3, [pc, #136]	; (80049ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004928:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800492c:	d037      	beq.n	800499e <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800492e:	4a1f      	ldr	r2, [pc, #124]	; (80049ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004930:	4b1e      	ldr	r3, [pc, #120]	; (80049ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004938:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800493c:	6013      	str	r3, [r2, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 800493e:	4b1c      	ldr	r3, [pc, #112]	; (80049b0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a1c      	ldr	r2, [pc, #112]	; (80049b4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004944:	fba2 2303 	umull	r2, r3, r2, r3
 8004948:	0c9b      	lsrs	r3, r3, #18
 800494a:	2232      	movs	r2, #50	; 0x32
 800494c:	fb02 f303 	mul.w	r3, r2, r3
 8004950:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8004952:	e002      	b.n	800495a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	3b01      	subs	r3, #1
 8004958:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d006      	beq.n	800496e <HAL_PWREx_ControlVoltageScaling+0x62>
 8004960:	4b12      	ldr	r3, [pc, #72]	; (80049ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004962:	695b      	ldr	r3, [r3, #20]
 8004964:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004968:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800496c:	d0f2      	beq.n	8004954 <HAL_PWREx_ControlVoltageScaling+0x48>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800496e:	4b0f      	ldr	r3, [pc, #60]	; (80049ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004976:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800497a:	d110      	bne.n	800499e <HAL_PWREx_ControlVoltageScaling+0x92>
      {
        return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e00f      	b.n	80049a0 <HAL_PWREx_ControlVoltageScaling+0x94>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004980:	4b0a      	ldr	r3, [pc, #40]	; (80049ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004988:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800498c:	d007      	beq.n	800499e <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800498e:	4a07      	ldr	r2, [pc, #28]	; (80049ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004990:	4b06      	ldr	r3, [pc, #24]	; (80049ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004998:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800499c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 800499e:	2300      	movs	r3, #0
}  
 80049a0:	4618      	mov	r0, r3
 80049a2:	3714      	adds	r7, #20
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr
 80049ac:	40007000 	.word	0x40007000
 80049b0:	20000038 	.word	0x20000038
 80049b4:	431bde83 	.word	0x431bde83

080049b8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply. 
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present. 
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80049b8:	b480      	push	{r7}
 80049ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80049bc:	4a05      	ldr	r2, [pc, #20]	; (80049d4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80049be:	4b05      	ldr	r3, [pc, #20]	; (80049d4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049c6:	6053      	str	r3, [r2, #4]
}
 80049c8:	bf00      	nop
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop
 80049d4:	40007000 	.word	0x40007000

080049d8 <HAL_PWREx_DisableVddIO2>:
/**
  * @brief Disable VDDIO2 supply. 
  * @retval None
  */
void HAL_PWREx_DisableVddIO2(void)
{
 80049d8:	b480      	push	{r7}
 80049da:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 80049dc:	4a05      	ldr	r2, [pc, #20]	; (80049f4 <HAL_PWREx_DisableVddIO2+0x1c>)
 80049de:	4b05      	ldr	r3, [pc, #20]	; (80049f4 <HAL_PWREx_DisableVddIO2+0x1c>)
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80049e6:	6053      	str	r3, [r2, #4]
}
 80049e8:	bf00      	nop
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop
 80049f4:	40007000 	.word	0x40007000

080049f8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b086      	sub	sp, #24
 80049fc:	af02      	add	r7, sp, #8
 80049fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004a04:	f7fd fed4 	bl	80027b0 <HAL_GetTick>
 8004a08:	60b8      	str	r0, [r7, #8]
  
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d101      	bne.n	8004a14 <HAL_QSPI_Init+0x1c>
  {
    return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e06f      	b.n	8004af4 <HAL_QSPI_Init+0xfc>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d101      	bne.n	8004a24 <HAL_QSPI_Init+0x2c>
 8004a20:	2302      	movs	r3, #2
 8004a22:	e067      	b.n	8004af4 <HAL_QSPI_Init+0xfc>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d10b      	bne.n	8004a50 <HAL_QSPI_Init+0x58>
  {  
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f003 fb51 	bl	80080e8 <HAL_QSPI_MspInit>
    
    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8004a46:	f241 3188 	movw	r1, #5000	; 0x1388
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 fb5f 	bl	800510e <HAL_QSPI_SetTimeout>
  }
  
  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, 
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	6812      	ldr	r2, [r2, #0]
 8004a58:	6812      	ldr	r2, [r2, #0]
 8004a5a:	f422 6170 	bic.w	r1, r2, #3840	; 0xf00
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	6892      	ldr	r2, [r2, #8]
 8004a62:	3a01      	subs	r2, #1
 8004a64:	0212      	lsls	r2, r2, #8
 8004a66:	430a      	orrs	r2, r1
 8004a68:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6e:	9300      	str	r3, [sp, #0]
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	2200      	movs	r2, #0
 8004a74:	2120      	movs	r1, #32
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 fb57 	bl	800512a <QSPI_WaitFlagStateUntilTimeout>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004a80:	7bfb      	ldrb	r3, [r7, #15]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d131      	bne.n	8004aea <HAL_QSPI_Init+0xf2>
#if defined(QUADSPI_CR_DFM) 
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM), 
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT), 
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004a94:	f023 0310 	bic.w	r3, r3, #16
 8004a98:	6879      	ldr	r1, [r7, #4]
 8004a9a:	6849      	ldr	r1, [r1, #4]
 8004a9c:	0608      	lsls	r0, r1, #24
 8004a9e:	6879      	ldr	r1, [r7, #4]
 8004aa0:	68c9      	ldr	r1, [r1, #12]
 8004aa2:	4301      	orrs	r1, r0
 8004aa4:	430b      	orrs	r3, r1
 8004aa6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting));
#endif
    
    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE), 
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	6859      	ldr	r1, [r3, #4]
 8004ab2:	4b12      	ldr	r3, [pc, #72]	; (8004afc <HAL_QSPI_Init+0x104>)
 8004ab4:	400b      	ands	r3, r1
 8004ab6:	6879      	ldr	r1, [r7, #4]
 8004ab8:	6909      	ldr	r1, [r1, #16]
 8004aba:	0408      	lsls	r0, r1, #16
 8004abc:	6879      	ldr	r1, [r7, #4]
 8004abe:	6949      	ldr	r1, [r1, #20]
 8004ac0:	4308      	orrs	r0, r1
 8004ac2:	6879      	ldr	r1, [r7, #4]
 8004ac4:	6989      	ldr	r1, [r1, #24]
 8004ac6:	4301      	orrs	r1, r0
 8004ac8:	430b      	orrs	r3, r1
 8004aca:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) | 
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	6812      	ldr	r2, [r2, #0]
 8004ad4:	6812      	ldr	r2, [r2, #0]
 8004ad6:	f042 0201 	orr.w	r2, r2, #1
 8004ada:	601a      	str	r2, [r3, #0]
  
    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;  
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2200      	movs	r2, #0
 8004aee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004af2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3710      	adds	r7, #16
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	ffe0f8fe 	.word	0xffe0f8fe

08004b00 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral. 
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b082      	sub	sp, #8
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d101      	bne.n	8004b12 <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e022      	b.n	8004b58 <HAL_QSPI_DeInit+0x58>
  }

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d101      	bne.n	8004b22 <HAL_QSPI_DeInit+0x22>
 8004b1e:	2302      	movs	r3, #2
 8004b20:	e01a      	b.n	8004b58 <HAL_QSPI_DeInit+0x58>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2201      	movs	r2, #1
 8004b26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	6812      	ldr	r2, [r2, #0]
 8004b32:	6812      	ldr	r2, [r2, #0]
 8004b34:	f022 0201 	bic.w	r2, r2, #1
 8004b38:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f003 fb04 	bl	8008148 <HAL_QSPI_MspDeInit>

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004b56:	2300      	movs	r3, #0
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3708      	adds	r7, #8
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b088      	sub	sp, #32
 8004b64:	af02      	add	r7, sp, #8
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 8004b70:	f7fd fe1e 	bl	80027b0 <HAL_GetTick>
 8004b74:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d101      	bne.n	8004b86 <HAL_QSPI_Command+0x26>
 8004b82:	2302      	movs	r3, #2
 8004b84:	e048      	b.n	8004c18 <HAL_QSPI_Command+0xb8>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d137      	bne.n	8004c0a <HAL_QSPI_Command+0xaa>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;   
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	9300      	str	r3, [sp, #0]
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	2120      	movs	r1, #32
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f000 fab9 	bl	800512a <QSPI_WaitFlagStateUntilTimeout>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 8004bbc:	7dfb      	ldrb	r3, [r7, #23]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d125      	bne.n	8004c0e <HAL_QSPI_Command+0xae>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	68b9      	ldr	r1, [r7, #8]
 8004bc6:	68f8      	ldr	r0, [r7, #12]
 8004bc8:	f000 fae6 	bl	8005198 <QSPI_Config>
      
      if (cmd->DataMode == QSPI_DATA_NONE)
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d115      	bne.n	8004c00 <HAL_QSPI_Command+0xa0>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done 
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	9300      	str	r3, [sp, #0]
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	2102      	movs	r1, #2
 8004bde:	68f8      	ldr	r0, [r7, #12]
 8004be0:	f000 faa3 	bl	800512a <QSPI_WaitFlagStateUntilTimeout>
 8004be4:	4603      	mov	r3, r0
 8004be6:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8004be8:	7dfb      	ldrb	r3, [r7, #23]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d10f      	bne.n	8004c0e <HAL_QSPI_Command+0xae>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	60da      	str	r2, [r3, #12]
          
          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;   
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004bfe:	e006      	b.n	8004c0e <HAL_QSPI_Command+0xae>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;   
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004c08:	e001      	b.n	8004c0e <HAL_QSPI_Command+0xae>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 8004c0a:	2302      	movs	r3, #2
 8004c0c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004c16:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3718      	adds	r7, #24
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b08a      	sub	sp, #40	; 0x28
 8004c24:	af02      	add	r7, sp, #8
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8004c30:	f7fd fdbe 	bl	80027b0 <HAL_GetTick>
 8004c34:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	3320      	adds	r3, #32
 8004c3c:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d101      	bne.n	8004c4e <HAL_QSPI_Transmit+0x2e>
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	e079      	b.n	8004d42 <HAL_QSPI_Transmit+0x122>
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d168      	bne.n	8004d34 <HAL_QSPI_Transmit+0x114>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2200      	movs	r2, #0
 8004c66:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if(pData != NULL )
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d059      	beq.n	8004d22 <HAL_QSPI_Transmit+0x102>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2212      	movs	r2, #18
 8004c72:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
      
      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	691b      	ldr	r3, [r3, #16]
 8004c7c:	1c5a      	adds	r2, r3, #1
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	691b      	ldr	r3, [r3, #16]
 8004c88:	1c5a      	adds	r2, r3, #1
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	68ba      	ldr	r2, [r7, #8]
 8004c92:	61da      	str	r2, [r3, #28]
    
      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	68fa      	ldr	r2, [r7, #12]
 8004c9a:	6812      	ldr	r2, [r2, #0]
 8004c9c:	6952      	ldr	r2, [r2, #20]
 8004c9e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8004ca2:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0)
 8004ca4:	e019      	b.n	8004cda <HAL_QSPI_Transmit+0xba>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	9300      	str	r3, [sp, #0]
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	2201      	movs	r2, #1
 8004cae:	2104      	movs	r1, #4
 8004cb0:	68f8      	ldr	r0, [r7, #12]
 8004cb2:	f000 fa3a 	bl	800512a <QSPI_WaitFlagStateUntilTimeout>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8004cba:	7ffb      	ldrb	r3, [r7, #31]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d111      	bne.n	8004ce4 <HAL_QSPI_Transmit+0xc4>
        { 
          break;
        }

        *(__IO uint8_t *)((__IO void *)data_reg) = *hqspi->pTxBuffPtr++;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	69db      	ldr	r3, [r3, #28]
 8004cc4:	1c59      	adds	r1, r3, #1
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	61d1      	str	r1, [r2, #28]
 8004cca:	781a      	ldrb	r2, [r3, #0]
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	701a      	strb	r2, [r3, #0]
        hqspi->TxXferCount--;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd4:	1e5a      	subs	r2, r3, #1
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0)
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d1e1      	bne.n	8004ca6 <HAL_QSPI_Transmit+0x86>
 8004ce2:	e000      	b.n	8004ce6 <HAL_QSPI_Transmit+0xc6>
          break;
 8004ce4:	bf00      	nop
      }
    
      if (status == HAL_OK)
 8004ce6:	7ffb      	ldrb	r3, [r7, #31]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d115      	bne.n	8004d18 <HAL_QSPI_Transmit+0xf8>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	9300      	str	r3, [sp, #0]
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	2102      	movs	r1, #2
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f000 fa17 	bl	800512a <QSPI_WaitFlagStateUntilTimeout>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8004d00:	7ffb      	ldrb	r3, [r7, #31]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d108      	bne.n	8004d18 <HAL_QSPI_Transmit+0xf8>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2202      	movs	r2, #2
 8004d0c:	60da      	str	r2, [r3, #12]
          
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f000 f998 	bl	8005044 <HAL_QSPI_Abort>
 8004d14:	4603      	mov	r3, r0
 8004d16:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }
    
      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004d20:	e00a      	b.n	8004d38 <HAL_QSPI_Transmit+0x118>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d26:	f043 0208 	orr.w	r2, r3, #8
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	77fb      	strb	r3, [r7, #31]
 8004d32:	e001      	b.n	8004d38 <HAL_QSPI_Transmit+0x118>
    }
  }
  else
  {
    status = HAL_BUSY;
 8004d34:	2302      	movs	r3, #2
 8004d36:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8004d40:	7ffb      	ldrb	r3, [r7, #31]
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3720      	adds	r7, #32
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}

08004d4a <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8004d4a:	b580      	push	{r7, lr}
 8004d4c:	b08a      	sub	sp, #40	; 0x28
 8004d4e:	af02      	add	r7, sp, #8
 8004d50:	60f8      	str	r0, [r7, #12]
 8004d52:	60b9      	str	r1, [r7, #8]
 8004d54:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d56:	2300      	movs	r3, #0
 8004d58:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8004d5a:	f7fd fd29 	bl	80027b0 <HAL_GetTick>
 8004d5e:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	699b      	ldr	r3, [r3, #24]
 8004d66:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	3320      	adds	r3, #32
 8004d6e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d101      	bne.n	8004d80 <HAL_QSPI_Receive+0x36>
 8004d7c:	2302      	movs	r3, #2
 8004d7e:	e080      	b.n	8004e82 <HAL_QSPI_Receive+0x138>
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004d8e:	b2db      	uxtb	r3, r3
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d16f      	bne.n	8004e74 <HAL_QSPI_Receive+0x12a>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if(pData != NULL )
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d060      	beq.n	8004e62 <HAL_QSPI_Receive+0x118>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2222      	movs	r2, #34	; 0x22
 8004da4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	1c5a      	adds	r2, r3, #1
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	1c5a      	adds	r2, r3, #1
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	68ba      	ldr	r2, [r7, #8]
 8004dc4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	6812      	ldr	r2, [r2, #0]
 8004dce:	6952      	ldr	r2, [r2, #20]
 8004dd0:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8004dd4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004dd8:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	619a      	str	r2, [r3, #24]
      
      while(hqspi->RxXferCount > 0)
 8004de2:	e01a      	b.n	8004e1a <HAL_QSPI_Receive+0xd0>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	9300      	str	r3, [sp, #0]
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	2201      	movs	r2, #1
 8004dec:	2106      	movs	r1, #6
 8004dee:	68f8      	ldr	r0, [r7, #12]
 8004df0:	f000 f99b 	bl	800512a <QSPI_WaitFlagStateUntilTimeout>
 8004df4:	4603      	mov	r3, r0
 8004df6:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8004df8:	7ffb      	ldrb	r3, [r7, #31]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d112      	bne.n	8004e24 <HAL_QSPI_Receive+0xda>
        { 
          break;
        }

        *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)((__IO void *)data_reg);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e02:	1c59      	adds	r1, r3, #1
 8004e04:	68fa      	ldr	r2, [r7, #12]
 8004e06:	6291      	str	r1, [r2, #40]	; 0x28
 8004e08:	693a      	ldr	r2, [r7, #16]
 8004e0a:	7812      	ldrb	r2, [r2, #0]
 8004e0c:	b2d2      	uxtb	r2, r2
 8004e0e:	701a      	strb	r2, [r3, #0]
        hqspi->RxXferCount--;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e14:	1e5a      	subs	r2, r3, #1
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d1e0      	bne.n	8004de4 <HAL_QSPI_Receive+0x9a>
 8004e22:	e000      	b.n	8004e26 <HAL_QSPI_Receive+0xdc>
          break;
 8004e24:	bf00      	nop
      }
    
      if (status == HAL_OK)
 8004e26:	7ffb      	ldrb	r3, [r7, #31]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d115      	bne.n	8004e58 <HAL_QSPI_Receive+0x10e>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	9300      	str	r3, [sp, #0]
 8004e30:	69bb      	ldr	r3, [r7, #24]
 8004e32:	2201      	movs	r2, #1
 8004e34:	2102      	movs	r1, #2
 8004e36:	68f8      	ldr	r0, [r7, #12]
 8004e38:	f000 f977 	bl	800512a <QSPI_WaitFlagStateUntilTimeout>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8004e40:	7ffb      	ldrb	r3, [r7, #31]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d108      	bne.n	8004e58 <HAL_QSPI_Receive+0x10e>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	2202      	movs	r2, #2
 8004e4c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 8004e4e:	68f8      	ldr	r0, [r7, #12]
 8004e50:	f000 f8f8 	bl	8005044 <HAL_QSPI_Abort>
 8004e54:	4603      	mov	r3, r0
 8004e56:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004e60:	e00a      	b.n	8004e78 <HAL_QSPI_Receive+0x12e>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e66:	f043 0208 	orr.w	r2, r3, #8
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	77fb      	strb	r3, [r7, #31]
 8004e72:	e001      	b.n	8004e78 <HAL_QSPI_Receive+0x12e>
    }
  }
  else
  {
    status = HAL_BUSY;
 8004e74:	2302      	movs	r3, #2
 8004e76:	77fb      	strb	r3, [r7, #31]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8004e80:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3720      	adds	r7, #32
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b088      	sub	sp, #32
 8004e8e:	af02      	add	r7, sp, #8
 8004e90:	60f8      	str	r0, [r7, #12]
 8004e92:	60b9      	str	r1, [r7, #8]
 8004e94:	607a      	str	r2, [r7, #4]
 8004e96:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 8004e9c:	f7fd fc88 	bl	80027b0 <HAL_GetTick>
 8004ea0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d101      	bne.n	8004eb2 <HAL_QSPI_AutoPolling+0x28>
 8004eae:	2302      	movs	r3, #2
 8004eb0:	e060      	b.n	8004f74 <HAL_QSPI_AutoPolling+0xea>
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d14f      	bne.n	8004f66 <HAL_QSPI_AutoPolling+0xdc>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2242      	movs	r2, #66	; 0x42
 8004ed0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	9300      	str	r3, [sp, #0]
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	2200      	movs	r2, #0
 8004edc:	2120      	movs	r1, #32
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f000 f923 	bl	800512a <QSPI_WaitFlagStateUntilTimeout>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 8004ee8:	7dfb      	ldrb	r3, [r7, #23]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d13d      	bne.n	8004f6a <HAL_QSPI_AutoPolling+0xe0>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	6812      	ldr	r2, [r2, #0]
 8004ef6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	687a      	ldr	r2, [r7, #4]
 8004efe:	6852      	ldr	r2, [r2, #4]
 8004f00:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	6892      	ldr	r2, [r2, #8]
 8004f0a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Configure QSPI: CR register with Match mode and Automatic stop enabled 
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS), 
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68fa      	ldr	r2, [r7, #12]
 8004f12:	6812      	ldr	r2, [r2, #0]
 8004f14:	6812      	ldr	r2, [r2, #0]
 8004f16:	f422 0140 	bic.w	r1, r2, #12582912	; 0xc00000
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	6912      	ldr	r2, [r2, #16]
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004f24:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));
      
      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	68da      	ldr	r2, [r3, #12]
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8004f2e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004f32:	68b9      	ldr	r1, [r7, #8]
 8004f34:	68f8      	ldr	r0, [r7, #12]
 8004f36:	f000 f92f 	bl	8005198 <QSPI_Config>
      
      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	9300      	str	r3, [sp, #0]
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	2201      	movs	r2, #1
 8004f42:	2108      	movs	r1, #8
 8004f44:	68f8      	ldr	r0, [r7, #12]
 8004f46:	f000 f8f0 	bl	800512a <QSPI_WaitFlagStateUntilTimeout>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8004f4e:	7dfb      	ldrb	r3, [r7, #23]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d10a      	bne.n	8004f6a <HAL_QSPI_AutoPolling+0xe0>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2208      	movs	r2, #8
 8004f5a:	60da      	str	r2, [r3, #12]
        
        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004f64:	e001      	b.n	8004f6a <HAL_QSPI_AutoPolling+0xe0>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 8004f66:	2302      	movs	r3, #2
 8004f68:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Return function status */
  return status;  
 8004f72:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3718      	adds	r7, #24
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <HAL_QSPI_MemoryMapped>:
  * @param  cfg : structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b088      	sub	sp, #32
 8004f80:	af02      	add	r7, sp, #8
 8004f82:	60f8      	str	r0, [r7, #12]
 8004f84:	60b9      	str	r1, [r7, #8]
 8004f86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 8004f8c:	f7fd fc10 	bl	80027b0 <HAL_GetTick>
 8004f90:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d101      	bne.n	8004fa2 <HAL_QSPI_MemoryMapped+0x26>
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	e04c      	b.n	800503c <HAL_QSPI_MemoryMapped+0xc0>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d13b      	bne.n	800502e <HAL_QSPI_MemoryMapped+0xb2>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2282      	movs	r2, #130	; 0x82
 8004fc0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc8:	9300      	str	r3, [sp, #0]
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	2120      	movs	r1, #32
 8004fd0:	68f8      	ldr	r0, [r7, #12]
 8004fd2:	f000 f8aa 	bl	800512a <QSPI_WaitFlagStateUntilTimeout>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 8004fda:	7dfb      	ldrb	r3, [r7, #23]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d128      	bne.n	8005032 <HAL_QSPI_MemoryMapped+0xb6>
    {
      /* Configure QSPI: CR register with timeout counter enable */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68fa      	ldr	r2, [r7, #12]
 8004fe6:	6812      	ldr	r2, [r2, #0]
 8004fe8:	6812      	ldr	r2, [r2, #0]
 8004fea:	f022 0108 	bic.w	r1, r2, #8
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	6852      	ldr	r2, [r2, #4]
 8004ff2:	430a      	orrs	r2, r1
 8004ff4:	601a      	str	r2, [r3, #0]
      
    if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	2b08      	cmp	r3, #8
 8004ffc:	d110      	bne.n	8005020 <HAL_QSPI_MemoryMapped+0xa4>
      {
        assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));
        
        /* Configure QSPI: LPTR register with the low-power timeout value */
        WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	6812      	ldr	r2, [r2, #0]
 8005006:	631a      	str	r2, [r3, #48]	; 0x30
        
        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	2210      	movs	r2, #16
 800500e:	60da      	str	r2, [r3, #12]

        /* Enable the QSPI TimeOut Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	68fa      	ldr	r2, [r7, #12]
 8005016:	6812      	ldr	r2, [r2, #0]
 8005018:	6812      	ldr	r2, [r2, #0]
 800501a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800501e:	601a      	str	r2, [r3, #0]
      }
      
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED);
 8005020:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8005024:	68b9      	ldr	r1, [r7, #8]
 8005026:	68f8      	ldr	r0, [r7, #12]
 8005028:	f000 f8b6 	bl	8005198 <QSPI_Config>
 800502c:	e001      	b.n	8005032 <HAL_QSPI_MemoryMapped+0xb6>
    }
  }
  else
  {
    status = HAL_BUSY;   
 800502e:	2302      	movs	r3, #2
 8005030:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2200      	movs	r2, #0
 8005036:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Return function status */
  return status;  
 800503a:	7dfb      	ldrb	r3, [r7, #23]
}
 800503c:	4618      	mov	r0, r3
 800503e:	3718      	adds	r7, #24
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}

08005044 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b086      	sub	sp, #24
 8005048:	af02      	add	r7, sp, #8
 800504a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800504c:	2300      	movs	r3, #0
 800504e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8005050:	f7fd fbae 	bl	80027b0 <HAL_GetTick>
 8005054:	60b8      	str	r0, [r7, #8]
  
  /* Check if the state is in one of the busy states */
  if ((hqspi->State & 0x2) != 0)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800505c:	b2db      	uxtb	r3, r3
 800505e:	f003 0302 	and.w	r3, r3, #2
 8005062:	2b00      	cmp	r3, #0
 8005064:	d04e      	beq.n	8005104 <HAL_QSPI_Abort+0xc0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 0304 	and.w	r3, r3, #4
 8005078:	2b00      	cmp	r3, #0
 800507a:	d017      	beq.n	80050ac <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	6812      	ldr	r2, [r2, #0]
 8005084:	6812      	ldr	r2, [r2, #0]
 8005086:	f022 0204 	bic.w	r2, r2, #4
 800508a:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005090:	4618      	mov	r0, r3
 8005092:	f7fe f9ed 	bl	8003470 <HAL_DMA_Abort>
 8005096:	4603      	mov	r3, r0
 8005098:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 800509a:	7bfb      	ldrb	r3, [r7, #15]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d005      	beq.n	80050ac <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050a4:	f043 0204 	orr.w	r2, r3, #4
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }  
  
    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	687a      	ldr	r2, [r7, #4]
 80050b2:	6812      	ldr	r2, [r2, #0]
 80050b4:	6812      	ldr	r2, [r2, #0]
 80050b6:	f042 0202 	orr.w	r2, r2, #2
 80050ba:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c0:	9300      	str	r3, [sp, #0]
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	2201      	movs	r2, #1
 80050c6:	2102      	movs	r1, #2
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f000 f82e 	bl	800512a <QSPI_WaitFlagStateUntilTimeout>
 80050ce:	4603      	mov	r3, r0
 80050d0:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80050d2:	7bfb      	ldrb	r3, [r7, #15]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d10e      	bne.n	80050f6 <HAL_QSPI_Abort+0xb2>
      { 
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2202      	movs	r2, #2
 80050de:	60da      	str	r2, [r3, #12]
    
      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e4:	9300      	str	r3, [sp, #0]
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	2200      	movs	r2, #0
 80050ea:	2120      	movs	r1, #32
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 f81c 	bl	800512a <QSPI_WaitFlagStateUntilTimeout>
 80050f2:	4603      	mov	r3, r0
 80050f4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80050f6:	7bfb      	ldrb	r3, [r7, #15]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d103      	bne.n	8005104 <HAL_QSPI_Abort+0xc0>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 8005104:	7bfb      	ldrb	r3, [r7, #15]
}
 8005106:	4618      	mov	r0, r3
 8005108:	3710      	adds	r7, #16
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}

0800510e <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800510e:	b480      	push	{r7}
 8005110:	b083      	sub	sp, #12
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
 8005116:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	683a      	ldr	r2, [r7, #0]
 800511c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800511e:	bf00      	nop
 8005120:	370c      	adds	r7, #12
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr

0800512a <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800512a:	b580      	push	{r7, lr}
 800512c:	b084      	sub	sp, #16
 800512e:	af00      	add	r7, sp, #0
 8005130:	60f8      	str	r0, [r7, #12]
 8005132:	60b9      	str	r1, [r7, #8]
 8005134:	603b      	str	r3, [r7, #0]
 8005136:	4613      	mov	r3, r2
 8005138:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */    
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800513a:	e01a      	b.n	8005172 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005142:	d016      	beq.n	8005172 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if((Timeout == 0) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005144:	69bb      	ldr	r3, [r7, #24]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d007      	beq.n	800515a <QSPI_WaitFlagStateUntilTimeout+0x30>
 800514a:	f7fd fb31 	bl	80027b0 <HAL_GetTick>
 800514e:	4602      	mov	r2, r0
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	1ad2      	subs	r2, r2, r3
 8005154:	69bb      	ldr	r3, [r7, #24]
 8005156:	429a      	cmp	r2, r3
 8005158:	d90b      	bls.n	8005172 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2204      	movs	r2, #4
 800515e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005166:	f043 0201 	orr.w	r2, r3, #1
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	63da      	str	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e00e      	b.n	8005190 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	689a      	ldr	r2, [r3, #8]
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	4013      	ands	r3, r2
 800517c:	2b00      	cmp	r3, #0
 800517e:	bf14      	ite	ne
 8005180:	2301      	movne	r3, #1
 8005182:	2300      	moveq	r3, #0
 8005184:	b2db      	uxtb	r3, r3
 8005186:	461a      	mov	r2, r3
 8005188:	79fb      	ldrb	r3, [r7, #7]
 800518a:	429a      	cmp	r2, r3
 800518c:	d1d6      	bne.n	800513c <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800518e:	2300      	movs	r3, #0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3710      	adds	r7, #16
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8005198:	b480      	push	{r7}
 800519a:	b085      	sub	sp, #20
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d009      	beq.n	80051c0 <QSPI_Config+0x28>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80051b2:	d005      	beq.n	80051c0 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1));
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	68ba      	ldr	r2, [r7, #8]
 80051ba:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80051bc:	3a01      	subs	r2, #1
 80051be:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	f000 80b5 	beq.w	8005334 <QSPI_Config+0x19c>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	6a1b      	ldr	r3, [r3, #32]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d05d      	beq.n	800528e <QSPI_Config+0xf6>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68ba      	ldr	r2, [r7, #8]
 80051d8:	6892      	ldr	r2, [r2, #8]
 80051da:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	69db      	ldr	r3, [r3, #28]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d030      	beq.n	8005246 <QSPI_Config+0xae>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68ba      	ldr	r2, [r7, #8]
 80051ea:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80051ec:	68ba      	ldr	r2, [r7, #8]
 80051ee:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80051f0:	4311      	orrs	r1, r2
 80051f2:	68ba      	ldr	r2, [r7, #8]
 80051f4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80051f6:	4311      	orrs	r1, r2
 80051f8:	68ba      	ldr	r2, [r7, #8]
 80051fa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80051fc:	4311      	orrs	r1, r2
 80051fe:	68ba      	ldr	r2, [r7, #8]
 8005200:	6952      	ldr	r2, [r2, #20]
 8005202:	0492      	lsls	r2, r2, #18
 8005204:	4311      	orrs	r1, r2
 8005206:	68ba      	ldr	r2, [r7, #8]
 8005208:	6912      	ldr	r2, [r2, #16]
 800520a:	4311      	orrs	r1, r2
 800520c:	68ba      	ldr	r2, [r7, #8]
 800520e:	6a12      	ldr	r2, [r2, #32]
 8005210:	4311      	orrs	r1, r2
 8005212:	68ba      	ldr	r2, [r7, #8]
 8005214:	68d2      	ldr	r2, [r2, #12]
 8005216:	4311      	orrs	r1, r2
 8005218:	68ba      	ldr	r2, [r7, #8]
 800521a:	69d2      	ldr	r2, [r2, #28]
 800521c:	4311      	orrs	r1, r2
 800521e:	68ba      	ldr	r2, [r7, #8]
 8005220:	6992      	ldr	r2, [r2, #24]
 8005222:	4311      	orrs	r1, r2
 8005224:	68ba      	ldr	r2, [r7, #8]
 8005226:	6812      	ldr	r2, [r2, #0]
 8005228:	4311      	orrs	r1, r2
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	430a      	orrs	r2, r1
 800522e:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) | 
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode | 
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode | 
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005236:	f000 8127 	beq.w	8005488 <QSPI_Config+0x2f0>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68ba      	ldr	r2, [r7, #8]
 8005240:	6852      	ldr	r2, [r2, #4]
 8005242:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8005244:	e120      	b.n	8005488 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68ba      	ldr	r2, [r7, #8]
 800524c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800524e:	68ba      	ldr	r2, [r7, #8]
 8005250:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005252:	4311      	orrs	r1, r2
 8005254:	68ba      	ldr	r2, [r7, #8]
 8005256:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005258:	4311      	orrs	r1, r2
 800525a:	68ba      	ldr	r2, [r7, #8]
 800525c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800525e:	4311      	orrs	r1, r2
 8005260:	68ba      	ldr	r2, [r7, #8]
 8005262:	6952      	ldr	r2, [r2, #20]
 8005264:	0492      	lsls	r2, r2, #18
 8005266:	4311      	orrs	r1, r2
 8005268:	68ba      	ldr	r2, [r7, #8]
 800526a:	6912      	ldr	r2, [r2, #16]
 800526c:	4311      	orrs	r1, r2
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	6a12      	ldr	r2, [r2, #32]
 8005272:	4311      	orrs	r1, r2
 8005274:	68ba      	ldr	r2, [r7, #8]
 8005276:	69d2      	ldr	r2, [r2, #28]
 8005278:	4311      	orrs	r1, r2
 800527a:	68ba      	ldr	r2, [r7, #8]
 800527c:	6992      	ldr	r2, [r2, #24]
 800527e:	4311      	orrs	r1, r2
 8005280:	68ba      	ldr	r2, [r7, #8]
 8005282:	6812      	ldr	r2, [r2, #0]
 8005284:	4311      	orrs	r1, r2
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	430a      	orrs	r2, r1
 800528a:	615a      	str	r2, [r3, #20]
}
 800528c:	e0fc      	b.n	8005488 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	69db      	ldr	r3, [r3, #28]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d02d      	beq.n	80052f2 <QSPI_Config+0x15a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68ba      	ldr	r2, [r7, #8]
 800529c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80052a2:	4311      	orrs	r1, r2
 80052a4:	68ba      	ldr	r2, [r7, #8]
 80052a6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80052a8:	4311      	orrs	r1, r2
 80052aa:	68ba      	ldr	r2, [r7, #8]
 80052ac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80052ae:	4311      	orrs	r1, r2
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	6952      	ldr	r2, [r2, #20]
 80052b4:	0492      	lsls	r2, r2, #18
 80052b6:	4311      	orrs	r1, r2
 80052b8:	68ba      	ldr	r2, [r7, #8]
 80052ba:	6a12      	ldr	r2, [r2, #32]
 80052bc:	4311      	orrs	r1, r2
 80052be:	68ba      	ldr	r2, [r7, #8]
 80052c0:	68d2      	ldr	r2, [r2, #12]
 80052c2:	4311      	orrs	r1, r2
 80052c4:	68ba      	ldr	r2, [r7, #8]
 80052c6:	69d2      	ldr	r2, [r2, #28]
 80052c8:	4311      	orrs	r1, r2
 80052ca:	68ba      	ldr	r2, [r7, #8]
 80052cc:	6992      	ldr	r2, [r2, #24]
 80052ce:	4311      	orrs	r1, r2
 80052d0:	68ba      	ldr	r2, [r7, #8]
 80052d2:	6812      	ldr	r2, [r2, #0]
 80052d4:	4311      	orrs	r1, r2
 80052d6:	687a      	ldr	r2, [r7, #4]
 80052d8:	430a      	orrs	r2, r1
 80052da:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80052e2:	f000 80d1 	beq.w	8005488 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	68ba      	ldr	r2, [r7, #8]
 80052ec:	6852      	ldr	r2, [r2, #4]
 80052ee:	619a      	str	r2, [r3, #24]
}
 80052f0:	e0ca      	b.n	8005488 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68ba      	ldr	r2, [r7, #8]
 80052f8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80052fa:	68ba      	ldr	r2, [r7, #8]
 80052fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80052fe:	4311      	orrs	r1, r2
 8005300:	68ba      	ldr	r2, [r7, #8]
 8005302:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005304:	4311      	orrs	r1, r2
 8005306:	68ba      	ldr	r2, [r7, #8]
 8005308:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800530a:	4311      	orrs	r1, r2
 800530c:	68ba      	ldr	r2, [r7, #8]
 800530e:	6952      	ldr	r2, [r2, #20]
 8005310:	0492      	lsls	r2, r2, #18
 8005312:	4311      	orrs	r1, r2
 8005314:	68ba      	ldr	r2, [r7, #8]
 8005316:	6a12      	ldr	r2, [r2, #32]
 8005318:	4311      	orrs	r1, r2
 800531a:	68ba      	ldr	r2, [r7, #8]
 800531c:	69d2      	ldr	r2, [r2, #28]
 800531e:	4311      	orrs	r1, r2
 8005320:	68ba      	ldr	r2, [r7, #8]
 8005322:	6992      	ldr	r2, [r2, #24]
 8005324:	4311      	orrs	r1, r2
 8005326:	68ba      	ldr	r2, [r7, #8]
 8005328:	6812      	ldr	r2, [r2, #0]
 800532a:	4311      	orrs	r1, r2
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	430a      	orrs	r2, r1
 8005330:	615a      	str	r2, [r3, #20]
}
 8005332:	e0a9      	b.n	8005488 <QSPI_Config+0x2f0>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	6a1b      	ldr	r3, [r3, #32]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d056      	beq.n	80053ea <QSPI_Config+0x252>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	68ba      	ldr	r2, [r7, #8]
 8005342:	6892      	ldr	r2, [r2, #8]
 8005344:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	69db      	ldr	r3, [r3, #28]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d02c      	beq.n	80053a8 <QSPI_Config+0x210>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	68ba      	ldr	r2, [r7, #8]
 8005354:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005356:	68ba      	ldr	r2, [r7, #8]
 8005358:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800535a:	4311      	orrs	r1, r2
 800535c:	68ba      	ldr	r2, [r7, #8]
 800535e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005360:	4311      	orrs	r1, r2
 8005362:	68ba      	ldr	r2, [r7, #8]
 8005364:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005366:	4311      	orrs	r1, r2
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	6952      	ldr	r2, [r2, #20]
 800536c:	0492      	lsls	r2, r2, #18
 800536e:	4311      	orrs	r1, r2
 8005370:	68ba      	ldr	r2, [r7, #8]
 8005372:	6912      	ldr	r2, [r2, #16]
 8005374:	4311      	orrs	r1, r2
 8005376:	68ba      	ldr	r2, [r7, #8]
 8005378:	6a12      	ldr	r2, [r2, #32]
 800537a:	4311      	orrs	r1, r2
 800537c:	68ba      	ldr	r2, [r7, #8]
 800537e:	68d2      	ldr	r2, [r2, #12]
 8005380:	4311      	orrs	r1, r2
 8005382:	68ba      	ldr	r2, [r7, #8]
 8005384:	69d2      	ldr	r2, [r2, #28]
 8005386:	4311      	orrs	r1, r2
 8005388:	68ba      	ldr	r2, [r7, #8]
 800538a:	6992      	ldr	r2, [r2, #24]
 800538c:	4311      	orrs	r1, r2
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	430a      	orrs	r2, r1
 8005392:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800539a:	d075      	beq.n	8005488 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68ba      	ldr	r2, [r7, #8]
 80053a2:	6852      	ldr	r2, [r2, #4]
 80053a4:	619a      	str	r2, [r3, #24]
}
 80053a6:	e06f      	b.n	8005488 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68ba      	ldr	r2, [r7, #8]
 80053ae:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80053b0:	68ba      	ldr	r2, [r7, #8]
 80053b2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80053b4:	4311      	orrs	r1, r2
 80053b6:	68ba      	ldr	r2, [r7, #8]
 80053b8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80053ba:	4311      	orrs	r1, r2
 80053bc:	68ba      	ldr	r2, [r7, #8]
 80053be:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80053c0:	4311      	orrs	r1, r2
 80053c2:	68ba      	ldr	r2, [r7, #8]
 80053c4:	6952      	ldr	r2, [r2, #20]
 80053c6:	0492      	lsls	r2, r2, #18
 80053c8:	4311      	orrs	r1, r2
 80053ca:	68ba      	ldr	r2, [r7, #8]
 80053cc:	6912      	ldr	r2, [r2, #16]
 80053ce:	4311      	orrs	r1, r2
 80053d0:	68ba      	ldr	r2, [r7, #8]
 80053d2:	6a12      	ldr	r2, [r2, #32]
 80053d4:	4311      	orrs	r1, r2
 80053d6:	68ba      	ldr	r2, [r7, #8]
 80053d8:	69d2      	ldr	r2, [r2, #28]
 80053da:	4311      	orrs	r1, r2
 80053dc:	68ba      	ldr	r2, [r7, #8]
 80053de:	6992      	ldr	r2, [r2, #24]
 80053e0:	4311      	orrs	r1, r2
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	430a      	orrs	r2, r1
 80053e6:	615a      	str	r2, [r3, #20]
}
 80053e8:	e04e      	b.n	8005488 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	69db      	ldr	r3, [r3, #28]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d029      	beq.n	8005446 <QSPI_Config+0x2ae>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68ba      	ldr	r2, [r7, #8]
 80053f8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80053fa:	68ba      	ldr	r2, [r7, #8]
 80053fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80053fe:	4311      	orrs	r1, r2
 8005400:	68ba      	ldr	r2, [r7, #8]
 8005402:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005404:	4311      	orrs	r1, r2
 8005406:	68ba      	ldr	r2, [r7, #8]
 8005408:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800540a:	4311      	orrs	r1, r2
 800540c:	68ba      	ldr	r2, [r7, #8]
 800540e:	6952      	ldr	r2, [r2, #20]
 8005410:	0492      	lsls	r2, r2, #18
 8005412:	4311      	orrs	r1, r2
 8005414:	68ba      	ldr	r2, [r7, #8]
 8005416:	6a12      	ldr	r2, [r2, #32]
 8005418:	4311      	orrs	r1, r2
 800541a:	68ba      	ldr	r2, [r7, #8]
 800541c:	68d2      	ldr	r2, [r2, #12]
 800541e:	4311      	orrs	r1, r2
 8005420:	68ba      	ldr	r2, [r7, #8]
 8005422:	69d2      	ldr	r2, [r2, #28]
 8005424:	4311      	orrs	r1, r2
 8005426:	68ba      	ldr	r2, [r7, #8]
 8005428:	6992      	ldr	r2, [r2, #24]
 800542a:	4311      	orrs	r1, r2
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	430a      	orrs	r2, r1
 8005430:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005438:	d026      	beq.n	8005488 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68ba      	ldr	r2, [r7, #8]
 8005440:	6852      	ldr	r2, [r2, #4]
 8005442:	619a      	str	r2, [r3, #24]
}
 8005444:	e020      	b.n	8005488 <QSPI_Config+0x2f0>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800544a:	2b00      	cmp	r3, #0
 800544c:	d01c      	beq.n	8005488 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	68ba      	ldr	r2, [r7, #8]
 8005454:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005456:	68ba      	ldr	r2, [r7, #8]
 8005458:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800545a:	4311      	orrs	r1, r2
 800545c:	68ba      	ldr	r2, [r7, #8]
 800545e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005460:	4311      	orrs	r1, r2
 8005462:	68ba      	ldr	r2, [r7, #8]
 8005464:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005466:	4311      	orrs	r1, r2
 8005468:	68ba      	ldr	r2, [r7, #8]
 800546a:	6952      	ldr	r2, [r2, #20]
 800546c:	0492      	lsls	r2, r2, #18
 800546e:	4311      	orrs	r1, r2
 8005470:	68ba      	ldr	r2, [r7, #8]
 8005472:	6a12      	ldr	r2, [r2, #32]
 8005474:	4311      	orrs	r1, r2
 8005476:	68ba      	ldr	r2, [r7, #8]
 8005478:	69d2      	ldr	r2, [r2, #28]
 800547a:	4311      	orrs	r1, r2
 800547c:	68ba      	ldr	r2, [r7, #8]
 800547e:	6992      	ldr	r2, [r2, #24]
 8005480:	4311      	orrs	r1, r2
 8005482:	687a      	ldr	r2, [r7, #4]
 8005484:	430a      	orrs	r2, r1
 8005486:	615a      	str	r2, [r3, #20]
}
 8005488:	bf00      	nop
 800548a:	3714      	adds	r7, #20
 800548c:	46bd      	mov	sp, r7
 800548e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005492:	4770      	bx	lr

08005494 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b086      	sub	sp, #24
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800549c:	2300      	movs	r3, #0
 800549e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0310 	and.w	r3, r3, #16
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f000 80d0 	beq.w	800564e <HAL_RCC_OscConfig+0x1ba>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 80054ae:	4ba1      	ldr	r3, [pc, #644]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	f003 030c 	and.w	r3, r3, #12
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d179      	bne.n	80055ae <HAL_RCC_OscConfig+0x11a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80054ba:	4b9e      	ldr	r3, [pc, #632]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0302 	and.w	r3, r3, #2
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d005      	beq.n	80054d2 <HAL_RCC_OscConfig+0x3e>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	699b      	ldr	r3, [r3, #24]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d101      	bne.n	80054d2 <HAL_RCC_OscConfig+0x3e>
      {
        return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e33c      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a1a      	ldr	r2, [r3, #32]
 80054d6:	4b97      	ldr	r3, [pc, #604]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 0308 	and.w	r3, r3, #8
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d004      	beq.n	80054ec <HAL_RCC_OscConfig+0x58>
 80054e2:	4b94      	ldr	r3, [pc, #592]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80054ea:	e005      	b.n	80054f8 <HAL_RCC_OscConfig+0x64>
 80054ec:	4b91      	ldr	r3, [pc, #580]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80054ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80054f2:	091b      	lsrs	r3, r3, #4
 80054f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d923      	bls.n	8005544 <HAL_RCC_OscConfig+0xb0>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a1b      	ldr	r3, [r3, #32]
 8005500:	4618      	mov	r0, r3
 8005502:	f000 fd25 	bl	8005f50 <RCC_SetFlashLatencyFromMSIRange>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d001      	beq.n	8005510 <HAL_RCC_OscConfig+0x7c>
          {
            return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e31d      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005510:	4a88      	ldr	r2, [pc, #544]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005512:	4b88      	ldr	r3, [pc, #544]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f043 0308 	orr.w	r3, r3, #8
 800551a:	6013      	str	r3, [r2, #0]
 800551c:	4985      	ldr	r1, [pc, #532]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 800551e:	4b85      	ldr	r3, [pc, #532]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6a1b      	ldr	r3, [r3, #32]
 800552a:	4313      	orrs	r3, r2
 800552c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800552e:	4981      	ldr	r1, [pc, #516]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005530:	4b80      	ldr	r3, [pc, #512]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	69db      	ldr	r3, [r3, #28]
 800553c:	021b      	lsls	r3, r3, #8
 800553e:	4313      	orrs	r3, r2
 8005540:	604b      	str	r3, [r1, #4]
 8005542:	e022      	b.n	800558a <HAL_RCC_OscConfig+0xf6>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005544:	4a7b      	ldr	r2, [pc, #492]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005546:	4b7b      	ldr	r3, [pc, #492]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f043 0308 	orr.w	r3, r3, #8
 800554e:	6013      	str	r3, [r2, #0]
 8005550:	4978      	ldr	r1, [pc, #480]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005552:	4b78      	ldr	r3, [pc, #480]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a1b      	ldr	r3, [r3, #32]
 800555e:	4313      	orrs	r3, r2
 8005560:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005562:	4974      	ldr	r1, [pc, #464]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005564:	4b73      	ldr	r3, [pc, #460]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	69db      	ldr	r3, [r3, #28]
 8005570:	021b      	lsls	r3, r3, #8
 8005572:	4313      	orrs	r3, r2
 8005574:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	4618      	mov	r0, r3
 800557c:	f000 fce8 	bl	8005f50 <RCC_SetFlashLatencyFromMSIRange>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d001      	beq.n	800558a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e2e0      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800558a:	f000 fbfd 	bl	8005d88 <HAL_RCC_GetSysClockFreq>
 800558e:	4601      	mov	r1, r0
 8005590:	4b68      	ldr	r3, [pc, #416]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	091b      	lsrs	r3, r3, #4
 8005596:	f003 030f 	and.w	r3, r3, #15
 800559a:	4a67      	ldr	r2, [pc, #412]	; (8005738 <HAL_RCC_OscConfig+0x2a4>)
 800559c:	5cd3      	ldrb	r3, [r2, r3]
 800559e:	fa21 f303 	lsr.w	r3, r1, r3
 80055a2:	4a66      	ldr	r2, [pc, #408]	; (800573c <HAL_RCC_OscConfig+0x2a8>)
 80055a4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 80055a6:	2000      	movs	r0, #0
 80055a8:	f7fd f8d8 	bl	800275c <HAL_InitTick>
 80055ac:	e04f      	b.n	800564e <HAL_RCC_OscConfig+0x1ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d032      	beq.n	800561c <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80055b6:	4a5f      	ldr	r2, [pc, #380]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80055b8:	4b5e      	ldr	r3, [pc, #376]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f043 0301 	orr.w	r3, r3, #1
 80055c0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80055c2:	f7fd f8f5 	bl	80027b0 <HAL_GetTick>
 80055c6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 80055c8:	e008      	b.n	80055dc <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80055ca:	f7fd f8f1 	bl	80027b0 <HAL_GetTick>
 80055ce:	4602      	mov	r2, r0
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	1ad3      	subs	r3, r2, r3
 80055d4:	2b02      	cmp	r3, #2
 80055d6:	d901      	bls.n	80055dc <HAL_RCC_OscConfig+0x148>
          {
            return HAL_TIMEOUT;
 80055d8:	2303      	movs	r3, #3
 80055da:	e2b7      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 80055dc:	4b55      	ldr	r3, [pc, #340]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 0302 	and.w	r3, r3, #2
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d0f0      	beq.n	80055ca <HAL_RCC_OscConfig+0x136>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80055e8:	4a52      	ldr	r2, [pc, #328]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80055ea:	4b52      	ldr	r3, [pc, #328]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f043 0308 	orr.w	r3, r3, #8
 80055f2:	6013      	str	r3, [r2, #0]
 80055f4:	494f      	ldr	r1, [pc, #316]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80055f6:	4b4f      	ldr	r3, [pc, #316]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6a1b      	ldr	r3, [r3, #32]
 8005602:	4313      	orrs	r3, r2
 8005604:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005606:	494b      	ldr	r1, [pc, #300]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005608:	4b4a      	ldr	r3, [pc, #296]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	69db      	ldr	r3, [r3, #28]
 8005614:	021b      	lsls	r3, r3, #8
 8005616:	4313      	orrs	r3, r2
 8005618:	604b      	str	r3, [r1, #4]
 800561a:	e018      	b.n	800564e <HAL_RCC_OscConfig+0x1ba>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800561c:	4a45      	ldr	r2, [pc, #276]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 800561e:	4b45      	ldr	r3, [pc, #276]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f023 0301 	bic.w	r3, r3, #1
 8005626:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005628:	f7fd f8c2 	bl	80027b0 <HAL_GetTick>
 800562c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 800562e:	e008      	b.n	8005642 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005630:	f7fd f8be 	bl	80027b0 <HAL_GetTick>
 8005634:	4602      	mov	r2, r0
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	2b02      	cmp	r3, #2
 800563c:	d901      	bls.n	8005642 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800563e:	2303      	movs	r3, #3
 8005640:	e284      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8005642:	4b3c      	ldr	r3, [pc, #240]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0302 	and.w	r3, r3, #2
 800564a:	2b00      	cmp	r3, #0
 800564c:	d1f0      	bne.n	8005630 <HAL_RCC_OscConfig+0x19c>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 0301 	and.w	r3, r3, #1
 8005656:	2b00      	cmp	r3, #0
 8005658:	d07a      	beq.n	8005750 <HAL_RCC_OscConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 800565a:	4b36      	ldr	r3, [pc, #216]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f003 030c 	and.w	r3, r3, #12
 8005662:	2b08      	cmp	r3, #8
 8005664:	d00b      	beq.n	800567e <HAL_RCC_OscConfig+0x1ea>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005666:	4b33      	ldr	r3, [pc, #204]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 800566e:	2b0c      	cmp	r3, #12
 8005670:	d111      	bne.n	8005696 <HAL_RCC_OscConfig+0x202>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005672:	4b30      	ldr	r3, [pc, #192]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005674:	68db      	ldr	r3, [r3, #12]
 8005676:	f003 0303 	and.w	r3, r3, #3
 800567a:	2b03      	cmp	r3, #3
 800567c:	d10b      	bne.n	8005696 <HAL_RCC_OscConfig+0x202>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800567e:	4b2d      	ldr	r3, [pc, #180]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d061      	beq.n	800574e <HAL_RCC_OscConfig+0x2ba>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d15d      	bne.n	800574e <HAL_RCC_OscConfig+0x2ba>
      {
        return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e25a      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800569e:	d106      	bne.n	80056ae <HAL_RCC_OscConfig+0x21a>
 80056a0:	4a24      	ldr	r2, [pc, #144]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80056a2:	4b24      	ldr	r3, [pc, #144]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056aa:	6013      	str	r3, [r2, #0]
 80056ac:	e01d      	b.n	80056ea <HAL_RCC_OscConfig+0x256>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80056b6:	d10c      	bne.n	80056d2 <HAL_RCC_OscConfig+0x23e>
 80056b8:	4a1e      	ldr	r2, [pc, #120]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80056ba:	4b1e      	ldr	r3, [pc, #120]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80056c2:	6013      	str	r3, [r2, #0]
 80056c4:	4a1b      	ldr	r2, [pc, #108]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80056c6:	4b1b      	ldr	r3, [pc, #108]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056ce:	6013      	str	r3, [r2, #0]
 80056d0:	e00b      	b.n	80056ea <HAL_RCC_OscConfig+0x256>
 80056d2:	4a18      	ldr	r2, [pc, #96]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80056d4:	4b17      	ldr	r3, [pc, #92]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056dc:	6013      	str	r3, [r2, #0]
 80056de:	4a15      	ldr	r2, [pc, #84]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80056e0:	4b14      	ldr	r3, [pc, #80]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056e8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d013      	beq.n	800571a <HAL_RCC_OscConfig+0x286>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056f2:	f7fd f85d 	bl	80027b0 <HAL_GetTick>
 80056f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 80056f8:	e008      	b.n	800570c <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056fa:	f7fd f859 	bl	80027b0 <HAL_GetTick>
 80056fe:	4602      	mov	r2, r0
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	2b64      	cmp	r3, #100	; 0x64
 8005706:	d901      	bls.n	800570c <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 8005708:	2303      	movs	r3, #3
 800570a:	e21f      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 800570c:	4b09      	ldr	r3, [pc, #36]	; (8005734 <HAL_RCC_OscConfig+0x2a0>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005714:	2b00      	cmp	r3, #0
 8005716:	d0f0      	beq.n	80056fa <HAL_RCC_OscConfig+0x266>
 8005718:	e01a      	b.n	8005750 <HAL_RCC_OscConfig+0x2bc>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800571a:	f7fd f849 	bl	80027b0 <HAL_GetTick>
 800571e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8005720:	e00e      	b.n	8005740 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005722:	f7fd f845 	bl	80027b0 <HAL_GetTick>
 8005726:	4602      	mov	r2, r0
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	1ad3      	subs	r3, r2, r3
 800572c:	2b64      	cmp	r3, #100	; 0x64
 800572e:	d907      	bls.n	8005740 <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 8005730:	2303      	movs	r3, #3
 8005732:	e20b      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
 8005734:	40021000 	.word	0x40021000
 8005738:	08008698 	.word	0x08008698
 800573c:	20000038 	.word	0x20000038
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8005740:	4ba9      	ldr	r3, [pc, #676]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005748:	2b00      	cmp	r3, #0
 800574a:	d1ea      	bne.n	8005722 <HAL_RCC_OscConfig+0x28e>
 800574c:	e000      	b.n	8005750 <HAL_RCC_OscConfig+0x2bc>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800574e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f003 0302 	and.w	r3, r3, #2
 8005758:	2b00      	cmp	r3, #0
 800575a:	d069      	beq.n	8005830 <HAL_RCC_OscConfig+0x39c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 800575c:	4ba2      	ldr	r3, [pc, #648]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f003 030c 	and.w	r3, r3, #12
 8005764:	2b04      	cmp	r3, #4
 8005766:	d00b      	beq.n	8005780 <HAL_RCC_OscConfig+0x2ec>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005768:	4b9f      	ldr	r3, [pc, #636]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8005770:	2b0c      	cmp	r3, #12
 8005772:	d11c      	bne.n	80057ae <HAL_RCC_OscConfig+0x31a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005774:	4b9c      	ldr	r3, [pc, #624]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	f003 0303 	and.w	r3, r3, #3
 800577c:	2b02      	cmp	r3, #2
 800577e:	d116      	bne.n	80057ae <HAL_RCC_OscConfig+0x31a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005780:	4b99      	ldr	r3, [pc, #612]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005788:	2b00      	cmp	r3, #0
 800578a:	d005      	beq.n	8005798 <HAL_RCC_OscConfig+0x304>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d101      	bne.n	8005798 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e1d9      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005798:	4993      	ldr	r1, [pc, #588]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 800579a:	4b93      	ldr	r3, [pc, #588]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	691b      	ldr	r3, [r3, #16]
 80057a6:	061b      	lsls	r3, r3, #24
 80057a8:	4313      	orrs	r3, r2
 80057aa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057ac:	e040      	b.n	8005830 <HAL_RCC_OscConfig+0x39c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d023      	beq.n	80057fe <HAL_RCC_OscConfig+0x36a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057b6:	4a8c      	ldr	r2, [pc, #560]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 80057b8:	4b8b      	ldr	r3, [pc, #556]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057c2:	f7fc fff5 	bl	80027b0 <HAL_GetTick>
 80057c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80057c8:	e008      	b.n	80057dc <HAL_RCC_OscConfig+0x348>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057ca:	f7fc fff1 	bl	80027b0 <HAL_GetTick>
 80057ce:	4602      	mov	r2, r0
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	1ad3      	subs	r3, r2, r3
 80057d4:	2b02      	cmp	r3, #2
 80057d6:	d901      	bls.n	80057dc <HAL_RCC_OscConfig+0x348>
          {
            return HAL_TIMEOUT;
 80057d8:	2303      	movs	r3, #3
 80057da:	e1b7      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80057dc:	4b82      	ldr	r3, [pc, #520]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d0f0      	beq.n	80057ca <HAL_RCC_OscConfig+0x336>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057e8:	497f      	ldr	r1, [pc, #508]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 80057ea:	4b7f      	ldr	r3, [pc, #508]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	061b      	lsls	r3, r3, #24
 80057f8:	4313      	orrs	r3, r2
 80057fa:	604b      	str	r3, [r1, #4]
 80057fc:	e018      	b.n	8005830 <HAL_RCC_OscConfig+0x39c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057fe:	4a7a      	ldr	r2, [pc, #488]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005800:	4b79      	ldr	r3, [pc, #484]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005808:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800580a:	f7fc ffd1 	bl	80027b0 <HAL_GetTick>
 800580e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8005810:	e008      	b.n	8005824 <HAL_RCC_OscConfig+0x390>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005812:	f7fc ffcd 	bl	80027b0 <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	2b02      	cmp	r3, #2
 800581e:	d901      	bls.n	8005824 <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e193      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8005824:	4b70      	ldr	r3, [pc, #448]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800582c:	2b00      	cmp	r3, #0
 800582e:	d1f0      	bne.n	8005812 <HAL_RCC_OscConfig+0x37e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 0308 	and.w	r3, r3, #8
 8005838:	2b00      	cmp	r3, #0
 800583a:	d03c      	beq.n	80058b6 <HAL_RCC_OscConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	695b      	ldr	r3, [r3, #20]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d01c      	beq.n	800587e <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005844:	4a68      	ldr	r2, [pc, #416]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005846:	4b68      	ldr	r3, [pc, #416]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005848:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800584c:	f043 0301 	orr.w	r3, r3, #1
 8005850:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005854:	f7fc ffac 	bl	80027b0 <HAL_GetTick>
 8005858:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 800585a:	e008      	b.n	800586e <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800585c:	f7fc ffa8 	bl	80027b0 <HAL_GetTick>
 8005860:	4602      	mov	r2, r0
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	1ad3      	subs	r3, r2, r3
 8005866:	2b02      	cmp	r3, #2
 8005868:	d901      	bls.n	800586e <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	e16e      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 800586e:	4b5e      	ldr	r3, [pc, #376]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005870:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005874:	f003 0302 	and.w	r3, r3, #2
 8005878:	2b00      	cmp	r3, #0
 800587a:	d0ef      	beq.n	800585c <HAL_RCC_OscConfig+0x3c8>
 800587c:	e01b      	b.n	80058b6 <HAL_RCC_OscConfig+0x422>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800587e:	4a5a      	ldr	r2, [pc, #360]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005880:	4b59      	ldr	r3, [pc, #356]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005882:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005886:	f023 0301 	bic.w	r3, r3, #1
 800588a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800588e:	f7fc ff8f 	bl	80027b0 <HAL_GetTick>
 8005892:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8005894:	e008      	b.n	80058a8 <HAL_RCC_OscConfig+0x414>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005896:	f7fc ff8b 	bl	80027b0 <HAL_GetTick>
 800589a:	4602      	mov	r2, r0
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	1ad3      	subs	r3, r2, r3
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d901      	bls.n	80058a8 <HAL_RCC_OscConfig+0x414>
        {
          return HAL_TIMEOUT;
 80058a4:	2303      	movs	r3, #3
 80058a6:	e151      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 80058a8:	4b4f      	ldr	r3, [pc, #316]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 80058aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058ae:	f003 0302 	and.w	r3, r3, #2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d1ef      	bne.n	8005896 <HAL_RCC_OscConfig+0x402>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 0304 	and.w	r3, r3, #4
 80058be:	2b00      	cmp	r3, #0
 80058c0:	f000 80a6 	beq.w	8005a10 <HAL_RCC_OscConfig+0x57c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058c4:	2300      	movs	r3, #0
 80058c6:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80058c8:	4b47      	ldr	r3, [pc, #284]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 80058ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d10d      	bne.n	80058f0 <HAL_RCC_OscConfig+0x45c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058d4:	4a44      	ldr	r2, [pc, #272]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 80058d6:	4b44      	ldr	r3, [pc, #272]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 80058d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058de:	6593      	str	r3, [r2, #88]	; 0x58
 80058e0:	4b41      	ldr	r3, [pc, #260]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 80058e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058e8:	60fb      	str	r3, [r7, #12]
 80058ea:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80058ec:	2301      	movs	r3, #1
 80058ee:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058f0:	4b3e      	ldr	r3, [pc, #248]	; (80059ec <HAL_RCC_OscConfig+0x558>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d118      	bne.n	800592e <HAL_RCC_OscConfig+0x49a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058fc:	4a3b      	ldr	r2, [pc, #236]	; (80059ec <HAL_RCC_OscConfig+0x558>)
 80058fe:	4b3b      	ldr	r3, [pc, #236]	; (80059ec <HAL_RCC_OscConfig+0x558>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005906:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005908:	f7fc ff52 	bl	80027b0 <HAL_GetTick>
 800590c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800590e:	e008      	b.n	8005922 <HAL_RCC_OscConfig+0x48e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005910:	f7fc ff4e 	bl	80027b0 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	2b02      	cmp	r3, #2
 800591c:	d901      	bls.n	8005922 <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e114      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005922:	4b32      	ldr	r3, [pc, #200]	; (80059ec <HAL_RCC_OscConfig+0x558>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800592a:	2b00      	cmp	r3, #0
 800592c:	d0f0      	beq.n	8005910 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	2b01      	cmp	r3, #1
 8005934:	d108      	bne.n	8005948 <HAL_RCC_OscConfig+0x4b4>
 8005936:	4a2c      	ldr	r2, [pc, #176]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005938:	4b2b      	ldr	r3, [pc, #172]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 800593a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800593e:	f043 0301 	orr.w	r3, r3, #1
 8005942:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005946:	e024      	b.n	8005992 <HAL_RCC_OscConfig+0x4fe>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	2b05      	cmp	r3, #5
 800594e:	d110      	bne.n	8005972 <HAL_RCC_OscConfig+0x4de>
 8005950:	4a25      	ldr	r2, [pc, #148]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005952:	4b25      	ldr	r3, [pc, #148]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005954:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005958:	f043 0304 	orr.w	r3, r3, #4
 800595c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005960:	4a21      	ldr	r2, [pc, #132]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005962:	4b21      	ldr	r3, [pc, #132]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005964:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005968:	f043 0301 	orr.w	r3, r3, #1
 800596c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005970:	e00f      	b.n	8005992 <HAL_RCC_OscConfig+0x4fe>
 8005972:	4a1d      	ldr	r2, [pc, #116]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005974:	4b1c      	ldr	r3, [pc, #112]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005976:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800597a:	f023 0301 	bic.w	r3, r3, #1
 800597e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005982:	4a19      	ldr	r2, [pc, #100]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005984:	4b18      	ldr	r3, [pc, #96]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 8005986:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800598a:	f023 0304 	bic.w	r3, r3, #4
 800598e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d016      	beq.n	80059c8 <HAL_RCC_OscConfig+0x534>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800599a:	f7fc ff09 	bl	80027b0 <HAL_GetTick>
 800599e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80059a0:	e00a      	b.n	80059b8 <HAL_RCC_OscConfig+0x524>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059a2:	f7fc ff05 	bl	80027b0 <HAL_GetTick>
 80059a6:	4602      	mov	r2, r0
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d901      	bls.n	80059b8 <HAL_RCC_OscConfig+0x524>
        {
          return HAL_TIMEOUT;
 80059b4:	2303      	movs	r3, #3
 80059b6:	e0c9      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80059b8:	4b0b      	ldr	r3, [pc, #44]	; (80059e8 <HAL_RCC_OscConfig+0x554>)
 80059ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059be:	f003 0302 	and.w	r3, r3, #2
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d0ed      	beq.n	80059a2 <HAL_RCC_OscConfig+0x50e>
 80059c6:	e01a      	b.n	80059fe <HAL_RCC_OscConfig+0x56a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059c8:	f7fc fef2 	bl	80027b0 <HAL_GetTick>
 80059cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 80059ce:	e00f      	b.n	80059f0 <HAL_RCC_OscConfig+0x55c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059d0:	f7fc feee 	bl	80027b0 <HAL_GetTick>
 80059d4:	4602      	mov	r2, r0
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	1ad3      	subs	r3, r2, r3
 80059da:	f241 3288 	movw	r2, #5000	; 0x1388
 80059de:	4293      	cmp	r3, r2
 80059e0:	d906      	bls.n	80059f0 <HAL_RCC_OscConfig+0x55c>
        {
          return HAL_TIMEOUT;
 80059e2:	2303      	movs	r3, #3
 80059e4:	e0b2      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
 80059e6:	bf00      	nop
 80059e8:	40021000 	.word	0x40021000
 80059ec:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 80059f0:	4b58      	ldr	r3, [pc, #352]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 80059f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059f6:	f003 0302 	and.w	r3, r3, #2
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d1e8      	bne.n	80059d0 <HAL_RCC_OscConfig+0x53c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80059fe:	7dfb      	ldrb	r3, [r7, #23]
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d105      	bne.n	8005a10 <HAL_RCC_OscConfig+0x57c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a04:	4a53      	ldr	r2, [pc, #332]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005a06:	4b53      	ldr	r3, [pc, #332]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a0e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	f000 8098 	beq.w	8005b4a <HAL_RCC_OscConfig+0x6b6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a1a:	4b4e      	ldr	r3, [pc, #312]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f003 030c 	and.w	r3, r3, #12
 8005a22:	2b0c      	cmp	r3, #12
 8005a24:	f000 808f 	beq.w	8005b46 <HAL_RCC_OscConfig+0x6b2>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a2c:	2b02      	cmp	r3, #2
 8005a2e:	d156      	bne.n	8005ade <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a30:	4a48      	ldr	r2, [pc, #288]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005a32:	4b48      	ldr	r3, [pc, #288]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a3c:	f7fc feb8 	bl	80027b0 <HAL_GetTick>
 8005a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005a42:	e008      	b.n	8005a56 <HAL_RCC_OscConfig+0x5c2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a44:	f7fc feb4 	bl	80027b0 <HAL_GetTick>
 8005a48:	4602      	mov	r2, r0
 8005a4a:	693b      	ldr	r3, [r7, #16]
 8005a4c:	1ad3      	subs	r3, r2, r3
 8005a4e:	2b02      	cmp	r3, #2
 8005a50:	d901      	bls.n	8005a56 <HAL_RCC_OscConfig+0x5c2>
          {
            return HAL_TIMEOUT;
 8005a52:	2303      	movs	r3, #3
 8005a54:	e07a      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005a56:	4b3f      	ldr	r3, [pc, #252]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1f0      	bne.n	8005a44 <HAL_RCC_OscConfig+0x5b0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a62:	493c      	ldr	r1, [pc, #240]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	011a      	lsls	r2, r3, #4
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a70:	021b      	lsls	r3, r3, #8
 8005a72:	431a      	orrs	r2, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a78:	091b      	lsrs	r3, r3, #4
 8005a7a:	045b      	lsls	r3, r3, #17
 8005a7c:	431a      	orrs	r2, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a82:	431a      	orrs	r2, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a88:	085b      	lsrs	r3, r3, #1
 8005a8a:	3b01      	subs	r3, #1
 8005a8c:	055b      	lsls	r3, r3, #21
 8005a8e:	431a      	orrs	r2, r3
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a94:	085b      	lsrs	r3, r3, #1
 8005a96:	3b01      	subs	r3, #1
 8005a98:	065b      	lsls	r3, r3, #25
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a9e:	4a2d      	ldr	r2, [pc, #180]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005aa0:	4b2c      	ldr	r3, [pc, #176]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005aa8:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005aaa:	4a2a      	ldr	r2, [pc, #168]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005aac:	4b29      	ldr	r3, [pc, #164]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ab4:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab6:	f7fc fe7b 	bl	80027b0 <HAL_GetTick>
 8005aba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8005abc:	e008      	b.n	8005ad0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005abe:	f7fc fe77 	bl	80027b0 <HAL_GetTick>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	1ad3      	subs	r3, r2, r3
 8005ac8:	2b02      	cmp	r3, #2
 8005aca:	d901      	bls.n	8005ad0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8005acc:	2303      	movs	r3, #3
 8005ace:	e03d      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8005ad0:	4b20      	ldr	r3, [pc, #128]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d0f0      	beq.n	8005abe <HAL_RCC_OscConfig+0x62a>
 8005adc:	e035      	b.n	8005b4a <HAL_RCC_OscConfig+0x6b6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ade:	4a1d      	ldr	r2, [pc, #116]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005ae0:	4b1c      	ldr	r3, [pc, #112]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005ae8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8005aea:	4b1a      	ldr	r3, [pc, #104]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d10b      	bne.n	8005b0e <HAL_RCC_OscConfig+0x67a>
#if defined(RCC_PLLSAI2_SUPPORT)
           &&
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8005af6:	4b17      	ldr	r3, [pc, #92]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
           &&
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d105      	bne.n	8005b0e <HAL_RCC_OscConfig+0x67a>
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005b02:	4a14      	ldr	r2, [pc, #80]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005b04:	4b13      	ldr	r3, [pc, #76]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	f023 0303 	bic.w	r3, r3, #3
 8005b0c:	60d3      	str	r3, [r2, #12]
        }

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005b0e:	4a11      	ldr	r2, [pc, #68]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005b10:	4b10      	ldr	r3, [pc, #64]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005b18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b1c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b1e:	f7fc fe47 	bl	80027b0 <HAL_GetTick>
 8005b22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005b24:	e008      	b.n	8005b38 <HAL_RCC_OscConfig+0x6a4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b26:	f7fc fe43 	bl	80027b0 <HAL_GetTick>
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	1ad3      	subs	r3, r2, r3
 8005b30:	2b02      	cmp	r3, #2
 8005b32:	d901      	bls.n	8005b38 <HAL_RCC_OscConfig+0x6a4>
          {
            return HAL_TIMEOUT;
 8005b34:	2303      	movs	r3, #3
 8005b36:	e009      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8005b38:	4b06      	ldr	r3, [pc, #24]	; (8005b54 <HAL_RCC_OscConfig+0x6c0>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d1f0      	bne.n	8005b26 <HAL_RCC_OscConfig+0x692>
 8005b44:	e001      	b.n	8005b4a <HAL_RCC_OscConfig+0x6b6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	e000      	b.n	8005b4c <HAL_RCC_OscConfig+0x6b8>
    }
  }
  return HAL_OK;
 8005b4a:	2300      	movs	r3, #0
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3718      	adds	r7, #24
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	40021000 	.word	0x40021000

08005b58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b084      	sub	sp, #16
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005b62:	2300      	movs	r3, #0
 8005b64:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8005b66:	4b84      	ldr	r3, [pc, #528]	; (8005d78 <HAL_RCC_ClockConfig+0x220>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 0207 	and.w	r2, r3, #7
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d210      	bcs.n	8005b96 <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b74:	4980      	ldr	r1, [pc, #512]	; (8005d78 <HAL_RCC_ClockConfig+0x220>)
 8005b76:	4b80      	ldr	r3, [pc, #512]	; (8005d78 <HAL_RCC_ClockConfig+0x220>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f023 0207 	bic.w	r2, r3, #7
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8005b84:	4b7c      	ldr	r3, [pc, #496]	; (8005d78 <HAL_RCC_ClockConfig+0x220>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 0207 	and.w	r2, r3, #7
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d001      	beq.n	8005b96 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e0ec      	b.n	8005d70 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0301 	and.w	r3, r3, #1
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	f000 808e 	beq.w	8005cc0 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	2b03      	cmp	r3, #3
 8005baa:	d107      	bne.n	8005bbc <HAL_RCC_ClockConfig+0x64>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8005bac:	4b73      	ldr	r3, [pc, #460]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d121      	bne.n	8005bfc <HAL_RCC_ClockConfig+0xa4>
      {
        return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e0d9      	b.n	8005d70 <HAL_RCC_ClockConfig+0x218>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d107      	bne.n	8005bd4 <HAL_RCC_ClockConfig+0x7c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8005bc4:	4b6d      	ldr	r3, [pc, #436]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d115      	bne.n	8005bfc <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	e0cd      	b.n	8005d70 <HAL_RCC_ClockConfig+0x218>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d107      	bne.n	8005bec <HAL_RCC_ClockConfig+0x94>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8005bdc:	4b67      	ldr	r3, [pc, #412]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 0302 	and.w	r3, r3, #2
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d109      	bne.n	8005bfc <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e0c1      	b.n	8005d70 <HAL_RCC_ClockConfig+0x218>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8005bec:	4b63      	ldr	r3, [pc, #396]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d101      	bne.n	8005bfc <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e0b9      	b.n	8005d70 <HAL_RCC_ClockConfig+0x218>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005bfc:	495f      	ldr	r1, [pc, #380]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005bfe:	4b5f      	ldr	r3, [pc, #380]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	f023 0203 	bic.w	r2, r3, #3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c0e:	f7fc fdcf 	bl	80027b0 <HAL_GetTick>
 8005c12:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	2b03      	cmp	r3, #3
 8005c1a:	d112      	bne.n	8005c42 <HAL_RCC_ClockConfig+0xea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c1c:	e00a      	b.n	8005c34 <HAL_RCC_ClockConfig+0xdc>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c1e:	f7fc fdc7 	bl	80027b0 <HAL_GetTick>
 8005c22:	4602      	mov	r2, r0
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	1ad3      	subs	r3, r2, r3
 8005c28:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d901      	bls.n	8005c34 <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_TIMEOUT;
 8005c30:	2303      	movs	r3, #3
 8005c32:	e09d      	b.n	8005d70 <HAL_RCC_ClockConfig+0x218>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c34:	4b51      	ldr	r3, [pc, #324]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	f003 030c 	and.w	r3, r3, #12
 8005c3c:	2b0c      	cmp	r3, #12
 8005c3e:	d1ee      	bne.n	8005c1e <HAL_RCC_ClockConfig+0xc6>
 8005c40:	e03e      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x168>
        }
      }
    }
    else
    {
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d112      	bne.n	8005c70 <HAL_RCC_ClockConfig+0x118>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8005c4a:	e00a      	b.n	8005c62 <HAL_RCC_ClockConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c4c:	f7fc fdb0 	bl	80027b0 <HAL_GetTick>
 8005c50:	4602      	mov	r2, r0
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d901      	bls.n	8005c62 <HAL_RCC_ClockConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e086      	b.n	8005d70 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8005c62:	4b46      	ldr	r3, [pc, #280]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f003 030c 	and.w	r3, r3, #12
 8005c6a:	2b08      	cmp	r3, #8
 8005c6c:	d1ee      	bne.n	8005c4c <HAL_RCC_ClockConfig+0xf4>
 8005c6e:	e027      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x168>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d11d      	bne.n	8005cb4 <HAL_RCC_ClockConfig+0x15c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8005c78:	e00a      	b.n	8005c90 <HAL_RCC_ClockConfig+0x138>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c7a:	f7fc fd99 	bl	80027b0 <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d901      	bls.n	8005c90 <HAL_RCC_ClockConfig+0x138>
          {
            return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e06f      	b.n	8005d70 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8005c90:	4b3a      	ldr	r3, [pc, #232]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f003 030c 	and.w	r3, r3, #12
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d1ee      	bne.n	8005c7a <HAL_RCC_ClockConfig+0x122>
 8005c9c:	e010      	b.n	8005cc0 <HAL_RCC_ClockConfig+0x168>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c9e:	f7fc fd87 	bl	80027b0 <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d901      	bls.n	8005cb4 <HAL_RCC_ClockConfig+0x15c>
          {
            return HAL_TIMEOUT;
 8005cb0:	2303      	movs	r3, #3
 8005cb2:	e05d      	b.n	8005d70 <HAL_RCC_ClockConfig+0x218>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8005cb4:	4b31      	ldr	r3, [pc, #196]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f003 030c 	and.w	r3, r3, #12
 8005cbc:	2b04      	cmp	r3, #4
 8005cbe:	d1ee      	bne.n	8005c9e <HAL_RCC_ClockConfig+0x146>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 0302 	and.w	r3, r3, #2
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d008      	beq.n	8005cde <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ccc:	492b      	ldr	r1, [pc, #172]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005cce:	4b2b      	ldr	r3, [pc, #172]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8005cde:	4b26      	ldr	r3, [pc, #152]	; (8005d78 <HAL_RCC_ClockConfig+0x220>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f003 0207 	and.w	r2, r3, #7
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d910      	bls.n	8005d0e <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cec:	4922      	ldr	r1, [pc, #136]	; (8005d78 <HAL_RCC_ClockConfig+0x220>)
 8005cee:	4b22      	ldr	r3, [pc, #136]	; (8005d78 <HAL_RCC_ClockConfig+0x220>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f023 0207 	bic.w	r2, r3, #7
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8005cfc:	4b1e      	ldr	r3, [pc, #120]	; (8005d78 <HAL_RCC_ClockConfig+0x220>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0207 	and.w	r2, r3, #7
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d001      	beq.n	8005d0e <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e030      	b.n	8005d70 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 0304 	and.w	r3, r3, #4
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d008      	beq.n	8005d2c <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d1a:	4918      	ldr	r1, [pc, #96]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005d1c:	4b17      	ldr	r3, [pc, #92]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0308 	and.w	r3, r3, #8
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d009      	beq.n	8005d4c <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d38:	4910      	ldr	r1, [pc, #64]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005d3a:	4b10      	ldr	r3, [pc, #64]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	00db      	lsls	r3, r3, #3
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d4c:	f000 f81c 	bl	8005d88 <HAL_RCC_GetSysClockFreq>
 8005d50:	4601      	mov	r1, r0
 8005d52:	4b0a      	ldr	r3, [pc, #40]	; (8005d7c <HAL_RCC_ClockConfig+0x224>)
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	091b      	lsrs	r3, r3, #4
 8005d58:	f003 030f 	and.w	r3, r3, #15
 8005d5c:	4a08      	ldr	r2, [pc, #32]	; (8005d80 <HAL_RCC_ClockConfig+0x228>)
 8005d5e:	5cd3      	ldrb	r3, [r2, r3]
 8005d60:	fa21 f303 	lsr.w	r3, r1, r3
 8005d64:	4a07      	ldr	r2, [pc, #28]	; (8005d84 <HAL_RCC_ClockConfig+0x22c>)
 8005d66:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005d68:	2000      	movs	r0, #0
 8005d6a:	f7fc fcf7 	bl	800275c <HAL_InitTick>

  return HAL_OK;
 8005d6e:	2300      	movs	r3, #0
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3710      	adds	r7, #16
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	40022000 	.word	0x40022000
 8005d7c:	40021000 	.word	0x40021000
 8005d80:	08008698 	.word	0x08008698
 8005d84:	20000038 	.word	0x20000038

08005d88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b087      	sub	sp, #28
 8005d8c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	617b      	str	r3, [r7, #20]
 8005d92:	2300      	movs	r3, #0
 8005d94:	613b      	str	r3, [r7, #16]
 8005d96:	2300      	movs	r3, #0
 8005d98:	60bb      	str	r3, [r7, #8]
 8005d9a:	2302      	movs	r3, #2
 8005d9c:	607b      	str	r3, [r7, #4]
 8005d9e:	2302      	movs	r3, #2
 8005da0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005da2:	2300      	movs	r3, #0
 8005da4:	60fb      	str	r3, [r7, #12]

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8005da6:	4b4c      	ldr	r3, [pc, #304]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	f003 030c 	and.w	r3, r3, #12
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00b      	beq.n	8005dca <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8005db2:	4b49      	ldr	r3, [pc, #292]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8005dba:	2b0c      	cmp	r3, #12
 8005dbc:	d127      	bne.n	8005e0e <HAL_RCC_GetSysClockFreq+0x86>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8005dbe:	4b46      	ldr	r3, [pc, #280]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005dc0:	68db      	ldr	r3, [r3, #12]
 8005dc2:	f003 0303 	and.w	r3, r3, #3
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d121      	bne.n	8005e0e <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8005dca:	4b43      	ldr	r3, [pc, #268]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 0308 	and.w	r3, r3, #8
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d107      	bne.n	8005de6 <HAL_RCC_GetSysClockFreq+0x5e>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005dd6:	4b40      	ldr	r3, [pc, #256]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005dd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ddc:	0a1b      	lsrs	r3, r3, #8
 8005dde:	f003 030f 	and.w	r3, r3, #15
 8005de2:	617b      	str	r3, [r7, #20]
 8005de4:	e005      	b.n	8005df2 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005de6:	4b3c      	ldr	r3, [pc, #240]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	091b      	lsrs	r3, r3, #4
 8005dec:	f003 030f 	and.w	r3, r3, #15
 8005df0:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005df2:	4a3a      	ldr	r2, [pc, #232]	; (8005edc <HAL_RCC_GetSysClockFreq+0x154>)
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dfa:	617b      	str	r3, [r7, #20]

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8005dfc:	4b36      	ldr	r3, [pc, #216]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	f003 030c 	and.w	r3, r3, #12
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d113      	bne.n	8005e30 <HAL_RCC_GetSysClockFreq+0xa8>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	60fb      	str	r3, [r7, #12]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8005e0c:	e010      	b.n	8005e30 <HAL_RCC_GetSysClockFreq+0xa8>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005e0e:	4b32      	ldr	r3, [pc, #200]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	f003 030c 	and.w	r3, r3, #12
 8005e16:	2b04      	cmp	r3, #4
 8005e18:	d102      	bne.n	8005e20 <HAL_RCC_GetSysClockFreq+0x98>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005e1a:	4b31      	ldr	r3, [pc, #196]	; (8005ee0 <HAL_RCC_GetSysClockFreq+0x158>)
 8005e1c:	60fb      	str	r3, [r7, #12]
 8005e1e:	e007      	b.n	8005e30 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005e20:	4b2d      	ldr	r3, [pc, #180]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	f003 030c 	and.w	r3, r3, #12
 8005e28:	2b08      	cmp	r3, #8
 8005e2a:	d101      	bne.n	8005e30 <HAL_RCC_GetSysClockFreq+0xa8>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005e2c:	4b2d      	ldr	r3, [pc, #180]	; (8005ee4 <HAL_RCC_GetSysClockFreq+0x15c>)
 8005e2e:	60fb      	str	r3, [r7, #12]
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005e30:	4b29      	ldr	r3, [pc, #164]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	f003 030c 	and.w	r3, r3, #12
 8005e38:	2b0c      	cmp	r3, #12
 8005e3a:	d145      	bne.n	8005ec8 <HAL_RCC_GetSysClockFreq+0x140>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005e3c:	4b26      	ldr	r3, [pc, #152]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	f003 0303 	and.w	r3, r3, #3
 8005e44:	60bb      	str	r3, [r7, #8]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005e46:	4b24      	ldr	r3, [pc, #144]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005e48:	68db      	ldr	r3, [r3, #12]
 8005e4a:	091b      	lsrs	r3, r3, #4
 8005e4c:	f003 0307 	and.w	r3, r3, #7
 8005e50:	3301      	adds	r3, #1
 8005e52:	603b      	str	r3, [r7, #0]

    switch (pllsource)
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	2b02      	cmp	r3, #2
 8005e58:	d002      	beq.n	8005e60 <HAL_RCC_GetSysClockFreq+0xd8>
 8005e5a:	2b03      	cmp	r3, #3
 8005e5c:	d00d      	beq.n	8005e7a <HAL_RCC_GetSysClockFreq+0xf2>
 8005e5e:	e019      	b.n	8005e94 <HAL_RCC_GetSysClockFreq+0x10c>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005e60:	4a1f      	ldr	r2, [pc, #124]	; (8005ee0 <HAL_RCC_GetSysClockFreq+0x158>)
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e68:	4a1b      	ldr	r2, [pc, #108]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005e6a:	68d2      	ldr	r2, [r2, #12]
 8005e6c:	0a12      	lsrs	r2, r2, #8
 8005e6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005e72:	fb02 f303 	mul.w	r3, r2, r3
 8005e76:	613b      	str	r3, [r7, #16]
      break;
 8005e78:	e019      	b.n	8005eae <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005e7a:	4a1a      	ldr	r2, [pc, #104]	; (8005ee4 <HAL_RCC_GetSysClockFreq+0x15c>)
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e82:	4a15      	ldr	r2, [pc, #84]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005e84:	68d2      	ldr	r2, [r2, #12]
 8005e86:	0a12      	lsrs	r2, r2, #8
 8005e88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005e8c:	fb02 f303 	mul.w	r3, r2, r3
 8005e90:	613b      	str	r3, [r7, #16]
      break;
 8005e92:	e00c      	b.n	8005eae <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005e94:	697a      	ldr	r2, [r7, #20]
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e9c:	4a0e      	ldr	r2, [pc, #56]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005e9e:	68d2      	ldr	r2, [r2, #12]
 8005ea0:	0a12      	lsrs	r2, r2, #8
 8005ea2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005ea6:	fb02 f303 	mul.w	r3, r2, r3
 8005eaa:	613b      	str	r3, [r7, #16]
      break;
 8005eac:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005eae:	4b0a      	ldr	r3, [pc, #40]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x150>)
 8005eb0:	68db      	ldr	r3, [r3, #12]
 8005eb2:	0e5b      	lsrs	r3, r3, #25
 8005eb4:	f003 0303 	and.w	r3, r3, #3
 8005eb8:	3301      	adds	r3, #1
 8005eba:	005b      	lsls	r3, r3, #1
 8005ebc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005ebe:	693a      	ldr	r2, [r7, #16]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ec6:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	371c      	adds	r7, #28
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	40021000 	.word	0x40021000
 8005edc:	080086b0 	.word	0x080086b0
 8005ee0:	00f42400 	.word	0x00f42400
 8005ee4:	007a1200 	.word	0x007a1200

08005ee8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005eec:	4b03      	ldr	r3, [pc, #12]	; (8005efc <HAL_RCC_GetHCLKFreq+0x14>)
 8005eee:	681b      	ldr	r3, [r3, #0]
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr
 8005efa:	bf00      	nop
 8005efc:	20000038 	.word	0x20000038

08005f00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f04:	f7ff fff0 	bl	8005ee8 <HAL_RCC_GetHCLKFreq>
 8005f08:	4601      	mov	r1, r0
 8005f0a:	4b05      	ldr	r3, [pc, #20]	; (8005f20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	0a1b      	lsrs	r3, r3, #8
 8005f10:	f003 0307 	and.w	r3, r3, #7
 8005f14:	4a03      	ldr	r2, [pc, #12]	; (8005f24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f16:	5cd3      	ldrb	r3, [r2, r3]
 8005f18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	40021000 	.word	0x40021000
 8005f24:	080086a8 	.word	0x080086a8

08005f28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f2c:	f7ff ffdc 	bl	8005ee8 <HAL_RCC_GetHCLKFreq>
 8005f30:	4601      	mov	r1, r0
 8005f32:	4b05      	ldr	r3, [pc, #20]	; (8005f48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f34:	689b      	ldr	r3, [r3, #8]
 8005f36:	0adb      	lsrs	r3, r3, #11
 8005f38:	f003 0307 	and.w	r3, r3, #7
 8005f3c:	4a03      	ldr	r2, [pc, #12]	; (8005f4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f3e:	5cd3      	ldrb	r3, [r2, r3]
 8005f40:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	bd80      	pop	{r7, pc}
 8005f48:	40021000 	.word	0x40021000
 8005f4c:	080086a8 	.word	0x080086a8

08005f50 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b086      	sub	sp, #24
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005f60:	4b2a      	ldr	r3, [pc, #168]	; (800600c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005f62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d003      	beq.n	8005f74 <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005f6c:	f7fe fcc0 	bl	80048f0 <HAL_PWREx_GetVoltageRange>
 8005f70:	6178      	str	r0, [r7, #20]
 8005f72:	e014      	b.n	8005f9e <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005f74:	4a25      	ldr	r2, [pc, #148]	; (800600c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005f76:	4b25      	ldr	r3, [pc, #148]	; (800600c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f7e:	6593      	str	r3, [r2, #88]	; 0x58
 8005f80:	4b22      	ldr	r3, [pc, #136]	; (800600c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f88:	60fb      	str	r3, [r7, #12]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005f8c:	f7fe fcb0 	bl	80048f0 <HAL_PWREx_GetVoltageRange>
 8005f90:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005f92:	4a1e      	ldr	r2, [pc, #120]	; (800600c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005f94:	4b1d      	ldr	r3, [pc, #116]	; (800600c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f9c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fa4:	d10b      	bne.n	8005fbe <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2b80      	cmp	r3, #128	; 0x80
 8005faa:	d919      	bls.n	8005fe0 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2ba0      	cmp	r3, #160	; 0xa0
 8005fb0:	d902      	bls.n	8005fb8 <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005fb2:	2302      	movs	r3, #2
 8005fb4:	613b      	str	r3, [r7, #16]
 8005fb6:	e013      	b.n	8005fe0 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005fb8:	2301      	movs	r3, #1
 8005fba:	613b      	str	r3, [r7, #16]
 8005fbc:	e010      	b.n	8005fe0 <RCC_SetFlashLatencyFromMSIRange+0x90>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2b80      	cmp	r3, #128	; 0x80
 8005fc2:	d902      	bls.n	8005fca <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005fc4:	2303      	movs	r3, #3
 8005fc6:	613b      	str	r3, [r7, #16]
 8005fc8:	e00a      	b.n	8005fe0 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2b80      	cmp	r3, #128	; 0x80
 8005fce:	d102      	bne.n	8005fd6 <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005fd0:	2302      	movs	r3, #2
 8005fd2:	613b      	str	r3, [r7, #16]
 8005fd4:	e004      	b.n	8005fe0 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2b70      	cmp	r3, #112	; 0x70
 8005fda:	d101      	bne.n	8005fe0 <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005fdc:	2301      	movs	r3, #1
 8005fde:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005fe0:	490b      	ldr	r1, [pc, #44]	; (8006010 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8005fe2:	4b0b      	ldr	r3, [pc, #44]	; (8006010 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f023 0207 	bic.w	r2, r3, #7
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 8005ff0:	4b07      	ldr	r3, [pc, #28]	; (8006010 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 0207 	and.w	r2, r3, #7
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d001      	beq.n	8006002 <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e000      	b.n	8006004 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }

  return HAL_OK;
 8006002:	2300      	movs	r3, #0
}
 8006004:	4618      	mov	r0, r3
 8006006:	3718      	adds	r7, #24
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}
 800600c:	40021000 	.word	0x40021000
 8006010:	40022000 	.word	0x40022000

08006014 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b086      	sub	sp, #24
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 800601c:	2300      	movs	r3, #0
 800601e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8006020:	2300      	movs	r3, #0
 8006022:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006024:	2300      	movs	r3, #0
 8006026:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006028:	2300      	movs	r3, #0
 800602a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006034:	2b00      	cmp	r3, #0
 8006036:	d03f      	beq.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800603c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006040:	d01c      	beq.n	800607c <HAL_RCCEx_PeriphCLKConfig+0x68>
 8006042:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006046:	d802      	bhi.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8006048:	2b00      	cmp	r3, #0
 800604a:	d00e      	beq.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800604c:	e01f      	b.n	800608e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800604e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006052:	d003      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x48>
 8006054:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006058:	d01c      	beq.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x80>
 800605a:	e018      	b.n	800608e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800605c:	4a82      	ldr	r2, [pc, #520]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800605e:	4b82      	ldr	r3, [pc, #520]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006066:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006068:	e015      	b.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x82>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	3304      	adds	r3, #4
 800606e:	2100      	movs	r1, #0
 8006070:	4618      	mov	r0, r3
 8006072:	f001 f895 	bl	80071a0 <RCCEx_PLLSAI1_Config>
 8006076:	4603      	mov	r3, r0
 8006078:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800607a:	e00c      	b.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x82>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	3320      	adds	r3, #32
 8006080:	2100      	movs	r1, #0
 8006082:	4618      	mov	r0, r3
 8006084:	f001 f97e 	bl	8007384 <RCCEx_PLLSAI2_Config>
 8006088:	4603      	mov	r3, r0
 800608a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800608c:	e003      	b.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x82>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	74fb      	strb	r3, [r7, #19]
      break;
 8006092:	e000      	b.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x82>
      break;
 8006094:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006096:	7cfb      	ldrb	r3, [r7, #19]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d10b      	bne.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800609c:	4972      	ldr	r1, [pc, #456]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800609e:	4b72      	ldr	r3, [pc, #456]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80060a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060a4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060ac:	4313      	orrs	r3, r2
 80060ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80060b2:	e001      	b.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060b4:	7cfb      	ldrb	r3, [r7, #19]
 80060b6:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d03f      	beq.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80060c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80060cc:	d01c      	beq.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80060ce:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80060d2:	d802      	bhi.n	80060da <HAL_RCCEx_PeriphCLKConfig+0xc6>
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d00e      	beq.n	80060f6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80060d8:	e01f      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80060da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80060de:	d003      	beq.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80060e0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80060e4:	d01c      	beq.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80060e6:	e018      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80060e8:	4a5f      	ldr	r2, [pc, #380]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80060ea:	4b5f      	ldr	r3, [pc, #380]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060f2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80060f4:	e015      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	3304      	adds	r3, #4
 80060fa:	2100      	movs	r1, #0
 80060fc:	4618      	mov	r0, r3
 80060fe:	f001 f84f 	bl	80071a0 <RCCEx_PLLSAI1_Config>
 8006102:	4603      	mov	r3, r0
 8006104:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006106:	e00c      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	3320      	adds	r3, #32
 800610c:	2100      	movs	r1, #0
 800610e:	4618      	mov	r0, r3
 8006110:	f001 f938 	bl	8007384 <RCCEx_PLLSAI2_Config>
 8006114:	4603      	mov	r3, r0
 8006116:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006118:	e003      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	74fb      	strb	r3, [r7, #19]
      break;
 800611e:	e000      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006120:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006122:	7cfb      	ldrb	r3, [r7, #19]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d10b      	bne.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006128:	494f      	ldr	r1, [pc, #316]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800612a:	4b4f      	ldr	r3, [pc, #316]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800612c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006130:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006138:	4313      	orrs	r3, r2
 800613a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800613e:	e001      	b.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006140:	7cfb      	ldrb	r3, [r7, #19]
 8006142:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800614c:	2b00      	cmp	r3, #0
 800614e:	f000 809a 	beq.w	8006286 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006152:	2300      	movs	r3, #0
 8006154:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006156:	4b44      	ldr	r3, [pc, #272]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006158:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800615a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800615e:	2b00      	cmp	r3, #0
 8006160:	d10d      	bne.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x16a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006162:	4a41      	ldr	r2, [pc, #260]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006164:	4b40      	ldr	r3, [pc, #256]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800616c:	6593      	str	r3, [r2, #88]	; 0x58
 800616e:	4b3e      	ldr	r3, [pc, #248]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006176:	60bb      	str	r3, [r7, #8]
 8006178:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800617a:	2301      	movs	r3, #1
 800617c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800617e:	4a3b      	ldr	r2, [pc, #236]	; (800626c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006180:	4b3a      	ldr	r3, [pc, #232]	; (800626c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006188:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800618a:	f7fc fb11 	bl	80027b0 <HAL_GetTick>
 800618e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 8006190:	e009      	b.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006192:	f7fc fb0d 	bl	80027b0 <HAL_GetTick>
 8006196:	4602      	mov	r2, r0
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	2b02      	cmp	r3, #2
 800619e:	d902      	bls.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      {
        ret = HAL_TIMEOUT;
 80061a0:	2303      	movs	r3, #3
 80061a2:	74fb      	strb	r3, [r7, #19]
        break;
 80061a4:	e005      	b.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 80061a6:	4b31      	ldr	r3, [pc, #196]	; (800626c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d0ef      	beq.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x17e>
      }
    }

    if(ret == HAL_OK)
 80061b2:	7cfb      	ldrb	r3, [r7, #19]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d15b      	bne.n	8006270 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80061b8:	4b2b      	ldr	r3, [pc, #172]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061c2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d01f      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d019      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80061d6:	4b24      	ldr	r3, [pc, #144]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061e0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80061e2:	4a21      	ldr	r2, [pc, #132]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061e4:	4b20      	ldr	r3, [pc, #128]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80061f2:	4a1d      	ldr	r2, [pc, #116]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061f4:	4b1c      	ldr	r3, [pc, #112]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006202:	4a19      	ldr	r2, [pc, #100]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	f003 0301 	and.w	r3, r3, #1
 8006210:	2b00      	cmp	r3, #0
 8006212:	d016      	beq.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006214:	f7fc facc 	bl	80027b0 <HAL_GetTick>
 8006218:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 800621a:	e00b      	b.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x220>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800621c:	f7fc fac8 	bl	80027b0 <HAL_GetTick>
 8006220:	4602      	mov	r2, r0
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	f241 3288 	movw	r2, #5000	; 0x1388
 800622a:	4293      	cmp	r3, r2
 800622c:	d902      	bls.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x220>
          {
            ret = HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	74fb      	strb	r3, [r7, #19]
            break;
 8006232:	e006      	b.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0x22e>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8006234:	4b0c      	ldr	r3, [pc, #48]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006236:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800623a:	f003 0302 	and.w	r3, r3, #2
 800623e:	2b00      	cmp	r3, #0
 8006240:	d0ec      	beq.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x208>
          }
        }
      }

      if(ret == HAL_OK)
 8006242:	7cfb      	ldrb	r3, [r7, #19]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d10c      	bne.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x24e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006248:	4907      	ldr	r1, [pc, #28]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800624a:	4b07      	ldr	r3, [pc, #28]	; (8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800624c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006250:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800625a:	4313      	orrs	r3, r2
 800625c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006260:	e008      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x260>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006262:	7cfb      	ldrb	r3, [r7, #19]
 8006264:	74bb      	strb	r3, [r7, #18]
 8006266:	e005      	b.n	8006274 <HAL_RCCEx_PeriphCLKConfig+0x260>
 8006268:	40021000 	.word	0x40021000
 800626c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006270:	7cfb      	ldrb	r3, [r7, #19]
 8006272:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006274:	7c7b      	ldrb	r3, [r7, #17]
 8006276:	2b01      	cmp	r3, #1
 8006278:	d105      	bne.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x272>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800627a:	4a9e      	ldr	r2, [pc, #632]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800627c:	4b9d      	ldr	r3, [pc, #628]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800627e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006280:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006284:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f003 0301 	and.w	r3, r3, #1
 800628e:	2b00      	cmp	r3, #0
 8006290:	d00a      	beq.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006292:	4998      	ldr	r1, [pc, #608]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006294:	4b97      	ldr	r3, [pc, #604]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800629a:	f023 0203 	bic.w	r2, r3, #3
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a2:	4313      	orrs	r3, r2
 80062a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 0302 	and.w	r3, r3, #2
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d00a      	beq.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80062b4:	498f      	ldr	r1, [pc, #572]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80062b6:	4b8f      	ldr	r3, [pc, #572]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80062b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062bc:	f023 020c 	bic.w	r2, r3, #12
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062c4:	4313      	orrs	r3, r2
 80062c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 0304 	and.w	r3, r3, #4
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00a      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80062d6:	4987      	ldr	r1, [pc, #540]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80062d8:	4b86      	ldr	r3, [pc, #536]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80062da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062de:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e6:	4313      	orrs	r3, r2
 80062e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0308 	and.w	r3, r3, #8
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00a      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80062f8:	497e      	ldr	r1, [pc, #504]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80062fa:	4b7e      	ldr	r3, [pc, #504]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80062fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006300:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006308:	4313      	orrs	r3, r2
 800630a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 0310 	and.w	r3, r3, #16
 8006316:	2b00      	cmp	r3, #0
 8006318:	d00a      	beq.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800631a:	4976      	ldr	r1, [pc, #472]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800631c:	4b75      	ldr	r3, [pc, #468]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800631e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006322:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800632a:	4313      	orrs	r3, r2
 800632c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 0320 	and.w	r3, r3, #32
 8006338:	2b00      	cmp	r3, #0
 800633a:	d00a      	beq.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800633c:	496d      	ldr	r1, [pc, #436]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800633e:	4b6d      	ldr	r3, [pc, #436]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006340:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006344:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800634c:	4313      	orrs	r3, r2
 800634e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800635a:	2b00      	cmp	r3, #0
 800635c:	d00a      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800635e:	4965      	ldr	r1, [pc, #404]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006360:	4b64      	ldr	r3, [pc, #400]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006362:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006366:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800636e:	4313      	orrs	r3, r2
 8006370:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800637c:	2b00      	cmp	r3, #0
 800637e:	d00a      	beq.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006380:	495c      	ldr	r1, [pc, #368]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006382:	4b5c      	ldr	r3, [pc, #368]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006384:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006388:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006390:	4313      	orrs	r3, r2
 8006392:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d00a      	beq.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80063a2:	4954      	ldr	r1, [pc, #336]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80063a4:	4b53      	ldr	r3, [pc, #332]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80063a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063aa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063b2:	4313      	orrs	r3, r2
 80063b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d00a      	beq.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80063c4:	494b      	ldr	r1, [pc, #300]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80063c6:	4b4b      	ldr	r3, [pc, #300]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80063c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063cc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063d4:	4313      	orrs	r3, r2
 80063d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00a      	beq.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80063e6:	4943      	ldr	r1, [pc, #268]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80063e8:	4b42      	ldr	r3, [pc, #264]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80063ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ee:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063f6:	4313      	orrs	r3, r2
 80063f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006404:	2b00      	cmp	r3, #0
 8006406:	d028      	beq.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006408:	493a      	ldr	r1, [pc, #232]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800640a:	4b3a      	ldr	r3, [pc, #232]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800640c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006410:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006418:	4313      	orrs	r3, r2
 800641a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006422:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006426:	d106      	bne.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0x422>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006428:	4a32      	ldr	r2, [pc, #200]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800642a:	4b32      	ldr	r3, [pc, #200]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006432:	60d3      	str	r3, [r2, #12]
 8006434:	e011      	b.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x446>
    }
    else
    {
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800643a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800643e:	d10c      	bne.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x446>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	3304      	adds	r3, #4
 8006444:	2101      	movs	r1, #1
 8006446:	4618      	mov	r0, r3
 8006448:	f000 feaa 	bl	80071a0 <RCCEx_PLLSAI1_Config>
 800644c:	4603      	mov	r3, r0
 800644e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006450:	7cfb      	ldrb	r3, [r7, #19]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d001      	beq.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x446>
        {
          /* set overall return value */
          status = ret;
 8006456:	7cfb      	ldrb	r3, [r7, #19]
 8006458:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006462:	2b00      	cmp	r3, #0
 8006464:	d028      	beq.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006466:	4923      	ldr	r1, [pc, #140]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006468:	4b22      	ldr	r3, [pc, #136]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800646a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800646e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006476:	4313      	orrs	r3, r2
 8006478:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006480:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006484:	d106      	bne.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006486:	4a1b      	ldr	r2, [pc, #108]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8006488:	4b1a      	ldr	r3, [pc, #104]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800648a:	68db      	ldr	r3, [r3, #12]
 800648c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006490:	60d3      	str	r3, [r2, #12]
 8006492:	e011      	b.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006498:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800649c:	d10c      	bne.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	3304      	adds	r3, #4
 80064a2:	2101      	movs	r1, #1
 80064a4:	4618      	mov	r0, r3
 80064a6:	f000 fe7b 	bl	80071a0 <RCCEx_PLLSAI1_Config>
 80064aa:	4603      	mov	r3, r0
 80064ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80064ae:	7cfb      	ldrb	r3, [r7, #19]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d001      	beq.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* set overall return value */
        status = ret;
 80064b4:	7cfb      	ldrb	r3, [r7, #19]
 80064b6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d02b      	beq.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80064c4:	490b      	ldr	r1, [pc, #44]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80064c6:	4b0b      	ldr	r3, [pc, #44]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80064c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064cc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064d4:	4313      	orrs	r3, r2
 80064d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064e2:	d109      	bne.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064e4:	4a03      	ldr	r2, [pc, #12]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80064e6:	4b03      	ldr	r3, [pc, #12]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80064e8:	68db      	ldr	r3, [r3, #12]
 80064ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80064ee:	60d3      	str	r3, [r2, #12]
 80064f0:	e014      	b.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x508>
 80064f2:	bf00      	nop
 80064f4:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006500:	d10c      	bne.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	3304      	adds	r3, #4
 8006506:	2101      	movs	r1, #1
 8006508:	4618      	mov	r0, r3
 800650a:	f000 fe49 	bl	80071a0 <RCCEx_PLLSAI1_Config>
 800650e:	4603      	mov	r3, r0
 8006510:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006512:	7cfb      	ldrb	r3, [r7, #19]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d001      	beq.n	800651c <HAL_RCCEx_PeriphCLKConfig+0x508>
      {
        /* set overall return value */
        status = ret;
 8006518:	7cfb      	ldrb	r3, [r7, #19]
 800651a:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006524:	2b00      	cmp	r3, #0
 8006526:	d02f      	beq.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x574>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006528:	492b      	ldr	r1, [pc, #172]	; (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800652a:	4b2b      	ldr	r3, [pc, #172]	; (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800652c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006530:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006538:	4313      	orrs	r3, r2
 800653a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006542:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006546:	d10d      	bne.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x550>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	3304      	adds	r3, #4
 800654c:	2102      	movs	r1, #2
 800654e:	4618      	mov	r0, r3
 8006550:	f000 fe26 	bl	80071a0 <RCCEx_PLLSAI1_Config>
 8006554:	4603      	mov	r3, r0
 8006556:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006558:	7cfb      	ldrb	r3, [r7, #19]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d014      	beq.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 800655e:	7cfb      	ldrb	r3, [r7, #19]
 8006560:	74bb      	strb	r3, [r7, #18]
 8006562:	e011      	b.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x574>
      }
    }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006568:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800656c:	d10c      	bne.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x574>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	3320      	adds	r3, #32
 8006572:	2102      	movs	r1, #2
 8006574:	4618      	mov	r0, r3
 8006576:	f000 ff05 	bl	8007384 <RCCEx_PLLSAI2_Config>
 800657a:	4603      	mov	r3, r0
 800657c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800657e:	7cfb      	ldrb	r3, [r7, #19]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d001      	beq.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8006584:	7cfb      	ldrb	r3, [r7, #19]
 8006586:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d00a      	beq.n	80065aa <HAL_RCCEx_PeriphCLKConfig+0x596>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006594:	4910      	ldr	r1, [pc, #64]	; (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006596:	4b10      	ldr	r3, [pc, #64]	; (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8006598:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800659c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80065a4:	4313      	orrs	r3, r2
 80065a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d00b      	beq.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80065b6:	4908      	ldr	r1, [pc, #32]	; (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80065b8:	4b07      	ldr	r3, [pc, #28]	; (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80065ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065be:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80065c8:	4313      	orrs	r3, r2
 80065ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80065ce:	7cbb      	ldrb	r3, [r7, #18]
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3718      	adds	r7, #24
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}
 80065d8:	40021000 	.word	0x40021000

080065dc <HAL_RCCEx_GetPeriphCLKConfig>:
  *         clocks(SAI1, SAI2, LPTIM1, LPTIM2, I2C1, I2C2, I2C3, I2C4, LPUART,
  *         USART1, USART2, USART3, UART4, UART5, RTC, ADCx, DFSDMx, SWPMI1, USB, SDMMC1 and RNG).
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80065dc:	b480      	push	{r7}
 80065de:	b083      	sub	sp, #12
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
                                        RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCLK_ADC    | RCC_PERIPHCLK_SWPMI1 | RCC_PERIPHCLK_DFSDM1 | \
                                        RCC_PERIPHCLK_RTC ;

#elif defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4  | RCC_PERIPHCLK_UART5  | \
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	4a73      	ldr	r2, [pc, #460]	; (80067b4 <HAL_RCCEx_GetPeriphCLKConfig+0x1d8>)
 80065e8:	601a      	str	r2, [r3, #0]

#endif /* STM32L431xx */

  /* Get the PLLSAI1 Clock configuration -----------------------------------------------*/

  PeriphClkInit->PLLSAI1.PLLSAI1Source = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC) >> RCC_PLLCFGR_PLLSRC_Pos;
 80065ea:	4b73      	ldr	r3, [pc, #460]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	f003 0203 	and.w	r2, r3, #3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	605a      	str	r2, [r3, #4]
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
  PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U;
#else
  PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 80065f6:	4b70      	ldr	r3, [pc, #448]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	091b      	lsrs	r3, r3, #4
 80065fc:	f003 0307 	and.w	r3, r3, #7
 8006600:	1c5a      	adds	r2, r3, #1
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	609a      	str	r2, [r3, #8]
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
  PeriphClkInit->PLLSAI1.PLLSAI1N = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006606:	4b6c      	ldr	r3, [pc, #432]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	0a1b      	lsrs	r3, r3, #8
 800660c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLSAI1.PLLSAI1P = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) >> RCC_PLLSAI1CFGR_PLLSAI1P_Pos) << 4U) + 7U;
 8006614:	4b68      	ldr	r3, [pc, #416]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006616:	691b      	ldr	r3, [r3, #16]
 8006618:	0c5b      	lsrs	r3, r3, #17
 800661a:	011b      	lsls	r3, r3, #4
 800661c:	f003 0310 	and.w	r3, r3, #16
 8006620:	1dda      	adds	r2, r3, #7
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLSAI1.PLLSAI1Q = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) * 2U;
 8006626:	4b64      	ldr	r3, [pc, #400]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006628:	691b      	ldr	r3, [r3, #16]
 800662a:	0d5b      	lsrs	r3, r3, #21
 800662c:	f003 0303 	and.w	r3, r3, #3
 8006630:	3301      	adds	r3, #1
 8006632:	005a      	lsls	r2, r3, #1
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI1.PLLSAI1R = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) * 2U;
 8006638:	4b5f      	ldr	r3, [pc, #380]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800663a:	691b      	ldr	r3, [r3, #16]
 800663c:	0e5b      	lsrs	r3, r3, #25
 800663e:	f003 0303 	and.w	r3, r3, #3
 8006642:	3301      	adds	r3, #1
 8006644:	005a      	lsls	r2, r3, #1
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	619a      	str	r2, [r3, #24]

#if defined(RCC_PLLSAI2_SUPPORT)

  /* Get the PLLSAI2 Clock configuration -----------------------------------------------*/

  PeriphClkInit->PLLSAI2.PLLSAI2Source = PeriphClkInit->PLLSAI1.PLLSAI1Source;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685a      	ldr	r2, [r3, #4]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	621a      	str	r2, [r3, #32]
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
  PeriphClkInit->PLLSAI2.PLLSAI2M = (READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U;
#else
  PeriphClkInit->PLLSAI2.PLLSAI2M = PeriphClkInit->PLLSAI1.PLLSAI1M;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	689a      	ldr	r2, [r3, #8]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	625a      	str	r2, [r3, #36]	; 0x24
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
  PeriphClkInit->PLLSAI2.PLLSAI2N = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800665a:	4b57      	ldr	r3, [pc, #348]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800665c:	695b      	ldr	r3, [r3, #20]
 800665e:	0a1b      	lsrs	r3, r3, #8
 8006660:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	629a      	str	r2, [r3, #40]	; 0x28
  PeriphClkInit->PLLSAI2.PLLSAI2P = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) >> RCC_PLLSAI2CFGR_PLLSAI2P_Pos) << 4U) + 7U;
 8006668:	4b53      	ldr	r3, [pc, #332]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800666a:	695b      	ldr	r3, [r3, #20]
 800666c:	0c5b      	lsrs	r3, r3, #17
 800666e:	011b      	lsls	r3, r3, #4
 8006670:	f003 0310 	and.w	r3, r3, #16
 8006674:	1dda      	adds	r2, r3, #7
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	62da      	str	r2, [r3, #44]	; 0x2c
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
  PeriphClkInit->PLLSAI2.PLLSAI2Q = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q) >> RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) + 1U) * 2U;
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
  PeriphClkInit->PLLSAI2.PLLSAI2R = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R)>> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) * 2U;
 800667a:	4b4f      	ldr	r3, [pc, #316]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800667c:	695b      	ldr	r3, [r3, #20]
 800667e:	0e5b      	lsrs	r3, r3, #25
 8006680:	f003 0303 	and.w	r3, r3, #3
 8006684:	3301      	adds	r3, #1
 8006686:	005a      	lsls	r2, r3, #1
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	631a      	str	r2, [r3, #48]	; 0x30

#endif /* RCC_PLLSAI2_SUPPORT */

  /* Get the USART1 clock source ---------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 800668c:	4b4a      	ldr	r3, [pc, #296]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800668e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006692:	f003 0203 	and.w	r2, r3, #3
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	639a      	str	r2, [r3, #56]	; 0x38
  /* Get the USART2 clock source ---------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 800669a:	4b47      	ldr	r3, [pc, #284]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800669c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066a0:	f003 020c 	and.w	r2, r3, #12
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	63da      	str	r2, [r3, #60]	; 0x3c

#if defined(USART3)
  /* Get the USART3 clock source ---------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
 80066a8:	4b43      	ldr	r3, [pc, #268]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80066aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066ae:	f003 0230 	and.w	r2, r3, #48	; 0x30
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* USART3 */

#if defined(UART4)
  /* Get the UART4 clock source ----------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection   = __HAL_RCC_GET_UART4_SOURCE();
 80066b6:	4b40      	ldr	r3, [pc, #256]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80066b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066bc:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	645a      	str	r2, [r3, #68]	; 0x44
#endif /* UART4 */

#if defined(UART5)
  /* Get the UART5 clock source ----------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection   = __HAL_RCC_GET_UART5_SOURCE();
 80066c4:	4b3c      	ldr	r3, [pc, #240]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80066c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066ca:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	649a      	str	r2, [r3, #72]	; 0x48
#endif /* UART5 */

  /* Get the LPUART1 clock source --------------------------------------------*/
  PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 80066d2:	4b39      	ldr	r3, [pc, #228]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80066d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066d8:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get the I2C1 clock source -----------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 80066e0:	4b35      	ldr	r3, [pc, #212]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80066e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066e6:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	651a      	str	r2, [r3, #80]	; 0x50

#if defined(I2C2)
   /* Get the I2C2 clock source ----------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
 80066ee:	4b32      	ldr	r3, [pc, #200]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80066f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066f4:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	655a      	str	r2, [r3, #84]	; 0x54
#endif /* I2C2 */

  /* Get the I2C3 clock source -----------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
 80066fc:	4b2e      	ldr	r3, [pc, #184]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 80066fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006702:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	659a      	str	r2, [r3, #88]	; 0x58
  /* Get the I2C4 clock source -----------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection    = __HAL_RCC_GET_I2C4_SOURCE();
#endif /* I2C4 */

  /* Get the LPTIM1 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 800670a:	4b2b      	ldr	r3, [pc, #172]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800670c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006710:	f403 2240 	and.w	r2, r3, #786432	; 0xc0000
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get the LPTIM2 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006718:	4b27      	ldr	r3, [pc, #156]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800671a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800671e:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	661a      	str	r2, [r3, #96]	; 0x60

  /* Get the SAI1 clock source -----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection    = __HAL_RCC_GET_SAI1_SOURCE();
 8006726:	4b24      	ldr	r3, [pc, #144]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006728:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800672c:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(SAI2)
  /* Get the SAI2 clock source -----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection    = __HAL_RCC_GET_SAI2_SOURCE();
 8006734:	4b20      	ldr	r3, [pc, #128]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006736:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800673a:	f003 7240 	and.w	r2, r3, #50331648	; 0x3000000
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	669a      	str	r2, [r3, #104]	; 0x68
#endif /* SAI2 */

  /* Get the RTC clock source ------------------------------------------------*/
  PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 8006742:	4b1d      	ldr	r3, [pc, #116]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006744:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006748:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

#if defined(USB_OTG_FS) || defined(USB)
  /* Get the USB clock source ------------------------------------------------*/
  PeriphClkInit->UsbClockSelection   = __HAL_RCC_GET_USB_SOURCE();
 8006752:	4b19      	ldr	r3, [pc, #100]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006754:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006758:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	66da      	str	r2, [r3, #108]	; 0x6c
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)
  /* Get the SDMMC1 clock source ---------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection   = __HAL_RCC_GET_SDMMC1_SOURCE();
 8006760:	4b15      	ldr	r3, [pc, #84]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006766:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	671a      	str	r2, [r3, #112]	; 0x70
#endif /* SDMMC1 */

  /* Get the RNG clock source ------------------------------------------------*/
  PeriphClkInit->RngClockSelection   = __HAL_RCC_GET_RNG_SOURCE();
 800676e:	4b12      	ldr	r3, [pc, #72]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 8006770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006774:	f003 6240 	and.w	r2, r3, #201326592	; 0xc000000
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Get the ADC clock source ------------------------------------------------*/
  PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 800677c:	4b0e      	ldr	r3, [pc, #56]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800677e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006782:	f003 5240 	and.w	r2, r3, #805306368	; 0x30000000
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	679a      	str	r2, [r3, #120]	; 0x78

#if defined(SWPMI1)
  /* Get the SWPMI1 clock source ---------------------------------------------*/
  PeriphClkInit->Swpmi1ClockSelection  = __HAL_RCC_GET_SWPMI1_SOURCE();
 800678a:	4b0b      	ldr	r3, [pc, #44]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800678c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006790:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	67da      	str	r2, [r3, #124]	; 0x7c
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)
  /* Get the DFSDM1 clock source ---------------------------------------------*/
  PeriphClkInit->Dfsdm1ClockSelection  = __HAL_RCC_GET_DFSDM1_SOURCE();
 8006798:	4b07      	ldr	r3, [pc, #28]	; (80067b8 <HAL_RCCEx_GetPeriphCLKConfig+0x1dc>)
 800679a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800679e:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /* Get the OctoSPIclock source --------------------------------------------*/
  PeriphClkInit->OspiClockSelection = __HAL_RCC_GET_OSPI_SOURCE();
#endif /* OCTOSPI1 || OCTOSPI2 */
}
 80067a8:	bf00      	nop
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr
 80067b4:	000fffff 	.word	0x000fffff
 80067b8:	40021000 	.word	0x40021000

080067bc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b088      	sub	sp, #32
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80067c4:	2300      	movs	r3, #0
 80067c6:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80067c8:	2300      	movs	r3, #0
 80067ca:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco = 0U, plln = 0U, pllp = 0U;
 80067cc:	2300      	movs	r3, #0
 80067ce:	617b      	str	r3, [r7, #20]
 80067d0:	2300      	movs	r3, #0
 80067d2:	60fb      	str	r3, [r7, #12]
 80067d4:	2300      	movs	r3, #0
 80067d6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80067de:	d138      	bne.n	8006852 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80067e0:	4bb2      	ldr	r3, [pc, #712]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80067e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067ea:	61bb      	str	r3, [r7, #24]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80067ec:	69bb      	ldr	r3, [r7, #24]
 80067ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067f2:	d10b      	bne.n	800680c <HAL_RCCEx_GetPeriphCLKFreq+0x50>
 80067f4:	4bad      	ldr	r3, [pc, #692]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80067f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067fa:	f003 0302 	and.w	r3, r3, #2
 80067fe:	2b02      	cmp	r3, #2
 8006800:	d104      	bne.n	800680c <HAL_RCCEx_GetPeriphCLKFreq+0x50>
    {
      frequency = LSE_VALUE;
 8006802:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006806:	61fb      	str	r3, [r7, #28]
 8006808:	f000 bcc0 	b.w	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800680c:	69bb      	ldr	r3, [r7, #24]
 800680e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006812:	d10b      	bne.n	800682c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
 8006814:	4ba5      	ldr	r3, [pc, #660]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006816:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800681a:	f003 0302 	and.w	r3, r3, #2
 800681e:	2b02      	cmp	r3, #2
 8006820:	d104      	bne.n	800682c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
    {
      frequency = LSI_VALUE;
 8006822:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006826:	61fb      	str	r3, [r7, #28]
 8006828:	f000 bcb0 	b.w	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIV32) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800682c:	69bb      	ldr	r3, [r7, #24]
 800682e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006832:	d10a      	bne.n	800684a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
 8006834:	4b9d      	ldr	r3, [pc, #628]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800683c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006840:	d103      	bne.n	800684a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
    {
      frequency = HSE_VALUE / 32U;
 8006842:	4b9b      	ldr	r3, [pc, #620]	; (8006ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8006844:	61fb      	str	r3, [r7, #28]
 8006846:	f000 bca1 	b.w	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800684a:	2300      	movs	r3, #0
 800684c:	61fb      	str	r3, [r7, #28]
 800684e:	f000 bc9d 	b.w	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)        /* MSI ? */
 8006852:	4b96      	ldr	r3, [pc, #600]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	f003 0303 	and.w	r3, r3, #3
 800685a:	2b01      	cmp	r3, #1
 800685c:	d11f      	bne.n	800689e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800685e:	4b93      	ldr	r3, [pc, #588]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 0302 	and.w	r3, r3, #2
 8006866:	2b02      	cmp	r3, #2
 8006868:	d116      	bne.n	8006898 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800686a:	4b90      	ldr	r3, [pc, #576]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f003 0308 	and.w	r3, r3, #8
 8006872:	2b00      	cmp	r3, #0
 8006874:	d005      	beq.n	8006882 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 8006876:	4b8d      	ldr	r3, [pc, #564]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	091b      	lsrs	r3, r3, #4
 800687c:	f003 030f 	and.w	r3, r3, #15
 8006880:	e005      	b.n	800688e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8006882:	4b8a      	ldr	r3, [pc, #552]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006884:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006888:	0a1b      	lsrs	r3, r3, #8
 800688a:	f003 030f 	and.w	r3, r3, #15
 800688e:	4a89      	ldr	r2, [pc, #548]	; (8006ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006894:	617b      	str	r3, [r7, #20]
 8006896:	e02a      	b.n	80068ee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8006898:	2300      	movs	r3, #0
 800689a:	617b      	str	r3, [r7, #20]
 800689c:	e027      	b.n	80068ee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 800689e:	4b83      	ldr	r3, [pc, #524]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80068a0:	68db      	ldr	r3, [r3, #12]
 80068a2:	f003 0303 	and.w	r3, r3, #3
 80068a6:	2b02      	cmp	r3, #2
 80068a8:	d10c      	bne.n	80068c4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80068aa:	4b80      	ldr	r3, [pc, #512]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068b6:	d102      	bne.n	80068be <HAL_RCCEx_GetPeriphCLKFreq+0x102>
      {
        pllvco = HSI_VALUE;
 80068b8:	4b7f      	ldr	r3, [pc, #508]	; (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80068ba:	617b      	str	r3, [r7, #20]
 80068bc:	e017      	b.n	80068ee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 80068be:	2300      	movs	r3, #0
 80068c0:	617b      	str	r3, [r7, #20]
 80068c2:	e014      	b.n	80068ee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 80068c4:	4b79      	ldr	r3, [pc, #484]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	f003 0303 	and.w	r3, r3, #3
 80068cc:	2b03      	cmp	r3, #3
 80068ce:	d10c      	bne.n	80068ea <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80068d0:	4b76      	ldr	r3, [pc, #472]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80068dc:	d102      	bne.n	80068e4 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
      {
        pllvco = HSE_VALUE;
 80068de:	4b77      	ldr	r3, [pc, #476]	; (8006abc <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80068e0:	617b      	str	r3, [r7, #20]
 80068e2:	e004      	b.n	80068ee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 80068e4:	2300      	movs	r3, #0
 80068e6:	617b      	str	r3, [r7, #20]
 80068e8:	e001      	b.n	80068ee <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else /* No source */
    {
      pllvco = 0U;
 80068ea:	2300      	movs	r3, #0
 80068ec:	617b      	str	r3, [r7, #20]
    }

#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) && !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80068ee:	4b6f      	ldr	r3, [pc, #444]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80068f0:	68db      	ldr	r3, [r3, #12]
 80068f2:	091b      	lsrs	r3, r3, #4
 80068f4:	f003 0307 	and.w	r3, r3, #7
 80068f8:	3301      	adds	r3, #1
 80068fa:	697a      	ldr	r2, [r7, #20]
 80068fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006900:	617b      	str	r3, [r7, #20]
#endif

    switch(PeriphClk)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006908:	f000 83a5 	beq.w	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 800690c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006910:	d829      	bhi.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8006912:	2b10      	cmp	r3, #16
 8006914:	f000 825a 	beq.w	8006dcc <HAL_RCCEx_GetPeriphCLKFreq+0x610>
 8006918:	2b10      	cmp	r3, #16
 800691a:	d811      	bhi.n	8006940 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 800691c:	2b02      	cmp	r3, #2
 800691e:	f000 81b5 	beq.w	8006c8c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8006922:	2b02      	cmp	r3, #2
 8006924:	d804      	bhi.n	8006930 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8006926:	2b01      	cmp	r3, #1
 8006928:	f000 817d 	beq.w	8006c26 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      break;

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800692c:	f000 bc2e 	b.w	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8006930:	2b04      	cmp	r3, #4
 8006932:	f000 81de 	beq.w	8006cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x536>
 8006936:	2b08      	cmp	r3, #8
 8006938:	f000 820e 	beq.w	8006d58 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
      break;
 800693c:	f000 bc26 	b.w	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8006940:	2b40      	cmp	r3, #64	; 0x40
 8006942:	f000 8311 	beq.w	8006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8006946:	2b40      	cmp	r3, #64	; 0x40
 8006948:	d804      	bhi.n	8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 800694a:	2b20      	cmp	r3, #32
 800694c:	f000 8274 	beq.w	8006e38 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
      break;
 8006950:	f000 bc1c 	b.w	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8006954:	2b80      	cmp	r3, #128	; 0x80
 8006956:	f000 832d 	beq.w	8006fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 800695a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800695e:	f000 834f 	beq.w	8007000 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
      break;
 8006962:	f000 bc13 	b.w	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8006966:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800696a:	f000 829b 	beq.w	8006ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
 800696e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006972:	d813      	bhi.n	800699c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8006974:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006978:	d025      	beq.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800697a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800697e:	d805      	bhi.n	800698c <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8006980:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006984:	f000 83a4 	beq.w	80070d0 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
      break;
 8006988:	f000 bc00 	b.w	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 800698c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006990:	d019      	beq.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8006992:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006996:	f000 80c4 	beq.w	8006b22 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 800699a:	e3f7      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 800699c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069a0:	f000 82d1 	beq.w	8006f46 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 80069a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069a8:	d804      	bhi.n	80069b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 80069aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069ae:	f000 83cc 	beq.w	800714a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
      break;
 80069b2:	e3eb      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 80069b4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80069b8:	f000 80b3 	beq.w	8006b22 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 80069bc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80069c0:	f000 80af 	beq.w	8006b22 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 80069c4:	e3e2      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80069cc:	d10c      	bne.n	80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80069ce:	4b37      	ldr	r3, [pc, #220]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80069d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069d4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80069d8:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80069da:	69bb      	ldr	r3, [r7, #24]
 80069dc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80069e0:	d10e      	bne.n	8006a00 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80069e2:	4b37      	ldr	r3, [pc, #220]	; (8006ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80069e4:	61fb      	str	r3, [r7, #28]
 80069e6:	e00b      	b.n	8006a00 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80069e8:	4b30      	ldr	r3, [pc, #192]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80069ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069ee:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 80069f2:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80069f4:	69bb      	ldr	r3, [r7, #24]
 80069f6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80069fa:	d101      	bne.n	8006a00 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80069fc:	4b30      	ldr	r3, [pc, #192]	; (8006ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80069fe:	61fb      	str	r3, [r7, #28]
      if(frequency == 0U)
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	f040 83bf 	bne.w	8007186 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
        if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8006a08:	69bb      	ldr	r3, [r7, #24]
 8006a0a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006a0e:	d003      	beq.n	8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006a16:	d122      	bne.n	8006a5e <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 8006a18:	4b24      	ldr	r3, [pc, #144]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006a1a:	68db      	ldr	r3, [r3, #12]
 8006a1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d07d      	beq.n	8006b20 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006a24:	4b21      	ldr	r3, [pc, #132]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	0a1b      	lsrs	r3, r3, #8
 8006a2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a2e:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d10a      	bne.n	8006a4c <HAL_RCCEx_GetPeriphCLKFreq+0x290>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != RESET)
 8006a36:	4b1d      	ldr	r3, [pc, #116]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006a38:	68db      	ldr	r3, [r3, #12]
 8006a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d002      	beq.n	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
                pllp = 17U;
 8006a42:	2311      	movs	r3, #17
 8006a44:	613b      	str	r3, [r7, #16]
 8006a46:	e001      	b.n	8006a4c <HAL_RCCEx_GetPeriphCLKFreq+0x290>
                pllp = 7U;
 8006a48:	2307      	movs	r3, #7
 8006a4a:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	68fa      	ldr	r2, [r7, #12]
 8006a50:	fb02 f203 	mul.w	r2, r2, r3
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a5a:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 8006a5c:	e060      	b.n	8006b20 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
        else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8006a5e:	69bb      	ldr	r3, [r7, #24]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d12f      	bne.n	8006ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != RESET)
 8006a64:	4b11      	ldr	r3, [pc, #68]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006a66:	691b      	ldr	r3, [r3, #16]
 8006a68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	f000 838a 	beq.w	8007186 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006a72:	4b0e      	ldr	r3, [pc, #56]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006a74:	691b      	ldr	r3, [r3, #16]
 8006a76:	0a1b      	lsrs	r3, r3, #8
 8006a78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a7c:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d10a      	bne.n	8006a9a <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
              if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != RESET)
 8006a84:	4b09      	ldr	r3, [pc, #36]	; (8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006a86:	691b      	ldr	r3, [r3, #16]
 8006a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d002      	beq.n	8006a96 <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
                pllp = 17U;
 8006a90:	2311      	movs	r3, #17
 8006a92:	613b      	str	r3, [r7, #16]
 8006a94:	e001      	b.n	8006a9a <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
                pllp = 7U;
 8006a96:	2307      	movs	r3, #7
 8006a98:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	68fa      	ldr	r2, [r7, #12]
 8006a9e:	fb02 f203 	mul.w	r2, r2, r3
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aa8:	61fb      	str	r3, [r7, #28]
      break;
 8006aaa:	e36c      	b.n	8007186 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 8006aac:	40021000 	.word	0x40021000
 8006ab0:	0003d090 	.word	0x0003d090
 8006ab4:	080086b0 	.word	0x080086b0
 8006ab8:	00f42400 	.word	0x00f42400
 8006abc:	007a1200 	.word	0x007a1200
 8006ac0:	001fff68 	.word	0x001fff68
        else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8006ac4:	69bb      	ldr	r3, [r7, #24]
 8006ac6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006aca:	d003      	beq.n	8006ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8006acc:	69bb      	ldr	r3, [r7, #24]
 8006ace:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006ad2:	d122      	bne.n	8006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 8006ad4:	4ba7      	ldr	r3, [pc, #668]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006ad6:	695b      	ldr	r3, [r3, #20]
 8006ad8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d01f      	beq.n	8006b20 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8006ae0:	4ba4      	ldr	r3, [pc, #656]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006ae2:	695b      	ldr	r3, [r3, #20]
 8006ae4:	0a1b      	lsrs	r3, r3, #8
 8006ae6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006aea:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d10a      	bne.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
              if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != RESET)
 8006af2:	4ba0      	ldr	r3, [pc, #640]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006af4:	695b      	ldr	r3, [r3, #20]
 8006af6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d002      	beq.n	8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
                pllp = 17U;
 8006afe:	2311      	movs	r3, #17
 8006b00:	613b      	str	r3, [r7, #16]
 8006b02:	e001      	b.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
                pllp = 7U;
 8006b04:	2307      	movs	r3, #7
 8006b06:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	68fa      	ldr	r2, [r7, #12]
 8006b0c:	fb02 f203 	mul.w	r2, r2, r3
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b16:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 8006b18:	e002      	b.n	8006b20 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
          frequency = 0U;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	61fb      	str	r3, [r7, #28]
      break;
 8006b1e:	e332      	b.n	8007186 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 8006b20:	e331      	b.n	8007186 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
      srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8006b22:	4b94      	ldr	r3, [pc, #592]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b28:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8006b2c:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_CCIPR_CLK48SEL)   /* MSI ? */
 8006b2e:	69bb      	ldr	r3, [r7, #24]
 8006b30:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006b34:	d11f      	bne.n	8006b76 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006b36:	4b8f      	ldr	r3, [pc, #572]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f003 0302 	and.w	r3, r3, #2
 8006b3e:	2b02      	cmp	r3, #2
 8006b40:	d116      	bne.n	8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006b42:	4b8c      	ldr	r3, [pc, #560]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f003 0308 	and.w	r3, r3, #8
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d005      	beq.n	8006b5a <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 8006b4e:	4b89      	ldr	r3, [pc, #548]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	091b      	lsrs	r3, r3, #4
 8006b54:	f003 030f 	and.w	r3, r3, #15
 8006b58:	e005      	b.n	8006b66 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8006b5a:	4b86      	ldr	r3, [pc, #536]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006b5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006b60:	0a1b      	lsrs	r3, r3, #8
 8006b62:	f003 030f 	and.w	r3, r3, #15
 8006b66:	4a84      	ldr	r2, [pc, #528]	; (8006d78 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>)
 8006b68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b6c:	61fb      	str	r3, [r7, #28]
      break;
 8006b6e:	e30d      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
          frequency = 0U;
 8006b70:	2300      	movs	r3, #0
 8006b72:	61fb      	str	r3, [r7, #28]
      break;
 8006b74:	e30a      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_1)  /* PLL ? */
 8006b76:	69bb      	ldr	r3, [r7, #24]
 8006b78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006b7c:	d125      	bne.n	8006bca <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006b7e:	4b7d      	ldr	r3, [pc, #500]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b86:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006b8a:	d11b      	bne.n	8006bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
 8006b8c:	4b79      	ldr	r3, [pc, #484]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b98:	d114      	bne.n	8006bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006b9a:	4b76      	ldr	r3, [pc, #472]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006b9c:	68db      	ldr	r3, [r3, #12]
 8006b9e:	0a1b      	lsrs	r3, r3, #8
 8006ba0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ba4:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	68fa      	ldr	r2, [r7, #12]
 8006baa:	fb02 f203 	mul.w	r2, r2, r3
 8006bae:	4b71      	ldr	r3, [pc, #452]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006bb0:	68db      	ldr	r3, [r3, #12]
 8006bb2:	0d5b      	lsrs	r3, r3, #21
 8006bb4:	f003 0303 	and.w	r3, r3, #3
 8006bb8:	3301      	adds	r3, #1
 8006bba:	005b      	lsls	r3, r3, #1
 8006bbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bc0:	61fb      	str	r3, [r7, #28]
 8006bc2:	e02f      	b.n	8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	61fb      	str	r3, [r7, #28]
      break;
 8006bc8:	e2e0      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_0)  /* PLLSAI1 ? */
 8006bca:	69bb      	ldr	r3, [r7, #24]
 8006bcc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006bd0:	d125      	bne.n	8006c1e <HAL_RCCEx_GetPeriphCLKFreq+0x462>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8006bd2:	4b68      	ldr	r3, [pc, #416]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006bda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006bde:	d11b      	bne.n	8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
 8006be0:	4b64      	ldr	r3, [pc, #400]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006be2:	691b      	ldr	r3, [r3, #16]
 8006be4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006be8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bec:	d114      	bne.n	8006c18 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006bee:	4b61      	ldr	r3, [pc, #388]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006bf0:	691b      	ldr	r3, [r3, #16]
 8006bf2:	0a1b      	lsrs	r3, r3, #8
 8006bf4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bf8:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U);
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	68fa      	ldr	r2, [r7, #12]
 8006bfe:	fb02 f203 	mul.w	r2, r2, r3
 8006c02:	4b5c      	ldr	r3, [pc, #368]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006c04:	691b      	ldr	r3, [r3, #16]
 8006c06:	0d5b      	lsrs	r3, r3, #21
 8006c08:	f003 0303 	and.w	r3, r3, #3
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	005b      	lsls	r3, r3, #1
 8006c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c14:	61fb      	str	r3, [r7, #28]
 8006c16:	e005      	b.n	8006c24 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	61fb      	str	r3, [r7, #28]
      break;
 8006c1c:	e2b6      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	61fb      	str	r3, [r7, #28]
      break;
 8006c22:	e2b3      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006c24:	e2b2      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006c26:	4b53      	ldr	r3, [pc, #332]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c2c:	f003 0303 	and.w	r3, r3, #3
 8006c30:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006c32:	69bb      	ldr	r3, [r7, #24]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d103      	bne.n	8006c40 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        frequency = HAL_RCC_GetPCLK2Freq();
 8006c38:	f7ff f976 	bl	8005f28 <HAL_RCC_GetPCLK2Freq>
 8006c3c:	61f8      	str	r0, [r7, #28]
      break;
 8006c3e:	e2a5      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8006c40:	69bb      	ldr	r3, [r7, #24]
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d103      	bne.n	8006c4e <HAL_RCCEx_GetPeriphCLKFreq+0x492>
        frequency = HAL_RCC_GetSysClockFreq();
 8006c46:	f7ff f89f 	bl	8005d88 <HAL_RCC_GetSysClockFreq>
 8006c4a:	61f8      	str	r0, [r7, #28]
      break;
 8006c4c:	e29e      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	2b02      	cmp	r3, #2
 8006c52:	d109      	bne.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
 8006c54:	4b47      	ldr	r3, [pc, #284]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c60:	d102      	bne.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        frequency = HSI_VALUE;
 8006c62:	4b46      	ldr	r3, [pc, #280]	; (8006d7c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 8006c64:	61fb      	str	r3, [r7, #28]
 8006c66:	e010      	b.n	8006c8a <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
      else if((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006c68:	69bb      	ldr	r3, [r7, #24]
 8006c6a:	2b03      	cmp	r3, #3
 8006c6c:	d10a      	bne.n	8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
 8006c6e:	4b41      	ldr	r3, [pc, #260]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c74:	f003 0302 	and.w	r3, r3, #2
 8006c78:	2b02      	cmp	r3, #2
 8006c7a:	d103      	bne.n	8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
        frequency = LSE_VALUE;
 8006c7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c80:	61fb      	str	r3, [r7, #28]
 8006c82:	e002      	b.n	8006c8a <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
        frequency = 0U;
 8006c84:	2300      	movs	r3, #0
 8006c86:	61fb      	str	r3, [r7, #28]
      break;
 8006c88:	e280      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006c8a:	e27f      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006c8c:	4b39      	ldr	r3, [pc, #228]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c92:	f003 030c 	and.w	r3, r3, #12
 8006c96:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006c98:	69bb      	ldr	r3, [r7, #24]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d103      	bne.n	8006ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006c9e:	f7ff f92f 	bl	8005f00 <HAL_RCC_GetPCLK1Freq>
 8006ca2:	61f8      	str	r0, [r7, #28]
      break;
 8006ca4:	e272      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8006ca6:	69bb      	ldr	r3, [r7, #24]
 8006ca8:	2b04      	cmp	r3, #4
 8006caa:	d103      	bne.n	8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>
        frequency = HAL_RCC_GetSysClockFreq();
 8006cac:	f7ff f86c 	bl	8005d88 <HAL_RCC_GetSysClockFreq>
 8006cb0:	61f8      	str	r0, [r7, #28]
      break;
 8006cb2:	e26b      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006cb4:	69bb      	ldr	r3, [r7, #24]
 8006cb6:	2b08      	cmp	r3, #8
 8006cb8:	d109      	bne.n	8006cce <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 8006cba:	4b2e      	ldr	r3, [pc, #184]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006cc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cc6:	d102      	bne.n	8006cce <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        frequency = HSI_VALUE;
 8006cc8:	4b2c      	ldr	r3, [pc, #176]	; (8006d7c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 8006cca:	61fb      	str	r3, [r7, #28]
 8006ccc:	e010      	b.n	8006cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
      else if((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006cce:	69bb      	ldr	r3, [r7, #24]
 8006cd0:	2b0c      	cmp	r3, #12
 8006cd2:	d10a      	bne.n	8006cea <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8006cd4:	4b27      	ldr	r3, [pc, #156]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cda:	f003 0302 	and.w	r3, r3, #2
 8006cde:	2b02      	cmp	r3, #2
 8006ce0:	d103      	bne.n	8006cea <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
        frequency = LSE_VALUE;
 8006ce2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ce6:	61fb      	str	r3, [r7, #28]
 8006ce8:	e002      	b.n	8006cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
        frequency = 0U;
 8006cea:	2300      	movs	r3, #0
 8006cec:	61fb      	str	r3, [r7, #28]
      break;
 8006cee:	e24d      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006cf0:	e24c      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006cf2:	4b20      	ldr	r3, [pc, #128]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cf8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006cfc:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006cfe:	69bb      	ldr	r3, [r7, #24]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d103      	bne.n	8006d0c <HAL_RCCEx_GetPeriphCLKFreq+0x550>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006d04:	f7ff f8fc 	bl	8005f00 <HAL_RCC_GetPCLK1Freq>
 8006d08:	61f8      	str	r0, [r7, #28]
      break;
 8006d0a:	e23f      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	2b10      	cmp	r3, #16
 8006d10:	d103      	bne.n	8006d1a <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
        frequency = HAL_RCC_GetSysClockFreq();
 8006d12:	f7ff f839 	bl	8005d88 <HAL_RCC_GetSysClockFreq>
 8006d16:	61f8      	str	r0, [r7, #28]
      break;
 8006d18:	e238      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006d1a:	69bb      	ldr	r3, [r7, #24]
 8006d1c:	2b20      	cmp	r3, #32
 8006d1e:	d109      	bne.n	8006d34 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8006d20:	4b14      	ldr	r3, [pc, #80]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d2c:	d102      	bne.n	8006d34 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
        frequency = HSI_VALUE;
 8006d2e:	4b13      	ldr	r3, [pc, #76]	; (8006d7c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 8006d30:	61fb      	str	r3, [r7, #28]
 8006d32:	e010      	b.n	8006d56 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
      else if((srcclk == RCC_USART3CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006d34:	69bb      	ldr	r3, [r7, #24]
 8006d36:	2b30      	cmp	r3, #48	; 0x30
 8006d38:	d10a      	bne.n	8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
 8006d3a:	4b0e      	ldr	r3, [pc, #56]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d40:	f003 0302 	and.w	r3, r3, #2
 8006d44:	2b02      	cmp	r3, #2
 8006d46:	d103      	bne.n	8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
        frequency = LSE_VALUE;
 8006d48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d4c:	61fb      	str	r3, [r7, #28]
 8006d4e:	e002      	b.n	8006d56 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
        frequency = 0U;
 8006d50:	2300      	movs	r3, #0
 8006d52:	61fb      	str	r3, [r7, #28]
      break;
 8006d54:	e21a      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006d56:	e219      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006d58:	4b06      	ldr	r3, [pc, #24]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d5e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006d62:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006d64:	69bb      	ldr	r3, [r7, #24]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d10a      	bne.n	8006d80 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006d6a:	f7ff f8c9 	bl	8005f00 <HAL_RCC_GetPCLK1Freq>
 8006d6e:	61f8      	str	r0, [r7, #28]
      break;
 8006d70:	e20c      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006d72:	bf00      	nop
 8006d74:	40021000 	.word	0x40021000
 8006d78:	080086b0 	.word	0x080086b0
 8006d7c:	00f42400 	.word	0x00f42400
      else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8006d80:	69bb      	ldr	r3, [r7, #24]
 8006d82:	2b40      	cmp	r3, #64	; 0x40
 8006d84:	d103      	bne.n	8006d8e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
        frequency = HAL_RCC_GetSysClockFreq();
 8006d86:	f7fe ffff 	bl	8005d88 <HAL_RCC_GetSysClockFreq>
 8006d8a:	61f8      	str	r0, [r7, #28]
      break;
 8006d8c:	e1fe      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006d8e:	69bb      	ldr	r3, [r7, #24]
 8006d90:	2b80      	cmp	r3, #128	; 0x80
 8006d92:	d109      	bne.n	8006da8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 8006d94:	4ba5      	ldr	r3, [pc, #660]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006da0:	d102      	bne.n	8006da8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
        frequency = HSI_VALUE;
 8006da2:	4ba3      	ldr	r3, [pc, #652]	; (8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8006da4:	61fb      	str	r3, [r7, #28]
 8006da6:	e010      	b.n	8006dca <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
      else if((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	2bc0      	cmp	r3, #192	; 0xc0
 8006dac:	d10a      	bne.n	8006dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
 8006dae:	4b9f      	ldr	r3, [pc, #636]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006db4:	f003 0302 	and.w	r3, r3, #2
 8006db8:	2b02      	cmp	r3, #2
 8006dba:	d103      	bne.n	8006dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
        frequency = LSE_VALUE;
 8006dbc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006dc0:	61fb      	str	r3, [r7, #28]
 8006dc2:	e002      	b.n	8006dca <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        frequency = 0U;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	61fb      	str	r3, [r7, #28]
      break;
 8006dc8:	e1e0      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006dca:	e1df      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006dcc:	4b97      	ldr	r3, [pc, #604]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006dd6:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d103      	bne.n	8006de6 <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006dde:	f7ff f88f 	bl	8005f00 <HAL_RCC_GetPCLK1Freq>
 8006de2:	61f8      	str	r0, [r7, #28]
      break;
 8006de4:	e1d2      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dec:	d103      	bne.n	8006df6 <HAL_RCCEx_GetPeriphCLKFreq+0x63a>
        frequency = HAL_RCC_GetSysClockFreq();
 8006dee:	f7fe ffcb 	bl	8005d88 <HAL_RCC_GetSysClockFreq>
 8006df2:	61f8      	str	r0, [r7, #28]
      break;
 8006df4:	e1ca      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006df6:	69bb      	ldr	r3, [r7, #24]
 8006df8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dfc:	d109      	bne.n	8006e12 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
 8006dfe:	4b8b      	ldr	r3, [pc, #556]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e0a:	d102      	bne.n	8006e12 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
        frequency = HSI_VALUE;
 8006e0c:	4b88      	ldr	r3, [pc, #544]	; (8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8006e0e:	61fb      	str	r3, [r7, #28]
 8006e10:	e011      	b.n	8006e36 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
      else if((srcclk == RCC_UART5CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006e12:	69bb      	ldr	r3, [r7, #24]
 8006e14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e18:	d10a      	bne.n	8006e30 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
 8006e1a:	4b84      	ldr	r3, [pc, #528]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e20:	f003 0302 	and.w	r3, r3, #2
 8006e24:	2b02      	cmp	r3, #2
 8006e26:	d103      	bne.n	8006e30 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        frequency = LSE_VALUE;
 8006e28:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e2c:	61fb      	str	r3, [r7, #28]
 8006e2e:	e002      	b.n	8006e36 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        frequency = 0U;
 8006e30:	2300      	movs	r3, #0
 8006e32:	61fb      	str	r3, [r7, #28]
      break;
 8006e34:	e1aa      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006e36:	e1a9      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006e38:	4b7c      	ldr	r3, [pc, #496]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e3e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006e42:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8006e44:	69bb      	ldr	r3, [r7, #24]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d103      	bne.n	8006e52 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006e4a:	f7ff f859 	bl	8005f00 <HAL_RCC_GetPCLK1Freq>
 8006e4e:	61f8      	str	r0, [r7, #28]
      break;
 8006e50:	e19c      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8006e52:	69bb      	ldr	r3, [r7, #24]
 8006e54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e58:	d103      	bne.n	8006e62 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
        frequency = HAL_RCC_GetSysClockFreq();
 8006e5a:	f7fe ff95 	bl	8005d88 <HAL_RCC_GetSysClockFreq>
 8006e5e:	61f8      	str	r0, [r7, #28]
      break;
 8006e60:	e194      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006e62:	69bb      	ldr	r3, [r7, #24]
 8006e64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e68:	d109      	bne.n	8006e7e <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
 8006e6a:	4b70      	ldr	r3, [pc, #448]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e76:	d102      	bne.n	8006e7e <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
        frequency = HSI_VALUE;
 8006e78:	4b6d      	ldr	r3, [pc, #436]	; (8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8006e7a:	61fb      	str	r3, [r7, #28]
 8006e7c:	e011      	b.n	8006ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
      else if((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006e7e:	69bb      	ldr	r3, [r7, #24]
 8006e80:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e84:	d10a      	bne.n	8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8006e86:	4b69      	ldr	r3, [pc, #420]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006e88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e8c:	f003 0302 	and.w	r3, r3, #2
 8006e90:	2b02      	cmp	r3, #2
 8006e92:	d103      	bne.n	8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
        frequency = LSE_VALUE;
 8006e94:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e98:	61fb      	str	r3, [r7, #28]
 8006e9a:	e002      	b.n	8006ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
        frequency = 0U;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	61fb      	str	r3, [r7, #28]
      break;
 8006ea0:	e174      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006ea2:	e173      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006ea4:	4b61      	ldr	r3, [pc, #388]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eaa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006eae:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006eb6:	d103      	bne.n	8006ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        frequency = HAL_RCC_GetSysClockFreq();
 8006eb8:	f7fe ff66 	bl	8005d88 <HAL_RCC_GetSysClockFreq>
 8006ebc:	61f8      	str	r0, [r7, #28]
      break;
 8006ebe:	e164      	b.n	800718a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI1)
 8006ec0:	69bb      	ldr	r3, [r7, #24]
 8006ec2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006ec6:	d11b      	bne.n	8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
        if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != RESET)
 8006ec8:	4b58      	ldr	r3, [pc, #352]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006eca:	691b      	ldr	r3, [r3, #16]
 8006ecc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	f000 815a 	beq.w	800718a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006ed6:	4b55      	ldr	r3, [pc, #340]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	0a1b      	lsrs	r3, r3, #8
 8006edc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ee0:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U);
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	68fa      	ldr	r2, [r7, #12]
 8006ee6:	fb02 f203 	mul.w	r2, r2, r3
 8006eea:	4b50      	ldr	r3, [pc, #320]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006eec:	691b      	ldr	r3, [r3, #16]
 8006eee:	0e5b      	lsrs	r3, r3, #25
 8006ef0:	f003 0303 	and.w	r3, r3, #3
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	005b      	lsls	r3, r3, #1
 8006ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006efc:	61fb      	str	r3, [r7, #28]
      break;
 8006efe:	e144      	b.n	800718a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI2)
 8006f00:	69bb      	ldr	r3, [r7, #24]
 8006f02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f06:	d11b      	bne.n	8006f40 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
        if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != RESET)
 8006f08:	4b48      	ldr	r3, [pc, #288]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006f0a:	695b      	ldr	r3, [r3, #20]
 8006f0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	f000 813a 	beq.w	800718a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8006f16:	4b45      	ldr	r3, [pc, #276]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006f18:	695b      	ldr	r3, [r3, #20]
 8006f1a:	0a1b      	lsrs	r3, r3, #8
 8006f1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f20:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U);
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	68fa      	ldr	r2, [r7, #12]
 8006f26:	fb02 f203 	mul.w	r2, r2, r3
 8006f2a:	4b40      	ldr	r3, [pc, #256]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006f2c:	695b      	ldr	r3, [r3, #20]
 8006f2e:	0e5b      	lsrs	r3, r3, #25
 8006f30:	f003 0303 	and.w	r3, r3, #3
 8006f34:	3301      	adds	r3, #1
 8006f36:	005b      	lsls	r3, r3, #1
 8006f38:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f3c:	61fb      	str	r3, [r7, #28]
      break;
 8006f3e:	e124      	b.n	800718a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
        frequency = 0U;
 8006f40:	2300      	movs	r3, #0
 8006f42:	61fb      	str	r3, [r7, #28]
      break;
 8006f44:	e121      	b.n	800718a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8006f46:	4b39      	ldr	r3, [pc, #228]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f4c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006f50:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8006f52:	69bb      	ldr	r3, [r7, #24]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d103      	bne.n	8006f60 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
        frequency = HAL_RCC_GetPCLK2Freq();
 8006f58:	f7fe ffe6 	bl	8005f28 <HAL_RCC_GetPCLK2Freq>
 8006f5c:	61f8      	str	r0, [r7, #28]
      break;
 8006f5e:	e115      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = HAL_RCC_GetSysClockFreq();
 8006f60:	f7fe ff12 	bl	8005d88 <HAL_RCC_GetSysClockFreq>
 8006f64:	61f8      	str	r0, [r7, #28]
      break;
 8006f66:	e111      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006f68:	4b30      	ldr	r3, [pc, #192]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f6e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006f72:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8006f74:	69bb      	ldr	r3, [r7, #24]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d103      	bne.n	8006f82 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006f7a:	f7fe ffc1 	bl	8005f00 <HAL_RCC_GetPCLK1Freq>
 8006f7e:	61f8      	str	r0, [r7, #28]
      break;
 8006f80:	e104      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8006f82:	69bb      	ldr	r3, [r7, #24]
 8006f84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f88:	d103      	bne.n	8006f92 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
        frequency = HAL_RCC_GetSysClockFreq();
 8006f8a:	f7fe fefd 	bl	8005d88 <HAL_RCC_GetSysClockFreq>
 8006f8e:	61f8      	str	r0, [r7, #28]
      break;
 8006f90:	e0fc      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f98:	d109      	bne.n	8006fae <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8006f9a:	4b24      	ldr	r3, [pc, #144]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fa2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fa6:	d102      	bne.n	8006fae <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
        frequency = HSI_VALUE;
 8006fa8:	4b21      	ldr	r3, [pc, #132]	; (8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8006faa:	61fb      	str	r3, [r7, #28]
      break;
 8006fac:	e0ee      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	61fb      	str	r3, [r7, #28]
      break;
 8006fb2:	e0eb      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006fb4:	4b1d      	ldr	r3, [pc, #116]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006fbe:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d103      	bne.n	8006fce <HAL_RCCEx_GetPeriphCLKFreq+0x812>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006fc6:	f7fe ff9b 	bl	8005f00 <HAL_RCC_GetPCLK1Freq>
 8006fca:	61f8      	str	r0, [r7, #28]
      break;
 8006fcc:	e0de      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8006fce:	69bb      	ldr	r3, [r7, #24]
 8006fd0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006fd4:	d103      	bne.n	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0x822>
        frequency = HAL_RCC_GetSysClockFreq();
 8006fd6:	f7fe fed7 	bl	8005d88 <HAL_RCC_GetSysClockFreq>
 8006fda:	61f8      	str	r0, [r7, #28]
      break;
 8006fdc:	e0d6      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006fde:	69bb      	ldr	r3, [r7, #24]
 8006fe0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fe4:	d109      	bne.n	8006ffa <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
 8006fe6:	4b11      	ldr	r3, [pc, #68]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ff2:	d102      	bne.n	8006ffa <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
        frequency = HSI_VALUE;
 8006ff4:	4b0e      	ldr	r3, [pc, #56]	; (8007030 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8006ff6:	61fb      	str	r3, [r7, #28]
      break;
 8006ff8:	e0c8      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	61fb      	str	r3, [r7, #28]
      break;
 8006ffe:	e0c5      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007000:	4b0a      	ldr	r3, [pc, #40]	; (800702c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8007002:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007006:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800700a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 800700c:	69bb      	ldr	r3, [r7, #24]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d103      	bne.n	800701a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        frequency = HAL_RCC_GetPCLK1Freq();
 8007012:	f7fe ff75 	bl	8005f00 <HAL_RCC_GetPCLK1Freq>
 8007016:	61f8      	str	r0, [r7, #28]
      break;
 8007018:	e0b8      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007020:	d108      	bne.n	8007034 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
        frequency = HAL_RCC_GetSysClockFreq();
 8007022:	f7fe feb1 	bl	8005d88 <HAL_RCC_GetSysClockFreq>
 8007026:	61f8      	str	r0, [r7, #28]
      break;
 8007028:	e0b0      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800702a:	bf00      	nop
 800702c:	40021000 	.word	0x40021000
 8007030:	00f42400 	.word	0x00f42400
      else if((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007034:	69bb      	ldr	r3, [r7, #24]
 8007036:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800703a:	d109      	bne.n	8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 800703c:	4b56      	ldr	r3, [pc, #344]	; (8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007044:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007048:	d102      	bne.n	8007050 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
        frequency = HSI_VALUE;
 800704a:	4b54      	ldr	r3, [pc, #336]	; (800719c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 800704c:	61fb      	str	r3, [r7, #28]
      break;
 800704e:	e09d      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8007050:	2300      	movs	r3, #0
 8007052:	61fb      	str	r3, [r7, #28]
      break;
 8007054:	e09a      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007056:	4b50      	ldr	r3, [pc, #320]	; (8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8007058:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800705c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8007060:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8007062:	69bb      	ldr	r3, [r7, #24]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d103      	bne.n	8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        frequency = HAL_RCC_GetPCLK1Freq();
 8007068:	f7fe ff4a 	bl	8005f00 <HAL_RCC_GetPCLK1Freq>
 800706c:	61f8      	str	r0, [r7, #28]
      break;
 800706e:	e08d      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007070:	69bb      	ldr	r3, [r7, #24]
 8007072:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007076:	d10a      	bne.n	800708e <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 8007078:	4b47      	ldr	r3, [pc, #284]	; (8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800707a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800707e:	f003 0302 	and.w	r3, r3, #2
 8007082:	2b02      	cmp	r3, #2
 8007084:	d103      	bne.n	800708e <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
        frequency = LSI_VALUE;
 8007086:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800708a:	61fb      	str	r3, [r7, #28]
 800708c:	e01f      	b.n	80070ce <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007094:	d109      	bne.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
 8007096:	4b40      	ldr	r3, [pc, #256]	; (8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800709e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070a2:	d102      	bne.n	80070aa <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
        frequency = HSI_VALUE;
 80070a4:	4b3d      	ldr	r3, [pc, #244]	; (800719c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 80070a6:	61fb      	str	r3, [r7, #28]
 80070a8:	e011      	b.n	80070ce <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if ((srcclk == RCC_LPTIM1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80070aa:	69bb      	ldr	r3, [r7, #24]
 80070ac:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80070b0:	d10a      	bne.n	80070c8 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
 80070b2:	4b39      	ldr	r3, [pc, #228]	; (8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80070b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070b8:	f003 0302 	and.w	r3, r3, #2
 80070bc:	2b02      	cmp	r3, #2
 80070be:	d103      	bne.n	80070c8 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
        frequency = LSE_VALUE;
 80070c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070c4:	61fb      	str	r3, [r7, #28]
 80070c6:	e002      	b.n	80070ce <HAL_RCCEx_GetPeriphCLKFreq+0x912>
        frequency = 0U;
 80070c8:	2300      	movs	r3, #0
 80070ca:	61fb      	str	r3, [r7, #28]
      break;
 80070cc:	e05e      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80070ce:	e05d      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80070d0:	4b31      	ldr	r3, [pc, #196]	; (8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80070d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070d6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80070da:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80070dc:	69bb      	ldr	r3, [r7, #24]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d103      	bne.n	80070ea <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
        frequency = HAL_RCC_GetPCLK1Freq();
 80070e2:	f7fe ff0d 	bl	8005f00 <HAL_RCC_GetPCLK1Freq>
 80070e6:	61f8      	str	r0, [r7, #28]
      break;
 80070e8:	e050      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80070ea:	69bb      	ldr	r3, [r7, #24]
 80070ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80070f0:	d10a      	bne.n	8007108 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
 80070f2:	4b29      	ldr	r3, [pc, #164]	; (8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80070f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80070f8:	f003 0302 	and.w	r3, r3, #2
 80070fc:	2b02      	cmp	r3, #2
 80070fe:	d103      	bne.n	8007108 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
        frequency = LSI_VALUE;
 8007100:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8007104:	61fb      	str	r3, [r7, #28]
 8007106:	e01f      	b.n	8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007108:	69bb      	ldr	r3, [r7, #24]
 800710a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800710e:	d109      	bne.n	8007124 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
 8007110:	4b21      	ldr	r3, [pc, #132]	; (8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007118:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800711c:	d102      	bne.n	8007124 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
        frequency = HSI_VALUE;
 800711e:	4b1f      	ldr	r3, [pc, #124]	; (800719c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 8007120:	61fb      	str	r3, [r7, #28]
 8007122:	e011      	b.n	8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if ((srcclk == RCC_LPTIM2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8007124:	69bb      	ldr	r3, [r7, #24]
 8007126:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800712a:	d10a      	bne.n	8007142 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 800712c:	4b1a      	ldr	r3, [pc, #104]	; (8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800712e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007132:	f003 0302 	and.w	r3, r3, #2
 8007136:	2b02      	cmp	r3, #2
 8007138:	d103      	bne.n	8007142 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
        frequency = LSE_VALUE;
 800713a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800713e:	61fb      	str	r3, [r7, #28]
 8007140:	e002      	b.n	8007148 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
        frequency = 0U;
 8007142:	2300      	movs	r3, #0
 8007144:	61fb      	str	r3, [r7, #28]
      break;
 8007146:	e021      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8007148:	e020      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800714a:	4b13      	ldr	r3, [pc, #76]	; (8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800714c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007150:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007154:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SWPMI1CLKSOURCE_PCLK1)
 8007156:	69bb      	ldr	r3, [r7, #24]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d103      	bne.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>
        frequency = HAL_RCC_GetPCLK1Freq();
 800715c:	f7fe fed0 	bl	8005f00 <HAL_RCC_GetPCLK1Freq>
 8007160:	61f8      	str	r0, [r7, #28]
      break;
 8007162:	e013      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_SWPMI1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800716a:	d109      	bne.n	8007180 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 800716c:	4b0a      	ldr	r3, [pc, #40]	; (8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007174:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007178:	d102      	bne.n	8007180 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
        frequency = HSI_VALUE;
 800717a:	4b08      	ldr	r3, [pc, #32]	; (800719c <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 800717c:	61fb      	str	r3, [r7, #28]
      break;
 800717e:	e005      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8007180:	2300      	movs	r3, #0
 8007182:	61fb      	str	r3, [r7, #28]
      break;
 8007184:	e002      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 8007186:	bf00      	nop
 8007188:	e000      	b.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 800718a:	bf00      	nop
    }
  }

  return(frequency);
 800718c:	69fb      	ldr	r3, [r7, #28]
}
 800718e:	4618      	mov	r0, r3
 8007190:	3720      	adds	r7, #32
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}
 8007196:	bf00      	nop
 8007198:	40021000 	.word	0x40021000
 800719c:	00f42400 	.word	0x00f42400

080071a0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b084      	sub	sp, #16
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80071aa:	2300      	movs	r3, #0
 80071ac:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80071ae:	2300      	movs	r3, #0
 80071b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80071b2:	4b73      	ldr	r3, [pc, #460]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071b4:	68db      	ldr	r3, [r3, #12]
 80071b6:	f003 0303 	and.w	r3, r3, #3
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d018      	beq.n	80071f0 <RCCEx_PLLSAI1_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80071be:	4b70      	ldr	r3, [pc, #448]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	f003 0203 	and.w	r2, r3, #3
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d10d      	bne.n	80071ea <RCCEx_PLLSAI1_Config+0x4a>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
       ||
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d009      	beq.n	80071ea <RCCEx_PLLSAI1_Config+0x4a>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80071d6:	4b6a      	ldr	r3, [pc, #424]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071d8:	68db      	ldr	r3, [r3, #12]
 80071da:	091b      	lsrs	r3, r3, #4
 80071dc:	f003 0307 	and.w	r3, r3, #7
 80071e0:	1c5a      	adds	r2, r3, #1
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	685b      	ldr	r3, [r3, #4]
       ||
 80071e6:	429a      	cmp	r2, r3
 80071e8:	d044      	beq.n	8007274 <RCCEx_PLLSAI1_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 80071ea:	2301      	movs	r3, #1
 80071ec:	73fb      	strb	r3, [r7, #15]
 80071ee:	e041      	b.n	8007274 <RCCEx_PLLSAI1_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2b02      	cmp	r3, #2
 80071f6:	d00c      	beq.n	8007212 <RCCEx_PLLSAI1_Config+0x72>
 80071f8:	2b03      	cmp	r3, #3
 80071fa:	d013      	beq.n	8007224 <RCCEx_PLLSAI1_Config+0x84>
 80071fc:	2b01      	cmp	r3, #1
 80071fe:	d120      	bne.n	8007242 <RCCEx_PLLSAI1_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007200:	4b5f      	ldr	r3, [pc, #380]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f003 0302 	and.w	r3, r3, #2
 8007208:	2b00      	cmp	r3, #0
 800720a:	d11d      	bne.n	8007248 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800720c:	2301      	movs	r3, #1
 800720e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007210:	e01a      	b.n	8007248 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007212:	4b5b      	ldr	r3, [pc, #364]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800721a:	2b00      	cmp	r3, #0
 800721c:	d116      	bne.n	800724c <RCCEx_PLLSAI1_Config+0xac>
      {
        status = HAL_ERROR;
 800721e:	2301      	movs	r3, #1
 8007220:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007222:	e013      	b.n	800724c <RCCEx_PLLSAI1_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007224:	4b56      	ldr	r3, [pc, #344]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800722c:	2b00      	cmp	r3, #0
 800722e:	d10f      	bne.n	8007250 <RCCEx_PLLSAI1_Config+0xb0>
 8007230:	4b53      	ldr	r3, [pc, #332]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007238:	2b00      	cmp	r3, #0
 800723a:	d109      	bne.n	8007250 <RCCEx_PLLSAI1_Config+0xb0>
      {
        status = HAL_ERROR;
 800723c:	2301      	movs	r3, #1
 800723e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007240:	e006      	b.n	8007250 <RCCEx_PLLSAI1_Config+0xb0>
    default:
      status = HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	73fb      	strb	r3, [r7, #15]
      break;
 8007246:	e004      	b.n	8007252 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8007248:	bf00      	nop
 800724a:	e002      	b.n	8007252 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 800724c:	bf00      	nop
 800724e:	e000      	b.n	8007252 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8007250:	bf00      	nop
    }

    if(status == HAL_OK)
 8007252:	7bfb      	ldrb	r3, [r7, #15]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d10d      	bne.n	8007274 <RCCEx_PLLSAI1_Config+0xd4>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007258:	4849      	ldr	r0, [pc, #292]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800725a:	4b49      	ldr	r3, [pc, #292]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800725c:	68db      	ldr	r3, [r3, #12]
 800725e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6819      	ldr	r1, [r3, #0]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	3b01      	subs	r3, #1
 800726c:	011b      	lsls	r3, r3, #4
 800726e:	430b      	orrs	r3, r1
 8007270:	4313      	orrs	r3, r2
 8007272:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007274:	7bfb      	ldrb	r3, [r7, #15]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d17d      	bne.n	8007376 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800727a:	4a41      	ldr	r2, [pc, #260]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800727c:	4b40      	ldr	r3, [pc, #256]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007284:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007286:	f7fb fa93 	bl	80027b0 <HAL_GetTick>
 800728a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 800728c:	e009      	b.n	80072a2 <RCCEx_PLLSAI1_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800728e:	f7fb fa8f 	bl	80027b0 <HAL_GetTick>
 8007292:	4602      	mov	r2, r0
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	1ad3      	subs	r3, r2, r3
 8007298:	2b02      	cmp	r3, #2
 800729a:	d902      	bls.n	80072a2 <RCCEx_PLLSAI1_Config+0x102>
      {
        status = HAL_TIMEOUT;
 800729c:	2303      	movs	r3, #3
 800729e:	73fb      	strb	r3, [r7, #15]
        break;
 80072a0:	e005      	b.n	80072ae <RCCEx_PLLSAI1_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 80072a2:	4b37      	ldr	r3, [pc, #220]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1ef      	bne.n	800728e <RCCEx_PLLSAI1_Config+0xee>
      }
    }

    if(status == HAL_OK)
 80072ae:	7bfb      	ldrb	r3, [r7, #15]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d160      	bne.n	8007376 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d111      	bne.n	80072de <RCCEx_PLLSAI1_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80072ba:	4831      	ldr	r0, [pc, #196]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 80072bc:	4b30      	ldr	r3, [pc, #192]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 80072be:	691b      	ldr	r3, [r3, #16]
 80072c0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80072c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072c8:	687a      	ldr	r2, [r7, #4]
 80072ca:	6892      	ldr	r2, [r2, #8]
 80072cc:	0211      	lsls	r1, r2, #8
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	68d2      	ldr	r2, [r2, #12]
 80072d2:	0912      	lsrs	r2, r2, #4
 80072d4:	0452      	lsls	r2, r2, #17
 80072d6:	430a      	orrs	r2, r1
 80072d8:	4313      	orrs	r3, r2
 80072da:	6103      	str	r3, [r0, #16]
 80072dc:	e027      	b.n	800732e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d112      	bne.n	800730a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80072e4:	4826      	ldr	r0, [pc, #152]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 80072e6:	4b26      	ldr	r3, [pc, #152]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 80072e8:	691b      	ldr	r3, [r3, #16]
 80072ea:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80072ee:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80072f2:	687a      	ldr	r2, [r7, #4]
 80072f4:	6892      	ldr	r2, [r2, #8]
 80072f6:	0211      	lsls	r1, r2, #8
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	6912      	ldr	r2, [r2, #16]
 80072fc:	0852      	lsrs	r2, r2, #1
 80072fe:	3a01      	subs	r2, #1
 8007300:	0552      	lsls	r2, r2, #21
 8007302:	430a      	orrs	r2, r1
 8007304:	4313      	orrs	r3, r2
 8007306:	6103      	str	r3, [r0, #16]
 8007308:	e011      	b.n	800732e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800730a:	481d      	ldr	r0, [pc, #116]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800730c:	4b1c      	ldr	r3, [pc, #112]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007314:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007318:	687a      	ldr	r2, [r7, #4]
 800731a:	6892      	ldr	r2, [r2, #8]
 800731c:	0211      	lsls	r1, r2, #8
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	6952      	ldr	r2, [r2, #20]
 8007322:	0852      	lsrs	r2, r2, #1
 8007324:	3a01      	subs	r2, #1
 8007326:	0652      	lsls	r2, r2, #25
 8007328:	430a      	orrs	r2, r1
 800732a:	4313      	orrs	r3, r2
 800732c:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800732e:	4a14      	ldr	r2, [pc, #80]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007330:	4b13      	ldr	r3, [pc, #76]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007338:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800733a:	f7fb fa39 	bl	80027b0 <HAL_GetTick>
 800733e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8007340:	e009      	b.n	8007356 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007342:	f7fb fa35 	bl	80027b0 <HAL_GetTick>
 8007346:	4602      	mov	r2, r0
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	1ad3      	subs	r3, r2, r3
 800734c:	2b02      	cmp	r3, #2
 800734e:	d902      	bls.n	8007356 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8007350:	2303      	movs	r3, #3
 8007352:	73fb      	strb	r3, [r7, #15]
          break;
 8007354:	e005      	b.n	8007362 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8007356:	4b0a      	ldr	r3, [pc, #40]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800735e:	2b00      	cmp	r3, #0
 8007360:	d0ef      	beq.n	8007342 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8007362:	7bfb      	ldrb	r3, [r7, #15]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d106      	bne.n	8007376 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007368:	4905      	ldr	r1, [pc, #20]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800736a:	4b05      	ldr	r3, [pc, #20]	; (8007380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800736c:	691a      	ldr	r2, [r3, #16]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	699b      	ldr	r3, [r3, #24]
 8007372:	4313      	orrs	r3, r2
 8007374:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007376:	7bfb      	ldrb	r3, [r7, #15]
}
 8007378:	4618      	mov	r0, r3
 800737a:	3710      	adds	r7, #16
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}
 8007380:	40021000 	.word	0x40021000

08007384 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800738e:	2300      	movs	r3, #0
 8007390:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007392:	2300      	movs	r3, #0
 8007394:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007396:	4b68      	ldr	r3, [pc, #416]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007398:	68db      	ldr	r3, [r3, #12]
 800739a:	f003 0303 	and.w	r3, r3, #3
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d018      	beq.n	80073d4 <RCCEx_PLLSAI2_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80073a2:	4b65      	ldr	r3, [pc, #404]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 80073a4:	68db      	ldr	r3, [r3, #12]
 80073a6:	f003 0203 	and.w	r2, r3, #3
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	429a      	cmp	r2, r3
 80073b0:	d10d      	bne.n	80073ce <RCCEx_PLLSAI2_Config+0x4a>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
       ||
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d009      	beq.n	80073ce <RCCEx_PLLSAI2_Config+0x4a>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80073ba:	4b5f      	ldr	r3, [pc, #380]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	091b      	lsrs	r3, r3, #4
 80073c0:	f003 0307 	and.w	r3, r3, #7
 80073c4:	1c5a      	adds	r2, r3, #1
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	685b      	ldr	r3, [r3, #4]
       ||
 80073ca:	429a      	cmp	r2, r3
 80073cc:	d044      	beq.n	8007458 <RCCEx_PLLSAI2_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	73fb      	strb	r3, [r7, #15]
 80073d2:	e041      	b.n	8007458 <RCCEx_PLLSAI2_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	2b02      	cmp	r3, #2
 80073da:	d00c      	beq.n	80073f6 <RCCEx_PLLSAI2_Config+0x72>
 80073dc:	2b03      	cmp	r3, #3
 80073de:	d013      	beq.n	8007408 <RCCEx_PLLSAI2_Config+0x84>
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d120      	bne.n	8007426 <RCCEx_PLLSAI2_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80073e4:	4b54      	ldr	r3, [pc, #336]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f003 0302 	and.w	r3, r3, #2
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d11d      	bne.n	800742c <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073f4:	e01a      	b.n	800742c <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80073f6:	4b50      	ldr	r3, [pc, #320]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d116      	bne.n	8007430 <RCCEx_PLLSAI2_Config+0xac>
      {
        status = HAL_ERROR;
 8007402:	2301      	movs	r3, #1
 8007404:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007406:	e013      	b.n	8007430 <RCCEx_PLLSAI2_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007408:	4b4b      	ldr	r3, [pc, #300]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007410:	2b00      	cmp	r3, #0
 8007412:	d10f      	bne.n	8007434 <RCCEx_PLLSAI2_Config+0xb0>
 8007414:	4b48      	ldr	r3, [pc, #288]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800741c:	2b00      	cmp	r3, #0
 800741e:	d109      	bne.n	8007434 <RCCEx_PLLSAI2_Config+0xb0>
      {
        status = HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007424:	e006      	b.n	8007434 <RCCEx_PLLSAI2_Config+0xb0>
    default:
      status = HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	73fb      	strb	r3, [r7, #15]
      break;
 800742a:	e004      	b.n	8007436 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 800742c:	bf00      	nop
 800742e:	e002      	b.n	8007436 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8007430:	bf00      	nop
 8007432:	e000      	b.n	8007436 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8007434:	bf00      	nop
    }

    if(status == HAL_OK)
 8007436:	7bfb      	ldrb	r3, [r7, #15]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d10d      	bne.n	8007458 <RCCEx_PLLSAI2_Config+0xd4>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800743c:	483e      	ldr	r0, [pc, #248]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 800743e:	4b3e      	ldr	r3, [pc, #248]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007440:	68db      	ldr	r3, [r3, #12]
 8007442:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6819      	ldr	r1, [r3, #0]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	3b01      	subs	r3, #1
 8007450:	011b      	lsls	r3, r3, #4
 8007452:	430b      	orrs	r3, r1
 8007454:	4313      	orrs	r3, r2
 8007456:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007458:	7bfb      	ldrb	r3, [r7, #15]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d167      	bne.n	800752e <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800745e:	4a36      	ldr	r2, [pc, #216]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007460:	4b35      	ldr	r3, [pc, #212]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007468:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800746a:	f7fb f9a1 	bl	80027b0 <HAL_GetTick>
 800746e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8007470:	e009      	b.n	8007486 <RCCEx_PLLSAI2_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007472:	f7fb f99d 	bl	80027b0 <HAL_GetTick>
 8007476:	4602      	mov	r2, r0
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	1ad3      	subs	r3, r2, r3
 800747c:	2b02      	cmp	r3, #2
 800747e:	d902      	bls.n	8007486 <RCCEx_PLLSAI2_Config+0x102>
      {
        status = HAL_TIMEOUT;
 8007480:	2303      	movs	r3, #3
 8007482:	73fb      	strb	r3, [r7, #15]
        break;
 8007484:	e005      	b.n	8007492 <RCCEx_PLLSAI2_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8007486:	4b2c      	ldr	r3, [pc, #176]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800748e:	2b00      	cmp	r3, #0
 8007490:	d1ef      	bne.n	8007472 <RCCEx_PLLSAI2_Config+0xee>
      }
    }

    if(status == HAL_OK)
 8007492:	7bfb      	ldrb	r3, [r7, #15]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d14a      	bne.n	800752e <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d111      	bne.n	80074c2 <RCCEx_PLLSAI2_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800749e:	4826      	ldr	r0, [pc, #152]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 80074a0:	4b25      	ldr	r3, [pc, #148]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 80074a2:	695b      	ldr	r3, [r3, #20]
 80074a4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80074a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074ac:	687a      	ldr	r2, [r7, #4]
 80074ae:	6892      	ldr	r2, [r2, #8]
 80074b0:	0211      	lsls	r1, r2, #8
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	68d2      	ldr	r2, [r2, #12]
 80074b6:	0912      	lsrs	r2, r2, #4
 80074b8:	0452      	lsls	r2, r2, #17
 80074ba:	430a      	orrs	r2, r1
 80074bc:	4313      	orrs	r3, r2
 80074be:	6143      	str	r3, [r0, #20]
 80074c0:	e011      	b.n	80074e6 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80074c2:	481d      	ldr	r0, [pc, #116]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 80074c4:	4b1c      	ldr	r3, [pc, #112]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 80074c6:	695b      	ldr	r3, [r3, #20]
 80074c8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80074cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80074d0:	687a      	ldr	r2, [r7, #4]
 80074d2:	6892      	ldr	r2, [r2, #8]
 80074d4:	0211      	lsls	r1, r2, #8
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	6912      	ldr	r2, [r2, #16]
 80074da:	0852      	lsrs	r2, r2, #1
 80074dc:	3a01      	subs	r2, #1
 80074de:	0652      	lsls	r2, r2, #25
 80074e0:	430a      	orrs	r2, r1
 80074e2:	4313      	orrs	r3, r2
 80074e4:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80074e6:	4a14      	ldr	r2, [pc, #80]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 80074e8:	4b13      	ldr	r3, [pc, #76]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074f0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074f2:	f7fb f95d 	bl	80027b0 <HAL_GetTick>
 80074f6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 80074f8:	e009      	b.n	800750e <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80074fa:	f7fb f959 	bl	80027b0 <HAL_GetTick>
 80074fe:	4602      	mov	r2, r0
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	1ad3      	subs	r3, r2, r3
 8007504:	2b02      	cmp	r3, #2
 8007506:	d902      	bls.n	800750e <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8007508:	2303      	movs	r3, #3
 800750a:	73fb      	strb	r3, [r7, #15]
          break;
 800750c:	e005      	b.n	800751a <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 800750e:	4b0a      	ldr	r3, [pc, #40]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007516:	2b00      	cmp	r3, #0
 8007518:	d0ef      	beq.n	80074fa <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800751a:	7bfb      	ldrb	r3, [r7, #15]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d106      	bne.n	800752e <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007520:	4905      	ldr	r1, [pc, #20]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007522:	4b05      	ldr	r3, [pc, #20]	; (8007538 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007524:	695a      	ldr	r2, [r3, #20]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	695b      	ldr	r3, [r3, #20]
 800752a:	4313      	orrs	r3, r2
 800752c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800752e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007530:	4618      	mov	r0, r3
 8007532:	3710      	adds	r7, #16
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}
 8007538:	40021000 	.word	0x40021000

0800753c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b088      	sub	sp, #32
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 8007544:	2300      	movs	r3, #0
 8007546:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits  = 0;
 8007548:	2300      	movs	r3, #0
 800754a:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800754c:	2300      	movs	r3, #0
 800754e:	617b      	str	r3, [r7, #20]
  
  /* Check the SAI handle allocation */
  if(hsai == NULL)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d101      	bne.n	800755a <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 8007556:	2301      	movs	r3, #1
 8007558:	e14a      	b.n	80077f0 <HAL_SAI_Init+0x2b4>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->State == HAL_SAI_STATE_RESET)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8007560:	b2db      	uxtb	r3, r3
 8007562:	2b00      	cmp	r3, #0
 8007564:	d106      	bne.n	8007574 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 fe66 	bl	8008240 <HAL_SAI_MspInit>
  }
  
  hsai->State = HAL_SAI_STATE_BUSY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2202      	movs	r2, #2
 8007578:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f000 fa33 	bl	80079e8 <SAI_Disable>
  
  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch(hsai->Init.SynchroExt)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	68db      	ldr	r3, [r3, #12]
 8007586:	2b01      	cmp	r3, #1
 8007588:	d007      	beq.n	800759a <HAL_SAI_Init+0x5e>
 800758a:	2b01      	cmp	r3, #1
 800758c:	d302      	bcc.n	8007594 <HAL_SAI_Init+0x58>
 800758e:	2b02      	cmp	r3, #2
 8007590:	d006      	beq.n	80075a0 <HAL_SAI_Init+0x64>
 8007592:	e008      	b.n	80075a6 <HAL_SAI_Init+0x6a>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8007594:	2300      	movs	r3, #0
 8007596:	61fb      	str	r3, [r7, #28]
      break;
 8007598:	e005      	b.n	80075a6 <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800759a:	2310      	movs	r3, #16
 800759c:	61fb      	str	r3, [r7, #28]
      break;
 800759e:	e002      	b.n	80075a6 <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80075a0:	2320      	movs	r3, #32
 80075a2:	61fb      	str	r3, [r7, #28]
      break;
 80075a4:	bf00      	nop
  }
  
  switch(hsai->Init.Synchro)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	689b      	ldr	r3, [r3, #8]
 80075aa:	2b03      	cmp	r3, #3
 80075ac:	d81d      	bhi.n	80075ea <HAL_SAI_Init+0xae>
 80075ae:	a201      	add	r2, pc, #4	; (adr r2, 80075b4 <HAL_SAI_Init+0x78>)
 80075b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075b4:	080075c5 	.word	0x080075c5
 80075b8:	080075cb 	.word	0x080075cb
 80075bc:	080075d3 	.word	0x080075d3
 80075c0:	080075db 	.word	0x080075db
  {
    case SAI_ASYNCHRONOUS :
      {
        syncen_bits = 0;
 80075c4:	2300      	movs	r3, #0
 80075c6:	617b      	str	r3, [r7, #20]
      }
      break;
 80075c8:	e00f      	b.n	80075ea <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS :
      {
        syncen_bits = SAI_xCR1_SYNCEN_0;
 80075ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075ce:	617b      	str	r3, [r7, #20]
      }
      break;
 80075d0:	e00b      	b.n	80075ea <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 80075d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80075d6:	617b      	str	r3, [r7, #20]
      }
      break;
 80075d8:	e007      	b.n	80075ea <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 80075da:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80075de:	617b      	str	r3, [r7, #20]
        tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80075e0:	69fb      	ldr	r3, [r7, #28]
 80075e2:	f043 0301 	orr.w	r3, r3, #1
 80075e6:	61fb      	str	r3, [r7, #28]
      }
      break;
 80075e8:	bf00      	nop
  
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  
  if((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	4a82      	ldr	r2, [pc, #520]	; (80077f8 <HAL_SAI_Init+0x2bc>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d004      	beq.n	80075fe <HAL_SAI_Init+0xc2>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4a80      	ldr	r2, [pc, #512]	; (80077fc <HAL_SAI_Init+0x2c0>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d103      	bne.n	8007606 <HAL_SAI_Init+0xca>
  {
    SAI1->GCR = tmpregisterGCR;
 80075fe:	4a80      	ldr	r2, [pc, #512]	; (8007800 <HAL_SAI_Init+0x2c4>)
 8007600:	69fb      	ldr	r3, [r7, #28]
 8007602:	6013      	str	r3, [r2, #0]
 8007604:	e002      	b.n	800760c <HAL_SAI_Init+0xd0>
  }
  else 
  {
    SAI2->GCR = tmpregisterGCR;
 8007606:	4a7f      	ldr	r2, [pc, #508]	; (8007804 <HAL_SAI_Init+0x2c8>)
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	6013      	str	r3, [r2, #0]
  
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
       /* STM32L496xx || STM32L4A6xx || */
       /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	69db      	ldr	r3, [r3, #28]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d043      	beq.n	800769c <HAL_SAI_Init+0x160>
  {
    uint32_t freq = 0;
 8007614:	2300      	movs	r3, #0
 8007616:	613b      	str	r3, [r7, #16]
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    
    if((hsai->Instance == SAI1_Block_A ) || (hsai->Instance == SAI1_Block_B ))
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a76      	ldr	r2, [pc, #472]	; (80077f8 <HAL_SAI_Init+0x2bc>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d004      	beq.n	800762c <HAL_SAI_Init+0xf0>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a75      	ldr	r2, [pc, #468]	; (80077fc <HAL_SAI_Init+0x2c0>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d104      	bne.n	8007636 <HAL_SAI_Init+0xfa>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800762c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007630:	f7ff f8c4 	bl	80067bc <HAL_RCCEx_GetPeriphCLKFreq>
 8007634:	6138      	str	r0, [r7, #16]
    }
    if((hsai->Instance == SAI2_Block_A ) || (hsai->Instance == SAI2_Block_B ))
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a73      	ldr	r2, [pc, #460]	; (8007808 <HAL_SAI_Init+0x2cc>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d004      	beq.n	800764a <HAL_SAI_Init+0x10e>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a71      	ldr	r2, [pc, #452]	; (800780c <HAL_SAI_Init+0x2d0>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d104      	bne.n	8007654 <HAL_SAI_Init+0x118>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800764a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800764e:	f7ff f8b5 	bl	80067bc <HAL_RCCEx_GetPeriphCLKFreq>
 8007652:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8007654:	693a      	ldr	r2, [r7, #16]
 8007656:	4613      	mov	r3, r2
 8007658:	009b      	lsls	r3, r3, #2
 800765a:	4413      	add	r3, r2
 800765c:	005b      	lsls	r3, r3, #1
 800765e:	461a      	mov	r2, r3
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	69db      	ldr	r3, [r3, #28]
 8007664:	025b      	lsls	r3, r3, #9
 8007666:	fbb2 f3f3 	udiv	r3, r2, r3
 800766a:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	4a68      	ldr	r2, [pc, #416]	; (8007810 <HAL_SAI_Init+0x2d4>)
 8007670:	fba2 2303 	umull	r2, r3, r2, r3
 8007674:	08da      	lsrs	r2, r3, #3
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	621a      	str	r2, [r3, #32]
    
    /* Round result to the nearest integer */
    if((tmpval % 10) > 8)
 800767a:	68f9      	ldr	r1, [r7, #12]
 800767c:	4b64      	ldr	r3, [pc, #400]	; (8007810 <HAL_SAI_Init+0x2d4>)
 800767e:	fba3 2301 	umull	r2, r3, r3, r1
 8007682:	08da      	lsrs	r2, r3, #3
 8007684:	4613      	mov	r3, r2
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	4413      	add	r3, r2
 800768a:	005b      	lsls	r3, r3, #1
 800768c:	1aca      	subs	r2, r1, r3
 800768e:	2a08      	cmp	r2, #8
 8007690:	d904      	bls.n	800769c <HAL_SAI_Init+0x160>
    {
      hsai->Init.Mckdiv+= 1;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6a1b      	ldr	r3, [r3, #32]
 8007696:	1c5a      	adds	r2, r3, #1
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  
  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d003      	beq.n	80076ac <HAL_SAI_Init+0x170>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	2b02      	cmp	r3, #2
 80076aa:	d109      	bne.n	80076c0 <HAL_SAI_Init+0x184>
  { /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d101      	bne.n	80076b8 <HAL_SAI_Init+0x17c>
 80076b4:	2300      	movs	r3, #0
 80076b6:	e001      	b.n	80076bc <HAL_SAI_Init+0x180>
 80076b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80076bc:	61bb      	str	r3, [r7, #24]
 80076be:	e008      	b.n	80076d2 <HAL_SAI_Init+0x196>
  }
  else
  { /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	d102      	bne.n	80076ce <HAL_SAI_Init+0x192>
 80076c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80076cc:	e000      	b.n	80076d0 <HAL_SAI_Init+0x194>
 80076ce:	2300      	movs	r3, #0
 80076d0:	61bb      	str	r3, [r7, #24]
                        ckstr_bits | syncen_bits |                             \
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                        hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1&=~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681a      	ldr	r2, [r3, #0]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	6819      	ldr	r1, [r3, #0]
 80076dc:	4b4d      	ldr	r3, [pc, #308]	; (8007814 <HAL_SAI_Init+0x2d8>)
 80076de:	400b      	ands	r3, r1
 80076e0:	6013      	str	r3, [r2, #0]
                         SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN |\
                         SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                         SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);
  
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	687a      	ldr	r2, [r7, #4]
 80076e8:	6812      	ldr	r2, [r2, #0]
 80076ea:	6811      	ldr	r1, [r2, #0]
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	6850      	ldr	r0, [r2, #4]
 80076f0:	687a      	ldr	r2, [r7, #4]
 80076f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80076f4:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80076f6:	687a      	ldr	r2, [r7, #4]
 80076f8:	6b52      	ldr	r2, [r2, #52]	; 0x34
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80076fa:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80076fc:	687a      	ldr	r2, [r7, #4]
 80076fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007700:	4310      	orrs	r0, r2
 8007702:	69ba      	ldr	r2, [r7, #24]
 8007704:	4310      	orrs	r0, r2
                        ckstr_bits | syncen_bits |                             \
 8007706:	697a      	ldr	r2, [r7, #20]
 8007708:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	6a52      	ldr	r2, [r2, #36]	; 0x24
                        ckstr_bits | syncen_bits |                             \
 800770e:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8007710:	687a      	ldr	r2, [r7, #4]
 8007712:	6912      	ldr	r2, [r2, #16]
 8007714:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8007716:	687a      	ldr	r2, [r7, #4]
 8007718:	6952      	ldr	r2, [r2, #20]
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800771a:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	6a12      	ldr	r2, [r2, #32]
 8007720:	0512      	lsls	r2, r2, #20
 8007722:	4302      	orrs	r2, r0
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8007724:	430a      	orrs	r2, r1
 8007726:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* SAI CR2 Configuration */
  hsai->Instance->CR2&= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8007736:	f023 030f 	bic.w	r3, r3, #15
 800773a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	687a      	ldr	r2, [r7, #4]
 8007742:	6812      	ldr	r2, [r2, #0]
 8007744:	6851      	ldr	r1, [r2, #4]
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	6990      	ldr	r0, [r2, #24]
 800774a:	687a      	ldr	r2, [r7, #4]
 800774c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800774e:	4310      	orrs	r0, r2
 8007750:	687a      	ldr	r2, [r7, #4]
 8007752:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007754:	4302      	orrs	r2, r0
 8007756:	430a      	orrs	r2, r1
 8007758:	605a      	str	r2, [r3, #4]
  
  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR&=(~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	6899      	ldr	r1, [r3, #8]
 8007764:	4b2c      	ldr	r3, [pc, #176]	; (8007818 <HAL_SAI_Init+0x2dc>)
 8007766:	400b      	ands	r3, r1
 8007768:	6093      	str	r3, [r2, #8]
                           SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	6812      	ldr	r2, [r2, #0]
 8007772:	6891      	ldr	r1, [r2, #8]
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007778:	1e50      	subs	r0, r2, #1
                          hsai->FrameInit.FSOffset |
 800777a:	687a      	ldr	r2, [r7, #4]
 800777c:	6d12      	ldr	r2, [r2, #80]	; 0x50
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 800777e:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSDefinition |
 8007780:	687a      	ldr	r2, [r7, #4]
 8007782:	6c92      	ldr	r2, [r2, #72]	; 0x48
                          hsai->FrameInit.FSOffset |
 8007784:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSPolarity   |
 8007786:	687a      	ldr	r2, [r7, #4]
 8007788:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
                          hsai->FrameInit.FSDefinition |
 800778a:	4310      	orrs	r0, r2
                          ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800778c:	687a      	ldr	r2, [r7, #4]
 800778e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007790:	3a01      	subs	r2, #1
 8007792:	0212      	lsls	r2, r2, #8
                          hsai->FrameInit.FSPolarity   |
 8007794:	4302      	orrs	r2, r0
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8007796:	430a      	orrs	r2, r1
 8007798:	609a      	str	r2, [r3, #8]
  
  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR&= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	68d9      	ldr	r1, [r3, #12]
 80077a4:	f24f 0320 	movw	r3, #61472	; 0xf020
 80077a8:	400b      	ands	r3, r1
 80077aa:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN ));
  
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	6812      	ldr	r2, [r2, #0]
 80077b4:	68d1      	ldr	r1, [r2, #12]
 80077b6:	687a      	ldr	r2, [r7, #4]
 80077b8:	6d50      	ldr	r0, [r2, #84]	; 0x54
 80077ba:	687a      	ldr	r2, [r7, #4]
 80077bc:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80077be:	4310      	orrs	r0, r2
                          | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 80077c0:	687a      	ldr	r2, [r7, #4]
 80077c2:	6e12      	ldr	r2, [r2, #96]	; 0x60
 80077c4:	0412      	lsls	r2, r2, #16
 80077c6:	4310      	orrs	r0, r2
 80077c8:	687a      	ldr	r2, [r7, #4]
 80077ca:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80077cc:	3a01      	subs	r2, #1
 80077ce:	0212      	lsls	r2, r2, #8
 80077d0:	4302      	orrs	r2, r0
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 80077d2:	430a      	orrs	r2, r1
 80077d4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2200      	movs	r2, #0
 80077da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  
  /* Initialize the SAI state */
  hsai->State= HAL_SAI_STATE_READY;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2201      	movs	r2, #1
 80077e2:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2200      	movs	r2, #0
 80077ea:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  return HAL_OK;
 80077ee:	2300      	movs	r3, #0
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	3720      	adds	r7, #32
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}
 80077f8:	40015404 	.word	0x40015404
 80077fc:	40015424 	.word	0x40015424
 8007800:	40015400 	.word	0x40015400
 8007804:	40015800 	.word	0x40015800
 8007808:	40015804 	.word	0x40015804
 800780c:	40015824 	.word	0x40015824
 8007810:	cccccccd 	.word	0xcccccccd
 8007814:	ff05c010 	.word	0xff05c010
 8007818:	fff88000 	.word	0xfff88000

0800781c <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b086      	sub	sp, #24
 8007820:	af00      	add	r7, sp, #0
 8007822:	60f8      	str	r0, [r7, #12]
 8007824:	60b9      	str	r1, [r7, #8]
 8007826:	4613      	mov	r3, r2
 8007828:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800782a:	f7fa ffc1 	bl	80027b0 <HAL_GetTick>
 800782e:	6178      	str	r0, [r7, #20]

  if((pData == NULL) || (Size == 0))
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d002      	beq.n	800783c <HAL_SAI_Transmit_DMA+0x20>
 8007836:	88fb      	ldrh	r3, [r7, #6]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d101      	bne.n	8007840 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800783c:	2301      	movs	r3, #1
 800783e:	e093      	b.n	8007968 <HAL_SAI_Transmit_DMA+0x14c>
  }
  
  if(hsai->State == HAL_SAI_STATE_READY)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8007846:	b2db      	uxtb	r3, r3
 8007848:	2b01      	cmp	r3, #1
 800784a:	f040 808c 	bne.w	8007966 <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007854:	2b01      	cmp	r3, #1
 8007856:	d101      	bne.n	800785c <HAL_SAI_Transmit_DMA+0x40>
 8007858:	2302      	movs	r3, #2
 800785a:	e085      	b.n	8007968 <HAL_SAI_Transmit_DMA+0x14c>
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	2201      	movs	r2, #1
 8007860:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    hsai->pBuffPtr = pData;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	68ba      	ldr	r2, [r7, #8]
 8007868:	665a      	str	r2, [r3, #100]	; 0x64
    hsai->XferSize = Size;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	88fa      	ldrh	r2, [r7, #6]
 800786e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hsai->XferCount = Size;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	88fa      	ldrh	r2, [r7, #6]
 8007876:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2200      	movs	r2, #0
 800787e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2212      	movs	r2, #18
 8007886:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
    
    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800788e:	4a38      	ldr	r2, [pc, #224]	; (8007970 <HAL_SAI_Transmit_DMA+0x154>)
 8007890:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007896:	4a37      	ldr	r2, [pc, #220]	; (8007974 <HAL_SAI_Transmit_DMA+0x158>)
 8007898:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800789e:	4a36      	ldr	r2, [pc, #216]	; (8007978 <HAL_SAI_Transmit_DMA+0x15c>)
 80078a0:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078a6:	2200      	movs	r2, #0
 80078a8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Enable the Tx DMA Stream */
    if(HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80078b2:	4619      	mov	r1, r3
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	331c      	adds	r3, #28
 80078ba:	461a      	mov	r2, r3
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80078c2:	f7fb fd75 	bl	80033b0 <HAL_DMA_Start_IT>
 80078c6:	4603      	mov	r3, r0
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d005      	beq.n	80078d8 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2200      	movs	r2, #0
 80078d0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      return  HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	e047      	b.n	8007968 <HAL_SAI_Transmit_DMA+0x14c>
    }
    
    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80078d8:	2100      	movs	r1, #0
 80078da:	68f8      	ldr	r0, [r7, #12]
 80078dc:	f000 f84e 	bl	800797c <SAI_InterruptFlag>
 80078e0:	4601      	mov	r1, r0
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	6812      	ldr	r2, [r2, #0]
 80078ea:	6912      	ldr	r2, [r2, #16]
 80078ec:	430a      	orrs	r2, r1
 80078ee:	611a      	str	r2, [r3, #16]
    
    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	68fa      	ldr	r2, [r7, #12]
 80078f6:	6812      	ldr	r2, [r2, #0]
 80078f8:	6812      	ldr	r2, [r2, #0]
 80078fa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80078fe:	601a      	str	r2, [r3, #0]
    
    /* Wait untill FIFO is not empty */
    while((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8007900:	e015      	b.n	800792e <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8007902:	f7fa ff55 	bl	80027b0 <HAL_GetTick>
 8007906:	4602      	mov	r2, r0
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	1ad3      	subs	r3, r2, r3
 800790c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007910:	d90d      	bls.n	800792e <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007918:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        
        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2200      	movs	r2, #0
 8007926:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800792a:	2303      	movs	r3, #3
 800792c:	e01c      	b.n	8007968 <HAL_SAI_Transmit_DMA+0x14c>
    while((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	695b      	ldr	r3, [r3, #20]
 8007934:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8007938:	2b00      	cmp	r3, #0
 800793a:	d0e2      	beq.n	8007902 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }
    
    /* Check if the SAI is already enabled */
    if((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007946:	2b00      	cmp	r3, #0
 8007948:	d107      	bne.n	800795a <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	68fa      	ldr	r2, [r7, #12]
 8007950:	6812      	ldr	r2, [r2, #0]
 8007952:	6812      	ldr	r2, [r2, #0]
 8007954:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007958:	601a      	str	r2, [r3, #0]
    }
    
    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2200      	movs	r2, #0
 800795e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    return HAL_OK;
 8007962:	2300      	movs	r3, #0
 8007964:	e000      	b.n	8007968 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8007966:	2302      	movs	r3, #2
  }
}
 8007968:	4618      	mov	r0, r3
 800796a:	3718      	adds	r7, #24
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}
 8007970:	08007aab 	.word	0x08007aab
 8007974:	08007a47 	.word	0x08007a47
 8007978:	08007ac7 	.word	0x08007ac7

0800797c <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800797c:	b480      	push	{r7}
 800797e:	b085      	sub	sp, #20
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8007986:	2301      	movs	r3, #1
 8007988:	60fb      	str	r3, [r7, #12]
  
  if(mode == SAI_MODE_IT)
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	2b01      	cmp	r3, #1
 800798e:	d103      	bne.n	8007998 <SAI_InterruptFlag+0x1c>
  {
    tmpIT|= SAI_IT_FREQ;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f043 0308 	orr.w	r3, r3, #8
 8007996:	60fb      	str	r3, [r7, #12]
  }
  
  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800799c:	2b08      	cmp	r3, #8
 800799e:	d10b      	bne.n	80079b8 <SAI_InterruptFlag+0x3c>
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	685b      	ldr	r3, [r3, #4]
  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80079a4:	2b03      	cmp	r3, #3
 80079a6:	d003      	beq.n	80079b0 <SAI_InterruptFlag+0x34>
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	2b01      	cmp	r3, #1
 80079ae:	d103      	bne.n	80079b8 <SAI_InterruptFlag+0x3c>
  {
    tmpIT|= SAI_IT_CNRDY;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f043 0310 	orr.w	r3, r3, #16
 80079b6:	60fb      	str	r3, [r7, #12]
  }
  
  if((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	2b03      	cmp	r3, #3
 80079be:	d003      	beq.n	80079c8 <SAI_InterruptFlag+0x4c>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	685b      	ldr	r3, [r3, #4]
 80079c4:	2b02      	cmp	r3, #2
 80079c6:	d104      	bne.n	80079d2 <SAI_InterruptFlag+0x56>
  {
    tmpIT|= SAI_IT_AFSDET | SAI_IT_LFSDET;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80079ce:	60fb      	str	r3, [r7, #12]
 80079d0:	e003      	b.n	80079da <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT|= SAI_IT_WCKCFG;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f043 0304 	orr.w	r3, r3, #4
 80079d8:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 80079da:	68fb      	ldr	r3, [r7, #12]
}
 80079dc:	4618      	mov	r0, r3
 80079de:	3714      	adds	r7, #20
 80079e0:	46bd      	mov	sp, r7
 80079e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e6:	4770      	bx	lr

080079e8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80079f0:	f7fa fede 	bl	80027b0 <HAL_GetTick>
 80079f4:	60f8      	str	r0, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80079f6:	2300      	movs	r3, #0
 80079f8:	72fb      	strb	r3, [r7, #11]
  
  __HAL_SAI_DISABLE(hsai);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	6812      	ldr	r2, [r2, #0]
 8007a02:	6812      	ldr	r2, [r2, #0]
 8007a04:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007a08:	601a      	str	r2, [r3, #0]
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 8007a0a:	e010      	b.n	8007a2e <SAI_Disable+0x46>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart) > SAI_DEFAULT_TIMEOUT)
 8007a0c:	f7fa fed0 	bl	80027b0 <HAL_GetTick>
 8007a10:	4602      	mov	r2, r0
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	1ad3      	subs	r3, r2, r3
 8007a16:	2b04      	cmp	r3, #4
 8007a18:	d909      	bls.n	8007a2e <SAI_Disable+0x46>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a20:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      return HAL_TIMEOUT;
 8007a2a:	2303      	movs	r3, #3
 8007a2c:	e007      	b.n	8007a3e <SAI_Disable+0x56>
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d1e7      	bne.n	8007a0c <SAI_Disable+0x24>
    }
  }
  return status;
 8007a3c:	7afb      	ldrb	r3, [r7, #11]
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3710      	adds	r7, #16
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}

08007a46 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8007a46:	b580      	push	{r7, lr}
 8007a48:	b084      	sub	sp, #16
 8007a4a:	af00      	add	r7, sp, #0
 8007a4c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef* )hdma)->Parent;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a52:	60fb      	str	r3, [r7, #12]
  
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f003 0320 	and.w	r3, r3, #32
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d11c      	bne.n	8007a9c <SAI_DMATxCplt+0x56>
  {
    hsai->XferCount = 0;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2200      	movs	r2, #0
 8007a66:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    
    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	68fa      	ldr	r2, [r7, #12]
 8007a70:	6812      	ldr	r2, [r2, #0]
 8007a72:	6812      	ldr	r2, [r2, #0]
 8007a74:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007a78:	601a      	str	r2, [r3, #0]
    
    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8007a7a:	2100      	movs	r1, #0
 8007a7c:	68f8      	ldr	r0, [r7, #12]
 8007a7e:	f7ff ff7d 	bl	800797c <SAI_InterruptFlag>
 8007a82:	4603      	mov	r3, r0
 8007a84:	43da      	mvns	r2, r3
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	68f9      	ldr	r1, [r7, #12]
 8007a8c:	6809      	ldr	r1, [r1, #0]
 8007a8e:	6909      	ldr	r1, [r1, #16]
 8007a90:	400a      	ands	r2, r1
 8007a92:	611a      	str	r2, [r3, #16]
    
    hsai->State= HAL_SAI_STATE_READY;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2201      	movs	r2, #1
 8007a98:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  }
  HAL_SAI_TxCpltCallback(hsai);
 8007a9c:	68f8      	ldr	r0, [r7, #12]
 8007a9e:	f7f9 f9cf 	bl	8000e40 <HAL_SAI_TxCpltCallback>
}
 8007aa2:	bf00      	nop
 8007aa4:	3710      	adds	r7, #16
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}

08007aaa <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007aaa:	b580      	push	{r7, lr}
 8007aac:	b084      	sub	sp, #16
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ab6:	60fb      	str	r3, [r7, #12]
  
  HAL_SAI_TxHalfCpltCallback(hsai);
 8007ab8:	68f8      	ldr	r0, [r7, #12]
 8007aba:	f7f9 f9d3 	bl	8000e64 <HAL_SAI_TxHalfCpltCallback>
}
 8007abe:	bf00      	nop
 8007ac0:	3710      	adds	r7, #16
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}

08007ac6 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007ac6:	b580      	push	{r7, lr}
 8007ac8:	b084      	sub	sp, #16
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = ( SAI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ad2:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ada:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  
  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	68fa      	ldr	r2, [r7, #12]
 8007aea:	6812      	ldr	r2, [r2, #0]
 8007aec:	6812      	ldr	r2, [r2, #0]
 8007aee:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007af2:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 8007af4:	68f8      	ldr	r0, [r7, #12]
 8007af6:	f7ff ff77 	bl	80079e8 <SAI_Disable>
    
  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2201      	movs	r2, #1
 8007afe:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* SAI error Callback */ 
  HAL_SAI_ErrorCallback(hsai);
 8007b0a:	68f8      	ldr	r0, [r7, #12]
 8007b0c:	f7f9 f9bc 	bl	8000e88 <HAL_SAI_ErrorCallback>
}
 8007b10:	bf00      	nop
 8007b12:	3710      	adds	r7, #16
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <MX_DFSDM1_Init>:

DFSDM_Channel_HandleTypeDef hdfsdm1_channel0;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	af00      	add	r7, sp, #0

  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 8007b1c:	4b19      	ldr	r3, [pc, #100]	; (8007b84 <MX_DFSDM1_Init+0x6c>)
 8007b1e:	4a1a      	ldr	r2, [pc, #104]	; (8007b88 <MX_DFSDM1_Init+0x70>)
 8007b20:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel0.Init.OutputClock.Activation = DISABLE;
 8007b22:	4b18      	ldr	r3, [pc, #96]	; (8007b84 <MX_DFSDM1_Init+0x6c>)
 8007b24:	2200      	movs	r2, #0
 8007b26:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel0.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8007b28:	4b16      	ldr	r3, [pc, #88]	; (8007b84 <MX_DFSDM1_Init+0x6c>)
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel0.Init.OutputClock.Divider = 2;
 8007b2e:	4b15      	ldr	r3, [pc, #84]	; (8007b84 <MX_DFSDM1_Init+0x6c>)
 8007b30:	2202      	movs	r2, #2
 8007b32:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_INTERNAL_REGISTER;
 8007b34:	4b13      	ldr	r3, [pc, #76]	; (8007b84 <MX_DFSDM1_Init+0x6c>)
 8007b36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007b3a:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8007b3c:	4b11      	ldr	r3, [pc, #68]	; (8007b84 <MX_DFSDM1_Init+0x6c>)
 8007b3e:	2200      	movs	r2, #0
 8007b40:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8007b42:	4b10      	ldr	r3, [pc, #64]	; (8007b84 <MX_DFSDM1_Init+0x6c>)
 8007b44:	2200      	movs	r2, #0
 8007b46:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8007b48:	4b0e      	ldr	r3, [pc, #56]	; (8007b84 <MX_DFSDM1_Init+0x6c>)
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 8007b4e:	4b0d      	ldr	r3, [pc, #52]	; (8007b84 <MX_DFSDM1_Init+0x6c>)
 8007b50:	2200      	movs	r2, #0
 8007b52:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8007b54:	4b0b      	ldr	r3, [pc, #44]	; (8007b84 <MX_DFSDM1_Init+0x6c>)
 8007b56:	2200      	movs	r2, #0
 8007b58:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel0.Init.Awd.Oversampling = 1;
 8007b5a:	4b0a      	ldr	r3, [pc, #40]	; (8007b84 <MX_DFSDM1_Init+0x6c>)
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel0.Init.Offset = 0x00;
 8007b60:	4b08      	ldr	r3, [pc, #32]	; (8007b84 <MX_DFSDM1_Init+0x6c>)
 8007b62:	2200      	movs	r2, #0
 8007b64:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel0.Init.RightBitShift = 0x00;
 8007b66:	4b07      	ldr	r3, [pc, #28]	; (8007b84 <MX_DFSDM1_Init+0x6c>)
 8007b68:	2200      	movs	r2, #0
 8007b6a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK)
 8007b6c:	4805      	ldr	r0, [pc, #20]	; (8007b84 <MX_DFSDM1_Init+0x6c>)
 8007b6e:	f7fa ffa7 	bl	8002ac0 <HAL_DFSDM_ChannelInit>
 8007b72:	4603      	mov	r3, r0
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d003      	beq.n	8007b80 <MX_DFSDM1_Init+0x68>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007b78:	2144      	movs	r1, #68	; 0x44
 8007b7a:	4804      	ldr	r0, [pc, #16]	; (8007b8c <MX_DFSDM1_Init+0x74>)
 8007b7c:	f000 faae 	bl	80080dc <_Error_Handler>
  }

}
 8007b80:	bf00      	nop
 8007b82:	bd80      	pop	{r7, pc}
 8007b84:	20003368 	.word	0x20003368
 8007b88:	40016000 	.word	0x40016000
 8007b8c:	080085ec 	.word	0x080085ec

08007b90 <HAL_DFSDM_ChannelMspInit>:

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b085      	sub	sp, #20
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]

  if(DFSDM1_Init == 0)
 8007b98:	4b0d      	ldr	r3, [pc, #52]	; (8007bd0 <HAL_DFSDM_ChannelMspInit+0x40>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d110      	bne.n	8007bc2 <HAL_DFSDM_ChannelMspInit+0x32>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8007ba0:	4a0c      	ldr	r2, [pc, #48]	; (8007bd4 <HAL_DFSDM_ChannelMspInit+0x44>)
 8007ba2:	4b0c      	ldr	r3, [pc, #48]	; (8007bd4 <HAL_DFSDM_ChannelMspInit+0x44>)
 8007ba4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ba6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007baa:	6613      	str	r3, [r2, #96]	; 0x60
 8007bac:	4b09      	ldr	r3, [pc, #36]	; (8007bd4 <HAL_DFSDM_ChannelMspInit+0x44>)
 8007bae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bb0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007bb4:	60fb      	str	r3, [r7, #12]
 8007bb6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8007bb8:	4b05      	ldr	r3, [pc, #20]	; (8007bd0 <HAL_DFSDM_ChannelMspInit+0x40>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	3301      	adds	r3, #1
 8007bbe:	4a04      	ldr	r2, [pc, #16]	; (8007bd0 <HAL_DFSDM_ChannelMspInit+0x40>)
 8007bc0:	6013      	str	r3, [r2, #0]
  }
}
 8007bc2:	bf00      	nop
 8007bc4:	3714      	adds	r7, #20
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr
 8007bce:	bf00      	nop
 8007bd0:	200001e4 	.word	0x200001e4
 8007bd4:	40021000 	.word	0x40021000

08007bd8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b085      	sub	sp, #20
 8007bdc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8007bde:	4a15      	ldr	r2, [pc, #84]	; (8007c34 <MX_GPIO_Init+0x5c>)
 8007be0:	4b14      	ldr	r3, [pc, #80]	; (8007c34 <MX_GPIO_Init+0x5c>)
 8007be2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007be4:	f043 0310 	orr.w	r3, r3, #16
 8007be8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007bea:	4b12      	ldr	r3, [pc, #72]	; (8007c34 <MX_GPIO_Init+0x5c>)
 8007bec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bee:	f003 0310 	and.w	r3, r3, #16
 8007bf2:	60fb      	str	r3, [r7, #12]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007bf6:	4a0f      	ldr	r2, [pc, #60]	; (8007c34 <MX_GPIO_Init+0x5c>)
 8007bf8:	4b0e      	ldr	r3, [pc, #56]	; (8007c34 <MX_GPIO_Init+0x5c>)
 8007bfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bfc:	f043 0304 	orr.w	r3, r3, #4
 8007c00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007c02:	4b0c      	ldr	r3, [pc, #48]	; (8007c34 <MX_GPIO_Init+0x5c>)
 8007c04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c06:	f003 0304 	and.w	r3, r3, #4
 8007c0a:	60bb      	str	r3, [r7, #8]
 8007c0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c0e:	4a09      	ldr	r2, [pc, #36]	; (8007c34 <MX_GPIO_Init+0x5c>)
 8007c10:	4b08      	ldr	r3, [pc, #32]	; (8007c34 <MX_GPIO_Init+0x5c>)
 8007c12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c14:	f043 0301 	orr.w	r3, r3, #1
 8007c18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007c1a:	4b06      	ldr	r3, [pc, #24]	; (8007c34 <MX_GPIO_Init+0x5c>)
 8007c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c1e:	f003 0301 	and.w	r3, r3, #1
 8007c22:	607b      	str	r3, [r7, #4]
 8007c24:	687b      	ldr	r3, [r7, #4]

}
 8007c26:	bf00      	nop
 8007c28:	3714      	adds	r7, #20
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c30:	4770      	bx	lr
 8007c32:	bf00      	nop
 8007c34:	40021000 	.word	0x40021000

08007c38 <HAL_LCD_MspInit>:
  }

}

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b088      	sub	sp, #32
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(lcdHandle->Instance==LCD)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a1a      	ldr	r2, [pc, #104]	; (8007cb0 <HAL_LCD_MspInit+0x78>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d12d      	bne.n	8007ca6 <HAL_LCD_MspInit+0x6e>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8007c4a:	4a1a      	ldr	r2, [pc, #104]	; (8007cb4 <HAL_LCD_MspInit+0x7c>)
 8007c4c:	4b19      	ldr	r3, [pc, #100]	; (8007cb4 <HAL_LCD_MspInit+0x7c>)
 8007c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c50:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007c54:	6593      	str	r3, [r2, #88]	; 0x58
 8007c56:	4b17      	ldr	r3, [pc, #92]	; (8007cb4 <HAL_LCD_MspInit+0x7c>)
 8007c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c5e:	60bb      	str	r3, [r7, #8]
 8007c60:	68bb      	ldr	r3, [r7, #8]
  
    /**LCD GPIO Configuration    
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8007c62:	2308      	movs	r3, #8
 8007c64:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c66:	2302      	movs	r3, #2
 8007c68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8007c72:	230b      	movs	r3, #11
 8007c74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007c76:	f107 030c 	add.w	r3, r7, #12
 8007c7a:	4619      	mov	r1, r3
 8007c7c:	480e      	ldr	r0, [pc, #56]	; (8007cb8 <HAL_LCD_MspInit+0x80>)
 8007c7e:	f7fb fc57 	bl	8003530 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007c82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c86:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c88:	2302      	movs	r3, #2
 8007c8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c90:	2300      	movs	r3, #0
 8007c92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8007c94:	230b      	movs	r3, #11
 8007c96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007c98:	f107 030c 	add.w	r3, r7, #12
 8007c9c:	4619      	mov	r1, r3
 8007c9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007ca2:	f7fb fc45 	bl	8003530 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8007ca6:	bf00      	nop
 8007ca8:	3720      	adds	r7, #32
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
 8007cae:	bf00      	nop
 8007cb0:	40002400 	.word	0x40002400
 8007cb4:	40021000 	.word	0x40021000
 8007cb8:	48000800 	.word	0x48000800

08007cbc <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007cc0:	f7fa fd3e 	bl	8002740 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007cc4:	f000 f97c 	bl	8007fc0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007cc8:	f7ff ff86 	bl	8007bd8 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8007ccc:	f7ff ff24 	bl	8007b18 <MX_DFSDM1_Init>
  MX_SAI1_Init();
 8007cd0:	f000 fa58 	bl	8008184 <MX_SAI1_Init>
 // MX_LCD_Init(); //musi byc zakomentowane
 // MX_QUADSPI_Init(); //czy musi??
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_Init();
 8007cd4:	f7f9 fca6 	bl	8001624 <BSP_LCD_GLASS_Init>
  BSP_QSPI_Init();
 8007cd8:	f7fa fa24 	bl	8002124 <BSP_QSPI_Init>
  //test QSPI
  qspi_test();
 8007cdc:	f000 f84a 	bl	8007d74 <qspi_test>
  HAL_Delay(3000);
 8007ce0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8007ce4:	f7fa fd70 	bl	80027c8 <HAL_Delay>
  //test Audio
  audio_test();
 8007ce8:	f000 f8a4 	bl	8007e34 <audio_test>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8007cec:	e7fe      	b.n	8007cec <main+0x30>

08007cee <Fill_Buffer>:
  }
  /* USER CODE END 3 */

}
static void Fill_Buffer(uint8_t *pBuffer, uint32_t uwBufferLenght, uint32_t uwOffset)
{
 8007cee:	b480      	push	{r7}
 8007cf0:	b087      	sub	sp, #28
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	60f8      	str	r0, [r7, #12]
 8007cf6:	60b9      	str	r1, [r7, #8]
 8007cf8:	607a      	str	r2, [r7, #4]
  uint32_t tmpIndex = 0;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	617b      	str	r3, [r7, #20]
  for (tmpIndex = 0; tmpIndex < uwBufferLenght; tmpIndex++ )
 8007cfe:	2300      	movs	r3, #0
 8007d00:	617b      	str	r3, [r7, #20]
 8007d02:	e00c      	b.n	8007d1e <Fill_Buffer+0x30>
    pBuffer[tmpIndex] = tmpIndex + uwOffset;
 8007d04:	68fa      	ldr	r2, [r7, #12]
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	4413      	add	r3, r2
 8007d0a:	697a      	ldr	r2, [r7, #20]
 8007d0c:	b2d1      	uxtb	r1, r2
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	b2d2      	uxtb	r2, r2
 8007d12:	440a      	add	r2, r1
 8007d14:	b2d2      	uxtb	r2, r2
 8007d16:	701a      	strb	r2, [r3, #0]
  for (tmpIndex = 0; tmpIndex < uwBufferLenght; tmpIndex++ )
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	3301      	adds	r3, #1
 8007d1c:	617b      	str	r3, [r7, #20]
 8007d1e:	697a      	ldr	r2, [r7, #20]
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	429a      	cmp	r2, r3
 8007d24:	d3ee      	bcc.n	8007d04 <Fill_Buffer+0x16>
}
 8007d26:	bf00      	nop
 8007d28:	371c      	adds	r7, #28
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr

08007d32 <Buffercmp>:

static uint8_t Buffercmp(uint8_t* pBuffer1, uint8_t* pBuffer2, uint32_t BufferLength)
{
 8007d32:	b480      	push	{r7}
 8007d34:	b085      	sub	sp, #20
 8007d36:	af00      	add	r7, sp, #0
 8007d38:	60f8      	str	r0, [r7, #12]
 8007d3a:	60b9      	str	r1, [r7, #8]
 8007d3c:	607a      	str	r2, [r7, #4]
  while (BufferLength--)
 8007d3e:	e00d      	b.n	8007d5c <Buffercmp+0x2a>
  {
    if (*pBuffer1 != *pBuffer2)
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	781a      	ldrb	r2, [r3, #0]
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	781b      	ldrb	r3, [r3, #0]
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d001      	beq.n	8007d50 <Buffercmp+0x1e>
      return 1;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	e00b      	b.n	8007d68 <Buffercmp+0x36>
    pBuffer1++;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	3301      	adds	r3, #1
 8007d54:	60fb      	str	r3, [r7, #12]
    pBuffer2++;
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	3301      	adds	r3, #1
 8007d5a:	60bb      	str	r3, [r7, #8]
  while (BufferLength--)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	1e5a      	subs	r2, r3, #1
 8007d60:	607a      	str	r2, [r7, #4]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d1ec      	bne.n	8007d40 <Buffercmp+0xe>
  }
  return 0;
 8007d66:	2300      	movs	r3, #0
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3714      	adds	r7, #20
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr

08007d74 <qspi_test>:

void qspi_test(){
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b082      	sub	sp, #8
 8007d78:	af00      	add	r7, sp, #0
	__IO uint8_t *data_ptr;
	uint32_t index;
	BSP_QSPI_Erase_Block(WRITE_READ_ADDR);			//wyczysc blok pamieci
 8007d7a:	2050      	movs	r0, #80	; 0x50
 8007d7c:	f7fa fae0 	bl	8002340 <BSP_QSPI_Erase_Block>
	Fill_Buffer(qspi_aTxBuffer, BUFFER_SIZE, 0xD20F);//wypelnij losowa wartoscia
 8007d80:	f24d 220f 	movw	r2, #53775	; 0xd20f
 8007d84:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007d88:	4823      	ldr	r0, [pc, #140]	; (8007e18 <qspi_test+0xa4>)
 8007d8a:	f7ff ffb0 	bl	8007cee <Fill_Buffer>
	BSP_QSPI_Write(qspi_aTxBuffer, WRITE_READ_ADDR, BUFFER_SIZE); //wpisz bufor pod wskazany adres
 8007d8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d92:	2150      	movs	r1, #80	; 0x50
 8007d94:	4820      	ldr	r0, [pc, #128]	; (8007e18 <qspi_test+0xa4>)
 8007d96:	f7fa fa55 	bl	8002244 <BSP_QSPI_Write>
	BSP_QSPI_Read(qspi_aRxBuffer, WRITE_READ_ADDR, BUFFER_SIZE);
 8007d9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d9e:	2150      	movs	r1, #80	; 0x50
 8007da0:	481e      	ldr	r0, [pc, #120]	; (8007e1c <qspi_test+0xa8>)
 8007da2:	f7fa fa0d 	bl	80021c0 <BSP_QSPI_Read>
	if (Buffercmp(qspi_aRxBuffer, qspi_aTxBuffer, BUFFER_SIZE) > 0)
 8007da6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007daa:	491b      	ldr	r1, [pc, #108]	; (8007e18 <qspi_test+0xa4>)
 8007dac:	481b      	ldr	r0, [pc, #108]	; (8007e1c <qspi_test+0xa8>)
 8007dae:	f7ff ffc0 	bl	8007d32 <Buffercmp>
 8007db2:	4603      	mov	r3, r0
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d003      	beq.n	8007dc0 <qspi_test+0x4c>
		BSP_LCD_GLASS_DisplayString("err");
 8007db8:	4819      	ldr	r0, [pc, #100]	; (8007e20 <qspi_test+0xac>)
 8007dba:	f7f9 fc6d 	bl	8001698 <BSP_LCD_GLASS_DisplayString>
 8007dbe:	e002      	b.n	8007dc6 <qspi_test+0x52>
	else
		BSP_LCD_GLASS_DisplayString("OK1");
 8007dc0:	4818      	ldr	r0, [pc, #96]	; (8007e24 <qspi_test+0xb0>)
 8007dc2:	f7f9 fc69 	bl	8001698 <BSP_LCD_GLASS_DisplayString>
	BSP_QSPI_EnableMemoryMappedMode();
 8007dc6:	f7fa faff 	bl	80023c8 <BSP_QSPI_EnableMemoryMappedMode>
	for (index = 0, data_ptr = (__IO uint8_t *) (QSPI_BASE_ADDR + WRITE_READ_ADDR); index < BUFFER_SIZE; index++, data_ptr++) {
 8007dca:	2300      	movs	r3, #0
 8007dcc:	603b      	str	r3, [r7, #0]
 8007dce:	4b16      	ldr	r3, [pc, #88]	; (8007e28 <qspi_test+0xb4>)
 8007dd0:	607b      	str	r3, [r7, #4]
 8007dd2:	e012      	b.n	8007dfa <qspi_test+0x86>
		if (*data_ptr != qspi_aTxBuffer[index]) {
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	781b      	ldrb	r3, [r3, #0]
 8007dd8:	b2da      	uxtb	r2, r3
 8007dda:	490f      	ldr	r1, [pc, #60]	; (8007e18 <qspi_test+0xa4>)
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	440b      	add	r3, r1
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d003      	beq.n	8007dee <qspi_test+0x7a>
			BSP_LCD_GLASS_DisplayString("err2");
 8007de6:	4811      	ldr	r0, [pc, #68]	; (8007e2c <qspi_test+0xb8>)
 8007de8:	f7f9 fc56 	bl	8001698 <BSP_LCD_GLASS_DisplayString>
			break;
 8007dec:	e009      	b.n	8007e02 <qspi_test+0x8e>
	for (index = 0, data_ptr = (__IO uint8_t *) (QSPI_BASE_ADDR + WRITE_READ_ADDR); index < BUFFER_SIZE; index++, data_ptr++) {
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	3301      	adds	r3, #1
 8007df2:	603b      	str	r3, [r7, #0]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	3301      	adds	r3, #1
 8007df8:	607b      	str	r3, [r7, #4]
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e00:	d3e8      	bcc.n	8007dd4 <qspi_test+0x60>
		}
	}
	if (index == BUFFER_SIZE)
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e08:	d102      	bne.n	8007e10 <qspi_test+0x9c>
		BSP_LCD_GLASS_DisplayString("OK2");
 8007e0a:	4809      	ldr	r0, [pc, #36]	; (8007e30 <qspi_test+0xbc>)
 8007e0c:	f7f9 fc44 	bl	8001698 <BSP_LCD_GLASS_DisplayString>
}
 8007e10:	bf00      	nop
 8007e12:	3708      	adds	r7, #8
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}
 8007e18:	200035a0 	.word	0x200035a0
 8007e1c:	200033a0 	.word	0x200033a0
 8007e20:	080085fc 	.word	0x080085fc
 8007e24:	08008600 	.word	0x08008600
 8007e28:	90000050 	.word	0x90000050
 8007e2c:	08008604 	.word	0x08008604
 8007e30:	0800860c 	.word	0x0800860c

08007e34 <audio_test>:

void audio_test(void)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b082      	sub	sp, #8
 8007e38:	af00      	add	r7, sp, #0
  uint32_t audio_out_start = RESET ;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	607b      	str	r3, [r7, #4]
  uint32_t i;
  Record_buffer_offset = BUFFER_OFFSET_NONE; //ustaw offset
 8007e3e:	4b44      	ldr	r3, [pc, #272]	; (8007f50 <audio_test+0x11c>)
 8007e40:	2200      	movs	r2, #0
 8007e42:	701a      	strb	r2, [r3, #0]

  if (BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE,  80,  BSP_AUDIO_FREQUENCY_8K) != AUDIO_OK) //inicjuj audio output
 8007e44:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8007e48:	2150      	movs	r1, #80	; 0x50
 8007e4a:	2002      	movs	r0, #2
 8007e4c:	f7f8 ff0a 	bl	8000c64 <BSP_AUDIO_OUT_Init>
 8007e50:	4603      	mov	r3, r0
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d002      	beq.n	8007e5c <audio_test+0x28>
	  BSP_LCD_GLASS_DisplayString("Aerr"); //jezeli blad
 8007e56:	483f      	ldr	r0, [pc, #252]	; (8007f54 <audio_test+0x120>)
 8007e58:	f7f9 fc1e 	bl	8001698 <BSP_LCD_GLASS_DisplayString>

  BSP_AUDIO_OUT_ChangeAudioConfig(BSP_AUDIO_OUT_CIRCULARMODE|BSP_AUDIO_OUT_STEREOMODE); //ustaw audio circular i tryb stereo
 8007e5c:	2005      	movs	r0, #5
 8007e5e:	f7f8 ff8f 	bl	8000d80 <BSP_AUDIO_OUT_ChangeAudioConfig>

  if (BSP_AUDIO_IN_Init(BSP_AUDIO_FREQUENCY_8K, DEFAULT_AUDIO_IN_BIT_RESOLUTION, DEFAULT_AUDIO_IN_CHANNEL_NBR) != AUDIO_OK) //inicjuj audio in
 8007e62:	2201      	movs	r2, #1
 8007e64:	2110      	movs	r1, #16
 8007e66:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8007e6a:	f7f9 f81f 	bl	8000eac <BSP_AUDIO_IN_Init>
 8007e6e:	4603      	mov	r3, r0
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d002      	beq.n	8007e7a <audio_test+0x46>
	  BSP_LCD_GLASS_DisplayString("Aerr2");	//jezeli blad
 8007e74:	4838      	ldr	r0, [pc, #224]	; (8007f58 <audio_test+0x124>)
 8007e76:	f7f9 fc0f 	bl	8001698 <BSP_LCD_GLASS_DisplayString>

  BSP_AUDIO_IN_RegisterCallbacks(audio_in_error_callback, audio_in_half_transfer_callback, audio_in_transfer_complete_callback); //ustaw callbacki
 8007e7a:	4a38      	ldr	r2, [pc, #224]	; (8007f5c <audio_test+0x128>)
 8007e7c:	4938      	ldr	r1, [pc, #224]	; (8007f60 <audio_test+0x12c>)
 8007e7e:	4839      	ldr	r0, [pc, #228]	; (8007f64 <audio_test+0x130>)
 8007e80:	f7f9 f930 	bl	80010e4 <BSP_AUDIO_IN_RegisterCallbacks>

  if (BSP_AUDIO_IN_Record(RecordBuffer, RECORD_BUFFER_SIZE) != AUDIO_OK) //inicjuj audio input
 8007e84:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007e88:	4837      	ldr	r0, [pc, #220]	; (8007f68 <audio_test+0x134>)
 8007e8a:	f7f9 f845 	bl	8000f18 <BSP_AUDIO_IN_Record>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d002      	beq.n	8007e9a <audio_test+0x66>
	  BSP_LCD_GLASS_DisplayString("Aerr3"); //jezeli blad
 8007e94:	4835      	ldr	r0, [pc, #212]	; (8007f6c <audio_test+0x138>)
 8007e96:	f7f9 fbff 	bl	8001698 <BSP_LCD_GLASS_DisplayString>

  while (1) //odtwarzaj w petli
  {
    if(Record_buffer_offset != BUFFER_OFFSET_NONE) //kiedy 1sza lub 2ga polowa jest gotowa do skopiowania (callback od record in)
 8007e9a:	4b2d      	ldr	r3, [pc, #180]	; (8007f50 <audio_test+0x11c>)
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d0fb      	beq.n	8007e9a <audio_test+0x66>
    {
      if(Record_buffer_offset == BUFFER_OFFSET_HALF) //kiedy 1sza polowa jest gotowa do skopiowania
 8007ea2:	4b2b      	ldr	r3, [pc, #172]	; (8007f50 <audio_test+0x11c>)
 8007ea4:	781b      	ldrb	r3, [r3, #0]
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d12e      	bne.n	8007f08 <audio_test+0xd4>
      {
        for(i = 0; i < (RECORD_BUFFER_SIZE/2); i++) //kopiuj jako stereo
 8007eaa:	2300      	movs	r3, #0
 8007eac:	603b      	str	r3, [r7, #0]
 8007eae:	e016      	b.n	8007ede <audio_test+0xaa>
        {
          PlaybackBuffer[2*i]     = RecordBuffer[i];
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	005b      	lsls	r3, r3, #1
 8007eb4:	492c      	ldr	r1, [pc, #176]	; (8007f68 <audio_test+0x134>)
 8007eb6:	683a      	ldr	r2, [r7, #0]
 8007eb8:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8007ebc:	4a2c      	ldr	r2, [pc, #176]	; (8007f70 <audio_test+0x13c>)
 8007ebe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          PlaybackBuffer[(2*i)+1] = PlaybackBuffer[2*i];
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	005b      	lsls	r3, r3, #1
 8007ec6:	3301      	adds	r3, #1
 8007ec8:	683a      	ldr	r2, [r7, #0]
 8007eca:	0052      	lsls	r2, r2, #1
 8007ecc:	4928      	ldr	r1, [pc, #160]	; (8007f70 <audio_test+0x13c>)
 8007ece:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8007ed2:	4a27      	ldr	r2, [pc, #156]	; (8007f70 <audio_test+0x13c>)
 8007ed4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(i = 0; i < (RECORD_BUFFER_SIZE/2); i++) //kopiuj jako stereo
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	3301      	adds	r3, #1
 8007edc:	603b      	str	r3, [r7, #0]
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ee4:	d3e4      	bcc.n	8007eb0 <audio_test+0x7c>
        }
        if (audio_out_start == RESET) //1szy raz tutaj - wlacz auido
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d12c      	bne.n	8007f46 <audio_test+0x112>
        {
          if (BSP_AUDIO_OUT_Play(PlaybackBuffer, RECORD_BUFFER_SIZE*2) != AUDIO_OK)
 8007eec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007ef0:	481f      	ldr	r0, [pc, #124]	; (8007f70 <audio_test+0x13c>)
 8007ef2:	f7f8 ff01 	bl	8000cf8 <BSP_AUDIO_OUT_Play>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d002      	beq.n	8007f02 <audio_test+0xce>
        	  BSP_LCD_GLASS_DisplayString("Aerr4"); //jezeli blad
 8007efc:	481d      	ldr	r0, [pc, #116]	; (8007f74 <audio_test+0x140>)
 8007efe:	f7f9 fbcb 	bl	8001698 <BSP_LCD_GLASS_DisplayString>

          audio_out_start = SET;
 8007f02:	2301      	movs	r3, #1
 8007f04:	607b      	str	r3, [r7, #4]
 8007f06:	e01e      	b.n	8007f46 <audio_test+0x112>
        }
      }
      else { //jezeli druga polowa bufora jest gotowa
        for(i = (RECORD_BUFFER_SIZE/2); i < RECORD_BUFFER_SIZE; i++) //kopiuj jako stereo
 8007f08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f0c:	603b      	str	r3, [r7, #0]
 8007f0e:	e016      	b.n	8007f3e <audio_test+0x10a>
        {
          PlaybackBuffer[2*i]     = RecordBuffer[i];
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	005b      	lsls	r3, r3, #1
 8007f14:	4914      	ldr	r1, [pc, #80]	; (8007f68 <audio_test+0x134>)
 8007f16:	683a      	ldr	r2, [r7, #0]
 8007f18:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8007f1c:	4a14      	ldr	r2, [pc, #80]	; (8007f70 <audio_test+0x13c>)
 8007f1e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          PlaybackBuffer[(2*i)+1] = PlaybackBuffer[2*i];
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	005b      	lsls	r3, r3, #1
 8007f26:	3301      	adds	r3, #1
 8007f28:	683a      	ldr	r2, [r7, #0]
 8007f2a:	0052      	lsls	r2, r2, #1
 8007f2c:	4910      	ldr	r1, [pc, #64]	; (8007f70 <audio_test+0x13c>)
 8007f2e:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8007f32:	4a0f      	ldr	r2, [pc, #60]	; (8007f70 <audio_test+0x13c>)
 8007f34:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(i = (RECORD_BUFFER_SIZE/2); i < RECORD_BUFFER_SIZE; i++) //kopiuj jako stereo
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	3301      	adds	r3, #1
 8007f3c:	603b      	str	r3, [r7, #0]
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f44:	d3e4      	bcc.n	8007f10 <audio_test+0xdc>
        }
      }
      Record_buffer_offset = BUFFER_OFFSET_NONE; //po przekopiowaniu ustaw znowu flage
 8007f46:	4b02      	ldr	r3, [pc, #8]	; (8007f50 <audio_test+0x11c>)
 8007f48:	2200      	movs	r2, #0
 8007f4a:	701a      	strb	r2, [r3, #0]
    if(Record_buffer_offset != BUFFER_OFFSET_NONE) //kiedy 1sza lub 2ga polowa jest gotowa do skopiowania (callback od record in)
 8007f4c:	e7a5      	b.n	8007e9a <audio_test+0x66>
 8007f4e:	bf00      	nop
 8007f50:	200031e8 	.word	0x200031e8
 8007f54:	08008610 	.word	0x08008610
 8007f58:	08008618 	.word	0x08008618
 8007f5c:	08007f79 	.word	0x08007f79
 8007f60:	08007f91 	.word	0x08007f91
 8007f64:	08007fa9 	.word	0x08007fa9
 8007f68:	200001e8 	.word	0x200001e8
 8007f6c:	08008620 	.word	0x08008620
 8007f70:	200011e8 	.word	0x200011e8
 8007f74:	08008628 	.word	0x08008628

08007f78 <audio_in_transfer_complete_callback>:
  *        DM Atransfered from the DFSDM channel.
  * @param  None
  * @retval None
  */
void audio_in_transfer_complete_callback(void)
{
 8007f78:	b480      	push	{r7}
 8007f7a:	af00      	add	r7, sp, #0

  Record_buffer_offset = BUFFER_OFFSET_FULL;
 8007f7c:	4b03      	ldr	r3, [pc, #12]	; (8007f8c <audio_in_transfer_complete_callback+0x14>)
 8007f7e:	2202      	movs	r2, #2
 8007f80:	701a      	strb	r2, [r3, #0]
}
 8007f82:	bf00      	nop
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr
 8007f8c:	200031e8 	.word	0x200031e8

08007f90 <audio_in_half_transfer_callback>:
  *        DMA transfered from the DFSDM channel.
  * @param  None
  * @retval None
  */
void audio_in_half_transfer_callback(void)
{
 8007f90:	b480      	push	{r7}
 8007f92:	af00      	add	r7, sp, #0
  Record_buffer_offset = BUFFER_OFFSET_HALF;
 8007f94:	4b03      	ldr	r3, [pc, #12]	; (8007fa4 <audio_in_half_transfer_callback+0x14>)
 8007f96:	2201      	movs	r2, #1
 8007f98:	701a      	strb	r2, [r3, #0]
}
 8007f9a:	bf00      	nop
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr
 8007fa4:	200031e8 	.word	0x200031e8

08007fa8 <audio_in_error_callback>:
  *        transfer of the PCM samples from the DFSDM channel.
  * @param  None
  * @retval None
  */
void audio_in_error_callback(void)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	af00      	add	r7, sp, #0
  /* Stop the program with an infinite loop */
  Error_Handler();
 8007fac:	f44f 7192 	mov.w	r1, #292	; 0x124
 8007fb0:	4802      	ldr	r0, [pc, #8]	; (8007fbc <audio_in_error_callback+0x14>)
 8007fb2:	f000 f893 	bl	80080dc <_Error_Handler>
}
 8007fb6:	bf00      	nop
 8007fb8:	bd80      	pop	{r7, pc}
 8007fba:	bf00      	nop
 8007fbc:	08008630 	.word	0x08008630

08007fc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b0b8      	sub	sp, #224	; 0xe0
 8007fc4:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8007fc6:	2318      	movs	r3, #24
 8007fc8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8007fde:	23b0      	movs	r3, #176	; 0xb0
 8007fe0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007fea:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f7fd fa50 	bl	8005494 <HAL_RCC_OscConfig>
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d004      	beq.n	8008004 <SystemClock_Config+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007ffa:	f240 113d 	movw	r1, #317	; 0x13d
 8007ffe:	4835      	ldr	r0, [pc, #212]	; (80080d4 <SystemClock_Config+0x114>)
 8008000:	f000 f86c 	bl	80080dc <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008004:	230f      	movs	r3, #15
 8008006:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800800a:	2300      	movs	r3, #0
 800800c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008010:	2300      	movs	r3, #0
 8008012:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008016:	2300      	movs	r3, #0
 8008018:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800801c:	2300      	movs	r3, #0
 800801e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8008022:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8008026:	2102      	movs	r1, #2
 8008028:	4618      	mov	r0, r3
 800802a:	f7fd fd95 	bl	8005b58 <HAL_RCC_ClockConfig>
 800802e:	4603      	mov	r3, r0
 8008030:	2b00      	cmp	r3, #0
 8008032:	d004      	beq.n	800803e <SystemClock_Config+0x7e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008034:	f240 114b 	movw	r1, #331	; 0x14b
 8008038:	4826      	ldr	r0, [pc, #152]	; (80080d4 <SystemClock_Config+0x114>)
 800803a:	f000 f84f 	bl	80080dc <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SAI1
 800803e:	f44f 3342 	mov.w	r3, #198656	; 0x30800
 8008042:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_DFSDM1;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8008044:	2300      	movs	r3, #0
 8008046:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8008048:	2300      	movs	r3, #0
 800804a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800804e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008052:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8008056:	2301      	movs	r3, #1
 8008058:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 3;
 800805a:	2303      	movs	r3, #3
 800805c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800805e:	2308      	movs	r3, #8
 8008060:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8008062:	2307      	movs	r3, #7
 8008064:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8008066:	2302      	movs	r3, #2
 8008068:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800806a:	2302      	movs	r3, #2
 800806c:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 800806e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008072:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008074:	463b      	mov	r3, r7
 8008076:	4618      	mov	r0, r3
 8008078:	f7fd ffcc 	bl	8006014 <HAL_RCCEx_PeriphCLKConfig>
 800807c:	4603      	mov	r3, r0
 800807e:	2b00      	cmp	r3, #0
 8008080:	d004      	beq.n	800808c <SystemClock_Config+0xcc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008082:	f44f 71ae 	mov.w	r1, #348	; 0x15c
 8008086:	4813      	ldr	r0, [pc, #76]	; (80080d4 <SystemClock_Config+0x114>)
 8008088:	f000 f828 	bl	80080dc <_Error_Handler>
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800808c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008090:	f7fc fc3c 	bl	800490c <HAL_PWREx_ControlVoltageScaling>
 8008094:	4603      	mov	r3, r0
 8008096:	2b00      	cmp	r3, #0
 8008098:	d004      	beq.n	80080a4 <SystemClock_Config+0xe4>
  {
    _Error_Handler(__FILE__, __LINE__);
 800809a:	f240 1163 	movw	r1, #355	; 0x163
 800809e:	480d      	ldr	r0, [pc, #52]	; (80080d4 <SystemClock_Config+0x114>)
 80080a0:	f000 f81c 	bl	80080dc <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80080a4:	f7fd ff20 	bl	8005ee8 <HAL_RCC_GetHCLKFreq>
 80080a8:	4602      	mov	r2, r0
 80080aa:	4b0b      	ldr	r3, [pc, #44]	; (80080d8 <SystemClock_Config+0x118>)
 80080ac:	fba3 2302 	umull	r2, r3, r3, r2
 80080b0:	099b      	lsrs	r3, r3, #6
 80080b2:	4618      	mov	r0, r3
 80080b4:	f7fa fccd 	bl	8002a52 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80080b8:	2004      	movs	r0, #4
 80080ba:	f7fa fcd7 	bl	8002a6c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80080be:	2200      	movs	r2, #0
 80080c0:	2100      	movs	r1, #0
 80080c2:	f04f 30ff 	mov.w	r0, #4294967295
 80080c6:	f7fa fc8c 	bl	80029e2 <HAL_NVIC_SetPriority>
}
 80080ca:	bf00      	nop
 80080cc:	37e0      	adds	r7, #224	; 0xe0
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bd80      	pop	{r7, pc}
 80080d2:	bf00      	nop
 80080d4:	08008630 	.word	0x08008630
 80080d8:	10624dd3 	.word	0x10624dd3

080080dc <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80080dc:	b480      	push	{r7}
 80080de:	b083      	sub	sp, #12
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 80080e6:	e7fe      	b.n	80080e6 <_Error_Handler+0xa>

080080e8 <HAL_QSPI_MspInit>:
  }

}

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b088      	sub	sp, #32
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(qspiHandle->Instance==QUADSPI)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4a11      	ldr	r2, [pc, #68]	; (800813c <HAL_QSPI_MspInit+0x54>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d11c      	bne.n	8008134 <HAL_QSPI_MspInit+0x4c>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80080fa:	4a11      	ldr	r2, [pc, #68]	; (8008140 <HAL_QSPI_MspInit+0x58>)
 80080fc:	4b10      	ldr	r3, [pc, #64]	; (8008140 <HAL_QSPI_MspInit+0x58>)
 80080fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008100:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008104:	6513      	str	r3, [r2, #80]	; 0x50
 8008106:	4b0e      	ldr	r3, [pc, #56]	; (8008140 <HAL_QSPI_MspInit+0x58>)
 8008108:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800810a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800810e:	60bb      	str	r3, [r7, #8]
 8008110:	68bb      	ldr	r3, [r7, #8]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 8008112:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8008116:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008118:	2302      	movs	r3, #2
 800811a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800811c:	2300      	movs	r3, #0
 800811e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008120:	2303      	movs	r3, #3
 8008122:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8008124:	230a      	movs	r3, #10
 8008126:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008128:	f107 030c 	add.w	r3, r7, #12
 800812c:	4619      	mov	r1, r3
 800812e:	4805      	ldr	r0, [pc, #20]	; (8008144 <HAL_QSPI_MspInit+0x5c>)
 8008130:	f7fb f9fe 	bl	8003530 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8008134:	bf00      	nop
 8008136:	3720      	adds	r7, #32
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}
 800813c:	a0001000 	.word	0xa0001000
 8008140:	40021000 	.word	0x40021000
 8008144:	48001000 	.word	0x48001000

08008148 <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b082      	sub	sp, #8
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]

  if(qspiHandle->Instance==QUADSPI)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a08      	ldr	r2, [pc, #32]	; (8008178 <HAL_QSPI_MspDeInit+0x30>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d10a      	bne.n	8008170 <HAL_QSPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 800815a:	4a08      	ldr	r2, [pc, #32]	; (800817c <HAL_QSPI_MspDeInit+0x34>)
 800815c:	4b07      	ldr	r3, [pc, #28]	; (800817c <HAL_QSPI_MspDeInit+0x34>)
 800815e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008160:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008164:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 8008166:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 800816a:	4805      	ldr	r0, [pc, #20]	; (8008180 <HAL_QSPI_MspDeInit+0x38>)
 800816c:	f7fb fb8c 	bl	8003888 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }
} 
 8008170:	bf00      	nop
 8008172:	3708      	adds	r7, #8
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}
 8008178:	a0001000 	.word	0xa0001000
 800817c:	40021000 	.word	0x40021000
 8008180:	48001000 	.word	0x48001000

08008184 <MX_SAI1_Init>:

SAI_HandleTypeDef hsai_BlockA1;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	af00      	add	r7, sp, #0

  hsai_BlockA1.Instance = SAI1_Block_A;
 8008188:	4b29      	ldr	r3, [pc, #164]	; (8008230 <MX_SAI1_Init+0xac>)
 800818a:	4a2a      	ldr	r2, [pc, #168]	; (8008234 <MX_SAI1_Init+0xb0>)
 800818c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 800818e:	4b28      	ldr	r3, [pc, #160]	; (8008230 <MX_SAI1_Init+0xac>)
 8008190:	2200      	movs	r2, #0
 8008192:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8008194:	4b26      	ldr	r3, [pc, #152]	; (8008230 <MX_SAI1_Init+0xac>)
 8008196:	2200      	movs	r2, #0
 8008198:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_24;
 800819a:	4b25      	ldr	r3, [pc, #148]	; (8008230 <MX_SAI1_Init+0xac>)
 800819c:	22c0      	movs	r2, #192	; 0xc0
 800819e:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80081a0:	4b23      	ldr	r3, [pc, #140]	; (8008230 <MX_SAI1_Init+0xac>)
 80081a2:	2200      	movs	r2, #0
 80081a4:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80081a6:	4b22      	ldr	r3, [pc, #136]	; (8008230 <MX_SAI1_Init+0xac>)
 80081a8:	2200      	movs	r2, #0
 80081aa:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80081ac:	4b20      	ldr	r3, [pc, #128]	; (8008230 <MX_SAI1_Init+0xac>)
 80081ae:	2200      	movs	r2, #0
 80081b0:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80081b2:	4b1f      	ldr	r3, [pc, #124]	; (8008230 <MX_SAI1_Init+0xac>)
 80081b4:	2200      	movs	r2, #0
 80081b6:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80081b8:	4b1d      	ldr	r3, [pc, #116]	; (8008230 <MX_SAI1_Init+0xac>)
 80081ba:	2200      	movs	r2, #0
 80081bc:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80081be:	4b1c      	ldr	r3, [pc, #112]	; (8008230 <MX_SAI1_Init+0xac>)
 80081c0:	2200      	movs	r2, #0
 80081c2:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80081c4:	4b1a      	ldr	r3, [pc, #104]	; (8008230 <MX_SAI1_Init+0xac>)
 80081c6:	4a1c      	ldr	r2, [pc, #112]	; (8008238 <MX_SAI1_Init+0xb4>)
 80081c8:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80081ca:	4b19      	ldr	r3, [pc, #100]	; (8008230 <MX_SAI1_Init+0xac>)
 80081cc:	2200      	movs	r2, #0
 80081ce:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80081d0:	4b17      	ldr	r3, [pc, #92]	; (8008230 <MX_SAI1_Init+0xac>)
 80081d2:	2200      	movs	r2, #0
 80081d4:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80081d6:	4b16      	ldr	r3, [pc, #88]	; (8008230 <MX_SAI1_Init+0xac>)
 80081d8:	2200      	movs	r2, #0
 80081da:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80081dc:	4b14      	ldr	r3, [pc, #80]	; (8008230 <MX_SAI1_Init+0xac>)
 80081de:	2200      	movs	r2, #0
 80081e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 80081e2:	4b13      	ldr	r3, [pc, #76]	; (8008230 <MX_SAI1_Init+0xac>)
 80081e4:	2208      	movs	r2, #8
 80081e6:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 80081e8:	4b11      	ldr	r3, [pc, #68]	; (8008230 <MX_SAI1_Init+0xac>)
 80081ea:	2201      	movs	r2, #1
 80081ec:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80081ee:	4b10      	ldr	r3, [pc, #64]	; (8008230 <MX_SAI1_Init+0xac>)
 80081f0:	2200      	movs	r2, #0
 80081f2:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80081f4:	4b0e      	ldr	r3, [pc, #56]	; (8008230 <MX_SAI1_Init+0xac>)
 80081f6:	2200      	movs	r2, #0
 80081f8:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80081fa:	4b0d      	ldr	r3, [pc, #52]	; (8008230 <MX_SAI1_Init+0xac>)
 80081fc:	2200      	movs	r2, #0
 80081fe:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8008200:	4b0b      	ldr	r3, [pc, #44]	; (8008230 <MX_SAI1_Init+0xac>)
 8008202:	2200      	movs	r2, #0
 8008204:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8008206:	4b0a      	ldr	r3, [pc, #40]	; (8008230 <MX_SAI1_Init+0xac>)
 8008208:	2200      	movs	r2, #0
 800820a:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 800820c:	4b08      	ldr	r3, [pc, #32]	; (8008230 <MX_SAI1_Init+0xac>)
 800820e:	2201      	movs	r2, #1
 8008210:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8008212:	4b07      	ldr	r3, [pc, #28]	; (8008230 <MX_SAI1_Init+0xac>)
 8008214:	2200      	movs	r2, #0
 8008216:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8008218:	4805      	ldr	r0, [pc, #20]	; (8008230 <MX_SAI1_Init+0xac>)
 800821a:	f7ff f98f 	bl	800753c <HAL_SAI_Init>
 800821e:	4603      	mov	r3, r0
 8008220:	2b00      	cmp	r3, #0
 8008222:	d003      	beq.n	800822c <MX_SAI1_Init+0xa8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8008224:	2150      	movs	r1, #80	; 0x50
 8008226:	4805      	ldr	r0, [pc, #20]	; (800823c <MX_SAI1_Init+0xb8>)
 8008228:	f7ff ff58 	bl	80080dc <_Error_Handler>
  }

}
 800822c:	bf00      	nop
 800822e:	bd80      	pop	{r7, pc}
 8008230:	200037a0 	.word	0x200037a0
 8008234:	40015404 	.word	0x40015404
 8008238:	0002ee00 	.word	0x0002ee00
 800823c:	08008640 	.word	0x08008640

08008240 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b088      	sub	sp, #32
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a15      	ldr	r2, [pc, #84]	; (80082a4 <HAL_SAI_MspInit+0x64>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d124      	bne.n	800829c <HAL_SAI_MspInit+0x5c>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8008252:	4b15      	ldr	r3, [pc, #84]	; (80082a8 <HAL_SAI_MspInit+0x68>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d10b      	bne.n	8008272 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800825a:	4a14      	ldr	r2, [pc, #80]	; (80082ac <HAL_SAI_MspInit+0x6c>)
 800825c:	4b13      	ldr	r3, [pc, #76]	; (80082ac <HAL_SAI_MspInit+0x6c>)
 800825e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008260:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008264:	6613      	str	r3, [r2, #96]	; 0x60
 8008266:	4b11      	ldr	r3, [pc, #68]	; (80082ac <HAL_SAI_MspInit+0x6c>)
 8008268:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800826a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800826e:	60bb      	str	r3, [r7, #8]
 8008270:	68bb      	ldr	r3, [r7, #8]
    }
    SAI1_client ++;
 8008272:	4b0d      	ldr	r3, [pc, #52]	; (80082a8 <HAL_SAI_MspInit+0x68>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	3301      	adds	r3, #1
 8008278:	4a0b      	ldr	r2, [pc, #44]	; (80082a8 <HAL_SAI_MspInit+0x68>)
 800827a:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration    
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800827c:	2370      	movs	r3, #112	; 0x70
 800827e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008280:	2302      	movs	r3, #2
 8008282:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008284:	2300      	movs	r3, #0
 8008286:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008288:	2300      	movs	r3, #0
 800828a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800828c:	230d      	movs	r3, #13
 800828e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008290:	f107 030c 	add.w	r3, r7, #12
 8008294:	4619      	mov	r1, r3
 8008296:	4806      	ldr	r0, [pc, #24]	; (80082b0 <HAL_SAI_MspInit+0x70>)
 8008298:	f7fb f94a 	bl	8003530 <HAL_GPIO_Init>

    }
}
 800829c:	bf00      	nop
 800829e:	3720      	adds	r7, #32
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}
 80082a4:	40015404 	.word	0x40015404
 80082a8:	200031ec 	.word	0x200031ec
 80082ac:	40021000 	.word	0x40021000
 80082b0:	48001000 	.word	0x48001000

080082b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b082      	sub	sp, #8
 80082b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80082ba:	4a24      	ldr	r2, [pc, #144]	; (800834c <HAL_MspInit+0x98>)
 80082bc:	4b23      	ldr	r3, [pc, #140]	; (800834c <HAL_MspInit+0x98>)
 80082be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082c0:	f043 0301 	orr.w	r3, r3, #1
 80082c4:	6613      	str	r3, [r2, #96]	; 0x60
 80082c6:	4b21      	ldr	r3, [pc, #132]	; (800834c <HAL_MspInit+0x98>)
 80082c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082ca:	f003 0301 	and.w	r3, r3, #1
 80082ce:	607b      	str	r3, [r7, #4]
 80082d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80082d2:	4a1e      	ldr	r2, [pc, #120]	; (800834c <HAL_MspInit+0x98>)
 80082d4:	4b1d      	ldr	r3, [pc, #116]	; (800834c <HAL_MspInit+0x98>)
 80082d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082dc:	6593      	str	r3, [r2, #88]	; 0x58
 80082de:	4b1b      	ldr	r3, [pc, #108]	; (800834c <HAL_MspInit+0x98>)
 80082e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80082e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082e6:	603b      	str	r3, [r7, #0]
 80082e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80082ea:	2003      	movs	r0, #3
 80082ec:	f7fa fb6e 	bl	80029cc <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80082f0:	2200      	movs	r2, #0
 80082f2:	2100      	movs	r1, #0
 80082f4:	f06f 000b 	mvn.w	r0, #11
 80082f8:	f7fa fb73 	bl	80029e2 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80082fc:	2200      	movs	r2, #0
 80082fe:	2100      	movs	r1, #0
 8008300:	f06f 000a 	mvn.w	r0, #10
 8008304:	f7fa fb6d 	bl	80029e2 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8008308:	2200      	movs	r2, #0
 800830a:	2100      	movs	r1, #0
 800830c:	f06f 0009 	mvn.w	r0, #9
 8008310:	f7fa fb67 	bl	80029e2 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8008314:	2200      	movs	r2, #0
 8008316:	2100      	movs	r1, #0
 8008318:	f06f 0004 	mvn.w	r0, #4
 800831c:	f7fa fb61 	bl	80029e2 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8008320:	2200      	movs	r2, #0
 8008322:	2100      	movs	r1, #0
 8008324:	f06f 0003 	mvn.w	r0, #3
 8008328:	f7fa fb5b 	bl	80029e2 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800832c:	2200      	movs	r2, #0
 800832e:	2100      	movs	r1, #0
 8008330:	f06f 0001 	mvn.w	r0, #1
 8008334:	f7fa fb55 	bl	80029e2 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8008338:	2200      	movs	r2, #0
 800833a:	2100      	movs	r1, #0
 800833c:	f04f 30ff 	mov.w	r0, #4294967295
 8008340:	f7fa fb4f 	bl	80029e2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008344:	bf00      	nop
 8008346:	3708      	adds	r7, #8
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}
 800834c:	40021000 	.word	0x40021000

08008350 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8008350:	b480      	push	{r7}
 8008352:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008354:	bf00      	nop
 8008356:	46bd      	mov	sp, r7
 8008358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835c:	4770      	bx	lr

0800835e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800835e:	b480      	push	{r7}
 8008360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008362:	e7fe      	b.n	8008362 <HardFault_Handler+0x4>

08008364 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8008364:	b480      	push	{r7}
 8008366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008368:	e7fe      	b.n	8008368 <MemManage_Handler+0x4>

0800836a <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800836a:	b480      	push	{r7}
 800836c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800836e:	e7fe      	b.n	800836e <BusFault_Handler+0x4>

08008370 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8008370:	b480      	push	{r7}
 8008372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008374:	e7fe      	b.n	8008374 <UsageFault_Handler+0x4>

08008376 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8008376:	b480      	push	{r7}
 8008378:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800837a:	bf00      	nop
 800837c:	46bd      	mov	sp, r7
 800837e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008382:	4770      	bx	lr

08008384 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8008384:	b480      	push	{r7}
 8008386:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008388:	bf00      	nop
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr

08008392 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8008392:	b480      	push	{r7}
 8008394:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008396:	bf00      	nop
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr

080083a0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80083a4:	f7fa f9f6 	bl	8002794 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80083a8:	f7fa fb7c 	bl	8002aa4 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80083ac:	bf00      	nop
 80083ae:	bd80      	pop	{r7, pc}

080083b0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80083b0:	b480      	push	{r7}
 80083b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80083b4:	4a17      	ldr	r2, [pc, #92]	; (8008414 <SystemInit+0x64>)
 80083b6:	4b17      	ldr	r3, [pc, #92]	; (8008414 <SystemInit+0x64>)
 80083b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80083c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80083c4:	4a14      	ldr	r2, [pc, #80]	; (8008418 <SystemInit+0x68>)
 80083c6:	4b14      	ldr	r3, [pc, #80]	; (8008418 <SystemInit+0x68>)
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f043 0301 	orr.w	r3, r3, #1
 80083ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80083d0:	4b11      	ldr	r3, [pc, #68]	; (8008418 <SystemInit+0x68>)
 80083d2:	2200      	movs	r2, #0
 80083d4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80083d6:	4a10      	ldr	r2, [pc, #64]	; (8008418 <SystemInit+0x68>)
 80083d8:	4b0f      	ldr	r3, [pc, #60]	; (8008418 <SystemInit+0x68>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80083e0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80083e4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80083e6:	4b0c      	ldr	r3, [pc, #48]	; (8008418 <SystemInit+0x68>)
 80083e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80083ec:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80083ee:	4a0a      	ldr	r2, [pc, #40]	; (8008418 <SystemInit+0x68>)
 80083f0:	4b09      	ldr	r3, [pc, #36]	; (8008418 <SystemInit+0x68>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80083f8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80083fa:	4b07      	ldr	r3, [pc, #28]	; (8008418 <SystemInit+0x68>)
 80083fc:	2200      	movs	r2, #0
 80083fe:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008400:	4b04      	ldr	r3, [pc, #16]	; (8008414 <SystemInit+0x64>)
 8008402:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008406:	609a      	str	r2, [r3, #8]
#endif
}
 8008408:	bf00      	nop
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr
 8008412:	bf00      	nop
 8008414:	e000ed00 	.word	0xe000ed00
 8008418:	40021000 	.word	0x40021000

0800841c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800841c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008454 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8008420:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8008422:	e003      	b.n	800842c <LoopCopyDataInit>

08008424 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8008424:	4b0c      	ldr	r3, [pc, #48]	; (8008458 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8008426:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8008428:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800842a:	3104      	adds	r1, #4

0800842c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800842c:	480b      	ldr	r0, [pc, #44]	; (800845c <LoopForever+0xa>)
	ldr	r3, =_edata
 800842e:	4b0c      	ldr	r3, [pc, #48]	; (8008460 <LoopForever+0xe>)
	adds	r2, r0, r1
 8008430:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8008432:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8008434:	d3f6      	bcc.n	8008424 <CopyDataInit>
	ldr	r2, =_sbss
 8008436:	4a0b      	ldr	r2, [pc, #44]	; (8008464 <LoopForever+0x12>)
	b	LoopFillZerobss
 8008438:	e002      	b.n	8008440 <LoopFillZerobss>

0800843a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800843a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800843c:	f842 3b04 	str.w	r3, [r2], #4

08008440 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8008440:	4b09      	ldr	r3, [pc, #36]	; (8008468 <LoopForever+0x16>)
	cmp	r2, r3
 8008442:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8008444:	d3f9      	bcc.n	800843a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008446:	f7ff ffb3 	bl	80083b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800844a:	f000 f811 	bl	8008470 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800844e:	f7ff fc35 	bl	8007cbc <main>

08008452 <LoopForever>:

LoopForever:
    b LoopForever
 8008452:	e7fe      	b.n	8008452 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008454:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8008458:	080086e8 	.word	0x080086e8
	ldr	r0, =_sdata
 800845c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8008460:	200000a0 	.word	0x200000a0
	ldr	r2, =_sbss
 8008464:	200000a0 	.word	0x200000a0
	ldr	r3, = _ebss
 8008468:	20003828 	.word	0x20003828

0800846c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800846c:	e7fe      	b.n	800846c <ADC1_2_IRQHandler>
	...

08008470 <__libc_init_array>:
 8008470:	b570      	push	{r4, r5, r6, lr}
 8008472:	4e0d      	ldr	r6, [pc, #52]	; (80084a8 <__libc_init_array+0x38>)
 8008474:	4c0d      	ldr	r4, [pc, #52]	; (80084ac <__libc_init_array+0x3c>)
 8008476:	1ba4      	subs	r4, r4, r6
 8008478:	10a4      	asrs	r4, r4, #2
 800847a:	2500      	movs	r5, #0
 800847c:	42a5      	cmp	r5, r4
 800847e:	d109      	bne.n	8008494 <__libc_init_array+0x24>
 8008480:	4e0b      	ldr	r6, [pc, #44]	; (80084b0 <__libc_init_array+0x40>)
 8008482:	4c0c      	ldr	r4, [pc, #48]	; (80084b4 <__libc_init_array+0x44>)
 8008484:	f000 f8a6 	bl	80085d4 <_init>
 8008488:	1ba4      	subs	r4, r4, r6
 800848a:	10a4      	asrs	r4, r4, #2
 800848c:	2500      	movs	r5, #0
 800848e:	42a5      	cmp	r5, r4
 8008490:	d105      	bne.n	800849e <__libc_init_array+0x2e>
 8008492:	bd70      	pop	{r4, r5, r6, pc}
 8008494:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008498:	4798      	blx	r3
 800849a:	3501      	adds	r5, #1
 800849c:	e7ee      	b.n	800847c <__libc_init_array+0xc>
 800849e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80084a2:	4798      	blx	r3
 80084a4:	3501      	adds	r5, #1
 80084a6:	e7f2      	b.n	800848e <__libc_init_array+0x1e>
 80084a8:	080086e0 	.word	0x080086e0
 80084ac:	080086e0 	.word	0x080086e0
 80084b0:	080086e0 	.word	0x080086e0
 80084b4:	080086e4 	.word	0x080086e4

080084b8 <malloc>:
 80084b8:	4b02      	ldr	r3, [pc, #8]	; (80084c4 <malloc+0xc>)
 80084ba:	4601      	mov	r1, r0
 80084bc:	6818      	ldr	r0, [r3, #0]
 80084be:	f000 b80b 	b.w	80084d8 <_malloc_r>
 80084c2:	bf00      	nop
 80084c4:	2000003c 	.word	0x2000003c

080084c8 <memset>:
 80084c8:	4402      	add	r2, r0
 80084ca:	4603      	mov	r3, r0
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d100      	bne.n	80084d2 <memset+0xa>
 80084d0:	4770      	bx	lr
 80084d2:	f803 1b01 	strb.w	r1, [r3], #1
 80084d6:	e7f9      	b.n	80084cc <memset+0x4>

080084d8 <_malloc_r>:
 80084d8:	b570      	push	{r4, r5, r6, lr}
 80084da:	1ccd      	adds	r5, r1, #3
 80084dc:	f025 0503 	bic.w	r5, r5, #3
 80084e0:	3508      	adds	r5, #8
 80084e2:	2d0c      	cmp	r5, #12
 80084e4:	bf38      	it	cc
 80084e6:	250c      	movcc	r5, #12
 80084e8:	2d00      	cmp	r5, #0
 80084ea:	4606      	mov	r6, r0
 80084ec:	db01      	blt.n	80084f2 <_malloc_r+0x1a>
 80084ee:	42a9      	cmp	r1, r5
 80084f0:	d903      	bls.n	80084fa <_malloc_r+0x22>
 80084f2:	230c      	movs	r3, #12
 80084f4:	6033      	str	r3, [r6, #0]
 80084f6:	2000      	movs	r0, #0
 80084f8:	bd70      	pop	{r4, r5, r6, pc}
 80084fa:	f000 f85b 	bl	80085b4 <__malloc_lock>
 80084fe:	4a23      	ldr	r2, [pc, #140]	; (800858c <_malloc_r+0xb4>)
 8008500:	6814      	ldr	r4, [r2, #0]
 8008502:	4621      	mov	r1, r4
 8008504:	b991      	cbnz	r1, 800852c <_malloc_r+0x54>
 8008506:	4c22      	ldr	r4, [pc, #136]	; (8008590 <_malloc_r+0xb8>)
 8008508:	6823      	ldr	r3, [r4, #0]
 800850a:	b91b      	cbnz	r3, 8008514 <_malloc_r+0x3c>
 800850c:	4630      	mov	r0, r6
 800850e:	f000 f841 	bl	8008594 <_sbrk_r>
 8008512:	6020      	str	r0, [r4, #0]
 8008514:	4629      	mov	r1, r5
 8008516:	4630      	mov	r0, r6
 8008518:	f000 f83c 	bl	8008594 <_sbrk_r>
 800851c:	1c43      	adds	r3, r0, #1
 800851e:	d126      	bne.n	800856e <_malloc_r+0x96>
 8008520:	230c      	movs	r3, #12
 8008522:	6033      	str	r3, [r6, #0]
 8008524:	4630      	mov	r0, r6
 8008526:	f000 f846 	bl	80085b6 <__malloc_unlock>
 800852a:	e7e4      	b.n	80084f6 <_malloc_r+0x1e>
 800852c:	680b      	ldr	r3, [r1, #0]
 800852e:	1b5b      	subs	r3, r3, r5
 8008530:	d41a      	bmi.n	8008568 <_malloc_r+0x90>
 8008532:	2b0b      	cmp	r3, #11
 8008534:	d90f      	bls.n	8008556 <_malloc_r+0x7e>
 8008536:	600b      	str	r3, [r1, #0]
 8008538:	50cd      	str	r5, [r1, r3]
 800853a:	18cc      	adds	r4, r1, r3
 800853c:	4630      	mov	r0, r6
 800853e:	f000 f83a 	bl	80085b6 <__malloc_unlock>
 8008542:	f104 000b 	add.w	r0, r4, #11
 8008546:	1d23      	adds	r3, r4, #4
 8008548:	f020 0007 	bic.w	r0, r0, #7
 800854c:	1ac3      	subs	r3, r0, r3
 800854e:	d01b      	beq.n	8008588 <_malloc_r+0xb0>
 8008550:	425a      	negs	r2, r3
 8008552:	50e2      	str	r2, [r4, r3]
 8008554:	bd70      	pop	{r4, r5, r6, pc}
 8008556:	428c      	cmp	r4, r1
 8008558:	bf0d      	iteet	eq
 800855a:	6863      	ldreq	r3, [r4, #4]
 800855c:	684b      	ldrne	r3, [r1, #4]
 800855e:	6063      	strne	r3, [r4, #4]
 8008560:	6013      	streq	r3, [r2, #0]
 8008562:	bf18      	it	ne
 8008564:	460c      	movne	r4, r1
 8008566:	e7e9      	b.n	800853c <_malloc_r+0x64>
 8008568:	460c      	mov	r4, r1
 800856a:	6849      	ldr	r1, [r1, #4]
 800856c:	e7ca      	b.n	8008504 <_malloc_r+0x2c>
 800856e:	1cc4      	adds	r4, r0, #3
 8008570:	f024 0403 	bic.w	r4, r4, #3
 8008574:	42a0      	cmp	r0, r4
 8008576:	d005      	beq.n	8008584 <_malloc_r+0xac>
 8008578:	1a21      	subs	r1, r4, r0
 800857a:	4630      	mov	r0, r6
 800857c:	f000 f80a 	bl	8008594 <_sbrk_r>
 8008580:	3001      	adds	r0, #1
 8008582:	d0cd      	beq.n	8008520 <_malloc_r+0x48>
 8008584:	6025      	str	r5, [r4, #0]
 8008586:	e7d9      	b.n	800853c <_malloc_r+0x64>
 8008588:	bd70      	pop	{r4, r5, r6, pc}
 800858a:	bf00      	nop
 800858c:	200031f0 	.word	0x200031f0
 8008590:	200031f4 	.word	0x200031f4

08008594 <_sbrk_r>:
 8008594:	b538      	push	{r3, r4, r5, lr}
 8008596:	4c06      	ldr	r4, [pc, #24]	; (80085b0 <_sbrk_r+0x1c>)
 8008598:	2300      	movs	r3, #0
 800859a:	4605      	mov	r5, r0
 800859c:	4608      	mov	r0, r1
 800859e:	6023      	str	r3, [r4, #0]
 80085a0:	f000 f80a 	bl	80085b8 <_sbrk>
 80085a4:	1c43      	adds	r3, r0, #1
 80085a6:	d102      	bne.n	80085ae <_sbrk_r+0x1a>
 80085a8:	6823      	ldr	r3, [r4, #0]
 80085aa:	b103      	cbz	r3, 80085ae <_sbrk_r+0x1a>
 80085ac:	602b      	str	r3, [r5, #0]
 80085ae:	bd38      	pop	{r3, r4, r5, pc}
 80085b0:	20003824 	.word	0x20003824

080085b4 <__malloc_lock>:
 80085b4:	4770      	bx	lr

080085b6 <__malloc_unlock>:
 80085b6:	4770      	bx	lr

080085b8 <_sbrk>:
 80085b8:	4b04      	ldr	r3, [pc, #16]	; (80085cc <_sbrk+0x14>)
 80085ba:	6819      	ldr	r1, [r3, #0]
 80085bc:	4602      	mov	r2, r0
 80085be:	b909      	cbnz	r1, 80085c4 <_sbrk+0xc>
 80085c0:	4903      	ldr	r1, [pc, #12]	; (80085d0 <_sbrk+0x18>)
 80085c2:	6019      	str	r1, [r3, #0]
 80085c4:	6818      	ldr	r0, [r3, #0]
 80085c6:	4402      	add	r2, r0
 80085c8:	601a      	str	r2, [r3, #0]
 80085ca:	4770      	bx	lr
 80085cc:	200031f8 	.word	0x200031f8
 80085d0:	20003828 	.word	0x20003828

080085d4 <_init>:
 80085d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085d6:	bf00      	nop
 80085d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085da:	bc08      	pop	{r3}
 80085dc:	469e      	mov	lr, r3
 80085de:	4770      	bx	lr

080085e0 <_fini>:
 80085e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085e2:	bf00      	nop
 80085e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085e6:	bc08      	pop	{r3}
 80085e8:	469e      	mov	lr, r3
 80085ea:	4770      	bx	lr
