
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tftg256-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1305.547 ; gain = 439.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/Code/FPGA/lifter/lifter.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'key_deboucing' [D:/Code/FPGA/lifter/lifter.srcs/sources_1/new/key_deboucing.v:24]
INFO: [Synth 8-6157] synthesizing module 'divclk' [D:/Code/FPGA/lifter/lifter.srcs/sources_1/new/divclk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divclk' (0#1) [D:/Code/FPGA/lifter/lifter.srcs/sources_1/new/divclk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'key_deboucing' (0#1) [D:/Code/FPGA/lifter/lifter.srcs/sources_1/new/key_deboucing.v:24]
INFO: [Synth 8-6157] synthesizing module 'dynamic_led2' [D:/Code/FPGA/lifter/lifter.srcs/sources_1/new/dynamic_led2.v:24]
WARNING: [Synth 8-567] referenced signal 'disp_data_right0' should be on the sensitivity list [D:/Code/FPGA/lifter/lifter.srcs/sources_1/new/dynamic_led2.v:59]
WARNING: [Synth 8-567] referenced signal 'disp_data_right1' should be on the sensitivity list [D:/Code/FPGA/lifter/lifter.srcs/sources_1/new/dynamic_led2.v:59]
INFO: [Synth 8-226] default block is never used [D:/Code/FPGA/lifter/lifter.srcs/sources_1/new/dynamic_led2.v:68]
INFO: [Synth 8-6155] done synthesizing module 'dynamic_led2' (0#1) [D:/Code/FPGA/lifter/lifter.srcs/sources_1/new/dynamic_led2.v:24]
WARNING: [Synth 8-689] width (6) of port connection 'dig' does not match port width (2) of module 'dynamic_led2' [D:/Code/FPGA/lifter/lifter.srcs/sources_1/new/TOP.v:51]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (0#1) [D:/Code/FPGA/lifter/lifter.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3848] Net led in module/entity TOP does not have driver. [D:/Code/FPGA/lifter/lifter.srcs/sources_1/new/TOP.v:30]
WARNING: [Synth 8-3917] design TOP has port dig[5] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port dig[4] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port dig[3] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port dig[2] driven by constant 0
WARNING: [Synth 8-7129] Port led[3] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module TOP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1412.980 ; gain = 546.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1412.980 ; gain = 546.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1412.980 ; gain = 546.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1412.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Code/FPGA/lifter/lifter.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/Code/FPGA/lifter/lifter.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Code/FPGA/lifter/lifter.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1502.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1502.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1502.633 ; gain = 636.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1502.633 ; gain = 636.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1502.633 ; gain = 636.441
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'key_deboucing'
WARNING: [Synth 8-327] inferring latch for variable 'row_out_reg' [D:/Code/FPGA/lifter/lifter.srcs/sources_1/new/key_deboucing.v:54]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                          0000001 |                              000
                SCAN_COL |                          0000010 |                              001
              SCAN_ROW_0 |                          0000100 |                              010
              SCAN_ROW_1 |                          0001000 |                              011
              SCAN_ROW_2 |                          0010000 |                              100
              SCAN_ROW_3 |                          0100000 |                              101
                WAIT_RLF |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'key_deboucing'
WARNING: [Synth 8-327] inferring latch for variable 'key_out_reg' [D:/Code/FPGA/lifter/lifter.srcs/sources_1/new/key_deboucing.v:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1502.633 ; gain = 636.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 5     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
