<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Reinforcement Learning based Illumination Controller (RLIC): DCDC Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Reinforcement Learning based Illumination Controller (RLIC)
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">DCDC Register Masks<div class="ingroups"><a class="el" href="group__Mapping__Information.html">Mapping Information</a> &raquo; <a class="el" href="group__edma__request.html">Edma_request</a> &raquo; <a class="el" href="group__iomuxc__pads.html">Iomuxc_pads</a> &raquo; <a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__DCDC__Peripheral__Access__Layer.html">DCDC Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for DCDC Register Masks:</div>
<div class="dyncontent">
<div class="center"><img src="group__DCDC__Register__Masks.png" border="0" usemap="#agroup____DCDC____Register____Masks" alt=""/></div>
<map name="agroup____DCDC____Register____Masks" id="agroup____DCDC____Register____Masks">
<area shape="rect" title=" " alt="" coords="232,13,396,38"/>
<area shape="rect" href="group__DCDC__Peripheral__Access__Layer.html" title=" " alt="" coords="5,5,184,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG0 - DCDC Register 0</h2></td></tr>
<tr class="memitem:ga346d8958db64e5ab2835923ddfa94cb5"><td class="memItemLeft" align="right" valign="top"><a id="ga346d8958db64e5ab2835923ddfa94cb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_PWD_ZCD_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga346d8958db64e5ab2835923ddfa94cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78bac6740330714892b936200d6b9e87"><td class="memItemLeft" align="right" valign="top"><a id="ga78bac6740330714892b936200d6b9e87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_PWD_ZCD_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga78bac6740330714892b936200d6b9e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04b1ec37c7ca3747feb99fc6e7d3b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gaf04b1ec37c7ca3747feb99fc6e7d3b18">DCDC_REG0_PWD_ZCD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PWD_ZCD_SHIFT)) &amp; DCDC_REG0_PWD_ZCD_MASK)</td></tr>
<tr class="separator:gaf04b1ec37c7ca3747feb99fc6e7d3b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9949c8d7b08f87e7ce117616066fc752"><td class="memItemLeft" align="right" valign="top"><a id="ga9949c8d7b08f87e7ce117616066fc752"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_DISABLE_AUTO_CLK_SWITCH_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga9949c8d7b08f87e7ce117616066fc752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60652546cbcab6f4cd29af0c1f1277ce"><td class="memItemLeft" align="right" valign="top"><a id="ga60652546cbcab6f4cd29af0c1f1277ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_DISABLE_AUTO_CLK_SWITCH_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga60652546cbcab6f4cd29af0c1f1277ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5fb24f11c1c20bfe5c92abcb06f0f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gadd5fb24f11c1c20bfe5c92abcb06f0f3">DCDC_REG0_DISABLE_AUTO_CLK_SWITCH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_DISABLE_AUTO_CLK_SWITCH_SHIFT)) &amp; DCDC_REG0_DISABLE_AUTO_CLK_SWITCH_MASK)</td></tr>
<tr class="separator:gadd5fb24f11c1c20bfe5c92abcb06f0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc3d4509921a94b72e7480e69014cb3"><td class="memItemLeft" align="right" valign="top"><a id="ga3fc3d4509921a94b72e7480e69014cb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_SEL_CLK_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga3fc3d4509921a94b72e7480e69014cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a6bfc97c6d352ea865f31c4a5a136d"><td class="memItemLeft" align="right" valign="top"><a id="gaa3a6bfc97c6d352ea865f31c4a5a136d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_SEL_CLK_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa3a6bfc97c6d352ea865f31c4a5a136d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eaaf796807d45ccfdc4c16f6a1b4d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga6eaaf796807d45ccfdc4c16f6a1b4d39">DCDC_REG0_SEL_CLK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_SEL_CLK_SHIFT)) &amp; DCDC_REG0_SEL_CLK_MASK)</td></tr>
<tr class="separator:ga6eaaf796807d45ccfdc4c16f6a1b4d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637f214b5030ed03980ed6ccb8ebef26"><td class="memItemLeft" align="right" valign="top"><a id="ga637f214b5030ed03980ed6ccb8ebef26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_PWD_OSC_INT_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga637f214b5030ed03980ed6ccb8ebef26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da688ec49b65986625851f1f5468f06"><td class="memItemLeft" align="right" valign="top"><a id="ga6da688ec49b65986625851f1f5468f06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_PWD_OSC_INT_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga6da688ec49b65986625851f1f5468f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0505c7fa1b1db6579020a44699162c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga6d0505c7fa1b1db6579020a44699162c">DCDC_REG0_PWD_OSC_INT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PWD_OSC_INT_SHIFT)) &amp; DCDC_REG0_PWD_OSC_INT_MASK)</td></tr>
<tr class="separator:ga6d0505c7fa1b1db6579020a44699162c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0b268d0bdeac40ae4dd44be5e63d4e"><td class="memItemLeft" align="right" valign="top"><a id="gadf0b268d0bdeac40ae4dd44be5e63d4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_PWD_CUR_SNS_CMP_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:gadf0b268d0bdeac40ae4dd44be5e63d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41800558c1dbf193b0f3e754fb830899"><td class="memItemLeft" align="right" valign="top"><a id="ga41800558c1dbf193b0f3e754fb830899"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_PWD_CUR_SNS_CMP_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga41800558c1dbf193b0f3e754fb830899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f0c7e32749f941d02fd32d051004b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga97f0c7e32749f941d02fd32d051004b6">DCDC_REG0_PWD_CUR_SNS_CMP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PWD_CUR_SNS_CMP_SHIFT)) &amp; DCDC_REG0_PWD_CUR_SNS_CMP_MASK)</td></tr>
<tr class="separator:ga97f0c7e32749f941d02fd32d051004b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c14f2e7179908f2ec53faec8e506969"><td class="memItemLeft" align="right" valign="top"><a id="ga3c14f2e7179908f2ec53faec8e506969"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_CUR_SNS_THRSH_MASK</b>&#160;&#160;&#160;(0xE0U)</td></tr>
<tr class="separator:ga3c14f2e7179908f2ec53faec8e506969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e810ba4ce3f919e5e47acc1025165a7"><td class="memItemLeft" align="right" valign="top"><a id="ga5e810ba4ce3f919e5e47acc1025165a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_CUR_SNS_THRSH_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga5e810ba4ce3f919e5e47acc1025165a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7bc04a5702b6ef684b5c21616e1670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga7f7bc04a5702b6ef684b5c21616e1670">DCDC_REG0_CUR_SNS_THRSH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_CUR_SNS_THRSH_SHIFT)) &amp; DCDC_REG0_CUR_SNS_THRSH_MASK)</td></tr>
<tr class="separator:ga7f7bc04a5702b6ef684b5c21616e1670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2d1695dde80bb8c595a45eb72bf545"><td class="memItemLeft" align="right" valign="top"><a id="ga9b2d1695dde80bb8c595a45eb72bf545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_PWD_OVERCUR_DET_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:ga9b2d1695dde80bb8c595a45eb72bf545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba412f78fe1175db2486a896946b17a4"><td class="memItemLeft" align="right" valign="top"><a id="gaba412f78fe1175db2486a896946b17a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_PWD_OVERCUR_DET_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaba412f78fe1175db2486a896946b17a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae989d5f432424021f7eb075698cee7bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gae989d5f432424021f7eb075698cee7bc">DCDC_REG0_PWD_OVERCUR_DET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PWD_OVERCUR_DET_SHIFT)) &amp; DCDC_REG0_PWD_OVERCUR_DET_MASK)</td></tr>
<tr class="separator:gae989d5f432424021f7eb075698cee7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328233b90abf3d725d581946d12caee4"><td class="memItemLeft" align="right" valign="top"><a id="ga328233b90abf3d725d581946d12caee4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_OVERCUR_TRIG_ADJ_MASK</b>&#160;&#160;&#160;(0x600U)</td></tr>
<tr class="separator:ga328233b90abf3d725d581946d12caee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7578748f9c59c93a8deeed581f4f5c"><td class="memItemLeft" align="right" valign="top"><a id="ga8f7578748f9c59c93a8deeed581f4f5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_OVERCUR_TRIG_ADJ_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga8f7578748f9c59c93a8deeed581f4f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eaed30843f9129b7f0a2ad021a47673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga2eaed30843f9129b7f0a2ad021a47673">DCDC_REG0_OVERCUR_TRIG_ADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_OVERCUR_TRIG_ADJ_SHIFT)) &amp; DCDC_REG0_OVERCUR_TRIG_ADJ_MASK)</td></tr>
<tr class="separator:ga2eaed30843f9129b7f0a2ad021a47673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c3c329df389d15f2cf942fcbd4ac243"><td class="memItemLeft" align="right" valign="top"><a id="ga1c3c329df389d15f2cf942fcbd4ac243"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_PWD_CMP_BATT_DET_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga1c3c329df389d15f2cf942fcbd4ac243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a681e0d78a80fbc816d54038776913"><td class="memItemLeft" align="right" valign="top"><a id="ga50a681e0d78a80fbc816d54038776913"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_PWD_CMP_BATT_DET_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga50a681e0d78a80fbc816d54038776913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0ed6c67c695c3d7df81fd2405341846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gac0ed6c67c695c3d7df81fd2405341846">DCDC_REG0_PWD_CMP_BATT_DET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PWD_CMP_BATT_DET_SHIFT)) &amp; DCDC_REG0_PWD_CMP_BATT_DET_MASK)</td></tr>
<tr class="separator:gac0ed6c67c695c3d7df81fd2405341846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba27f9a92f39366d59a13bd5a2326da"><td class="memItemLeft" align="right" valign="top"><a id="gacba27f9a92f39366d59a13bd5a2326da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_EN_LP_OVERLOAD_SNS_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gacba27f9a92f39366d59a13bd5a2326da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc655eecd147d69693fa64a0580d982d"><td class="memItemLeft" align="right" valign="top"><a id="gabc655eecd147d69693fa64a0580d982d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_EN_LP_OVERLOAD_SNS_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gabc655eecd147d69693fa64a0580d982d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15760d07a13edd05cf24f579f4105d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga15760d07a13edd05cf24f579f4105d92">DCDC_REG0_EN_LP_OVERLOAD_SNS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_EN_LP_OVERLOAD_SNS_SHIFT)) &amp; DCDC_REG0_EN_LP_OVERLOAD_SNS_MASK)</td></tr>
<tr class="separator:ga15760d07a13edd05cf24f579f4105d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1fac0c6722fee398de085fa97096a2"><td class="memItemLeft" align="right" valign="top"><a id="gabc1fac0c6722fee398de085fa97096a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_PWD_HIGH_VOLT_DET_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gabc1fac0c6722fee398de085fa97096a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98054a0d080519f849f53dcbcacb38d0"><td class="memItemLeft" align="right" valign="top"><a id="ga98054a0d080519f849f53dcbcacb38d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_PWD_HIGH_VOLT_DET_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga98054a0d080519f849f53dcbcacb38d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22222b840154fe638f6e3f186c5cd58e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga22222b840154fe638f6e3f186c5cd58e">DCDC_REG0_PWD_HIGH_VOLT_DET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PWD_HIGH_VOLT_DET_SHIFT)) &amp; DCDC_REG0_PWD_HIGH_VOLT_DET_MASK)</td></tr>
<tr class="separator:ga22222b840154fe638f6e3f186c5cd58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb88b6317d17304209460c0af28887a4"><td class="memItemLeft" align="right" valign="top"><a id="gaeb88b6317d17304209460c0af28887a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_LP_OVERLOAD_THRSH_MASK</b>&#160;&#160;&#160;(0xC0000U)</td></tr>
<tr class="separator:gaeb88b6317d17304209460c0af28887a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff695e0834be5cb5248bb370e23d7ca2"><td class="memItemLeft" align="right" valign="top"><a id="gaff695e0834be5cb5248bb370e23d7ca2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_LP_OVERLOAD_THRSH_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaff695e0834be5cb5248bb370e23d7ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade2f07180c671ec40b40161b3af9958c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gade2f07180c671ec40b40161b3af9958c">DCDC_REG0_LP_OVERLOAD_THRSH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_LP_OVERLOAD_THRSH_SHIFT)) &amp; DCDC_REG0_LP_OVERLOAD_THRSH_MASK)</td></tr>
<tr class="separator:gade2f07180c671ec40b40161b3af9958c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f9cb21935be42b1113ef973d634a77"><td class="memItemLeft" align="right" valign="top"><a id="gae4f9cb21935be42b1113ef973d634a77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_LP_OVERLOAD_FREQ_SEL_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:gae4f9cb21935be42b1113ef973d634a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dae989e0e0ca41220dbfe616df79e03"><td class="memItemLeft" align="right" valign="top"><a id="ga6dae989e0e0ca41220dbfe616df79e03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_LP_OVERLOAD_FREQ_SEL_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga6dae989e0e0ca41220dbfe616df79e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1995624212ef046ce06a550c1db7fa4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga1995624212ef046ce06a550c1db7fa4d">DCDC_REG0_LP_OVERLOAD_FREQ_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_LP_OVERLOAD_FREQ_SEL_SHIFT)) &amp; DCDC_REG0_LP_OVERLOAD_FREQ_SEL_MASK)</td></tr>
<tr class="separator:ga1995624212ef046ce06a550c1db7fa4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5600fed055e21e860752f92bcbfd5806"><td class="memItemLeft" align="right" valign="top"><a id="ga5600fed055e21e860752f92bcbfd5806"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_LP_HIGH_HYS_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga5600fed055e21e860752f92bcbfd5806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800fe75999cceb8e3486d00a3bdfc084"><td class="memItemLeft" align="right" valign="top"><a id="ga800fe75999cceb8e3486d00a3bdfc084"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_LP_HIGH_HYS_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga800fe75999cceb8e3486d00a3bdfc084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526b49bb546320935e16eff3aa26d39e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga526b49bb546320935e16eff3aa26d39e">DCDC_REG0_LP_HIGH_HYS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_LP_HIGH_HYS_SHIFT)) &amp; DCDC_REG0_LP_HIGH_HYS_MASK)</td></tr>
<tr class="separator:ga526b49bb546320935e16eff3aa26d39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga130a6280b81c926f04da70d131564e5c"><td class="memItemLeft" align="right" valign="top"><a id="ga130a6280b81c926f04da70d131564e5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_PWD_CMP_OFFSET_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:ga130a6280b81c926f04da70d131564e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf073736c0356d83b6f6964799bb8c96d"><td class="memItemLeft" align="right" valign="top"><a id="gaf073736c0356d83b6f6964799bb8c96d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_PWD_CMP_OFFSET_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gaf073736c0356d83b6f6964799bb8c96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14396754ecb8329ea94c43fd522465d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gad14396754ecb8329ea94c43fd522465d">DCDC_REG0_PWD_CMP_OFFSET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PWD_CMP_OFFSET_SHIFT)) &amp; DCDC_REG0_PWD_CMP_OFFSET_MASK)</td></tr>
<tr class="separator:gad14396754ecb8329ea94c43fd522465d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fda0b836283e9492aa183fff3e0d1bf"><td class="memItemLeft" align="right" valign="top"><a id="ga7fda0b836283e9492aa183fff3e0d1bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_XTALOK_DISABLE_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:ga7fda0b836283e9492aa183fff3e0d1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b7c03ac28c17d79cad6f4bf8a2ef25"><td class="memItemLeft" align="right" valign="top"><a id="ga40b7c03ac28c17d79cad6f4bf8a2ef25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_XTALOK_DISABLE_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga40b7c03ac28c17d79cad6f4bf8a2ef25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1419e2669c5c2e401230ec5a550be90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gaa1419e2669c5c2e401230ec5a550be90">DCDC_REG0_XTALOK_DISABLE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_XTALOK_DISABLE_SHIFT)) &amp; DCDC_REG0_XTALOK_DISABLE_MASK)</td></tr>
<tr class="separator:gaa1419e2669c5c2e401230ec5a550be90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23bafc3d8f94f530b1d9b41e88173b21"><td class="memItemLeft" align="right" valign="top"><a id="ga23bafc3d8f94f530b1d9b41e88173b21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_CURRENT_ALERT_RESET_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga23bafc3d8f94f530b1d9b41e88173b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85e0d8abc0d61ed5066a01721e1fc17"><td class="memItemLeft" align="right" valign="top"><a id="gac85e0d8abc0d61ed5066a01721e1fc17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_CURRENT_ALERT_RESET_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gac85e0d8abc0d61ed5066a01721e1fc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7febbaa491e62bb18b6b4a65be8e072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gaf7febbaa491e62bb18b6b4a65be8e072">DCDC_REG0_CURRENT_ALERT_RESET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_CURRENT_ALERT_RESET_SHIFT)) &amp; DCDC_REG0_CURRENT_ALERT_RESET_MASK)</td></tr>
<tr class="separator:gaf7febbaa491e62bb18b6b4a65be8e072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7df7ac43143b73bb8fd78ef321769ef"><td class="memItemLeft" align="right" valign="top"><a id="gad7df7ac43143b73bb8fd78ef321769ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_XTAL_24M_OK_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gad7df7ac43143b73bb8fd78ef321769ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25040500338400f90756ac813c84ea1"><td class="memItemLeft" align="right" valign="top"><a id="gaa25040500338400f90756ac813c84ea1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_XTAL_24M_OK_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaa25040500338400f90756ac813c84ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4413288173e4690bbafa95757b3e8d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga4413288173e4690bbafa95757b3e8d16">DCDC_REG0_XTAL_24M_OK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_XTAL_24M_OK_SHIFT)) &amp; DCDC_REG0_XTAL_24M_OK_MASK)</td></tr>
<tr class="separator:ga4413288173e4690bbafa95757b3e8d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a6937815422c67c68b64c588be76d1"><td class="memItemLeft" align="right" valign="top"><a id="ga17a6937815422c67c68b64c588be76d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_STS_DC_OK_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga17a6937815422c67c68b64c588be76d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6f82c71f6bc939937e55154d51f901"><td class="memItemLeft" align="right" valign="top"><a id="ga2d6f82c71f6bc939937e55154d51f901"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG0_STS_DC_OK_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga2d6f82c71f6bc939937e55154d51f901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0e0e7c2536bcbdcfe6172949fe9465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gacb0e0e7c2536bcbdcfe6172949fe9465">DCDC_REG0_STS_DC_OK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_STS_DC_OK_SHIFT)) &amp; DCDC_REG0_STS_DC_OK_MASK)</td></tr>
<tr class="separator:gacb0e0e7c2536bcbdcfe6172949fe9465"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG1 - DCDC Register 1</h2></td></tr>
<tr class="memitem:ga6587a65408def7c554f514ae65cb604a"><td class="memItemLeft" align="right" valign="top"><a id="ga6587a65408def7c554f514ae65cb604a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG1_REG_FBK_SEL_MASK</b>&#160;&#160;&#160;(0x180U)</td></tr>
<tr class="separator:ga6587a65408def7c554f514ae65cb604a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4681cacdf7400fd57c7d6ffad5ba28"><td class="memItemLeft" align="right" valign="top"><a id="gadf4681cacdf7400fd57c7d6ffad5ba28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG1_REG_FBK_SEL_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gadf4681cacdf7400fd57c7d6ffad5ba28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9134faab6c0ee20fa09a1e3c08f70275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga9134faab6c0ee20fa09a1e3c08f70275">DCDC_REG1_REG_FBK_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_REG_FBK_SEL_SHIFT)) &amp; DCDC_REG1_REG_FBK_SEL_MASK)</td></tr>
<tr class="separator:ga9134faab6c0ee20fa09a1e3c08f70275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac698a2c10d79789874da3b5a18bfb3f"><td class="memItemLeft" align="right" valign="top"><a id="gaac698a2c10d79789874da3b5a18bfb3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG1_REG_RLOAD_SW_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:gaac698a2c10d79789874da3b5a18bfb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae110371dac89d1adad90f7bcbe50b92c"><td class="memItemLeft" align="right" valign="top"><a id="gae110371dac89d1adad90f7bcbe50b92c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG1_REG_RLOAD_SW_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae110371dac89d1adad90f7bcbe50b92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab058ef8d95d52c7c3c5f5b7c63c77c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gab058ef8d95d52c7c3c5f5b7c63c77c47">DCDC_REG1_REG_RLOAD_SW</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_REG_RLOAD_SW_SHIFT)) &amp; DCDC_REG1_REG_RLOAD_SW_MASK)</td></tr>
<tr class="separator:gab058ef8d95d52c7c3c5f5b7c63c77c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba7dc93291859a437fec9cd3d268d8c"><td class="memItemLeft" align="right" valign="top"><a id="ga1ba7dc93291859a437fec9cd3d268d8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG1_LP_CMP_ISRC_SEL_MASK</b>&#160;&#160;&#160;(0x3000U)</td></tr>
<tr class="separator:ga1ba7dc93291859a437fec9cd3d268d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e4f286cf569faba57e6f0bf7833a6f"><td class="memItemLeft" align="right" valign="top"><a id="gae7e4f286cf569faba57e6f0bf7833a6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG1_LP_CMP_ISRC_SEL_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae7e4f286cf569faba57e6f0bf7833a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f722fbd4bf6d23aab36078ce53fd24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga13f722fbd4bf6d23aab36078ce53fd24">DCDC_REG1_LP_CMP_ISRC_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_LP_CMP_ISRC_SEL_SHIFT)) &amp; DCDC_REG1_LP_CMP_ISRC_SEL_MASK)</td></tr>
<tr class="separator:ga13f722fbd4bf6d23aab36078ce53fd24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebb72dc8fadac1b83a72c247ca7c9060"><td class="memItemLeft" align="right" valign="top"><a id="gaebb72dc8fadac1b83a72c247ca7c9060"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG1_LOOPCTRL_HST_THRESH_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:gaebb72dc8fadac1b83a72c247ca7c9060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c4efad8ac87147c77c6b45298882f9"><td class="memItemLeft" align="right" valign="top"><a id="gac7c4efad8ac87147c77c6b45298882f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG1_LOOPCTRL_HST_THRESH_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac7c4efad8ac87147c77c6b45298882f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00a75a6b1bc5bbcb84c68c9adfde11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gab00a75a6b1bc5bbcb84c68c9adfde11c">DCDC_REG1_LOOPCTRL_HST_THRESH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_LOOPCTRL_HST_THRESH_SHIFT)) &amp; DCDC_REG1_LOOPCTRL_HST_THRESH_MASK)</td></tr>
<tr class="separator:gab00a75a6b1bc5bbcb84c68c9adfde11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae172e6d1bd83780d534c6b892e79dc86"><td class="memItemLeft" align="right" valign="top"><a id="gae172e6d1bd83780d534c6b892e79dc86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG1_LOOPCTRL_EN_HYST_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:gae172e6d1bd83780d534c6b892e79dc86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54ba75be91d798dc20640d474ea6e5e"><td class="memItemLeft" align="right" valign="top"><a id="gac54ba75be91d798dc20640d474ea6e5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG1_LOOPCTRL_EN_HYST_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gac54ba75be91d798dc20640d474ea6e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9f25ef835b521c1deba93a3c8d3bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga7a9f25ef835b521c1deba93a3c8d3bcd">DCDC_REG1_LOOPCTRL_EN_HYST</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_LOOPCTRL_EN_HYST_SHIFT)) &amp; DCDC_REG1_LOOPCTRL_EN_HYST_MASK)</td></tr>
<tr class="separator:ga7a9f25ef835b521c1deba93a3c8d3bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1032372cefb0f488d1c6421c5d7b58c2"><td class="memItemLeft" align="right" valign="top"><a id="ga1032372cefb0f488d1c6421c5d7b58c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG1_VBG_TRIM_MASK</b>&#160;&#160;&#160;(0x1F000000U)</td></tr>
<tr class="separator:ga1032372cefb0f488d1c6421c5d7b58c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga250f6d501129fdaf0a7cda66c3f2b958"><td class="memItemLeft" align="right" valign="top"><a id="ga250f6d501129fdaf0a7cda66c3f2b958"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG1_VBG_TRIM_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga250f6d501129fdaf0a7cda66c3f2b958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ead5d4b02fad176cda1d6bde60a695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga68ead5d4b02fad176cda1d6bde60a695">DCDC_REG1_VBG_TRIM</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_VBG_TRIM_SHIFT)) &amp; DCDC_REG1_VBG_TRIM_MASK)</td></tr>
<tr class="separator:ga68ead5d4b02fad176cda1d6bde60a695"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG2 - DCDC Register 2</h2></td></tr>
<tr class="memitem:ga0249b8697137675346f612755dacff2c"><td class="memItemLeft" align="right" valign="top"><a id="ga0249b8697137675346f612755dacff2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_LOOPCTRL_DC_C_MASK</b>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="separator:ga0249b8697137675346f612755dacff2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef28678b567cd60d86de77537eac32e7"><td class="memItemLeft" align="right" valign="top"><a id="gaef28678b567cd60d86de77537eac32e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_LOOPCTRL_DC_C_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaef28678b567cd60d86de77537eac32e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cd469b08b0c368e21dca9e53fd0628"><td class="memItemLeft" align="right" valign="top"><a id="gaa3cd469b08b0c368e21dca9e53fd0628"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_LOOPCTRL_DC_C</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_LOOPCTRL_DC_C_SHIFT)) &amp; DCDC_REG2_LOOPCTRL_DC_C_MASK)</td></tr>
<tr class="separator:gaa3cd469b08b0c368e21dca9e53fd0628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9ebfa0e0b0bb6e7fbef420b56f2939"><td class="memItemLeft" align="right" valign="top"><a id="gabd9ebfa0e0b0bb6e7fbef420b56f2939"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_LOOPCTRL_DC_R_MASK</b>&#160;&#160;&#160;(0x3CU)</td></tr>
<tr class="separator:gabd9ebfa0e0b0bb6e7fbef420b56f2939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2db7171e0b8a64bdcbf4b9c9977b525"><td class="memItemLeft" align="right" valign="top"><a id="gae2db7171e0b8a64bdcbf4b9c9977b525"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_LOOPCTRL_DC_R_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae2db7171e0b8a64bdcbf4b9c9977b525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9371dc1fcd4b4f22f58c938fe78672b0"><td class="memItemLeft" align="right" valign="top"><a id="ga9371dc1fcd4b4f22f58c938fe78672b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_LOOPCTRL_DC_R</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_LOOPCTRL_DC_R_SHIFT)) &amp; DCDC_REG2_LOOPCTRL_DC_R_MASK)</td></tr>
<tr class="separator:ga9371dc1fcd4b4f22f58c938fe78672b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e4ce985b0fc8c176637d73fb91870e2"><td class="memItemLeft" align="right" valign="top"><a id="ga0e4ce985b0fc8c176637d73fb91870e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_LOOPCTRL_DC_FF_MASK</b>&#160;&#160;&#160;(0x1C0U)</td></tr>
<tr class="separator:ga0e4ce985b0fc8c176637d73fb91870e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac39ad7c44cc631a77265290a55a059dd"><td class="memItemLeft" align="right" valign="top"><a id="gac39ad7c44cc631a77265290a55a059dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_LOOPCTRL_DC_FF_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac39ad7c44cc631a77265290a55a059dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf84d7c7726e248d80eb038e0f78de2f6"><td class="memItemLeft" align="right" valign="top"><a id="gaf84d7c7726e248d80eb038e0f78de2f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_LOOPCTRL_DC_FF</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_LOOPCTRL_DC_FF_SHIFT)) &amp; DCDC_REG2_LOOPCTRL_DC_FF_MASK)</td></tr>
<tr class="separator:gaf84d7c7726e248d80eb038e0f78de2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbaaa3a8a2ac72fdc39fa7dddc54f51"><td class="memItemLeft" align="right" valign="top"><a id="gaedbaaa3a8a2ac72fdc39fa7dddc54f51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_LOOPCTRL_EN_RCSCALE_MASK</b>&#160;&#160;&#160;(0xE00U)</td></tr>
<tr class="separator:gaedbaaa3a8a2ac72fdc39fa7dddc54f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2325d76cbb2294fbf27678d4bf0ea503"><td class="memItemLeft" align="right" valign="top"><a id="ga2325d76cbb2294fbf27678d4bf0ea503"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_LOOPCTRL_EN_RCSCALE_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga2325d76cbb2294fbf27678d4bf0ea503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4fd716a6ac33326fc99f33b0c135c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gaee4fd716a6ac33326fc99f33b0c135c0">DCDC_REG2_LOOPCTRL_EN_RCSCALE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_LOOPCTRL_EN_RCSCALE_SHIFT)) &amp; DCDC_REG2_LOOPCTRL_EN_RCSCALE_MASK)</td></tr>
<tr class="separator:gaee4fd716a6ac33326fc99f33b0c135c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181d14300168bc478262e619dba130a1"><td class="memItemLeft" align="right" valign="top"><a id="ga181d14300168bc478262e619dba130a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_LOOPCTRL_RCSCALE_THRSH_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga181d14300168bc478262e619dba130a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f1c36d1012a0a5b5ac937744837bdd"><td class="memItemLeft" align="right" valign="top"><a id="ga30f1c36d1012a0a5b5ac937744837bdd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_LOOPCTRL_RCSCALE_THRSH_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga30f1c36d1012a0a5b5ac937744837bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddbbf16db1c5de786dbe72681047d221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gaddbbf16db1c5de786dbe72681047d221">DCDC_REG2_LOOPCTRL_RCSCALE_THRSH</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_LOOPCTRL_RCSCALE_THRSH_SHIFT)) &amp; DCDC_REG2_LOOPCTRL_RCSCALE_THRSH_MASK)</td></tr>
<tr class="separator:gaddbbf16db1c5de786dbe72681047d221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4995bba752e9e31d4f854fe3cecb02e"><td class="memItemLeft" align="right" valign="top"><a id="gac4995bba752e9e31d4f854fe3cecb02e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_LOOPCTRL_HYST_SIGN_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:gac4995bba752e9e31d4f854fe3cecb02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45484b4d698106d4ac0e39ddf2a147e4"><td class="memItemLeft" align="right" valign="top"><a id="ga45484b4d698106d4ac0e39ddf2a147e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_LOOPCTRL_HYST_SIGN_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga45484b4d698106d4ac0e39ddf2a147e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6068a31a631c0bc9a4704924bcb39d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga6068a31a631c0bc9a4704924bcb39d37">DCDC_REG2_LOOPCTRL_HYST_SIGN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_LOOPCTRL_HYST_SIGN_SHIFT)) &amp; DCDC_REG2_LOOPCTRL_HYST_SIGN_MASK)</td></tr>
<tr class="separator:ga6068a31a631c0bc9a4704924bcb39d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb72cbd7a7cd9b5b25f6444fc524aed"><td class="memItemLeft" align="right" valign="top"><a id="ga3cb72cbd7a7cd9b5b25f6444fc524aed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_BATTMONITOR_EN_BATADJ_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga3cb72cbd7a7cd9b5b25f6444fc524aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b9c0e28dde6a512c0c2c7e5d922947b"><td class="memItemLeft" align="right" valign="top"><a id="ga6b9c0e28dde6a512c0c2c7e5d922947b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_BATTMONITOR_EN_BATADJ_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga6b9c0e28dde6a512c0c2c7e5d922947b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f370ac8a05aacadf61852489147a050"><td class="memItemLeft" align="right" valign="top"><a id="ga2f370ac8a05aacadf61852489147a050"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_BATTMONITOR_EN_BATADJ</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_BATTMONITOR_EN_BATADJ_SHIFT)) &amp; DCDC_REG2_BATTMONITOR_EN_BATADJ_MASK)</td></tr>
<tr class="separator:ga2f370ac8a05aacadf61852489147a050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4b95782e4c8d0277cf743af6bd170c"><td class="memItemLeft" align="right" valign="top"><a id="gabc4b95782e4c8d0277cf743af6bd170c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_DISABLE_PULSE_SKIP_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:gabc4b95782e4c8d0277cf743af6bd170c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac087abf9b2fb9c7e6712d6bfd5709d5e"><td class="memItemLeft" align="right" valign="top"><a id="gac087abf9b2fb9c7e6712d6bfd5709d5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_DISABLE_PULSE_SKIP_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gac087abf9b2fb9c7e6712d6bfd5709d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47eed4ea2e3d786e5cae07eb570dc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gae47eed4ea2e3d786e5cae07eb570dc88">DCDC_REG2_DISABLE_PULSE_SKIP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_DISABLE_PULSE_SKIP_SHIFT)) &amp; DCDC_REG2_DISABLE_PULSE_SKIP_MASK)</td></tr>
<tr class="separator:gae47eed4ea2e3d786e5cae07eb570dc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015d483ee9c4a9828e1a1635ca5b65a7"><td class="memItemLeft" align="right" valign="top"><a id="ga015d483ee9c4a9828e1a1635ca5b65a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_DCM_SET_CTRL_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga015d483ee9c4a9828e1a1635ca5b65a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9234bce1fecf19bed1c5f9a19de9180d"><td class="memItemLeft" align="right" valign="top"><a id="ga9234bce1fecf19bed1c5f9a19de9180d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG2_DCM_SET_CTRL_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga9234bce1fecf19bed1c5f9a19de9180d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4267d527d89f8bd10b6dc7d9079c1fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga4267d527d89f8bd10b6dc7d9079c1fd0">DCDC_REG2_DCM_SET_CTRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_DCM_SET_CTRL_SHIFT)) &amp; DCDC_REG2_DCM_SET_CTRL_MASK)</td></tr>
<tr class="separator:ga4267d527d89f8bd10b6dc7d9079c1fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG3 - DCDC Register 3</h2></td></tr>
<tr class="memitem:ga8a8868e844299c33020fdc1a06e83e42"><td class="memItemLeft" align="right" valign="top"><a id="ga8a8868e844299c33020fdc1a06e83e42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG3_TRG_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga8a8868e844299c33020fdc1a06e83e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae351fe4a1e270b16fb0031f4e3b23037"><td class="memItemLeft" align="right" valign="top"><a id="gae351fe4a1e270b16fb0031f4e3b23037"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG3_TRG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae351fe4a1e270b16fb0031f4e3b23037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47e7a33672a158014149688822ca5c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gab47e7a33672a158014149688822ca5c4">DCDC_REG3_TRG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_TRG_SHIFT)) &amp; DCDC_REG3_TRG_MASK)</td></tr>
<tr class="separator:gab47e7a33672a158014149688822ca5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5315edb25d6a8019c1ecdc172ffb89a6"><td class="memItemLeft" align="right" valign="top"><a id="ga5315edb25d6a8019c1ecdc172ffb89a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG3_TARGET_LP_MASK</b>&#160;&#160;&#160;(0x700U)</td></tr>
<tr class="separator:ga5315edb25d6a8019c1ecdc172ffb89a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7f085ded081262616467942188b372"><td class="memItemLeft" align="right" valign="top"><a id="ga6e7f085ded081262616467942188b372"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG3_TARGET_LP_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga6e7f085ded081262616467942188b372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29cb10cf28ce0a2916038b57d649d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#gaf29cb10cf28ce0a2916038b57d649d7e">DCDC_REG3_TARGET_LP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_TARGET_LP_SHIFT)) &amp; DCDC_REG3_TARGET_LP_MASK)</td></tr>
<tr class="separator:gaf29cb10cf28ce0a2916038b57d649d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga644c07f0a99b58967ed0274cf3877014"><td class="memItemLeft" align="right" valign="top"><a id="ga644c07f0a99b58967ed0274cf3877014"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG3_MINPWR_DC_HALFCLK_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:ga644c07f0a99b58967ed0274cf3877014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95e44d110cf65580344951878a2334f"><td class="memItemLeft" align="right" valign="top"><a id="gab95e44d110cf65580344951878a2334f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG3_MINPWR_DC_HALFCLK_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gab95e44d110cf65580344951878a2334f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbc3adaa3a2474278977e25d88c4d07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga7bbc3adaa3a2474278977e25d88c4d07">DCDC_REG3_MINPWR_DC_HALFCLK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_MINPWR_DC_HALFCLK_SHIFT)) &amp; DCDC_REG3_MINPWR_DC_HALFCLK_MASK)</td></tr>
<tr class="separator:ga7bbc3adaa3a2474278977e25d88c4d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4800f786545a001992fa451febfab43e"><td class="memItemLeft" align="right" valign="top"><a id="ga4800f786545a001992fa451febfab43e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG3_MISC_DELAY_TIMING_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:ga4800f786545a001992fa451febfab43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44aeeab24af034735a59ed9cc70687a4"><td class="memItemLeft" align="right" valign="top"><a id="ga44aeeab24af034735a59ed9cc70687a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG3_MISC_DELAY_TIMING_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga44aeeab24af034735a59ed9cc70687a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84280a5ab4ac603d2a28548f377c5eb4"><td class="memItemLeft" align="right" valign="top"><a id="ga84280a5ab4ac603d2a28548f377c5eb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG3_MISC_DELAY_TIMING</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_MISC_DELAY_TIMING_SHIFT)) &amp; DCDC_REG3_MISC_DELAY_TIMING_MASK)</td></tr>
<tr class="separator:ga84280a5ab4ac603d2a28548f377c5eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fd338638f5cf5a8aa556a25c9cd3fd"><td class="memItemLeft" align="right" valign="top"><a id="gae9fd338638f5cf5a8aa556a25c9cd3fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG3_DISABLE_STEP_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gae9fd338638f5cf5a8aa556a25c9cd3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0523ade2d4dc74d5abcf71cb209c3638"><td class="memItemLeft" align="right" valign="top"><a id="ga0523ade2d4dc74d5abcf71cb209c3638"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DCDC_REG3_DISABLE_STEP_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga0523ade2d4dc74d5abcf71cb209c3638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dacffff4a0ea46970eb6fe297812fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DCDC__Register__Masks.html#ga7dacffff4a0ea46970eb6fe297812fc0">DCDC_REG3_DISABLE_STEP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_DISABLE_STEP_SHIFT)) &amp; DCDC_REG3_DISABLE_STEP_MASK)</td></tr>
<tr class="separator:ga7dacffff4a0ea46970eb6fe297812fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga7f7bc04a5702b6ef684b5c21616e1670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f7bc04a5702b6ef684b5c21616e1670">&#9670;&nbsp;</a></span>DCDC_REG0_CUR_SNS_THRSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_CUR_SNS_THRSH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_CUR_SNS_THRSH_SHIFT)) &amp; DCDC_REG0_CUR_SNS_THRSH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CUR_SNS_THRSH - Current Sense (detector) Threshold 0b000..150 mA 0b001..250 mA 0b010..350 mA 0b011..450 mA 0b100..550 mA 0b101..650 mA </p>

</div>
</div>
<a id="gaf7febbaa491e62bb18b6b4a65be8e072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7febbaa491e62bb18b6b4a65be8e072">&#9670;&nbsp;</a></span>DCDC_REG0_CURRENT_ALERT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_CURRENT_ALERT_RESET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_CURRENT_ALERT_RESET_SHIFT)) &amp; DCDC_REG0_CURRENT_ALERT_RESET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CURRENT_ALERT_RESET - Reset Current Alert Signal 0b0..Current Alert Signal not reset 0b1..Current Alert Signal reset </p>

</div>
</div>
<a id="gadd5fb24f11c1c20bfe5c92abcb06f0f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd5fb24f11c1c20bfe5c92abcb06f0f3">&#9670;&nbsp;</a></span>DCDC_REG0_DISABLE_AUTO_CLK_SWITCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_DISABLE_AUTO_CLK_SWITCH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_DISABLE_AUTO_CLK_SWITCH_SHIFT)) &amp; DCDC_REG0_DISABLE_AUTO_CLK_SWITCH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DISABLE_AUTO_CLK_SWITCH - Disable Auto Clock Switch 0b0..If DISABLE_AUTO_CLK_SWITCH is set to 0 and 24M xtal is OK, the clock source will switch from internal ring OSC to 24M xtal automatically 0b1..If DISABLE_AUTO_CLK_SWITCH is set to 1, SEL_CLK will determine which clock source the DCDC uses </p>

</div>
</div>
<a id="ga15760d07a13edd05cf24f579f4105d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15760d07a13edd05cf24f579f4105d92">&#9670;&nbsp;</a></span>DCDC_REG0_EN_LP_OVERLOAD_SNS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_EN_LP_OVERLOAD_SNS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_EN_LP_OVERLOAD_SNS_SHIFT)) &amp; DCDC_REG0_EN_LP_OVERLOAD_SNS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_LP_OVERLOAD_SNS - Low Power Overload Sense Enable 0b0..Overload Detection in power save mode disabled 0b1..Overload Detection in power save mode enabled </p>

</div>
</div>
<a id="ga526b49bb546320935e16eff3aa26d39e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga526b49bb546320935e16eff3aa26d39e">&#9670;&nbsp;</a></span>DCDC_REG0_LP_HIGH_HYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_LP_HIGH_HYS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_LP_HIGH_HYS_SHIFT)) &amp; DCDC_REG0_LP_HIGH_HYS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LP_HIGH_HYS - Low Power High Hysteric Value 0b0..Adjust hysteretic value in low power to 12.5mV 0b1..Adjust hysteretic value in low power to 25mV </p>

</div>
</div>
<a id="ga1995624212ef046ce06a550c1db7fa4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1995624212ef046ce06a550c1db7fa4d">&#9670;&nbsp;</a></span>DCDC_REG0_LP_OVERLOAD_FREQ_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_LP_OVERLOAD_FREQ_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_LP_OVERLOAD_FREQ_SEL_SHIFT)) &amp; DCDC_REG0_LP_OVERLOAD_FREQ_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LP_OVERLOAD_FREQ_SEL - Low Power Overload Frequency Select 0b0..eight 32k cycle 0b1..sixteen 32k cycle </p>

</div>
</div>
<a id="gade2f07180c671ec40b40161b3af9958c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade2f07180c671ec40b40161b3af9958c">&#9670;&nbsp;</a></span>DCDC_REG0_LP_OVERLOAD_THRSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_LP_OVERLOAD_THRSH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_LP_OVERLOAD_THRSH_SHIFT)) &amp; DCDC_REG0_LP_OVERLOAD_THRSH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LP_OVERLOAD_THRSH - Low Power Overload Threshold 0b00..32 0b01..64 0b10..16 0b11..8 </p>

</div>
</div>
<a id="ga2eaed30843f9129b7f0a2ad021a47673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eaed30843f9129b7f0a2ad021a47673">&#9670;&nbsp;</a></span>DCDC_REG0_OVERCUR_TRIG_ADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_OVERCUR_TRIG_ADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_OVERCUR_TRIG_ADJ_SHIFT)) &amp; DCDC_REG0_OVERCUR_TRIG_ADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OVERCUR_TRIG_ADJ - Overcurrent Trigger Adjust 0b00..In Run Mode, 1 A. In Power Save Mode, 0.25 A 0b01..In Run Mode, 2 A. In Power Save Mode, 0.25 A 0b10..In Run Mode, 1 A. In Power Save Mode, 0.2 A 0b11..In Run Mode, 2 A. In Power Save Mode, 0.2 A </p>

</div>
</div>
<a id="gac0ed6c67c695c3d7df81fd2405341846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0ed6c67c695c3d7df81fd2405341846">&#9670;&nbsp;</a></span>DCDC_REG0_PWD_CMP_BATT_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_PWD_CMP_BATT_DET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PWD_CMP_BATT_DET_SHIFT)) &amp; DCDC_REG0_PWD_CMP_BATT_DET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWD_CMP_BATT_DET - Power Down Battery Detection Comparator 0b0..Low voltage detection comparator is enabled 0b1..Low voltage detection comparator is disabled </p>

</div>
</div>
<a id="gad14396754ecb8329ea94c43fd522465d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad14396754ecb8329ea94c43fd522465d">&#9670;&nbsp;</a></span>DCDC_REG0_PWD_CMP_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_PWD_CMP_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PWD_CMP_OFFSET_SHIFT)) &amp; DCDC_REG0_PWD_CMP_OFFSET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWD_CMP_OFFSET - Power down output range comparator 0b0..Output range comparator powered up 0b1..Output range comparator powered down </p>

</div>
</div>
<a id="ga97f0c7e32749f941d02fd32d051004b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97f0c7e32749f941d02fd32d051004b6">&#9670;&nbsp;</a></span>DCDC_REG0_PWD_CUR_SNS_CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_PWD_CUR_SNS_CMP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PWD_CUR_SNS_CMP_SHIFT)) &amp; DCDC_REG0_PWD_CUR_SNS_CMP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWD_CUR_SNS_CMP - Power down signal of the current detector. 0b0..Current Detector powered up 0b1..Current Detector powered down </p>

</div>
</div>
<a id="ga22222b840154fe638f6e3f186c5cd58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22222b840154fe638f6e3f186c5cd58e">&#9670;&nbsp;</a></span>DCDC_REG0_PWD_HIGH_VOLT_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_PWD_HIGH_VOLT_DET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PWD_HIGH_VOLT_DET_SHIFT)) &amp; DCDC_REG0_PWD_HIGH_VOLT_DET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWD_HIGH_VOLT_DET - Power Down High Voltage Detection 0b0..Overvoltage detection comparator is enabled 0b1..Overvoltage detection comparator is disabled </p>

</div>
</div>
<a id="ga6d0505c7fa1b1db6579020a44699162c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d0505c7fa1b1db6579020a44699162c">&#9670;&nbsp;</a></span>DCDC_REG0_PWD_OSC_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_PWD_OSC_INT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PWD_OSC_INT_SHIFT)) &amp; DCDC_REG0_PWD_OSC_INT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWD_OSC_INT - Power down internal osc 0b0..Internal oscillator powered up 0b1..Internal oscillator powered down </p>

</div>
</div>
<a id="gae989d5f432424021f7eb075698cee7bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae989d5f432424021f7eb075698cee7bc">&#9670;&nbsp;</a></span>DCDC_REG0_PWD_OVERCUR_DET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_PWD_OVERCUR_DET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PWD_OVERCUR_DET_SHIFT)) &amp; DCDC_REG0_PWD_OVERCUR_DET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWD_OVERCUR_DET - Power down overcurrent detection comparator 0b0..Overcurrent detection comparator is enabled 0b1..Overcurrent detection comparator is disabled </p>

</div>
</div>
<a id="gaf04b1ec37c7ca3747feb99fc6e7d3b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf04b1ec37c7ca3747feb99fc6e7d3b18">&#9670;&nbsp;</a></span>DCDC_REG0_PWD_ZCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_PWD_ZCD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_PWD_ZCD_SHIFT)) &amp; DCDC_REG0_PWD_ZCD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWD_ZCD - Power Down Zero Cross Detection 0b0..Zero cross detetion function powered up 0b1..Zero cross detetion function powered down </p>

</div>
</div>
<a id="ga6eaaf796807d45ccfdc4c16f6a1b4d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6eaaf796807d45ccfdc4c16f6a1b4d39">&#9670;&nbsp;</a></span>DCDC_REG0_SEL_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_SEL_CLK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_SEL_CLK_SHIFT)) &amp; DCDC_REG0_SEL_CLK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SEL_CLK - Select Clock 0b0..DCDC uses internal ring oscillator 0b1..DCDC uses 24M xtal </p>

</div>
</div>
<a id="gacb0e0e7c2536bcbdcfe6172949fe9465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb0e0e7c2536bcbdcfe6172949fe9465">&#9670;&nbsp;</a></span>DCDC_REG0_STS_DC_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_STS_DC_OK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_STS_DC_OK_SHIFT)) &amp; DCDC_REG0_STS_DC_OK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STS_DC_OK - DCDC Output OK 0b0..DCDC is settling 0b1..DCDC already settled </p>

</div>
</div>
<a id="ga4413288173e4690bbafa95757b3e8d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4413288173e4690bbafa95757b3e8d16">&#9670;&nbsp;</a></span>DCDC_REG0_XTAL_24M_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_XTAL_24M_OK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_XTAL_24M_OK_SHIFT)) &amp; DCDC_REG0_XTAL_24M_OK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL_24M_OK - 24M XTAL OK 0b0..DCDC uses internal ring OSC 0b1..DCDC uses xtal 24M </p>

</div>
</div>
<a id="gaa1419e2669c5c2e401230ec5a550be90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1419e2669c5c2e401230ec5a550be90">&#9670;&nbsp;</a></span>DCDC_REG0_XTALOK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG0_XTALOK_DISABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG0_XTALOK_DISABLE_SHIFT)) &amp; DCDC_REG0_XTALOK_DISABLE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTALOK_DISABLE - Disable xtalok detection circuit 0b0..Enable xtalok detection circuit 0b1..Disable xtalok detection circuit and always outputs OK signal "1" </p>

</div>
</div>
<a id="ga7a9f25ef835b521c1deba93a3c8d3bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9f25ef835b521c1deba93a3c8d3bcd">&#9670;&nbsp;</a></span>DCDC_REG1_LOOPCTRL_EN_HYST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG1_LOOPCTRL_EN_HYST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_LOOPCTRL_EN_HYST_SHIFT)) &amp; DCDC_REG1_LOOPCTRL_EN_HYST_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOOPCTRL_EN_HYST - Enable Hysteresis 0b0..Disable hysteresis in switching converter common mode analog comparators 0b1..Enable hysteresis in switching converter common mode analog comparators </p>

</div>
</div>
<a id="gab00a75a6b1bc5bbcb84c68c9adfde11c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab00a75a6b1bc5bbcb84c68c9adfde11c">&#9670;&nbsp;</a></span>DCDC_REG1_LOOPCTRL_HST_THRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG1_LOOPCTRL_HST_THRESH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_LOOPCTRL_HST_THRESH_SHIFT)) &amp; DCDC_REG1_LOOPCTRL_HST_THRESH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOOPCTRL_HST_THRESH - Increase Threshold Detection 0b0..Lower hysteresis threshold (about 2.5mV in typical, but this value can vary with PVT corners 0b1..Higher hysteresis threshold (about 5mV in typical) </p>

</div>
</div>
<a id="ga13f722fbd4bf6d23aab36078ce53fd24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13f722fbd4bf6d23aab36078ce53fd24">&#9670;&nbsp;</a></span>DCDC_REG1_LP_CMP_ISRC_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG1_LP_CMP_ISRC_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_LP_CMP_ISRC_SEL_SHIFT)) &amp; DCDC_REG1_LP_CMP_ISRC_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LP_CMP_ISRC_SEL - Low Power Comparator Current Bias 0b00..50 nA 0b01..100 nA 0b10..200 nA 0b11..400 nA </p>

</div>
</div>
<a id="ga9134faab6c0ee20fa09a1e3c08f70275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9134faab6c0ee20fa09a1e3c08f70275">&#9670;&nbsp;</a></span>DCDC_REG1_REG_FBK_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG1_REG_FBK_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_REG_FBK_SEL_SHIFT)) &amp; DCDC_REG1_REG_FBK_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG_FBK_SEL 0b00..The regulator outputs 1.0V with 1.2V reference voltage 0b01..The regulator outputs 1.1V with 1.2V reference voltage 0b10..The regulator outputs 1.0V with 1.3V reference voltage 0b11..The regulator outputs 1.1V with 1.3V reference voltage </p>

</div>
</div>
<a id="gab058ef8d95d52c7c3c5f5b7c63c77c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab058ef8d95d52c7c3c5f5b7c63c77c47">&#9670;&nbsp;</a></span>DCDC_REG1_REG_RLOAD_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG1_REG_RLOAD_SW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_REG_RLOAD_SW_SHIFT)) &amp; DCDC_REG1_REG_RLOAD_SW_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG_RLOAD_SW 0b0..Load resistor disconnected 0b1..Load resistor connected </p>

</div>
</div>
<a id="ga68ead5d4b02fad176cda1d6bde60a695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68ead5d4b02fad176cda1d6bde60a695">&#9670;&nbsp;</a></span>DCDC_REG1_VBG_TRIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG1_VBG_TRIM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG1_VBG_TRIM_SHIFT)) &amp; DCDC_REG1_VBG_TRIM_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VBG_TRIM - Trim Bandgap Voltage </p>

</div>
</div>
<a id="ga4267d527d89f8bd10b6dc7d9079c1fd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4267d527d89f8bd10b6dc7d9079c1fd0">&#9670;&nbsp;</a></span>DCDC_REG2_DCM_SET_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG2_DCM_SET_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_DCM_SET_CTRL_SHIFT)) &amp; DCDC_REG2_DCM_SET_CTRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCM_SET_CTRL - DCM Set Control </p>

</div>
</div>
<a id="gae47eed4ea2e3d786e5cae07eb570dc88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47eed4ea2e3d786e5cae07eb570dc88">&#9670;&nbsp;</a></span>DCDC_REG2_DISABLE_PULSE_SKIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG2_DISABLE_PULSE_SKIP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_DISABLE_PULSE_SKIP_SHIFT)) &amp; DCDC_REG2_DISABLE_PULSE_SKIP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DISABLE_PULSE_SKIP - Disable Pulse Skip 0b0..DCDC will be idle to save current dissipation when the duty cycle get to the low limit which is set by NEGLIMIT_IN. 0b1..DCDC will keep working with the low limited duty cycle NEGLIMIT_IN. </p>

</div>
</div>
<a id="gaee4fd716a6ac33326fc99f33b0c135c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee4fd716a6ac33326fc99f33b0c135c0">&#9670;&nbsp;</a></span>DCDC_REG2_LOOPCTRL_EN_RCSCALE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG2_LOOPCTRL_EN_RCSCALE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_LOOPCTRL_EN_RCSCALE_SHIFT)) &amp; DCDC_REG2_LOOPCTRL_EN_RCSCALE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOOPCTRL_EN_RCSCALE - Enable RC Scale </p>

</div>
</div>
<a id="ga6068a31a631c0bc9a4704924bcb39d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6068a31a631c0bc9a4704924bcb39d37">&#9670;&nbsp;</a></span>DCDC_REG2_LOOPCTRL_HYST_SIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG2_LOOPCTRL_HYST_SIGN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_LOOPCTRL_HYST_SIGN_SHIFT)) &amp; DCDC_REG2_LOOPCTRL_HYST_SIGN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOOPCTRL_HYST_SIGN 0b0..Do not invert sign of the hysteresis 0b1..Invert sign of the hysteresis </p>

</div>
</div>
<a id="gaddbbf16db1c5de786dbe72681047d221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddbbf16db1c5de786dbe72681047d221">&#9670;&nbsp;</a></span>DCDC_REG2_LOOPCTRL_RCSCALE_THRSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG2_LOOPCTRL_RCSCALE_THRSH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG2_LOOPCTRL_RCSCALE_THRSH_SHIFT)) &amp; DCDC_REG2_LOOPCTRL_RCSCALE_THRSH_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOOPCTRL_RCSCALE_THRSH 0b0..Do not increase the threshold detection for RC scale circuit. 0b1..Increase the threshold detection for RC scale circuit. </p>

</div>
</div>
<a id="ga7dacffff4a0ea46970eb6fe297812fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dacffff4a0ea46970eb6fe297812fc0">&#9670;&nbsp;</a></span>DCDC_REG3_DISABLE_STEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG3_DISABLE_STEP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_DISABLE_STEP_SHIFT)) &amp; DCDC_REG3_DISABLE_STEP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DISABLE_STEP - Disable Step 0b0..Enable stepping for the output of VDD_SOC of DCDC 0b1..Disable stepping for the output of VDD_SOC of DCDC </p>

</div>
</div>
<a id="ga7bbc3adaa3a2474278977e25d88c4d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bbc3adaa3a2474278977e25d88c4d07">&#9670;&nbsp;</a></span>DCDC_REG3_MINPWR_DC_HALFCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG3_MINPWR_DC_HALFCLK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_MINPWR_DC_HALFCLK_SHIFT)) &amp; DCDC_REG3_MINPWR_DC_HALFCLK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MINPWR_DC_HALFCLK 0b0..DCDC clock remains at full frequency for continuous mode 0b1..DCDC clock set to half frequency for continuous mode </p>

</div>
</div>
<a id="gaf29cb10cf28ce0a2916038b57d649d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf29cb10cf28ce0a2916038b57d649d7e">&#9670;&nbsp;</a></span>DCDC_REG3_TARGET_LP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG3_TARGET_LP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_TARGET_LP_SHIFT)) &amp; DCDC_REG3_TARGET_LP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TARGET_LP - Low Power Target Value 0b000..0.9 V 0b001..0.925 V 0b010..0.95 V 0b011..0.975 V 0b100..1.0 V </p>

</div>
</div>
<a id="gab47e7a33672a158014149688822ca5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab47e7a33672a158014149688822ca5c4">&#9670;&nbsp;</a></span>DCDC_REG3_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_REG3_TRG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; DCDC_REG3_TRG_SHIFT)) &amp; DCDC_REG3_TRG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRG - Target value of VDD_SOC </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
