// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_mul (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] b_num_address0;
reg    b_num_ce0;
wire   [31:0] b_num_q0;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_197_p3;
reg   [31:0] b_num_load_reg_476;
wire    ap_CS_fsm_state3;
wire   [31:0] grp_fu_170_p2;
reg   [31:0] mul_i_i_reg_481;
wire    ap_CS_fsm_state6;
reg   [1:0] indvars_iv15_load_1_reg_486;
wire    ap_CS_fsm_state7;
wire   [1:0] trunc_ln163_fu_228_p1;
reg   [1:0] trunc_ln163_reg_491;
wire   [0:0] and_ln75_fu_318_p2;
reg   [0:0] and_ln75_reg_505;
wire    ap_CS_fsm_state12;
wire   [1:0] empty_19_fu_327_p1;
reg   [1:0] empty_19_reg_509;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln90_fu_332_p2;
reg   [0:0] icmp_ln90_reg_515;
wire   [1:0] xor_ln90_fu_338_p2;
reg   [1:0] xor_ln90_reg_519;
wire   [0:0] icmp_ln102_fu_357_p2;
reg   [0:0] icmp_ln102_reg_524;
wire    ap_CS_fsm_state15;
wire   [2:0] select_ln102_fu_379_p3;
reg   [2:0] select_ln102_reg_528;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_1_0_out;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_1_0_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_113_0_out;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_113_0_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_12_0_out;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_12_0_out_ap_vld;
wire    grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_num_res_0_out;
wire    grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_num_res_0_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_din0;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_din1;
wire    grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_ce;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_idx_tmp_out;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_idx_tmp_out_ap_vld;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_ready;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_ready;
reg   [1:0] ap_phi_mux_base_0_lcssa_i_i3033_phi_fu_119_p4;
reg   [1:0] base_0_lcssa_i_i3033_reg_115;
wire   [1:0] base_fu_350_p2;
reg    ap_block_state15_on_subcall_done;
reg    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start_reg;
wire    ap_CS_fsm_state13;
reg    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start_reg;
reg    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start_reg;
wire    ap_CS_fsm_state16;
wire   [63:0] zext_ln164_fu_211_p1;
reg   [2:0] i_fu_62;
wire   [2:0] add_ln163_fu_250_p2;
wire    ap_CS_fsm_state9;
reg   [1:0] indvars_iv15_fu_66;
wire   [1:0] indvars_iv_next16_fu_255_p2;
reg   [31:0] num_res_0_01_fu_70;
reg   [31:0] num_res_1_02_fu_74;
reg   [31:0] num_res_2_03_fu_78;
wire    ap_CS_fsm_state11;
reg   [31:0] grp_fu_170_p0;
reg   [31:0] grp_fu_170_p1;
wire    ap_CS_fsm_state4;
wire   [2:0] add_ln164_fu_205_p2;
wire   [31:0] bitcast_ln75_fu_283_p1;
wire   [7:0] tmp_5_fu_286_p4;
wire   [22:0] trunc_ln75_fu_296_p1;
wire   [0:0] icmp_ln75_2_fu_306_p2;
wire   [0:0] icmp_ln75_fu_300_p2;
wire   [0:0] or_ln75_fu_312_p2;
wire   [0:0] grp_fu_175_p2;
wire   [1:0] sub_ln90_fu_345_p2;
wire   [2:0] zext_ln102_fu_363_p1;
wire   [0:0] icmp_ln102_1_fu_367_p2;
wire   [2:0] add_ln102_fu_373_p2;
reg    grp_fu_170_ce;
reg    ap_predicate_op98_call_state16;
reg    ap_block_state16_on_subcall_done;
reg   [15:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start_reg = 1'b0;
end

main_operator_Pipeline_VITIS_LOOP_165_2_b_num_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
b_num_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_num_address0),
    .ce0(b_num_ce0),
    .q0(b_num_q0)
);

main_operator_Pipeline_VITIS_LOOP_21_1 grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_ready),
    .num_res_0_01(num_res_0_01_fu_70),
    .num_res_1_02(num_res_1_02_fu_74),
    .num_res_2_03(num_res_2_03_fu_78),
    .agg_result_1_0_out(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_1_0_out),
    .agg_result_1_0_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_1_0_out_ap_vld),
    .agg_result_113_0_out(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_113_0_out),
    .agg_result_113_0_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_113_0_out_ap_vld),
    .agg_result_12_0_out(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_12_0_out),
    .agg_result_12_0_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_12_0_out_ap_vld)
);

main_operator_Pipeline_VITIS_LOOP_165_2 grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_ready),
    .mul_i_i(mul_i_i_reg_481),
    .indvars_iv15(indvars_iv15_load_1_reg_486),
    .trunc_ln(trunc_ln163_reg_491),
    .num_res_0_out(grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_num_res_0_out),
    .num_res_0_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_num_res_0_out_ap_vld),
    .grp_fu_170_p_din0(grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_din0),
    .grp_fu_170_p_din1(grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_din1),
    .grp_fu_170_p_dout0(grp_fu_170_p2),
    .grp_fu_170_p_ce(grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_ce)
);

main_operator_Pipeline_VITIS_LOOP_82_1 grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_ready),
    .agg_result_113_0_reload(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_113_0_out),
    .agg_result_12_0_reload(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_12_0_out),
    .idx_tmp_out(grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_idx_tmp_out_ap_vld)
);

main_operator_Pipeline_VITIS_LOOP_90_2 grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_ready),
    .agg_result_12_0_reload(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_12_0_out),
    .agg_result_113_0_reload(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_113_0_out),
    .agg_result_1_0_reload(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_1_0_out),
    .zext_ln90(empty_19_reg_509),
    .xor_ln90(xor_ln90_reg_519)
);

main_operator_Pipeline_VITIS_LOOP_102_3 grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_ready),
    .zext_ln102(base_0_lcssa_i_i3033_reg_115),
    .zext_ln102_2(select_ln102_reg_528)
);

main_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_170_p0),
    .din1(grp_fu_170_p1),
    .ce(grp_fu_170_ce),
    .dout(grp_fu_170_p2)
);

main_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_1_0_out),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_175_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state15) & (1'b0 == ap_block_state15_on_subcall_done) & ((icmp_ln102_fu_357_p2 == 1'd0) | (icmp_ln90_reg_515 == 1'd0)))) begin
            grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_fu_197_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd1 == and_ln75_fu_318_p2) & (1'b1 == ap_CS_fsm_state12))) begin
            grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln90_fu_332_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
            grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (1'b0 == ap_block_state15_on_subcall_done) & (icmp_ln102_fu_357_p2 == 1'd0) & (icmp_ln90_reg_515 == 1'd1))) begin
        base_0_lcssa_i_i3033_reg_115 <= base_fu_350_p2;
    end else if (((icmp_ln90_fu_332_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        base_0_lcssa_i_i3033_reg_115 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_62 <= 3'd2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        i_fu_62 <= add_ln163_fu_250_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv15_fu_66 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        indvars_iv15_fu_66 <= indvars_iv_next16_fu_255_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        and_ln75_reg_505 <= and_ln75_fu_318_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        b_num_load_reg_476 <= b_num_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        empty_19_reg_509 <= empty_19_fu_327_p1;
        icmp_ln90_reg_515 <= icmp_ln90_fu_332_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln90_reg_515 == 1'd1))) begin
        icmp_ln102_reg_524 <= icmp_ln102_fu_357_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        indvars_iv15_load_1_reg_486 <= indvars_iv15_fu_66;
        trunc_ln163_reg_491 <= trunc_ln163_fu_228_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mul_i_i_reg_481 <= grp_fu_170_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln163_reg_491 == 2'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        num_res_0_01_fu_70 <= grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_num_res_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln163_reg_491 == 2'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        num_res_1_02_fu_74 <= grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_num_res_0_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln163_reg_491 == 2'd1) & ~(trunc_ln163_reg_491 == 2'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        num_res_2_03_fu_78 <= grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_num_res_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln102_fu_357_p2 == 1'd0) | (icmp_ln90_reg_515 == 1'd0)))) begin
        select_ln102_reg_528 <= select_ln102_fu_379_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_fu_332_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        xor_ln90_reg_519 <= xor_ln90_fu_338_p2;
    end
end

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state15_on_subcall_done)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state16_on_subcall_done)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln102_fu_357_p2 == 1'd0) & (icmp_ln90_reg_515 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i_i3033_phi_fu_119_p4 = base_fu_350_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i_i3033_phi_fu_119_p4 = base_0_lcssa_i_i3033_reg_115;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        b_num_address0 = zext_ln164_fu_211_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        b_num_address0 = 6'd0;
    end else begin
        b_num_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        b_num_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        b_num_ce0 = 1'b0;
    end else begin
        b_num_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_170_ce = grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_ce;
    end else begin
        grp_fu_170_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_170_p0 = grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_170_p0 = b_num_load_reg_476;
    end else begin
        grp_fu_170_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_170_p1 = grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_grp_fu_170_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_170_p1 = 32'd1092115287;
    end else begin
        grp_fu_170_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_fu_197_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'd0 == and_ln75_fu_318_p2) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (1'b0 == ap_block_state15_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_fu_373_p2 = (zext_ln102_fu_363_p1 + 3'd1);

assign add_ln163_fu_250_p2 = ($signed(i_fu_62) + $signed(3'd7));

assign add_ln164_fu_205_p2 = (i_fu_62 + 3'd3);

assign and_ln75_fu_318_p2 = (or_ln75_fu_312_p2 & grp_fu_175_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state15_on_subcall_done = ((grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_done == 1'b0) & (icmp_ln90_reg_515 == 1'd1));
end

always @ (*) begin
    ap_block_state16_on_subcall_done = ((ap_predicate_op98_call_state16 == 1'b1) & (grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_done == 1'b0));
end

always @ (*) begin
    ap_predicate_op98_call_state16 = (((1'd1 == and_ln75_reg_505) & (icmp_ln102_reg_524 == 1'd0)) | ((1'd1 == and_ln75_reg_505) & (icmp_ln90_reg_515 == 1'd0)));
end

assign base_fu_350_p2 = (sub_ln90_fu_345_p2 + 2'd1);

assign bitcast_ln75_fu_283_p1 = grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_agg_result_1_0_out;

assign empty_19_fu_327_p1 = grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_idx_tmp_out[1:0];

assign grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start = grp_operator_Pipeline_VITIS_LOOP_102_3_fu_163_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start = grp_operator_Pipeline_VITIS_LOOP_165_2_fu_137_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start = grp_operator_Pipeline_VITIS_LOOP_21_1_fu_127_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start = grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start = grp_operator_Pipeline_VITIS_LOOP_90_2_fu_154_ap_start_reg;

assign icmp_ln102_1_fu_367_p2 = ((ap_phi_mux_base_0_lcssa_i_i3033_phi_fu_119_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln102_fu_357_p2 = ((base_fu_350_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln75_2_fu_306_p2 = ((trunc_ln75_fu_296_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_300_p2 = ((tmp_5_fu_286_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_332_p2 = ((grp_operator_Pipeline_VITIS_LOOP_82_1_fu_147_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign indvars_iv_next16_fu_255_p2 = ($signed(indvars_iv15_fu_66) + $signed(2'd3));

assign or_ln75_fu_312_p2 = (icmp_ln75_fu_300_p2 | icmp_ln75_2_fu_306_p2);

assign select_ln102_fu_379_p3 = ((icmp_ln102_1_fu_367_p2[0:0] == 1'b1) ? 3'd3 : add_ln102_fu_373_p2);

assign sub_ln90_fu_345_p2 = ($signed(2'd2) - $signed(empty_19_reg_509));

assign tmp_5_fu_286_p4 = {{bitcast_ln75_fu_283_p1[30:23]}};

assign tmp_fu_197_p3 = i_fu_62[32'd2];

assign trunc_ln163_fu_228_p1 = i_fu_62[1:0];

assign trunc_ln75_fu_296_p1 = bitcast_ln75_fu_283_p1[22:0];

assign xor_ln90_fu_338_p2 = (empty_19_fu_327_p1 ^ 2'd3);

assign zext_ln102_fu_363_p1 = ap_phi_mux_base_0_lcssa_i_i3033_phi_fu_119_p4;

assign zext_ln164_fu_211_p1 = add_ln164_fu_205_p2;

endmodule //main_operator_mul
