Timing Analyzer report for convolution_calc
Wed Aug 19 10:01:18 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; convolution_calc                                        ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE22F17C6                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.26        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.9%      ;
;     Processor 3            ;   8.4%      ;
;     Processor 4            ;   7.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 126.12 MHz ; 126.12 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -6.929 ; -3562.709          ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.291 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -1467.450                        ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.929 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.096     ; 7.828      ;
; -6.870 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.096     ; 7.769      ;
; -6.865 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.271      ; 8.131      ;
; -6.864 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; -0.096     ; 7.763      ;
; -6.826 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|sb_reg                         ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; 0.272      ; 8.093      ;
; -6.813 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; -0.096     ; 7.712      ;
; -6.805 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; -0.096     ; 7.704      ;
; -6.798 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.271      ; 8.064      ;
; -6.774 ; fp_mlt:my[1].mx[1].mlt|result[0]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.082     ; 7.687      ;
; -6.771 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.096     ; 7.670      ;
; -6.770 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.271      ; 8.036      ;
; -6.763 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.284      ; 8.042      ;
; -6.763 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.271      ; 8.029      ;
; -6.761 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|sb_reg                         ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; 0.272      ; 8.028      ;
; -6.754 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; -0.096     ; 7.653      ;
; -6.745 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.271      ; 8.011      ;
; -6.736 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.271      ; 8.002      ;
; -6.734 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.289      ; 8.018      ;
; -6.733 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; clock        ; clock       ; 1.000        ; -0.076     ; 7.652      ;
; -6.733 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                    ; clock        ; clock       ; 1.000        ; -0.076     ; 7.652      ;
; -6.710 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|sb_reg                         ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; 0.272      ; 7.977      ;
; -6.706 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; -0.096     ; 7.605      ;
; -6.703 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.271      ; 7.969      ;
; -6.699 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.284      ; 7.978      ;
; -6.696 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.271      ; 7.962      ;
; -6.691 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[0]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; clock        ; clock       ; 1.000        ; -0.076     ; 7.610      ;
; -6.691 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[0]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                    ; clock        ; clock       ; 1.000        ; -0.076     ; 7.610      ;
; -6.671 ; fp_mlt:my[1].mx[1].mlt|result[2]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.082     ; 7.584      ;
; -6.670 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; clock        ; clock       ; 1.000        ; 0.277      ; 7.942      ;
; -6.670 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.289      ; 7.954      ;
; -6.669 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.271      ; 7.935      ;
; -6.667 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.289      ; 7.951      ;
; -6.663 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|result[1]                                         ; fp_add_tree:adder_tree|fp_add:adderc|mb_shift[0]                                                          ; clock        ; clock       ; 1.000        ; 0.287      ; 7.945      ;
; -6.661 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[4] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.289      ; 7.945      ;
; -6.655 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; -0.096     ; 7.554      ;
; -6.650 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.271      ; 7.916      ;
; -6.647 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.284      ; 7.926      ;
; -6.643 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[5]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.075     ; 7.563      ;
; -6.643 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.271      ; 7.909      ;
; -6.642 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[3]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.075     ; 7.562      ;
; -6.642 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[0]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; clock        ; clock       ; 1.000        ; 0.277      ; 7.914      ;
; -6.632 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.284      ; 7.911      ;
; -6.622 ; fp_mlt:my[1].mx[1].mlt|result[1]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.082     ; 7.535      ;
; -6.618 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.289      ; 7.902      ;
; -6.616 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.271      ; 7.882      ;
; -6.603 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.289      ; 7.887      ;
; -6.597 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[4] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.289      ; 7.881      ;
; -6.594 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[4]   ; clock        ; clock       ; 1.000        ; -0.078     ; 7.511      ;
; -6.581 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                                       ; clock        ; clock       ; 1.000        ; -0.055     ; 7.521      ;
; -6.578 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[5]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; -0.075     ; 7.498      ;
; -6.577 ; fp_add_tree:adder_tree|fp_add:adderc|mb_shift[2]                                                          ; fp_add_tree:adder_tree|fp_add:adderc|result[13]                                                           ; clock        ; clock       ; 1.000        ; -0.068     ; 7.504      ;
; -6.577 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[3]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; -0.075     ; 7.497      ;
; -6.571 ; fp_add_tree:adder_tree|fp_add:adderc|mb_shift[2]                                                          ; fp_add_tree:adder_tree|fp_add:adderc|result[14]                                                           ; clock        ; clock       ; 1.000        ; -0.068     ; 7.498      ;
; -6.568 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.284      ; 7.847      ;
; -6.565 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; clock        ; clock       ; 1.000        ; 0.277      ; 7.837      ;
; -6.561 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[6] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.273      ; 7.829      ;
; -6.560 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|result[0]                                         ; fp_add_tree:adder_tree|fp_add:adderc|mb_shift[0]                                                          ; clock        ; clock       ; 1.000        ; 0.287      ; 7.842      ;
; -6.558 ; fp_mlt:my[1].mx[1].mlt|result[4]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.082     ; 7.471      ;
; -6.551 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.289      ; 7.835      ;
; -6.550 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[3]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; clock        ; clock       ; 1.000        ; -0.079     ; 7.466      ;
; -6.550 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[3]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                    ; clock        ; clock       ; 1.000        ; -0.079     ; 7.466      ;
; -6.546 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[8]                      ; clock        ; clock       ; 1.000        ; -0.447     ; 7.094      ;
; -6.545 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                                       ; clock        ; clock       ; 1.000        ; -0.062     ; 7.478      ;
; -6.545 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                                       ; clock        ; clock       ; 1.000        ; -0.055     ; 7.485      ;
; -6.545 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[3] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.271      ; 7.811      ;
; -6.545 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[4] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.289      ; 7.829      ;
; -6.539 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[1] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.272      ; 7.806      ;
; -6.538 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|sa_reg                         ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; 0.272      ; 7.805      ;
; -6.536 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|sa_reg                                            ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|result[14]                                        ; clock        ; clock       ; 1.000        ; 0.287      ; 7.818      ;
; -6.535 ; fp_mlt:my[0].mx[1].mlt|result[2]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.068     ; 7.462      ;
; -6.535 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.018     ; 7.512      ;
; -6.533 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[1]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                                       ; clock        ; clock       ; 1.000        ; -0.059     ; 7.469      ;
; -6.532 ; fp_mlt:my[1].mx[1].mlt|result[3]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.082     ; 7.445      ;
; -6.527 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[5]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; -0.075     ; 7.447      ;
; -6.526 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[3]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; -0.075     ; 7.446      ;
; -6.526 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[7]                      ; clock        ; clock       ; 1.000        ; -0.447     ; 7.074      ;
; -6.523 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[0]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; clock        ; clock       ; 1.000        ; 0.277      ; 7.795      ;
; -6.522 ; fp_mlt:my[1].mx[1].mlt|result[0]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[0] ; clock        ; clock       ; 1.000        ; -0.082     ; 7.435      ;
; -6.516 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.284      ; 7.795      ;
; -6.512 ; fp_add_tree:adder_tree|fp_add:adderc|sa_reg                                                               ; fp_add_tree:adder_tree|fp_add:adderc|result[13]                                                           ; clock        ; clock       ; 1.000        ; 0.276      ; 7.783      ;
; -6.512 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[2]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; clock        ; clock       ; 1.000        ; -0.076     ; 7.431      ;
; -6.512 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[2]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                    ; clock        ; clock       ; 1.000        ; -0.076     ; 7.431      ;
; -6.512 ; fp_mlt:my[1].mx[2].mlt|result[1]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.078     ; 7.429      ;
; -6.506 ; fp_add_tree:adder_tree|fp_add:adderc|sa_reg                                                               ; fp_add_tree:adder_tree|fp_add:adderc|result[14]                                                           ; clock        ; clock       ; 1.000        ; 0.276      ; 7.777      ;
; -6.506 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[6]   ; clock        ; clock       ; 1.000        ; -0.078     ; 7.423      ;
; -6.505 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[3]                                       ; clock        ; clock       ; 1.000        ; -0.062     ; 7.438      ;
; -6.503 ; fp_mlt:my[0].mx[1].mlt|result[1]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.068     ; 7.430      ;
; -6.502 ; fp_mlt:my[0].mx[1].mlt|result[2]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|mb_shift[1] ; clock        ; clock       ; 1.000        ; -0.067     ; 7.430      ;
; -6.502 ; fp_mlt:my[1].mx[1].mlt|result[0]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[4] ; clock        ; clock       ; 1.000        ; -0.082     ; 7.415      ;
; -6.502 ; fp_mlt:my[1].mx[1].mlt|result[0]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[6] ; clock        ; clock       ; 1.000        ; -0.082     ; 7.415      ;
; -6.499 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[4]   ; clock        ; clock       ; 1.000        ; -0.078     ; 7.416      ;
; -6.498 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[2]   ; clock        ; clock       ; 1.000        ; -0.075     ; 7.418      ;
; -6.497 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[1]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                                       ; clock        ; clock       ; 1.000        ; -0.066     ; 7.426      ;
; -6.495 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; clock        ; clock       ; 1.000        ; 0.277      ; 7.767      ;
; -6.494 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[6] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.273      ; 7.762      ;
; -6.493 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                                       ; clock        ; clock       ; 1.000        ; -0.059     ; 7.429      ;
; -6.493 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[1] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.285      ; 7.773      ;
; -6.492 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[1]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                                       ; clock        ; clock       ; 1.000        ; -0.059     ; 7.428      ;
; -6.492 ; fp_mlt:my[0].mx[2].mlt|result[0]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; clock        ; clock       ; 1.000        ; -0.044     ; 7.443      ;
; -6.492 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[4]   ; clock        ; clock       ; 1.000        ; -0.078     ; 7.409      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.291 ; buffer[63][1][15]                                                                                          ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.377      ; 0.855      ;
; 0.293 ; buffer[31][1][15]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.384      ; 0.864      ;
; 0.301 ; buffer[63][0][4]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.382      ; 0.870      ;
; 0.302 ; buffer[63][0][0]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.382      ; 0.871      ;
; 0.306 ; buffer[31][1][14]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.386      ; 0.879      ;
; 0.310 ; buffer[127][1][0]                                                                                          ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.381      ; 0.878      ;
; 0.310 ; buffer[31][1][4]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.381      ; 0.878      ;
; 0.311 ; buffer[2][1][15]                                                                                           ; altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_9pm:auto_generated|altsyncram_ah81:altsyncram2|ram_block3a0~porta_datain_reg0    ; clock        ; clock       ; 0.000        ; 0.384      ; 0.882      ;
; 0.314 ; buffer[63][0][5]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.384      ; 0.885      ;
; 0.314 ; buffer[31][1][3]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.381      ; 0.882      ;
; 0.315 ; buffer[31][1][11]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.384      ; 0.886      ;
; 0.315 ; buffer[31][1][8]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.381      ; 0.883      ;
; 0.316 ; buffer[31][0][11]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.386      ; 0.889      ;
; 0.317 ; buffer[63][0][9]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.378      ; 0.882      ;
; 0.317 ; buffer[63][0][2]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.384      ; 0.888      ;
; 0.318 ; buffer[127][1][9]                                                                                          ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.384      ; 0.889      ;
; 0.318 ; buffer[127][0][8]                                                                                          ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.384      ; 0.889      ;
; 0.320 ; buffer[63][0][11]                                                                                          ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.384      ; 0.891      ;
; 0.320 ; buffer[31][0][13]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.381      ; 0.888      ;
; 0.321 ; buffer[31][0][2]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.391      ; 0.899      ;
; 0.323 ; buffer[31][0][8]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.385      ; 0.895      ;
; 0.324 ; buffer[31][0][15]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.386      ; 0.897      ;
; 0.328 ; buffer[31][1][12]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.385      ; 0.900      ;
; 0.329 ; buffer[127][0][11]                                                                                         ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.390      ; 0.906      ;
; 0.332 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.896      ;
; 0.332 ; buffer[31][1][9]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.385      ; 0.904      ;
; 0.333 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.897      ;
; 0.334 ; buffer[127][0][5]                                                                                          ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.390      ; 0.911      ;
; 0.335 ; buffer[31][1][7]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.385      ; 0.907      ;
; 0.336 ; buffer[63][1][14]                                                                                          ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.377      ; 0.900      ;
; 0.336 ; buffer[63][0][8]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.377      ; 0.900      ;
; 0.338 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[1]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.902      ;
; 0.339 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.903      ;
; 0.339 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[1]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.903      ;
; 0.340 ; buffer[63][1][10]                                                                                          ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.377      ; 0.904      ;
; 0.340 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.904      ;
; 0.341 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.905      ;
; 0.342 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.906      ;
; 0.343 ; buffer[63][0][15]                                                                                          ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.379      ; 0.909      ;
; 0.343 ; buffer[31][0][12]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.386      ; 0.916      ;
; 0.344 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.908      ;
; 0.345 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.909      ;
; 0.346 ; buffer[127][0][15]                                                                                         ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.385      ; 0.918      ;
; 0.351 ; buffer[31][0][14]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.385      ; 0.923      ;
; 0.352 ; buffer[63][1][9]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.378      ; 0.917      ;
; 0.353 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[5]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.377      ; 0.917      ;
; 0.354 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[5]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.377      ; 0.918      ;
; 0.356 ; buffer[31][1][13]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.384      ; 0.927      ;
; 0.357 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[6]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.377      ; 0.921      ;
; 0.357 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[5]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.921      ;
; 0.358 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[2]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.377      ; 0.922      ;
; 0.358 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[6]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.377      ; 0.922      ;
; 0.358 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[5]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.922      ;
; 0.358 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0]                            ; clock        ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; fp_mlt:my[0].mx[0].mlt|result_valid                                                                        ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|data_valid_reg                     ; clock        ; clock       ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[2]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.377      ; 0.923      ;
; 0.360 ; buffer[63][1][7]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.378      ; 0.925      ;
; 0.361 ; buffer[1][0][15]                                                                                           ; buffer[2][0][15]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.075      ; 0.593      ;
; 0.366 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[1]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.377      ; 0.930      ;
; 0.367 ; kernel[1][1][15]                                                                                           ; kernel[2][1][15]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.075      ; 0.599      ;
; 0.367 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[1]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.377      ; 0.931      ;
; 0.368 ; kernel[1][0][15]                                                                                           ; kernel[2][0][15]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.075      ; 0.600      ;
; 0.373 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|result_valid                                       ; fp_add_tree:adder_tree|fp_add:adderc|data_valid_reg                                                                              ; clock        ; clock       ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; buffer[29][1][11]                                                                                          ; buffer[30][1][11]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; buffer[29][1][4]                                                                                           ; buffer[30][1][4]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; buffer[29][0][5]                                                                                           ; buffer[30][0][5]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; fp_add_tree:adder_tree|fp_add:adderc|data_valid_reg                                                        ; fp_add_tree:adder_tree|fp_add:adderc|result_valid                                                                                ; clock        ; clock       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result_valid ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|data_valid_reg                                        ; clock        ; clock       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; buffer[29][1][15]                                                                                          ; buffer[30][1][15]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; buffer[29][1][10]                                                                                          ; buffer[30][1][10]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; buffer[29][1][6]                                                                                           ; buffer[30][1][6]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; buffer[29][1][5]                                                                                           ; buffer[30][1][5]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; buffer[29][1][1]                                                                                           ; buffer[30][1][1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; buffer[29][0][14]                                                                                          ; buffer[30][0][14]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|data_valid_reg                                     ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|result_valid                                                             ; clock        ; clock       ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result_valid                    ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|data_valid_reg                                                           ; clock        ; clock       ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|data_valid_reg                  ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result_valid                                          ; clock        ; clock       ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; buffer[29][1][13]                                                                                          ; buffer[30][1][13]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; buffer[29][1][12]                                                                                          ; buffer[30][1][12]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; buffer[29][1][7]                                                                                           ; buffer[30][1][7]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; buffer[29][1][2]                                                                                           ; buffer[30][1][2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; buffer[29][1][0]                                                                                           ; buffer[30][1][0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; buffer[29][0][12]                                                                                          ; buffer[30][0][12]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; buffer[29][0][11]                                                                                          ; buffer[30][0][11]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; buffer[29][0][13]                                                                                          ; buffer[30][0][13]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; buffer[29][0][6]                                                                                           ; buffer[30][0][6]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.062      ; 0.595      ;
; 0.377 ; buffer[29][0][2]                                                                                           ; buffer[30][0][2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.595      ;
; 0.385 ; buffer[0][1][13]                                                                                           ; buffer[1][1][13]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.619      ;
; 0.391 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.955      ;
; 0.392 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.956      ;
; 0.394 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[3]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.958      ;
; 0.394 ; buffer[1][1][15]                                                                                           ; buffer[2][1][15]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.612      ;
; 0.395 ; kernel[1][1][1]                                                                                            ; kernel[2][1][1]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[3]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.377      ; 0.959      ;
; 0.399 ; kernel[0][1][6]                                                                                            ; kernel[1][1][6]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.618      ;
; 0.399 ; buffer[0][1][3]                                                                                            ; buffer[1][1][3]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.618      ;
; 0.400 ; kernel[1][1][2]                                                                                            ; kernel[2][1][2]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.619      ;
; 0.400 ; kernel[0][1][10]                                                                                           ; kernel[1][1][10]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.063      ; 0.620      ;
; 0.400 ; kernel[0][1][3]                                                                                            ; kernel[1][1][3]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.619      ;
; 0.401 ; buffer[0][0][2]                                                                                            ; buffer[1][0][2]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.062      ; 0.620      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 142.01 MHz ; 142.01 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -6.042 ; -3067.916         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.287 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1467.450                       ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.042 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.086     ; 6.951      ;
; -6.025 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.086     ; 6.934      ;
; -6.002 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.242      ; 7.239      ;
; -5.976 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; -0.086     ; 6.885      ;
; -5.968 ; fp_mlt:my[1].mx[1].mlt|result[0]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 6.890      ;
; -5.959 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; -0.086     ; 6.868      ;
; -5.943 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|sb_reg                         ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; 0.244      ; 7.182      ;
; -5.942 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; -0.086     ; 6.851      ;
; -5.935 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.242      ; 7.172      ;
; -5.925 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; -0.086     ; 6.834      ;
; -5.922 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.242      ; 7.159      ;
; -5.920 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[0]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; clock        ; clock       ; 1.000        ; -0.066     ; 6.849      ;
; -5.920 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[0]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                    ; clock        ; clock       ; 1.000        ; -0.066     ; 6.849      ;
; -5.920 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.242      ; 7.157      ;
; -5.904 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.086     ; 6.813      ;
; -5.899 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.253      ; 7.147      ;
; -5.898 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.242      ; 7.135      ;
; -5.890 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.242      ; 7.127      ;
; -5.889 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; clock        ; clock       ; 1.000        ; -0.066     ; 6.818      ;
; -5.889 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                    ; clock        ; clock       ; 1.000        ; -0.066     ; 6.818      ;
; -5.881 ; fp_mlt:my[1].mx[1].mlt|result[2]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 6.803      ;
; -5.877 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|sb_reg                         ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; 0.244      ; 7.116      ;
; -5.874 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.258      ; 7.127      ;
; -5.871 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[0]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; clock        ; clock       ; 1.000        ; 0.250      ; 7.116      ;
; -5.869 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.242      ; 7.106      ;
; -5.855 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.242      ; 7.092      ;
; -5.843 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|sb_reg                         ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; 0.244      ; 7.082      ;
; -5.838 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; -0.086     ; 6.747      ;
; -5.835 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[5]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.066     ; 6.764      ;
; -5.834 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.253      ; 7.082      ;
; -5.827 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[3]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.066     ; 6.756      ;
; -5.827 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; clock        ; clock       ; 1.000        ; 0.250      ; 7.072      ;
; -5.826 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|result[1]                                         ; fp_add_tree:adder_tree|fp_add:adderc|mb_shift[0]                                                          ; clock        ; clock       ; 1.000        ; 0.259      ; 7.080      ;
; -5.826 ; fp_mlt:my[1].mx[1].mlt|result[1]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 6.748      ;
; -5.823 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.242      ; 7.060      ;
; -5.819 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[4] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.258      ; 7.072      ;
; -5.818 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.242      ; 7.055      ;
; -5.816 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.258      ; 7.069      ;
; -5.816 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.242      ; 7.053      ;
; -5.809 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.258      ; 7.062      ;
; -5.804 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; -0.086     ; 6.713      ;
; -5.799 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.253      ; 7.047      ;
; -5.797 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[4]   ; clock        ; clock       ; 1.000        ; -0.069     ; 6.723      ;
; -5.794 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|result[0]                                         ; fp_add_tree:adder_tree|fp_add:adderc|mb_shift[0]                                                          ; clock        ; clock       ; 1.000        ; 0.259      ; 7.048      ;
; -5.793 ; fp_mlt:my[0].mx[1].mlt|result[2]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.059     ; 6.729      ;
; -5.787 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.253      ; 7.035      ;
; -5.786 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.242      ; 7.023      ;
; -5.785 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                                       ; clock        ; clock       ; 1.000        ; -0.049     ; 6.731      ;
; -5.778 ; fp_mlt:my[1].mx[1].mlt|result[4]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 6.700      ;
; -5.774 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.258      ; 7.027      ;
; -5.770 ; fp_mlt:my[0].mx[1].mlt|result[2]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|mb_shift[1] ; clock        ; clock       ; 1.000        ; -0.059     ; 6.706      ;
; -5.769 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[5]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; -0.066     ; 6.698      ;
; -5.766 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[2]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; clock        ; clock       ; 1.000        ; -0.066     ; 6.695      ;
; -5.766 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[2]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                    ; clock        ; clock       ; 1.000        ; -0.066     ; 6.695      ;
; -5.761 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[3]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; -0.066     ; 6.690      ;
; -5.757 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[0]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; clock        ; clock       ; 1.000        ; 0.250      ; 7.002      ;
; -5.755 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                                       ; clock        ; clock       ; 1.000        ; -0.055     ; 6.695      ;
; -5.754 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[4] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.258      ; 7.007      ;
; -5.754 ; fp_mlt:my[1].mx[1].mlt|result[3]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.073     ; 6.676      ;
; -5.751 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.258      ; 7.004      ;
; -5.741 ; fp_mlt:my[1].mx[1].mlt|result[0]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[0] ; clock        ; clock       ; 1.000        ; -0.073     ; 6.663      ;
; -5.739 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                                       ; clock        ; clock       ; 1.000        ; -0.054     ; 6.680      ;
; -5.739 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[8]                      ; clock        ; clock       ; 1.000        ; -0.399     ; 6.335      ;
; -5.735 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[5]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; -0.066     ; 6.664      ;
; -5.735 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[6] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.243      ; 6.973      ;
; -5.733 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[3]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; clock        ; clock       ; 1.000        ; -0.069     ; 6.659      ;
; -5.733 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[3]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                    ; clock        ; clock       ; 1.000        ; -0.069     ; 6.659      ;
; -5.733 ; fp_mlt:my[1].mx[1].mlt|result[0]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[4] ; clock        ; clock       ; 1.000        ; -0.073     ; 6.655      ;
; -5.733 ; fp_mlt:my[1].mx[1].mlt|result[0]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[6] ; clock        ; clock       ; 1.000        ; -0.073     ; 6.655      ;
; -5.733 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[3] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.242      ; 6.970      ;
; -5.731 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[1] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.242      ; 6.968      ;
; -5.730 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                                       ; clock        ; clock       ; 1.000        ; -0.049     ; 6.676      ;
; -5.730 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[0]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; clock        ; clock       ; 1.000        ; 0.250      ; 6.975      ;
; -5.727 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[3]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; -0.066     ; 6.656      ;
; -5.727 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[6]   ; clock        ; clock       ; 1.000        ; -0.069     ; 6.653      ;
; -5.726 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; clock        ; clock       ; 1.000        ; 0.250      ; 6.971      ;
; -5.725 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[2]   ; clock        ; clock       ; 1.000        ; -0.066     ; 6.654      ;
; -5.723 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[7]                      ; clock        ; clock       ; 1.000        ; -0.399     ; 6.319      ;
; -5.722 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[3]                                       ; clock        ; clock       ; 1.000        ; -0.055     ; 6.662      ;
; -5.722 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[8]                      ; clock        ; clock       ; 1.000        ; -0.399     ; 6.318      ;
; -5.722 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.253      ; 6.970      ;
; -5.721 ; fp_add_tree:adder_tree|fp_add:adderc|mb_shift[2]                                                          ; fp_add_tree:adder_tree|fp_add:adderc|result[13]                                                           ; clock        ; clock       ; 1.000        ; -0.058     ; 6.658      ;
; -5.719 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[4] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.258      ; 6.972      ;
; -5.717 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[2]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; clock        ; clock       ; 1.000        ; 0.250      ; 6.962      ;
; -5.717 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[4]   ; clock        ; clock       ; 1.000        ; -0.069     ; 6.643      ;
; -5.716 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.258      ; 6.969      ;
; -5.715 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[4]   ; clock        ; clock       ; 1.000        ; -0.069     ; 6.641      ;
; -5.714 ; fp_mlt:my[0].mx[1].mlt|result[0]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.059     ; 6.650      ;
; -5.714 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[11]  ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; clock        ; clock       ; 1.000        ; -0.394     ; 6.315      ;
; -5.714 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[11]  ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                    ; clock        ; clock       ; 1.000        ; -0.394     ; 6.315      ;
; -5.709 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|sa_reg                                            ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|result[14]                                        ; clock        ; clock       ; 1.000        ; 0.258      ; 6.962      ;
; -5.709 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                                       ; clock        ; clock       ; 1.000        ; -0.060     ; 6.644      ;
; -5.708 ; fp_mlt:my[1].mx[2].mlt|result[1]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 6.633      ;
; -5.706 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[7]                      ; clock        ; clock       ; 1.000        ; -0.399     ; 6.302      ;
; -5.705 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[1]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                                       ; clock        ; clock       ; 1.000        ; -0.054     ; 6.646      ;
; -5.704 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.013     ; 6.686      ;
; -5.703 ; fp_add_tree:adder_tree|fp_add:adderc|mb_shift[2]                                                          ; fp_add_tree:adder_tree|fp_add:adderc|result[14]                                                           ; clock        ; clock       ; 1.000        ; -0.058     ; 6.640      ;
; -5.699 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|result[2]                                         ; fp_add_tree:adder_tree|fp_add:adderc|mb_shift[0]                                                          ; clock        ; clock       ; 1.000        ; 0.259      ; 6.953      ;
; -5.699 ; fp_mlt:my[1].mx[2].mlt|result[0]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.070     ; 6.624      ;
; -5.698 ; fp_mlt:my[1].mx[1].mlt|result[0]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[1] ; clock        ; clock       ; 1.000        ; -0.069     ; 6.624      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.287 ; buffer[63][1][15]                                                                                          ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.335      ; 0.791      ;
; 0.290 ; buffer[31][1][15]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.343      ; 0.802      ;
; 0.300 ; buffer[31][1][14]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.346      ; 0.815      ;
; 0.300 ; buffer[2][1][15]                                                                                           ; altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_9pm:auto_generated|altsyncram_ah81:altsyncram2|ram_block3a0~porta_datain_reg0    ; clock        ; clock       ; 0.000        ; 0.344      ; 0.813      ;
; 0.301 ; buffer[63][0][4]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.341      ; 0.811      ;
; 0.302 ; buffer[63][0][0]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.341      ; 0.812      ;
; 0.304 ; buffer[63][0][5]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.343      ; 0.816      ;
; 0.304 ; buffer[31][1][4]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.341      ; 0.814      ;
; 0.306 ; buffer[31][1][11]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.343      ; 0.818      ;
; 0.306 ; buffer[31][0][11]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.348      ; 0.823      ;
; 0.307 ; buffer[127][1][0]                                                                                          ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.341      ; 0.817      ;
; 0.308 ; buffer[127][0][8]                                                                                          ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.344      ; 0.821      ;
; 0.308 ; buffer[63][0][2]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.343      ; 0.820      ;
; 0.309 ; buffer[127][1][9]                                                                                          ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.344      ; 0.822      ;
; 0.309 ; buffer[31][1][8]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.341      ; 0.819      ;
; 0.310 ; buffer[63][0][9]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.337      ; 0.816      ;
; 0.311 ; buffer[31][1][3]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.341      ; 0.821      ;
; 0.311 ; buffer[31][0][2]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.351      ; 0.831      ;
; 0.312 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0]                            ; clock        ; clock       ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; buffer[31][0][8]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.345      ; 0.827      ;
; 0.314 ; buffer[63][0][11]                                                                                          ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.343      ; 0.826      ;
; 0.314 ; buffer[31][0][15]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.348      ; 0.831      ;
; 0.316 ; buffer[31][0][13]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.341      ; 0.826      ;
; 0.317 ; buffer[31][1][12]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.345      ; 0.831      ;
; 0.318 ; buffer[127][0][11]                                                                                         ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.350      ; 0.837      ;
; 0.320 ; buffer[31][1][9]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.345      ; 0.834      ;
; 0.322 ; buffer[127][0][5]                                                                                          ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.350      ; 0.841      ;
; 0.326 ; fp_mlt:my[0].mx[0].mlt|result_valid                                                                        ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|data_valid_reg                     ; clock        ; clock       ; 0.000        ; 0.068      ; 0.538      ;
; 0.327 ; buffer[63][1][14]                                                                                          ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.335      ; 0.831      ;
; 0.327 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.337      ; 0.833      ;
; 0.327 ; buffer[31][1][7]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.345      ; 0.841      ;
; 0.328 ; buffer[1][0][15]                                                                                           ; buffer[2][0][15]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.067      ; 0.539      ;
; 0.328 ; buffer[63][0][8]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.335      ; 0.832      ;
; 0.329 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.337      ; 0.835      ;
; 0.330 ; buffer[31][0][12]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.348      ; 0.847      ;
; 0.331 ; buffer[63][1][10]                                                                                          ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.335      ; 0.835      ;
; 0.331 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[1]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.337      ; 0.837      ;
; 0.332 ; buffer[127][0][15]                                                                                         ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.347      ; 0.848      ;
; 0.332 ; buffer[63][0][15]                                                                                          ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.340      ; 0.841      ;
; 0.333 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.337      ; 0.839      ;
; 0.333 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.337      ; 0.839      ;
; 0.333 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[1]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.337      ; 0.839      ;
; 0.334 ; kernel[1][1][15]                                                                                           ; kernel[2][1][15]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.066      ; 0.544      ;
; 0.334 ; kernel[1][0][15]                                                                                           ; kernel[2][0][15]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.067      ; 0.545      ;
; 0.334 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.337      ; 0.840      ;
; 0.335 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.337      ; 0.841      ;
; 0.335 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.337      ; 0.841      ;
; 0.336 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.337      ; 0.842      ;
; 0.338 ; buffer[31][0][14]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.345      ; 0.852      ;
; 0.338 ; buffer[29][1][4]                                                                                           ; buffer[30][1][4]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; fp_add_tree:adder_tree|fp_add:adderc|data_valid_reg                                                        ; fp_add_tree:adder_tree|fp_add:adderc|result_valid                                                                                ; clock        ; clock       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|result_valid                                       ; fp_add_tree:adder_tree|fp_add:adderc|data_valid_reg                                                                              ; clock        ; clock       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; buffer[29][1][11]                                                                                          ; buffer[30][1][11]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; buffer[29][1][5]                                                                                           ; buffer[30][1][5]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; buffer[29][0][12]                                                                                          ; buffer[30][0][12]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; buffer[29][0][5]                                                                                           ; buffer[30][0][5]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|data_valid_reg                                     ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|result_valid                                                             ; clock        ; clock       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result_valid                    ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|data_valid_reg                                                           ; clock        ; clock       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|data_valid_reg                  ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result_valid                                          ; clock        ; clock       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result_valid ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|data_valid_reg                                        ; clock        ; clock       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; buffer[29][1][7]                                                                                           ; buffer[30][1][7]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; buffer[29][1][6]                                                                                           ; buffer[30][1][6]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; buffer[29][1][1]                                                                                           ; buffer[30][1][1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; buffer[29][0][14]                                                                                          ; buffer[30][0][14]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; buffer[29][0][11]                                                                                          ; buffer[30][0][11]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; buffer[29][1][15]                                                                                          ; buffer[30][1][15]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; buffer[29][1][13]                                                                                          ; buffer[30][1][13]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; buffer[29][1][12]                                                                                          ; buffer[30][1][12]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; buffer[29][1][10]                                                                                          ; buffer[30][1][10]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; buffer[29][0][13]                                                                                          ; buffer[30][0][13]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; buffer[29][0][6]                                                                                           ; buffer[30][0][6]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; buffer[63][1][9]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.337      ; 0.848      ;
; 0.342 ; buffer[29][1][2]                                                                                           ; buffer[30][1][2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; buffer[29][1][0]                                                                                           ; buffer[30][1][0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; buffer[29][0][2]                                                                                           ; buffer[30][0][2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.054      ; 0.540      ;
; 0.344 ; buffer[31][1][13]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.343      ; 0.856      ;
; 0.346 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[5]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.337      ; 0.852      ;
; 0.348 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[5]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.337      ; 0.854      ;
; 0.348 ; buffer[63][1][7]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.337      ; 0.854      ;
; 0.348 ; buffer[0][1][13]                                                                                           ; buffer[1][1][13]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 0.560      ;
; 0.349 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[6]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.337      ; 0.855      ;
; 0.350 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[2]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.337      ; 0.856      ;
; 0.350 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[5]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.337      ; 0.856      ;
; 0.351 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[6]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.337      ; 0.857      ;
; 0.352 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[2]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.337      ; 0.858      ;
; 0.352 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[5]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.337      ; 0.858      ;
; 0.357 ; buffer[1][1][15]                                                                                           ; buffer[2][1][15]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; kernel[1][1][1]                                                                                            ; kernel[2][1][1]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[1]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.337      ; 0.864      ;
; 0.360 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[1]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.337      ; 0.866      ;
; 0.361 ; kernel[0][1][6]                                                                                            ; kernel[1][1][6]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.560      ;
; 0.361 ; kernel[0][1][3]                                                                                            ; kernel[1][1][3]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.560      ;
; 0.362 ; buffer[0][1][3]                                                                                            ; buffer[1][1][3]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.561      ;
; 0.363 ; buffer[0][0][0]                                                                                            ; buffer[1][0][0]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.054      ; 0.561      ;
; 0.363 ; kernel[1][1][2]                                                                                            ; kernel[2][1][2]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.562      ;
; 0.363 ; kernel[0][1][10]                                                                                           ; kernel[1][1][10]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.055      ; 0.562      ;
; 0.364 ; buffer[1][1][4]                                                                                            ; buffer[2][1][4]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; buffer[1][1][3]                                                                                            ; buffer[2][1][3]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.563      ;
; 0.364 ; buffer[1][1][0]                                                                                            ; buffer[2][1][0]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.054      ; 0.562      ;
; 0.364 ; kernel[0][0][12]                                                                                           ; kernel[1][0][12]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.055      ; 0.563      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -3.445 ; -1550.574         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.137 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1353.547                       ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.445 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.056     ; 4.376      ;
; -3.441 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; clock        ; clock       ; 1.000        ; -0.043     ; 4.385      ;
; -3.441 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                    ; clock        ; clock       ; 1.000        ; -0.043     ; 4.385      ;
; -3.431 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; -0.056     ; 4.362      ;
; -3.403 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|sb_reg                         ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; 0.143      ; 4.533      ;
; -3.396 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.056     ; 4.327      ;
; -3.395 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; clock        ; clock       ; 1.000        ; 0.149      ; 4.531      ;
; -3.395 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[0]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; clock        ; clock       ; 1.000        ; -0.043     ; 4.339      ;
; -3.395 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[0]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                    ; clock        ; clock       ; 1.000        ; -0.043     ; 4.339      ;
; -3.393 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; clock        ; clock       ; 1.000        ; 0.149      ; 4.529      ;
; -3.389 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|sb_reg                         ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; 0.143      ; 4.519      ;
; -3.387 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.141      ; 4.515      ;
; -3.383 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|result[1]                                         ; fp_add_tree:adder_tree|fp_add:adderc|mb_shift[0]                                                          ; clock        ; clock       ; 1.000        ; 0.152      ; 4.522      ;
; -3.382 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; -0.056     ; 4.313      ;
; -3.377 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; -0.056     ; 4.308      ;
; -3.372 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.141      ; 4.500      ;
; -3.364 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.152      ; 4.503      ;
; -3.356 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.149      ; 4.492      ;
; -3.351 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.152      ; 4.490      ;
; -3.349 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.056     ; 4.280      ;
; -3.349 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[0]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; clock        ; clock       ; 1.000        ; 0.149      ; 4.485      ;
; -3.347 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[0]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; clock        ; clock       ; 1.000        ; 0.149      ; 4.483      ;
; -3.343 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.149      ; 4.479      ;
; -3.337 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.141      ; 4.465      ;
; -3.335 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; -0.056     ; 4.266      ;
; -3.335 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|sb_reg                         ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; 0.143      ; 4.465      ;
; -3.334 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.141      ; 4.462      ;
; -3.328 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; -0.056     ; 4.259      ;
; -3.327 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[3]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; clock        ; clock       ; 1.000        ; -0.046     ; 4.268      ;
; -3.327 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[3]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                    ; clock        ; clock       ; 1.000        ; -0.046     ; 4.268      ;
; -3.325 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.152      ; 4.464      ;
; -3.322 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.141      ; 4.450      ;
; -3.319 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.141      ; 4.447      ;
; -3.318 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.141      ; 4.446      ;
; -3.316 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.141      ; 4.444      ;
; -3.312 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[4] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.152      ; 4.451      ;
; -3.312 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.152      ; 4.451      ;
; -3.308 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|result[0]                                         ; fp_add_tree:adder_tree|fp_add:adderc|mb_shift[0]                                                          ; clock        ; clock       ; 1.000        ; 0.152      ; 4.447      ;
; -3.302 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[2]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; clock        ; clock       ; 1.000        ; -0.043     ; 4.246      ;
; -3.302 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[2]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                    ; clock        ; clock       ; 1.000        ; -0.043     ; 4.246      ;
; -3.301 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.141      ; 4.429      ;
; -3.299 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[4] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.152      ; 4.438      ;
; -3.297 ; fp_mlt:my[1].mx[1].mlt|result[0]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.047     ; 4.237      ;
; -3.296 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.152      ; 4.435      ;
; -3.289 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[1]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                                       ; clock        ; clock       ; 1.000        ; -0.038     ; 4.238      ;
; -3.288 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[1]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                                       ; clock        ; clock       ; 1.000        ; -0.038     ; 4.237      ;
; -3.288 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.149      ; 4.424      ;
; -3.287 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; clock        ; clock       ; 1.000        ; 0.149      ; 4.423      ;
; -3.281 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[12]                     ; clock        ; clock       ; 1.000        ; -0.056     ; 4.212      ;
; -3.281 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[3]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; clock        ; clock       ; 1.000        ; 0.146      ; 4.414      ;
; -3.280 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[14]  ; clock        ; clock       ; 1.000        ; 0.149      ; 4.416      ;
; -3.279 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[3]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; clock        ; clock       ; 1.000        ; 0.146      ; 4.412      ;
; -3.278 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[5]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.041     ; 4.224      ;
; -3.268 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sa_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.141      ; 4.396      ;
; -3.267 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[13]  ; clock        ; clock       ; 1.000        ; 0.149      ; 4.403      ;
; -3.265 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|sb_reg      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.141      ; 4.393      ;
; -3.264 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[5]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; -0.041     ; 4.210      ;
; -3.264 ; fp_mlt:my[1].mx[1].mlt|result[1]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.047     ; 4.204      ;
; -3.262 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[1]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                                       ; clock        ; clock       ; 1.000        ; -0.041     ; 4.208      ;
; -3.260 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[3]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; -0.041     ; 4.206      ;
; -3.260 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[11]  ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; clock        ; clock       ; 1.000        ; -0.241     ; 4.006      ;
; -3.260 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[11]  ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                    ; clock        ; clock       ; 1.000        ; -0.241     ; 4.006      ;
; -3.257 ; fp_add_tree:adder_tree|fp_add:adderc|mb_shift[2]                                                          ; fp_add_tree:adder_tree|fp_add:adderc|result[14]                                                           ; clock        ; clock       ; 1.000        ; -0.043     ; 4.201      ;
; -3.257 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|result[2]                                         ; fp_add_tree:adder_tree|fp_add:adderc|mb_shift[0]                                                          ; clock        ; clock       ; 1.000        ; 0.152      ; 4.396      ;
; -3.257 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.152      ; 4.396      ;
; -3.256 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|result[1]                                         ; fp_add_tree:adder_tree|fp_add:adderc|mb_shift[8]                                                          ; clock        ; clock       ; 1.000        ; -0.045     ; 4.198      ;
; -3.256 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[2]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                    ; clock        ; clock       ; 1.000        ; 0.149      ; 4.392      ;
; -3.254 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                                       ; clock        ; clock       ; 1.000        ; -0.034     ; 4.207      ;
; -3.254 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[5]                    ; clock        ; clock       ; 1.000        ; 0.144      ; 4.385      ;
; -3.254 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[1]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[3]                    ; clock        ; clock       ; 1.000        ; 0.144      ; 4.385      ;
; -3.254 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[5]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; clock        ; clock       ; 1.000        ; -0.046     ; 4.195      ;
; -3.254 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[5]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[6]                    ; clock        ; clock       ; 1.000        ; -0.046     ; 4.195      ;
; -3.254 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[2]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                    ; clock        ; clock       ; 1.000        ; 0.149      ; 4.390      ;
; -3.253 ; fp_add_tree:adder_tree|fp_add:adderc|mb_shift[2]                                                          ; fp_add_tree:adder_tree|fp_add:adderc|result[13]                                                           ; clock        ; clock       ; 1.000        ; -0.043     ; 4.197      ;
; -3.250 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                                       ; clock        ; clock       ; 1.000        ; -0.034     ; 4.203      ;
; -3.249 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[5]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                                       ; clock        ; clock       ; 1.000        ; -0.038     ; 4.198      ;
; -3.248 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[5]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                                       ; clock        ; clock       ; 1.000        ; -0.038     ; 4.197      ;
; -3.247 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[2] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.141      ; 4.375      ;
; -3.246 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[3]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; -0.041     ; 4.192      ;
; -3.244 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                                       ; clock        ; clock       ; 1.000        ; -0.037     ; 4.194      ;
; -3.244 ; fp_mlt:my[2].mx[1].mlt|result[1]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[1] ; clock        ; clock       ; 1.000        ; 0.139      ; 4.370      ;
; -3.244 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[4] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|result[12]  ; clock        ; clock       ; 1.000        ; 0.152      ; 4.383      ;
; -3.241 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:addera|result[0]   ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; clock        ; clock       ; 1.000        ; 0.149      ; 4.377      ;
; -3.237 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|sa_reg                         ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; 0.143      ; 4.367      ;
; -3.237 ; fp_mlt:my[1].mx[0].mlt|result[1]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; clock        ; clock       ; 1.000        ; -0.023     ; 4.201      ;
; -3.236 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                                       ; clock        ; clock       ; 1.000        ; -0.038     ; 4.185      ;
; -3.235 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[0]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[2]                                       ; clock        ; clock       ; 1.000        ; -0.038     ; 4.184      ;
; -3.235 ; fp_mlt:my[2].mx[1].mlt|result[1]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; 0.139      ; 4.361      ;
; -3.234 ; fp_mlt:my[1].mx[1].mlt|result[2]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.047     ; 4.174      ;
; -3.233 ; fp_add_tree:adder_tree|fp_add:adderc|sa_reg                                                               ; fp_add_tree:adder_tree|fp_add:adderc|result[14]                                                           ; clock        ; clock       ; 1.000        ; 0.144      ; 4.364      ;
; -3.233 ; fp_mlt:my[2].mx[1].mlt|result[1]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; clock        ; clock       ; 1.000        ; 0.135      ; 4.355      ;
; -3.232 ; fp_mlt:my[1].mx[2].mlt|result[1]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[2] ; clock        ; clock       ; 1.000        ; -0.045     ; 4.174      ;
; -3.229 ; fp_add_tree:adder_tree|fp_add:adderc|sa_reg                                                               ; fp_add_tree:adder_tree|fp_add:adderc|result[13]                                                           ; clock        ; clock       ; 1.000        ; 0.144      ; 4.360      ;
; -3.227 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[1]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[3]                                       ; clock        ; clock       ; 1.000        ; -0.041     ; 4.173      ;
; -3.226 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|mb_shift[0] ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add_tree:addera|fp_add:addera|result[4]   ; clock        ; clock       ; 1.000        ; -0.047     ; 4.166      ;
; -3.225 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[0]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[8]                      ; clock        ; clock       ; 1.000        ; -0.245     ; 3.967      ;
; -3.225 ; fp_mlt:my[1].mx[1].mlt|result[0]                                                                          ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:addera|fp_add_tree:adderb|fp_add:addera|mb_shift[0] ; clock        ; clock       ; 1.000        ; -0.047     ; 4.165      ;
; -3.224 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|mb_shift[4]                    ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[14]                     ; clock        ; clock       ; 1.000        ; 0.153      ; 4.364      ;
; -3.223 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|sa_reg                         ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[13]                     ; clock        ; clock       ; 1.000        ; 0.143      ; 4.353      ;
; -3.222 ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add_tree:adderb|fp_add:adderc|result[5]                      ; fp_add_tree:adder_tree|fp_add_tree:adderb|fp_add:adderc|mb_shift[1]                                       ; clock        ; clock       ; 1.000        ; -0.041     ; 4.168      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.137 ; buffer[63][1][15]                                                                                          ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.218      ; 0.459      ;
; 0.139 ; buffer[31][1][15]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.224      ; 0.467      ;
; 0.143 ; buffer[63][0][4]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.221      ; 0.468      ;
; 0.143 ; buffer[31][1][14]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.226      ; 0.473      ;
; 0.144 ; buffer[63][0][0]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.221      ; 0.469      ;
; 0.146 ; buffer[127][1][0]                                                                                          ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.221      ; 0.471      ;
; 0.147 ; buffer[31][1][11]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; buffer[31][1][4]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; buffer[31][1][8]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.221      ; 0.473      ;
; 0.149 ; buffer[63][0][2]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.223      ; 0.476      ;
; 0.149 ; buffer[2][1][15]                                                                                           ; altshift_taps:buffer[3][1][15]_rtl_0|shift_taps_9pm:auto_generated|altsyncram_ah81:altsyncram2|ram_block3a0~porta_datain_reg0    ; clock        ; clock       ; 0.000        ; 0.224      ; 0.477      ;
; 0.151 ; buffer[63][0][5]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.223      ; 0.478      ;
; 0.151 ; buffer[31][1][3]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; buffer[31][0][8]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.226      ; 0.481      ;
; 0.151 ; buffer[31][0][2]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.229      ; 0.484      ;
; 0.152 ; buffer[127][0][8]                                                                                          ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.224      ; 0.480      ;
; 0.154 ; buffer[63][0][11]                                                                                          ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; buffer[31][0][13]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; buffer[31][0][11]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.228      ; 0.486      ;
; 0.155 ; buffer[31][0][15]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.228      ; 0.487      ;
; 0.156 ; buffer[127][1][9]                                                                                          ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; buffer[31][1][12]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; buffer[31][1][9]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; buffer[31][1][7]                                                                                           ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.225      ; 0.486      ;
; 0.158 ; buffer[63][0][9]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.220      ; 0.482      ;
; 0.163 ; buffer[63][1][14]                                                                                          ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.218      ; 0.485      ;
; 0.164 ; buffer[127][0][11]                                                                                         ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.227      ; 0.495      ;
; 0.164 ; buffer[63][0][8]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.218      ; 0.486      ;
; 0.164 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.220      ; 0.488      ;
; 0.165 ; buffer[127][0][15]                                                                                         ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.226      ; 0.495      ;
; 0.165 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.218      ; 0.487      ;
; 0.166 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[1]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.221      ; 0.491      ;
; 0.167 ; buffer[127][0][5]                                                                                          ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.227      ; 0.498      ;
; 0.167 ; buffer[63][1][10]                                                                                          ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.218      ; 0.489      ;
; 0.167 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.220      ; 0.491      ;
; 0.167 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[1]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.490      ;
; 0.168 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.218      ; 0.490      ;
; 0.168 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.220      ; 0.492      ;
; 0.168 ; buffer[31][0][12]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.228      ; 0.500      ;
; 0.169 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[4]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.218      ; 0.491      ;
; 0.169 ; buffer[31][0][14]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.225      ; 0.498      ;
; 0.170 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.220      ; 0.494      ;
; 0.171 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.218      ; 0.493      ;
; 0.171 ; buffer[31][1][13]                                                                                          ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.224      ; 0.499      ;
; 0.172 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[5]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.221      ; 0.497      ;
; 0.173 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[5]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.219      ; 0.496      ;
; 0.174 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[6]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.221      ; 0.499      ;
; 0.174 ; buffer[63][0][15]                                                                                          ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.222      ; 0.500      ;
; 0.175 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[6]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.219      ; 0.498      ;
; 0.175 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[5]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.220      ; 0.499      ;
; 0.176 ; buffer[63][1][9]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.220      ; 0.500      ;
; 0.176 ; buffer[63][1][7]                                                                                           ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_datain_reg0   ; clock        ; clock       ; 0.000        ; 0.219      ; 0.499      ;
; 0.176 ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|cntr_uqf:cntr1|counter_reg_bit[5]      ; altshift_taps:buffer[64][1][15]_rtl_0|shift_taps_dpm:auto_generated|altsyncram_eh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.218      ; 0.498      ;
; 0.179 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[2]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.221      ; 0.504      ;
; 0.180 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[2]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.219      ; 0.503      ;
; 0.180 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[1]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.221      ; 0.505      ;
; 0.181 ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|cntr_hsf:cntr1|counter_reg_bit[1]     ; altshift_taps:buffer[128][1][15]_rtl_0|shift_taps_vqm:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.219      ; 0.504      ;
; 0.186 ; fp_mlt:my[0].mx[0].mlt|result_valid                                                                        ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|data_valid_reg                     ; clock        ; clock       ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; buffer[1][0][15]                                                                                           ; buffer[2][0][15]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0]                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; kernel[1][1][15]                                                                                           ; kernel[2][1][15]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.043      ; 0.316      ;
; 0.191 ; kernel[1][0][15]                                                                                           ; kernel[2][0][15]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.043      ; 0.318      ;
; 0.193 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.221      ; 0.518      ;
; 0.193 ; buffer[29][0][5]                                                                                           ; buffer[30][0][5]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|result_valid                                       ; fp_add_tree:adder_tree|fp_add:adderc|data_valid_reg                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; buffer[29][1][15]                                                                                          ; buffer[30][1][15]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.517      ;
; 0.194 ; buffer[29][1][11]                                                                                          ; buffer[30][1][11]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; buffer[29][1][10]                                                                                          ; buffer[30][1][10]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; buffer[29][1][4]                                                                                           ; buffer[30][1][4]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; buffer[29][1][1]                                                                                           ; buffer[30][1][1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; buffer[29][0][14]                                                                                          ; buffer[30][0][14]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; fp_add_tree:adder_tree|fp_add:adderc|data_valid_reg                                                        ; fp_add_tree:adder_tree|fp_add:adderc|result_valid                                                                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result_valid                    ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|data_valid_reg                                                           ; clock        ; clock       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|data_valid_reg                  ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|result_valid                                          ; clock        ; clock       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[3]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0  ; clock        ; clock       ; 0.000        ; 0.221      ; 0.520      ;
; 0.195 ; buffer[29][1][13]                                                                                          ; buffer[30][1][13]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; buffer[29][1][6]                                                                                           ; buffer[30][1][6]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; buffer[29][1][5]                                                                                           ; buffer[30][1][5]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; buffer[29][0][12]                                                                                          ; buffer[30][0][12]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; buffer[29][0][11]                                                                                          ; buffer[30][0][11]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|data_valid_reg                                     ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add:adderc|result_valid                                                             ; clock        ; clock       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add_tree:addera|fp_add:addera|result_valid ; fp_add_tree:adder_tree|fp_add_tree:addera|fp_add_tree:addera|fp_add:adderc|data_valid_reg                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|cntr_1rf:cntr1|counter_reg_bit[3]      ; altshift_taps:buffer[32][1][15]_rtl_0|shift_taps_8pm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.519      ;
; 0.196 ; buffer[29][1][12]                                                                                          ; buffer[30][1][12]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; buffer[29][1][7]                                                                                           ; buffer[30][1][7]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; buffer[29][1][2]                                                                                           ; buffer[30][1][2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; buffer[29][1][0]                                                                                           ; buffer[30][1][0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; buffer[29][0][13]                                                                                          ; buffer[30][0][13]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; buffer[29][0][2]                                                                                           ; buffer[30][0][2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; buffer[29][0][6]                                                                                           ; buffer[30][0][6]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.036      ; 0.317      ;
; 0.203 ; buffer[0][1][13]                                                                                           ; buffer[1][1][13]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.044      ; 0.331      ;
; 0.205 ; buffer[1][1][15]                                                                                           ; buffer[2][1][15]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; kernel[1][1][1]                                                                                            ; kernel[2][1][1]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; kernel[0][1][3]                                                                                            ; kernel[1][1][3]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; kernel[0][1][10]                                                                                           ; kernel[1][1][10]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; kernel[0][1][6]                                                                                            ; kernel[1][1][6]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; buffer[0][0][0]                                                                                            ; buffer[1][0][0]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; kernel[1][1][2]                                                                                            ; kernel[2][1][2]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; buffer[0][1][3]                                                                                            ; buffer[1][1][3]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.329      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.929    ; 0.137 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -6.929    ; 0.137 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -3562.709 ; 0.0   ; 0.0      ; 0.0     ; -1467.45            ;
;  clock           ; -3562.709 ; 0.000 ; N/A      ; N/A     ; -1467.450           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; result_valid  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock_sreset            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enable_calc             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_valid            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_shift              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; kernel_data[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xres_select[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xres_select[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xres_select[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; result_valid  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; result[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; result[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; result[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; result[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; result[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; result[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; result[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; result[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; result[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; result[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; result[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; result[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; result[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; result[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; result[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; result[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; result_valid  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; result[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; result[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; result[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; result[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; result[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; result[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; result[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; result[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; result[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; result[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; result[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; result[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; result[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; result[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; result[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; result[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; result_valid  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; result[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; result[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; result[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; result[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; result[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; result[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; result[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1636498  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1636498  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 39    ; 39   ;
; Unconstrained Input Port Paths  ; 783   ; 783  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; clock_sreset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_shift      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enable_calc     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_valid    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xres_select[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xres_select[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xres_select[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; result[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result_valid ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; Input Port      ; Comment                                                                              ;
+-----------------+--------------------------------------------------------------------------------------+
; clock_sreset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_shift      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enable_calc     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; kernel_valid    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xres_select[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xres_select[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xres_select[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; result[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result_valid ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Aug 19 10:01:16 2020
Info: Command: quartus_sta convolution_calc -c convolution_calc
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'convolution_calc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.929
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.929           -3562.709 clock 
Info (332146): Worst-case hold slack is 0.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.291               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1467.450 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.042
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.042           -3067.916 clock 
Info (332146): Worst-case hold slack is 0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.287               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1467.450 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.445           -1550.574 clock 
Info (332146): Worst-case hold slack is 0.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.137               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1353.547 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4805 megabytes
    Info: Processing ended: Wed Aug 19 10:01:18 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


