

================================================================
== Vitis HLS Report for 'MVM_opcion7_super_mejorada'
================================================================
* Date:           Wed May  4 09:44:12 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        systolic_arrays
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.512 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------+-----------+---------+---------+-----------+----------+-----+-----+---------+
        |              |           |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |   Instance   |   Module  |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------+-----------+---------+---------+-----------+----------+-----+-----+---------+
        |layer1_U0     |layer1     |        ?|        ?|          ?|         ?|    ?|    ?|     none|
        |producer3_U0  |producer3  |        ?|        ?|          ?|         ?|    ?|    ?|     none|
        |consumer_U0   |consumer   |        1|        ?|  14.512 ns|         ?|    1|    ?|     none|
        +--------------+-----------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|     693|    476|    -|
|Instance         |        2|   37|    6076|   8604|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   37|    6769|   9084|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   16|       6|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+------+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------+---------------+---------+----+------+------+-----+
    |consumer_U0      |consumer       |        0|   0|   205|   227|    0|
    |control_s_axi_U  |control_s_axi  |        0|   0|   322|   552|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|   512|   580|    0|
    |layer1_U0        |layer1         |        0|  37|  3831|  6433|    0|
    |producer3_U0     |producer3      |        0|   0|  1206|   812|    0|
    +-----------------+---------------+---------+----+------+------+-----+
    |Total            |               |        2|  37|  6076|  8604|    0|
    +-----------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |MM_c9_U          |        0|  99|   0|    -|     2|   32|       64|
    |MM_c_U           |        0|  99|   0|    -|     2|   32|       64|
    |NN_c_U           |        0|  99|   0|    -|     2|   32|       64|
    |a_U              |        0|  99|   0|    -|     2|   32|       64|
    |b1_U             |        0|  99|   0|    -|     2|   32|       64|
    |layer1_layer2_U  |        0|  99|   0|    -|     2|   32|       64|
    |output_c_U       |        0|  99|   0|    -|     3|   64|      192|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |Total            |        0| 693|   0|    0|    15|  256|      576|
    +-----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_idle                    |       and|   0|  0|   2|           1|           1|
    |producer3_U0_start_full_n  |       and|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   4|           2|           2|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------+-----+-----+------------+----------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                     control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                     control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|                     control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                     control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                     control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                     control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                     control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                     control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                     control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|                     control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                     control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                     control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                     control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                     control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                     control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                     control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                     control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  MVM_opcion7_super_mejorada|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  MVM_opcion7_super_mejorada|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  MVM_opcion7_super_mejorada|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                        gmem|       pointer|
+-----------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%NN_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %NN" [data_flow_example2_prueba1.cpp:61]   --->   Operation 8 'read' 'NN_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%MM_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %MM" [data_flow_example2_prueba1.cpp:61]   --->   Operation 9 'read' 'MM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [data_flow_example2_prueba1.cpp:61]   --->   Operation 10 'read' 'output_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%input2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input2" [data_flow_example2_prueba1.cpp:61]   --->   Operation 11 'read' 'input2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%input1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input1" [data_flow_example2_prueba1.cpp:61]   --->   Operation 12 'read' 'input1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%MM_c9 = alloca i64 1" [data_flow_example2_prueba1.cpp:61]   --->   Operation 13 'alloca' 'MM_c9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_c = alloca i64 1" [data_flow_example2_prueba1.cpp:61]   --->   Operation 14 'alloca' 'output_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%NN_c = alloca i64 1" [data_flow_example2_prueba1.cpp:61]   --->   Operation 15 'alloca' 'NN_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%MM_c = alloca i64 1" [data_flow_example2_prueba1.cpp:61]   --->   Operation 16 'alloca' 'MM_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer1_layer2 = alloca i64 1" [data_flow_example2_prueba1.cpp:72]   --->   Operation 17 'alloca' 'layer1_layer2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a = alloca i64 1" [data_flow_example2_prueba1.cpp:74]   --->   Operation 18 'alloca' 'a' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b1 = alloca i64 1" [data_flow_example2_prueba1.cpp:75]   --->   Operation 19 'alloca' 'b1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 20 [2/2] (6.91ns)   --->   "%call_ln79 = call void @producer3, i32 %a, i32 %b1, i32 %gmem, i64 %input1_read, i64 %input2_read, i32 %MM_read, i32 %NN_read, i64 %output_read, i32 %MM_c, i32 %NN_c, i64 %output_c" [data_flow_example2_prueba1.cpp:79]   --->   Operation 20 'call' 'call_ln79' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln79 = call void @producer3, i32 %a, i32 %b1, i32 %gmem, i64 %input1_read, i64 %input2_read, i32 %MM_read, i32 %NN_read, i64 %output_read, i32 %MM_c, i32 %NN_c, i64 %output_c" [data_flow_example2_prueba1.cpp:79]   --->   Operation 21 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln80 = call void @layer1, i32 %a, i32 %b1, i32 %layer1_layer2, i32 %MM_c, i32 %NN_c, i32 %MM_c9" [data_flow_example2_prueba1.cpp:80]   --->   Operation 22 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln80 = call void @layer1, i32 %a, i32 %b1, i32 %layer1_layer2, i32 %MM_c, i32 %NN_c, i32 %MM_c9" [data_flow_example2_prueba1.cpp:80]   --->   Operation 23 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln82 = call void @consumer, i32 %layer1_layer2, i32 %gmem, i64 %output_c, i32 %MM_c9" [data_flow_example2_prueba1.cpp:82]   --->   Operation 24 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_17"   --->   Operation 25 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 26 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_17, i32 0, i32 64, void @empty_14, void @empty_3, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input1, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_12, void @empty_1, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_11"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input1, void @empty_6, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_11"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input2, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_12, void @empty_10, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_11"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input2, void @empty_6, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_11"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_12, void @empty_5, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_11"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_6, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_11"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %MM"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_12, void @empty_4, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM, void @empty_6, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %NN"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NN, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_12, void @empty, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NN, void @empty_6, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_12, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @layer1_layer2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %layer1_layer2, i32 %layer1_layer2"   --->   Operation 42 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_layer2, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @a_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %a, i32 %a"   --->   Operation 44 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @b1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %b1, i32 %b1"   --->   Operation 46 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b1, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %MM_c, i32 %MM_c" [data_flow_example2_prueba1.cpp:61]   --->   Operation 48 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln61 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [data_flow_example2_prueba1.cpp:61]   --->   Operation 49 'specinterface' 'specinterface_ln61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @NN_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %NN_c, i32 %NN_c" [data_flow_example2_prueba1.cpp:61]   --->   Operation 50 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln61 = specinterface void @_ssdm_op_SpecInterface, i32 %NN_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [data_flow_example2_prueba1.cpp:61]   --->   Operation 51 'specinterface' 'specinterface_ln61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @output_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %output_c, i64 %output_c" [data_flow_example2_prueba1.cpp:61]   --->   Operation 52 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln61 = specinterface void @_ssdm_op_SpecInterface, i64 %output_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [data_flow_example2_prueba1.cpp:61]   --->   Operation 53 'specinterface' 'specinterface_ln61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @MM_c9_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %MM_c9, i32 %MM_c9" [data_flow_example2_prueba1.cpp:61]   --->   Operation 54 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln61 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [data_flow_example2_prueba1.cpp:61]   --->   Operation 55 'specinterface' 'specinterface_ln61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln82 = call void @consumer, i32 %layer1_layer2, i32 %gmem, i64 %output_c, i32 %MM_c9" [data_flow_example2_prueba1.cpp:82]   --->   Operation 56 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [data_flow_example2_prueba1.cpp:83]   --->   Operation 57 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
NN_read                  (read                ) [ 00110000]
MM_read                  (read                ) [ 00110000]
output_read              (read                ) [ 00110000]
input2_read              (read                ) [ 00110000]
input1_read              (read                ) [ 00110000]
MM_c9                    (alloca              ) [ 00111111]
output_c                 (alloca              ) [ 00111111]
NN_c                     (alloca              ) [ 00111111]
MM_c                     (alloca              ) [ 00111111]
layer1_layer2            (alloca              ) [ 00111111]
a                        (alloca              ) [ 00111111]
b1                       (alloca              ) [ 00111111]
call_ln79                (call                ) [ 00000000]
call_ln80                (call                ) [ 00000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000000]
spectopmodule_ln0        (spectopmodule       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty                    (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_31                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_32                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_33                 (specchannel         ) [ 00000000]
specinterface_ln61       (specinterface       ) [ 00000000]
empty_34                 (specchannel         ) [ 00000000]
specinterface_ln61       (specinterface       ) [ 00000000]
empty_35                 (specchannel         ) [ 00000000]
specinterface_ln61       (specinterface       ) [ 00000000]
empty_36                 (specchannel         ) [ 00000000]
specinterface_ln61       (specinterface       ) [ 00000000]
call_ln82                (call                ) [ 00000000]
ret_ln83                 (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="MM">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="NN">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NN"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="producer3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="consumer"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_layer2_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_c_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="NN_c_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_c_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_c9_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="MM_c9_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MM_c9/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="output_c_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_c/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="NN_c_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="NN_c/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="MM_c_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MM_c/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="layer1_layer2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_layer2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="a_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="b1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="NN_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="NN_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="MM_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="output_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="input2_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input2_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="input1_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_layer1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="3"/>
<pin id="157" dir="0" index="2" bw="32" slack="3"/>
<pin id="158" dir="0" index="3" bw="32" slack="3"/>
<pin id="159" dir="0" index="4" bw="32" slack="3"/>
<pin id="160" dir="0" index="5" bw="32" slack="3"/>
<pin id="161" dir="0" index="6" bw="32" slack="3"/>
<pin id="162" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln80/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_producer3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="0" index="2" bw="32" slack="1"/>
<pin id="168" dir="0" index="3" bw="32" slack="0"/>
<pin id="169" dir="0" index="4" bw="64" slack="1"/>
<pin id="170" dir="0" index="5" bw="64" slack="1"/>
<pin id="171" dir="0" index="6" bw="32" slack="1"/>
<pin id="172" dir="0" index="7" bw="32" slack="1"/>
<pin id="173" dir="0" index="8" bw="64" slack="1"/>
<pin id="174" dir="0" index="9" bw="32" slack="1"/>
<pin id="175" dir="0" index="10" bw="32" slack="1"/>
<pin id="176" dir="0" index="11" bw="64" slack="1"/>
<pin id="177" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_consumer_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="5"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="0" index="3" bw="64" slack="5"/>
<pin id="185" dir="0" index="4" bw="32" slack="5"/>
<pin id="186" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln82/6 "/>
</bind>
</comp>

<comp id="189" class="1005" name="NN_read_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="NN_read "/>
</bind>
</comp>

<comp id="194" class="1005" name="MM_read_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MM_read "/>
</bind>
</comp>

<comp id="199" class="1005" name="output_read_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_read "/>
</bind>
</comp>

<comp id="204" class="1005" name="input2_read_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input2_read "/>
</bind>
</comp>

<comp id="209" class="1005" name="input1_read_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="1"/>
<pin id="211" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input1_read "/>
</bind>
</comp>

<comp id="214" class="1005" name="MM_c9_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="3"/>
<pin id="216" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="MM_c9 "/>
</bind>
</comp>

<comp id="220" class="1005" name="output_c_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_c "/>
</bind>
</comp>

<comp id="226" class="1005" name="NN_c_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="NN_c "/>
</bind>
</comp>

<comp id="232" class="1005" name="MM_c_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MM_c "/>
</bind>
</comp>

<comp id="238" class="1005" name="layer1_layer2_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="3"/>
<pin id="240" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="layer1_layer2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="a_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="250" class="1005" name="b1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="124" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="164" pin=7"/></net>

<net id="197"><net_src comp="130" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="164" pin=6"/></net>

<net id="202"><net_src comp="136" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="164" pin=8"/></net>

<net id="207"><net_src comp="142" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="164" pin=5"/></net>

<net id="212"><net_src comp="148" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="217"><net_src comp="96" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="223"><net_src comp="100" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="164" pin=11"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="180" pin=3"/></net>

<net id="229"><net_src comp="104" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="164" pin=10"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="235"><net_src comp="108" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="164" pin=9"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="241"><net_src comp="112" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="247"><net_src comp="116" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="253"><net_src comp="120" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="154" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {6 7 }
 - Input state : 
	Port: MVM_opcion7_super_mejorada : gmem | {2 3 }
	Port: MVM_opcion7_super_mejorada : input1 | {1 }
	Port: MVM_opcion7_super_mejorada : input2 | {1 }
	Port: MVM_opcion7_super_mejorada : output_r | {1 }
	Port: MVM_opcion7_super_mejorada : MM | {1 }
	Port: MVM_opcion7_super_mejorada : NN | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|          |    grp_layer1_fu_154    |    37   |  5.0026 |   3758  |   5772  |
|   call   |   grp_producer3_fu_164  |    0    |  4.764  |   1347  |   596   |
|          |   grp_consumer_fu_180   |    0    |  1.588  |   191   |    73   |
|----------|-------------------------|---------|---------|---------|---------|
|          |   NN_read_read_fu_124   |    0    |    0    |    0    |    0    |
|          |   MM_read_read_fu_130   |    0    |    0    |    0    |    0    |
|   read   | output_read_read_fu_136 |    0    |    0    |    0    |    0    |
|          | input2_read_read_fu_142 |    0    |    0    |    0    |    0    |
|          | input1_read_read_fu_148 |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    37   | 11.3546 |   5296  |   6441  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    MM_c9_reg_214    |   32   |
|     MM_c_reg_232    |   32   |
|   MM_read_reg_194   |   32   |
|     NN_c_reg_226    |   32   |
|   NN_read_reg_189   |   32   |
|      a_reg_244      |   32   |
|      b1_reg_250     |   32   |
| input1_read_reg_209 |   64   |
| input2_read_reg_204 |   64   |
|layer1_layer2_reg_238|   32   |
|   output_c_reg_220  |   64   |
| output_read_reg_199 |   64   |
+---------------------+--------+
|        Total        |   512  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   37   |   11   |  5296  |  6441  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   512  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   37   |   11   |  5808  |  6441  |
+-----------+--------+--------+--------+--------+
