# LDA imm (0xA9)

```
    NOP
    LDA   #A5
    NOP
```

|T|PHI1|PHI2|R/W Mode|Notes|
|---|---|---|---|---|
|T0+T2|![A9_LDA_T02_PHI1](/BreakingNESWiki/imgstore/ops/A9_LDA_T02_PHI1.jpg)|![A9_LDA_T02_PHI2](/BreakingNESWiki/imgstore/ops/A9_LDA_T02_PHI2.jpg)|Read | |
|T1|![A9_LDA_T1_PHI1](/BreakingNESWiki/imgstore/ops/A9_LDA_T1_PHI1.jpg)|![A9_LDA_T1_PHI2](/BreakingNESWiki/imgstore/ops/A9_LDA_T1_PHI2.jpg)|Read | |

## LDA (0xA9), T02 (PHI1)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 1, /T0: 0, /T1X: 1, 0/IR: 0, FETCH: 1, /ready: 0, WR: 0, ACRL1: 1, ACRL2: 1, T6: 0, T7: 0, ENDS: 0, ENDX: 1, TRES1: 0, TRESX: 1|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 0, TRES2: 0, /T2: 0, /T3: 1, /T4: 1, /T5: 1|
|Decoder|28: T2, 34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0), 83: ABS/2, 121: /IR6, 128: IMPL|
|Commands|S_S, DB_ADD, SB_ADD, SUMS, ADD_SB7, ADD_SB06, ADH_PCH, PCH_ADH, ADL_PCL, PCL_ADL, ADH_ABH, ADL_ABL, SB_DB|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|1|
|Regs|IR=0xA9, PD=0xA9, Y=0x00, X=0x00, S=0xFD, AI=0xFE, BI=0xFE, ADD=0xFE, AC=0x0A|
|PCL|0x02|
|PCH|0xC0|
|ABL|0x02|
|ABH|0xC0|
|DL|0xA9|
|DOR|0xFE|
|Flags|C: 0, Z: 0, I: 1, D: 0, B: 1, V: 0, N: 1|
|Buses|SB=0xFE, DB=0xFE, ADL=0x02, ADH=0xC0|

![A9_LDA_T02_PHI1](/BreakingNESWiki/imgstore/ops/A9_LDA_T02_PHI1.jpg)

## LDA (0xA9), T02 (PHI2)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 1, /T0: 0, /T1X: 1, 0/IR: 1, FETCH: 0, /ready: 0, WR: 0, ACRL1: 1, ACRL2: 1, T6: 0, T7: 0, ENDS: 1, ENDX: 1, TRES1: 1, TRESX: 0|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 0, TRES2: 0, /T2: 0, /T3: 1, /T4: 1, /T5: 1|
|Decoder|28: T2, 34: T0 ANY, 64: LDA (T0), 65: ALL ODD (T0), 83: ABS/2, 121: /IR6, 128: IMPL|
|Commands|SUMS, PCH_ADH, PCL_ADL, ADH_ABH, ADL_ABL, SB_DB, DL_DB, DBZ_Z, DB_N|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|1|
|Regs|IR=0xA9, PD=0x00, Y=0x00, X=0x00, S=0xFD, AI=0xFE, BI=0xFE, ADD=0xFC, AC=0x0A|
|PCL|0x03|
|PCH|0xC0|
|ABL|0x02|
|ABH|0xC0|
|DL|0x00|
|DOR|0xFE|
|Flags|C: 0, Z: 0, I: 1, D: 0, B: 1, V: 0, N: 1|
|Buses|SB=0xFF, DB=0xFF, ADL=0x03, ADH=0xC0|

![A9_LDA_T02_PHI2](/BreakingNESWiki/imgstore/ops/A9_LDA_T02_PHI2.jpg)

## LDA (0xA9), T1 (PHI1)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 0, /T0: 1, /T1X: 0, 0/IR: 1, FETCH: 0, /ready: 0, WR: 0, ACRL1: 1, ACRL2: 1, T6: 0, T7: 0, ENDS: 1, ENDX: 1, TRES1: 1, TRESX: 0|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 1, TRES2: 1, /T2: 1, /T3: 1, /T4: 1, /T5: 1|
|Decoder|121: /IR6, 128: IMPL|
|Commands|S_S, DB_ADD, SB_ADD, SUMS, SB_AC, ADH_PCH, PCH_ADH, ADL_PCL, PCL_ADL, ADH_ABH, ADL_ABL, SB_DB, DL_DB, DBZ_Z, DB_N|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|1|
|Regs|IR=0xA9, PD=0x00, Y=0x00, X=0x00, S=0xFD, AI=0x00, BI=0x00, ADD=0xFC, AC=0x00|
|PCL|0x03|
|PCH|0xC0|
|ABL|0x03|
|ABH|0xC0|
|DL|0x00|
|DOR|0x00|
|Flags|C: 0, Z: 1, I: 1, D: 0, B: 1, V: 0, N: 0|
|Buses|SB=0x00, DB=0x00, ADL=0x03, ADH=0xC0|

![A9_LDA_T1_PHI1](/BreakingNESWiki/imgstore/ops/A9_LDA_T1_PHI1.jpg)

## LDA (0xA9), T1 (PHI2)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 0, /T0: 1, /T1X: 0, 0/IR: 0, FETCH: 1, /ready: 0, WR: 0, ACRL1: 0, ACRL2: 1, T6: 0, T7: 0, ENDS: 0, ENDX: 1, TRES1: 0, TRESX: 1|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 1, TRES2: 1, /T2: 1, /T3: 1, /T4: 1, /T5: 1|
|Decoder|121: /IR6, 128: IMPL|
|Commands|SUMS, ADD_SB7, ADD_SB06, PCH_ADH, PCL_ADL, ADH_ABH, ADL_ABL, SB_DB|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|1|
|Regs|IR=0xA9, PD=0xEA, Y=0x00, X=0x00, S=0xFD, AI=0x00, BI=0x00, ADD=0x00, AC=0x00|
|PCL|0x04|
|PCH|0xC0|
|ABL|0x03|
|ABH|0xC0|
|DL|0xEA|
|DOR|0x00|
|Flags|C: 0, Z: 1, I: 1, D: 0, B: 1, V: 0, N: 0|
|Buses|SB=0x00, DB=0x00, ADL=0x04, ADH=0xC0|

![A9_LDA_T1_PHI2](/BreakingNESWiki/imgstore/ops/A9_LDA_T1_PHI2.jpg)

## Next NOP T0+2 PHI1

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 1, /T0: 0, /T1X: 1, 0/IR: 0, FETCH: 1, /ready: 0, WR: 0, ACRL1: 0, ACRL2: 1, T6: 0, T7: 0, ENDS: 0, ENDX: 1, TRES1: 0, TRESX: 1|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 0, TRES2: 0, /T2: 0, /T3: 1, /T4: 1, /T5: 1|
|Decoder|28: T2, 34: T0 ANY, 44: INC NOP (TX), 83: ABS/2, 106: LSR ROR DEC INC DEX NOP (4x4 bottom right) (TX), 128: IMPL|
|Commands|S_S, DB_ADD, SB_ADD, SUMS, ADD_SB7, ADD_SB06, ADH_PCH, PCH_ADH, ADL_PCL, PCL_ADL, ADH_ABH, ADL_ABL, SB_DB|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|0|
|Regs|IR=0xEA, PD=0xEA, Y=0x00, X=0x00, S=0xFD, AI=0x00, BI=0x00, ADD=0x00, AC=0x00|
|PCL|0x04|
|PCH|0xC0|
|ABL|0x04|
|ABH|0xC0|
|DL|0xEA|
|DOR|0x00|
|Flags|C: 0, Z: 1, I: 1, D: 0, B: 1, V: 0, N: 0|
|Buses|SB=0x00, DB=0x00, ADL=0x04, ADH=0xC0|
