vendor_name = ModelSim
source_file = 1, /home/thierryara/Documentos/USP/Quartus_projeto/Reg4.bdf
source_file = 1, /home/thierryara/Documentos/USP/Quartus_projeto/CPU.bdf
source_file = 1, /home/thierryara/Documentos/USP/Quartus_projeto/Waveform.vwf
source_file = 1, /home/thierryara/Documentos/USP/Quartus_projeto/Count8.bdf
source_file = 1, /home/thierryara/Documentos/USP/Quartus_projeto/Reg16.bdf
source_file = 1, /home/thierryara/Documentos/USP/Quartus_projeto/Waveform1.vwf
source_file = 1, /home/thierryara/Documentos/USP/Quartus_projeto/testeBUS.bdf
source_file = 1, /home/thierryara/Documentos/USP/Quartus_projeto/db/CPU.cbx.xml
design_name = testeBUS
instance = comp, \B~output , B~output, testeBUS, 1
instance = comp, \A[0]~input , A[0]~input, testeBUS, 1
instance = comp, \A[1]~input , A[1]~input, testeBUS, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
