___
ðŸ“† 2025-12-03 08:01

âœ… Status: #basic #FPGA #VERILOG #DESIGN 

ðŸ”— Permalink: [[VERILOG]] [[FPGA]] 
___

# VERILOG CODING STANDARD

# 1. Scope
- Define a restricted form of Verilog which uses a limited number of programming idioms. These restricted reduce bugs, make the code easier, and aim to give consistent synthesis results 
- Not define any typesetting conventions
# 2. Verilog Language Versions
- Use Verilog-2001