0.7
2020.2
Jun 10 2021
20:04:57
D:/CNN_Topic/CNN_Topic.gen/sources_1/ip/Fully_Connected_bram/sim/Fully_Connected_bram.v,1647785704,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/new/CNN.v,,Fully_Connected_bram,,,,,,,,
D:/CNN_Topic/CNN_Topic.gen/sources_1/ip/image_bram/sim/image_bram.v,1649247144,verilog,,D:/CNN_Topic/CNN_Topic.gen/sources_1/ip/Fully_Connected_bram/sim/Fully_Connected_bram.v,,image_bram,,,,,,,,
D:/CNN_Topic/CNN_Topic.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sim_1/imports/new/CNN_tb.v,1647866143,verilog,,,,CNN_tb,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/accelerator.v,1647439092,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/new/acclerator_1.v,,acclerator,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/comparator2.v,1647707742,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/control_logic2.v,,comparator2,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/control_logic2.v,1666947654,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/input_mux.v,,control_logic2,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/convolver.v,1647799760,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/input_mux.v,,convolver,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/input_mux.v,1644729966,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/max_reg.v,,input_mux,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/mac_manual.v,1644729966,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/max_reg.v,,mac_manual,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/max_reg.v,1644729966,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/pooler.v,,max_reg,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/pooler.v,1644939720,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/new/pooler2.v,,pooler,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/qadd.v,1644729966,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/qmult.v,,qadd,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/qmult.v,1644729966,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/relu.v,,qmult,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/relu.v,1644729966,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/variable_shift_reg.v,,relu,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/variable_shift_reg.v,1644729966,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sim_1/imports/new/CNN_tb.v,,variable_shift_reg,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/new/CNN.v,1649247692,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/new/Fully_Connected.v,,CNN,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/new/Fully_Connected.v,1647865923,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/accelerator.v,,Fully_Connected,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/new/acclerator_1.v,1647417324,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/new/acclerator_11.v,,acclerator_1,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/new/acclerator_11.v,1647767698,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/comparator2.v,,acclerator_11,,,,,,,,
D:/CNN_Topic/CNN_Topic.srcs/sources_1/new/pooler2.v,1648303686,verilog,,D:/CNN_Topic/CNN_Topic.srcs/sources_1/imports/FPGA/qadd.v,,pooler2,,,,,,,,
