Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 22:46:09 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/single_port_ram_21_8/post_route_timing.rpt
| Design       : single_port_ram_21_8
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
addr[6]                        RAM_reg/ADDRARDADDR[10]        inf           
addr[7]                        RAM_reg/ADDRARDADDR[11]        inf           
addr[0]                        RAM_reg/ADDRARDADDR[4]         inf           
addr[1]                        RAM_reg/ADDRARDADDR[5]         inf           
addr[2]                        RAM_reg/ADDRARDADDR[6]         inf           
addr[3]                        RAM_reg/ADDRARDADDR[7]         inf           
addr[4]                        RAM_reg/ADDRARDADDR[8]         inf           
addr[5]                        RAM_reg/ADDRARDADDR[9]         inf           
addr[6]                        RAM_reg/ADDRBWRADDR[10]        inf           
addr[7]                        RAM_reg/ADDRBWRADDR[11]        inf           
addr[0]                        RAM_reg/ADDRBWRADDR[4]         inf           
addr[1]                        RAM_reg/ADDRBWRADDR[5]         inf           
addr[2]                        RAM_reg/ADDRBWRADDR[6]         inf           
addr[3]                        RAM_reg/ADDRBWRADDR[7]         inf           
addr[4]                        RAM_reg/ADDRBWRADDR[8]         inf           
addr[5]                        RAM_reg/ADDRBWRADDR[9]         inf           
data[0]                        RAM_reg/DIADI[0]               inf           
data[10]                       RAM_reg/DIADI[10]              inf           
data[11]                       RAM_reg/DIADI[11]              inf           
data[12]                       RAM_reg/DIADI[12]              inf           
data[13]                       RAM_reg/DIADI[13]              inf           
data[14]                       RAM_reg/DIADI[14]              inf           
data[15]                       RAM_reg/DIADI[15]              inf           
data[1]                        RAM_reg/DIADI[1]               inf           
data[2]                        RAM_reg/DIADI[2]               inf           
data[3]                        RAM_reg/DIADI[3]               inf           
data[4]                        RAM_reg/DIADI[4]               inf           
data[5]                        RAM_reg/DIADI[5]               inf           
data[6]                        RAM_reg/DIADI[6]               inf           
data[7]                        RAM_reg/DIADI[7]               inf           
data[8]                        RAM_reg/DIADI[8]               inf           
data[9]                        RAM_reg/DIADI[9]               inf           
data[18]                       RAM_reg/DIBDI[0]               inf           
data[19]                       RAM_reg/DIBDI[1]               inf           
data[20]                       RAM_reg/DIBDI[2]               inf           
data[16]                       RAM_reg/DIPADIP[0]             inf           
data[17]                       RAM_reg/DIPADIP[1]             inf           
we                             RAM_reg/ENARDEN                inf           
we                             RAM_reg/ENBWREN                inf           
RAM_reg/CLKARDCLK              out[0]                         inf           
RAM_reg/CLKARDCLK              out[10]                        inf           
RAM_reg/CLKARDCLK              out[11]                        inf           
RAM_reg/CLKARDCLK              out[12]                        inf           
RAM_reg/CLKARDCLK              out[13]                        inf           
RAM_reg/CLKARDCLK              out[14]                        inf           
RAM_reg/CLKARDCLK              out[15]                        inf           
RAM_reg/CLKARDCLK              out[16]                        inf           
RAM_reg/CLKARDCLK              out[17]                        inf           
RAM_reg/CLKBWRCLK              out[18]                        inf           
RAM_reg/CLKBWRCLK              out[19]                        inf           
RAM_reg/CLKARDCLK              out[1]                         inf           
RAM_reg/CLKBWRCLK              out[20]                        inf           
RAM_reg/CLKARDCLK              out[2]                         inf           
RAM_reg/CLKARDCLK              out[3]                         inf           
RAM_reg/CLKARDCLK              out[4]                         inf           
RAM_reg/CLKARDCLK              out[5]                         inf           
RAM_reg/CLKARDCLK              out[6]                         inf           
RAM_reg/CLKARDCLK              out[7]                         inf           
RAM_reg/CLKARDCLK              out[8]                         inf           
RAM_reg/CLKARDCLK              out[9]                         inf           



