 
                              IC Compiler II (TM)

             Version T-2022.03-SP4 for linux64 - Aug 31, 2022 -SLE

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Warning: Cannot use command line editor for terminal type 'xterm-256color'. (CLE-100)
icc2_shell> open_block /home1/PD08/Vaishnavii/VLSI_PD/main_project_RISC_V/PNR/work/riscv_block_10:riscv_pns.design
Information: User units loaded from library 'saed32_hvt|saed32_hvt_std' (LNK-040)
Opening block 'riscv_block_10:riscv_pns.design' in edit mode
icc2_shell> link_block
Using libraries: riscv_block_10 saed32_1p9m_tech saed32_hvt saed32_lvt saed32_rvt saed32_sram_lp
Warning: In library riscv_block_10, no block views exist for block msrv32_top. (LNK-064)
Visiting block riscv_block_10:riscv_pns.design
Design 'msrv32_top' was successfully linked.
1
icc2_shell> 
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:12:45 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.7} {pitch: 3.7} {offset: 2} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.7} {pitch: 14} {offset: 3} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 135 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 10
Direction of partitions: vertical
Number of wires: 107
Checking DRC for 107 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of wires: 28
Checking DRC for 28 wires:5% 10% 20% 25% 35% 40% 50% 55% 60% 70% 75% 85% 90% 100%
Creating 135 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 1498
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 1498 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 1498
Checking DRC for 1498 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 270 stacked vias.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 270
Checking DRC for 270 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 1498 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 270 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 135 wires.
Committing wires takes 0.00 seconds.
Committed 1768 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:15:56 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.7} {pitch: 3.7} {offset: 2} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.7} {pitch: 3.7} {offset: 3} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 213 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 10
Direction of partitions: vertical
Number of wires: 107
Checking DRC for 107 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of wires: 106
Checking DRC for 106 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 213 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 5671
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 5671 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of vias: 5671
Checking DRC for 5671 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 1.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 5671 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 213 wires.
Committing wires takes 0.00 seconds.
Committed 5671 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:16:25 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ringSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.7} {pitch: 10} {offset: 2} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.7} {pitch: 3.7} {offset: 3} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_meshSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 146 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 40
Checking DRC for 40 wires:20% 25% 30% 40% 50% 55% 60% 65% 75% 80% 85% 90% 100%
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of wires: 106
Checking DRC for 106 wires:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 95% 100%
Creating 146 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 2120
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 2120 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of vias: 2120
Checking DRC for 2120 stacked vias:5% 10% 20% 30% 35% 50% 55% 60% 80% 85% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 1.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 292 stacked vias.
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of vias: 292
Checking DRC for 292 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 2120 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 292 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 146 wires.
Committing wires takes 0.00 seconds.
Committed 2412 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:17:07 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.7} {pitch: 10} {offset: 5} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.7} {pitch: 3.7} {offset: 3} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_meshSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 145 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 39
Checking DRC for 39 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of wires: 106
Checking DRC for 106 wires:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 145 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 2067
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 2067 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of vias: 2067
Checking DRC for 2067 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 1.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 2067 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 145 wires.
Committing wires takes 0.00 seconds.
Committed 2067 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:17:42 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.7} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.7} {pitch: 3.7} {offset: 3} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_meshSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 144 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:5% 15% 20% 25% 35% 40% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of wires: 106
Checking DRC for 106 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 144 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 2014
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 2014 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of vias: 2014
Checking DRC for 2014 stacked vias:5% 10% 15% 20% 25% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 2014 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 144 wires.
Committing wires takes 0.00 seconds.
Committed 2014 vias.
Committed 0 wires for via creation.
Committing vias takes 1.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:18:30 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 1} {pitch: 3.7} {offset: 2} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.7} {pitch: 3.7} {offset: 2} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 214 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 10
Direction of partitions: vertical
Number of wires: 107
Checking DRC for 107 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of wires: 107
Checking DRC for 107 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 90% 95% 100%
Creating 214 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 5725
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 5725 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of vias: 5725
Checking DRC for 5725 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 2.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 5725 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 214 wires.
Committing wires takes 0.00 seconds.
Committed 5725 vias.
Committed 0 wires for via creation.
Committing vias takes 1.00 seconds.
Overall PG creation runtime: 3 seconds.
Successfully compiled PG.
Overall runtime: 3 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:19:02 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 1} {pitch: 3.7} {offset: 2} {spacing: interleaving}} {{horizontal_layer: M9} {width: 1.2} {pitch: 3.7} {offset: 2} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_meshSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 214 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 10
Direction of partitions: vertical
Number of wires: 107
Checking DRC for 107 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of wires: 107
Checking DRC for 107 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 214 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 5725
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 5725 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of vias: 5725
Checking DRC for 5725 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 3.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 5725 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 214 wires.
Committing wires takes 0.00 seconds.
Committed 5725 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 3 seconds.
Successfully compiled PG.
Overall runtime: 3 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:19:45 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.2} {pitch: 3.7} {offset: 2} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.2} {pitch: 3.7} {offset: 2} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_meshSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 215 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 10
Direction of partitions: vertical
Number of wires: 108
Checking DRC for 108 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of wires: 107
Checking DRC for 107 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 215 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 5778
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 5778 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of vias: 5778
Checking DRC for 5778 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 1.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 5778 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 215 wires.
Committing wires takes 0.00 seconds.
Committed 5778 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:20:13 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.09} {pitch: 3.7} {offset: 2} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.2} {pitch: 3.7} {offset: 2} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_meshSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 215 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 10
Direction of partitions: vertical
Number of wires: 108
Checking DRC for 108 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of wires: 107
Checking DRC for 107 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 215 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 5778
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 5778 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 10
Direction of partitions: horizontal
Number of vias: 5778
Checking DRC for 5778 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 2.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 5778 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 215 wires.
Committing wires takes 0.00 seconds.
Committed 5778 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:23:08 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 3} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 3} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 76 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Creating 76 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 722
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 722 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 76 wires.
Committing wires takes 0.00 seconds.
Committed 722 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:24:24 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_meshSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 76 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Creating 76 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 722
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 722 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:5% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 80% 85% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 76 wires.
Committing wires takes 0.00 seconds.
Committed 722 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:26:14 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.5} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.5} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_meshSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 76 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 90% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:0% 10% 15% 20% 25% 30% 35% 40% 45% 50% 65% 70% 75% 80% 85% 90% 100%
Creating 76 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 722
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 722 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:10% 15% 20% 45% 50% 55% 60% 65% 70% 75% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 76 wires.
Committing wires takes 0.00 seconds.
Committed 722 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:26:48 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.3} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.3} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_meshSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 77 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 39
Checking DRC for 39 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Creating 77 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 741
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 741 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 741
Checking DRC for 741 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 741 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 77 wires.
Committing wires takes 0.00 seconds.
Committed 741 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:27:36 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_meshSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 76 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 65% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Creating 76 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 722
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 722 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:0% 5% 10% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 76 wires.
Committing wires takes 0.00 seconds.
Committed 722 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:28:06 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.8} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.8} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 76 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:10% 20% 30% 35% 35% 35% 40% 50% 55% 60% 65% 70% 80% 85% 90% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 100%
Creating 76 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 722
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 722 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:0% 5% 10% 15% 15% 20% 25% 30% 35% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 76 wires.
Committing wires takes 0.00 seconds.
Committed 722 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:28:47 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_meshSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 76 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Creating 76 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 722
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 722 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 76 wires.
Committing wires takes 0.00 seconds.
Committed 722 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
####################### PNS SCRIPT ##################################
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:38:53 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# LOWER MESH CREATION (M8 & M9)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
Information: script '/tmp/icc2_shell-2.xzwLUN'
                stopped at line 4 due to EOF. (CMD-081)
Information: script '/tmp/icc2_shell-2.qWTCMg'
                stopped at line 1 due to EOF. (CMD-081)
compile_pg -strategies M2_mesh
Information: The command 'compile_pg' cleared the undo history. (UNDO-016)
Sanity check for inputs.
Warning: M2_mesh is undefined. (PGR-506)
This strategy M2_mesh is ignored.
No valid strategy is specified.
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
No pattern is found.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:40:06 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
reate_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Error: unknown command 'reate_pg_mesh_pattern' (CMD-005)
Information: script '/tmp/icc2_shell-2.vhQcSD'
                stopped at line 1 due to error. (CMD-081)
Extended error info:

    while executing
"reate_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M..."
    (file "/tmp/icc2_shell-2.vhQcSD" line 1)
 -- End Extended Error Info
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_meshSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 76 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:5% 10% 15% 20% 25% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Creating 76 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 722
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 722 stacked vias for strategy M8M9_mesh.
0% Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:5% 10% 20% 30% 35% 40% 45% 50% 60% 65% 70% 75% 75% 80% 85% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 1.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 76 wires.
Committing wires takes 0.00 seconds.
Committed 722 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
Information: script '/tmp/icc2_shell-2.DNUeDT'
                stopped at line 1 due to EOF. (CMD-081)
Information: script '/tmp/icc2_shell-2.NUXntL'
                stopped at line 1 due to EOF. (CMD-081)
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:42:12 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Information: script '/tmp/icc2_shell-2.AbIppA'
                stopped at line 1 due to EOF. (CMD-081)
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-04-10 09:44:43 / Session: 0.63 hr / Command: 0.00 hr / Memory: 606 MB (FLW-8100)
Information: The command 'place_pins' cleared the undo history. (UNDO-016)
Load DB...
CPU Time for load db: 00:00:00.03u 00:00:00.00s 00:00:00.04e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 239
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Number of PG ports on blocks: 0
Number of pins created: 239
CPU Time for Pin Creation: 00:00:00.04u 00:00:00.00s 00:00:00.04e: 
Total Pin Placement CPU Time: 00:00:00.09u 00:00:00.00s 00:00:00.10e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-04-10 09:44:43 / Session: 0.63 hr / Command: 0.00 hr / Memory: 606 MB (FLW-8100)
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
No pattern is found.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:44:56 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Information: script '/tmp/icc2_shell-2.IxlKEQ'
                stopped at line 1 due to EOF. (CMD-081)
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Information: The command 'set_pg_strategy' cleared the undo history. (UNDO-016)
Pattern mesh_pattern is undefined.
Error: For option -pattern, the specified value {name: mesh_pattern} {nets: VDD VSS} is invalid. (PGR-002)
Fail to set PG strategy M2_mesh.
Information: script '/tmp/icc2_shell-2.GNJwzh'
                stopped at line 1 due to error. (CMD-081)
Extended error info:

    while executing
"set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}"
    (file "/tmp/icc2_shell-2.GNJwzh" line 1)
 -- End Extended Error Info
initialize_floorplan -control_type die -side_ratio {2.5 2.5} -core_offset {8.5} -core_utilization {0.7} -orientation N
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.33%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
No pattern is found.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:45:56 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.6} {pitch: 10} {offset: 10}} 
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 38 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 85% 90% 100%
Creating 38 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 38 wires.
Committing wires takes 1.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 76 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:10% 15% 20% 20% 25% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Creating 76 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 722
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 722 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 722 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:5% 10% 15% 25% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 70% 75% 80% 85% 95% 100%
Via DRC checking runtime 2.00 seconds.
via connection runtime: 2 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 76 wires.
Committing wires takes 0.00 seconds.
Committed 5415 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -drag {{17.416 99.853} {14.562 98.316}} -scale 0.2195
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {14.562 98.316} -scale 0.2195
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {18.184 110.992} -scale 0.0549
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {13.300 111.596} -scale 0.0549
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {202.673 116.315} -scale 0.2195
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {24.769 118.401} -scale 0.1097
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
####################### PNS SCRIPT ##################################
remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:50:10 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 76 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:100%
Creating 76 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 722
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 722 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:10% 10% 25% 30% 45% 60% 80% 85% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 76 wires.
Committing wires takes 0.00 seconds.
Committed 722 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {18.404 110.499} -scale 0.1097
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {13.794 110.938} -scale 0.1097
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.6} {pitch: 10} {offset: 10}} 
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_meshSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 38 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Creating 38 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 722 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 38 wires.
Committing wires takes 0.00 seconds.
Committed 4693 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_railsSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:5% 100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 4560 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 4560
Checking DRC for 4560 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
1444 regular vias are not fixed
Via DRC checking runtime 7.00 seconds.
via connection runtime: 7 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 3116 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 1140 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 1976 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 1976 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 7 seconds.
Successfully compiled PG.
Overall runtime: 7 seconds.
1
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:52:44 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.6} {pitch: 10} {offset: 10}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_meshSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 38 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:100%
Creating 38 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 76 stacked vias.
Number of vias: 76
Checking DRC for 76 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 76 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 38 wires.
Committing wires takes 0.00 seconds.
Committed 532 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:54:26 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 76 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:65% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:0% 5% 45% 50% 55% 55% 100%
Creating 76 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 722
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 722 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 152 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 152
Checking DRC for 152 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 60% 65% 70% 80% 85% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 152 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 76 wires.
Committing wires takes 0.00 seconds.
Committed 874 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.6} {pitch: 10} {offset: 10}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 38 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Creating 38 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 798 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 798
Checking DRC for 798 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 798 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 399 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 399 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 19 wires.
Committing wires takes 0.00 seconds.
Committed 2793 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_railsSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 3420 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 3420
Checking DRC for 3420 stacked vias:5% 10% 15% 20% 25% 30% 40% 50% 55% 60% 70% 75% 80% 85% 90% 95% 100%
152 regular vias are not fixed
Via DRC checking runtime 4.00 seconds.
via connection runtime: 4 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 3268 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 2280 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 988 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 988 vias.
Committed 0 wires for via creation.
Committing vias takes 1.00 seconds.
Overall PG creation runtime: 6 seconds.
Successfully compiled PG.
Overall runtime: 6 seconds.
1
shape_blocks
Information: Starting 'shape_blocks' (FLW-8000)
Information: Time: 2025-04-10 09:58:08 / Session: 0.86 hr / Command: 0.00 hr / Memory: 621 MB (FLW-8100)
Creating appropriate block views (if needed)...

shape_blocks starts ...

    Load design data ...
Info: There is no shaping object. Nothing can be done for shaping.

Information: Elapsed time for shape_block excluding pending time: 00:00:00.02. (DPUI-902)
Information: CPU time for shape_block : 00:00:00.02. (DPUI-903)
Information: Peak memory usage for shape_block : 621 MB. (DPUI-904)
Shaping done
Information: Ending 'shape_blocks' (FLW-8001)
Information: Time: 2025-04-10 09:58:08 / Session: 0.86 hr / Command: 0.00 hr / Memory: 621 MB (FLW-8100)
1
create_placement -floorplan 
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-10 09:58:14 / Session: 0.86 hr / Command: 0.00 hr / Memory: 621 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for riscv_pns, hor/vert channel sizes are 9.9484/9.9484
Placing top level std cells.
Warning: Corner default:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 8694 cells affected for early, 8694 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 09:58:19 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design riscv_pns: 169199.619 microns.
    number of nets with unassigned pins: 234
  wire length in design riscv_pns (see through blk pins): 169199.619 microns.
  ------------------
  Total wire length: 169199.619 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design riscv_pns:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design riscv_pns:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design riscv_pns: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view riscv_pns_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:05.74. (DPUI-902)
Information: CPU time for create_placement : 00:00:05.01. (DPUI-903)
Information: Peak memory usage for create_placement : 798 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-10 09:58:19 / Session: 0.86 hr / Command: 0.00 hr / Memory: 799 MB (FLW-8100)
1
create_placement -floorplan
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-10 10:09:10 / Session: 1.04 hr / Command: 0.00 hr / Memory: 799 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for riscv_pns, hor/vert channel sizes are 9.9484/9.9484
Placing top level std cells.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:09:13 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design riscv_pns: 169199.619 microns.
    number of nets with unassigned pins: 234
  wire length in design riscv_pns (see through blk pins): 169199.619 microns.
  ------------------
  Total wire length: 169199.619 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design riscv_pns:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design riscv_pns:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design riscv_pns: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view riscv_pns_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:03.46. (DPUI-902)
Information: CPU time for create_placement : 00:00:03.26. (DPUI-903)
Information: Peak memory usage for create_placement : 798 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-10 10:09:13 / Session: 1.04 hr / Command: 0.00 hr / Memory: 799 MB (FLW-8100)
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-04-10 10:09:38 / Session: 1.05 hr / Command: 0.00 hr / Memory: 799 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.03u 00:00:00.00s 00:00:00.04e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 239 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
msrv32_top             M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell riscv_pns has duplicated redundant library pin shapes at {0.001 -1.368} {217.183 -1.064} on layer M2. (ZRT-625)
Warning: Master cell riscv_pns has duplicated redundant library pin shapes at {0.001 -1.368} {217.183 -1.064} on layer M2. (ZRT-625)
Warning: Master cell riscv_pns has duplicated redundant library pin shapes at {0.001 -1.368} {217.183 -1.064} on layer M2. (ZRT-625)
Warning: Master cell riscv_pns has duplicated redundant library pin shapes at {0.001 -1.368} {217.183 -1.064} on layer M2. (ZRT-625)
Warning: Master cell riscv_pns has duplicated redundant library pin shapes at {0.001 -1.368} {217.183 -1.064} on layer M2. (ZRT-625)
Warning: Master cell riscv_pns has duplicated redundant library pin shapes at {0.001 -1.368} {217.183 -1.064} on layer M2. (ZRT-625)
Warning: Master cell riscv_pns has duplicated redundant library pin shapes at {0.001 -1.368} {217.183 -1.064} on layer M2. (ZRT-625)
Warning: Master cell riscv_pns has duplicated redundant library pin shapes at {0.001 -1.368} {217.183 -1.064} on layer M2. (ZRT-625)
Warning: Master cell riscv_pns has duplicated redundant library pin shapes at {0.001 -1.368} {217.183 -1.064} on layer M2. (ZRT-625)
Warning: Master cell riscv_pns has duplicated redundant library pin shapes at {0.001 -1.368} {217.183 -1.064} on layer M2. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   43  Alloctr   44  Proc 7836 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,218.86um,217.64um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   48  Alloctr   48  Proc 7836 
Net statistics:
Total number of nets to route for block pin placement     = 236
Number of interface nets to route for block pin placement = 236
Net length statistics: 
Net Count(Ignore Fully Rted) 482, Total Half Perimeter Wire Length (HPWL) 53330 microns
HPWL   0 ~   50 microns: Net Count      231     Total HPWL          904 microns
HPWL  50 ~  100 microns: Net Count       14     Total HPWL          810 microns
HPWL 100 ~  200 microns: Net Count        1     Total HPWL          157 microns
HPWL 200 ~  300 microns: Net Count      235     Total HPWL        51065 microns
HPWL 300 ~  400 microns: Net Count        1     Total HPWL          393 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   48  Alloctr   49  Proc 7836 
Number of partitions: 1 (1 x 1)
Size of partitions: 19 gCells x 19 gCells
Average gCell capacity  70.58    on layer (1)    M1
Average gCell capacity  71.09    on layer (2)    M2
Average gCell capacity  35.36    on layer (3)    M3
Average gCell capacity  35.84    on layer (4)    M4
Average gCell capacity  17.66    on layer (5)    M5
Average gCell capacity  17.90    on layer (6)    M6
Average gCell capacity  8.84     on layer (7)    M7
Average gCell capacity  7.15     on layer (8)    M8
Average gCell capacity  3.60     on layer (9)    M9
Average gCell capacity  2.32     on layer (10)   MRDL
Average number of tracks per gCell 76.00         on layer (1)    M1
Average number of tracks per gCell 76.42         on layer (2)    M2
Average number of tracks per gCell 38.05         on layer (3)    M3
Average number of tracks per gCell 38.26         on layer (4)    M4
Average number of tracks per gCell 19.05         on layer (5)    M5
Average number of tracks per gCell 19.16         on layer (6)    M6
Average number of tracks per gCell 9.58  on layer (7)    M7
Average number of tracks per gCell 9.63  on layer (8)    M8
Average number of tracks per gCell 4.84  on layer (9)    M9
Average number of tracks per gCell 2.42  on layer (10)   MRDL
Number of gCells = 3610
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   48  Alloctr   49  Proc 7836 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   48  Alloctr   49  Proc 7836 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   48  Alloctr   49  Proc 7836 
Number of partitions: 1 (1 x 1)
Size of partitions: 19 gCells x 19 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    4 
[End of Blocked Pin Detection] Total (MB): Used   60  Alloctr   61  Proc 7840 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (64 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 19 gCells x 19 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   60  Alloctr   61  Proc 7840 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 13582.25
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 10686.35
Initial. Layer M3 wire length = 2881.50
Initial. Layer M4 wire length = 14.40
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 272
Initial. Via VIA12SQ_C count = 234
Initial. Via VIA23SQ_C count = 37
Initial. Via VIA34SQ_C count = 1
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   13  Alloctr   13  Proc    4 
[End of Whole Chip Routing] Total (MB): Used   60  Alloctr   61  Proc 7840 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   13  Alloctr   13  Proc    4 
[End of Global Routing] Total (MB): Used   60  Alloctr   61  Proc 7840 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   51  Alloctr   52  Proc 7840 
CPU Time for Global Route: 00:00:00.66u 00:00:00.01s 00:00:00.68e: 
Number of block ports: 239
Number of block pin locations assigned from router: 234
CPU Time for Pin Preparation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Number of PG ports on blocks: 0
Number of pins created: 239
CPU Time for Pin Creation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Total Pin Placement CPU Time: 00:00:00.73u 00:00:00.01s 00:00:00.75e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-04-10 10:09:39 / Session: 1.05 hr / Command: 0.00 hr / Memory: 803 MB (FLW-8100)
1
legalize_placement
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-10 10:10:18 / Session: 1.06 hr / Command: 0.00 hr / Memory: 803 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has neither X-Symmetry nor Y-Symmetry. The "legal orientations" for the standard cells will be limited. (LGL-031)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 120 total shapes.
Layer M2: cached 19 shapes out of 19 total shapes.
Cached 1349 vias out of 4663 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1707 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 74 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     39830.2         8694        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (6 sec)
Legalization complete (9 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   8694
number of references:                74
number of site rows:                119
number of locations attempted:   326781
number of locations failed:      108731  (33.3%)

Legality of references at locations:
54 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   992      32852     15984 ( 48.7%)      21128     15180 ( 71.8%)  DFFARX1_LVT
  2704      61084     11391 ( 18.6%)      17392     10656 ( 61.3%)  AO22X1_LVT
   566      13635      4313 ( 31.6%)       6420      3604 ( 56.1%)  DFFX1_LVT
   765      21334      2313 ( 10.8%)       4728      1891 ( 40.0%)  INVX1_LVT
   602      16828      1894 ( 11.3%)       3272      1568 ( 47.9%)  NAND2X0_LVT
   227       7152      1794 ( 25.1%)       2824      1638 ( 58.0%)  NOR4X1_LVT
   184       5800      1510 ( 26.0%)       2376      1401 ( 59.0%)  HADDX1_LVT
   322      10416      1566 ( 15.0%)       2744      1344 ( 49.0%)  NAND3X0_LVT
    98       3600      1444 ( 40.1%)       1920      1337 ( 69.6%)  LATCHX1_LVT
   163       5288      1357 ( 25.7%)       1896      1253 ( 66.1%)  AO222X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         40        24 ( 60.0%)         40        26 ( 65.0%)  OR4X1_LVT
     1         32        15 ( 46.9%)         16        14 ( 87.5%)  OAI21X2_LVT
   992      32852     15984 ( 48.7%)      21128     15180 ( 71.8%)  DFFARX1_LVT
    45       2544      1207 ( 47.4%)       1680      1200 ( 71.4%)  MUX41X1_LVT
    98       3600      1444 ( 40.1%)       1920      1337 ( 69.6%)  LATCHX1_LVT
     9        272       113 ( 41.5%)        176       110 ( 62.5%)  NOR3X0_LVT
    10        320       117 ( 36.6%)        168       108 ( 64.3%)  OA222X1_LVT
     1         32        10 ( 31.2%)         16        11 ( 68.8%)  OR2X4_LVT
    49       1209       422 ( 34.9%)        632       359 ( 56.8%)  DFFX2_LVT
     3        104        31 ( 29.8%)         32        26 ( 81.2%)  OAI22X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        8694 (110227 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.733 um ( 0.44 row height)
rms weighted cell displacement:   0.733 um ( 0.44 row height)
max cell displacement:            3.379 um ( 2.02 row height)
avg cell displacement:            0.621 um ( 0.37 row height)
avg weighted cell displacement:   0.621 um ( 0.37 row height)
number of cells moved:             8694
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ALU/U440 (INVX1_LVT)
  Input location: (157.878,205.795)
  Legal location: (158.372,202.452)
  Displacement:   3.379 um ( 2.02 row height)
Cell: IRF/U561 (INVX2_LVT)
  Input location: (17.4281,197.317)
  Legal location: (14.884,199.108)
  Displacement:   3.111 um ( 1.86 row height)
Cell: IRF/reg_file_reg[27][19] (DFFARX1_LVT)
  Input location: (58.7063,122.097)
  Legal location: (55.772,122.196)
  Displacement:   2.936 um ( 1.76 row height)
Cell: IRF/U2157 (AO22X1_LVT)
  Input location: (101.505,198.17)
  Legal location: (102.74,200.78)
  Displacement:   2.888 um ( 1.73 row height)
Cell: IRF/U2155 (AO22X1_LVT)
  Input location: (26.3069,201.283)
  Legal location: (26.284,204.124)
  Displacement:   2.841 um ( 1.70 row height)
Cell: IRF/U2595 (AO22X1_LVT)
  Input location: (70.2134,30.9242)
  Legal location: (67.476,30.236)
  Displacement:   2.823 um ( 1.69 row height)
Cell: IRF/reg_file_reg[14][20] (DFFARX1_LVT)
  Input location: (63.1631,121.637)
  Legal location: (60.484,122.196)
  Displacement:   2.737 um ( 1.64 row height)
Cell: LU/U31 (AO21X1_LVT)
  Input location: (138.756,147.339)
  Legal location: (136.028,147.276)
  Displacement:   2.729 um ( 1.63 row height)
Cell: IRF/reg_file_reg[14][23] (DFFARX1_LVT)
  Input location: (67.3952,121.715)
  Legal location: (64.74,122.196)
  Displacement:   2.698 um ( 1.61 row height)
Cell: CSRF/MC/U1099 (NAND3X0_LVT)
  Input location: (178.676,131.86)
  Legal location: (176.004,132.228)
  Displacement:   2.697 um ( 1.61 row height)

Legalization succeeded.
Total Legalizer CPU: 11.162
Total Legalizer Wall Time: 11.010
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-04-10 10:10:29 / Session: 1.06 hr / Command: 0.00 hr / Memory: 803 MB (FLW-8100)
1
check_pg_connectivity 
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 102
Number of VDD Vias: 441
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 60
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 121
Number of VSS Vias: 4222
Number of VSS Terminals: 12
**************Verify net VSS connectivity*****************
  Number of floating wires: 8
  Number of floating vias: 0
  Number of floating std cells: 1088
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 4
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_0 PATH_11_2 PATH_11_4 PATH_11_6 PATH_11_8 PATH_11_9 PATH_11_10 PATH_11_12 PATH_11_14 PATH_11_15 PATH_11_16 PATH_11_18 PATH_11_20 PATH_11_21 PATH_11_22 PATH_11_24 PATH_11_26 PATH_11_27 PATH_11_28 PATH_11_30 PATH_11_32 PATH_11_33 PATH_11_34 PATH_11_36 PATH_11_38 PATH_11_39 PATH_11_40 PATH_11_42 PATH_11_44 PATH_11_45 PATH_11_46 PATH_11_48 PATH_11_50 PATH_11_51 PATH_11_52 PATH_11_54 PATH_11_56 PATH_11_58 PATH_11_60 PATH_11_62 PATH_11_64 PATH_11_66 PATH_11_68 PATH_11_70 PATH_11_72 PATH_11_74 PATH_11_76 PATH_11_78 PATH_11_80 PATH_11_82 PATH_11_84 PATH_11_86 PATH_11_88 PATH_11_90 PATH_11_92 PATH_11_94 PATH_11_96 PATH_11_98 PATH_11_100 PATH_11_102 PATH_11_104 PATH_11_106 PATH_11_108 PATH_11_110 PATH_11_112 PATH_11_114 PATH_11_116 PATH_11_118}
check_pg_drc 
Command check_pg_drc started  at Thu Apr 10 10:12:20 2025
Command check_pg_drc finished at Thu Apr 10 10:12:29 2025
CPU usage for check_pg_drc: 8.09 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 9.10 seconds ( 0.00 hours)
Total number of errors found: 104
   104 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
initialize_floorplan -control_type die -side_ratio {2.5 2.5} -core_offset {8.5} -core_utilization {0.7} -orientation N
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.33%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:17:17 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Har5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 741
Checking DRC for 741 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 3.00 seconds.
via connection runtime: 3 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 819 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 760 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 59 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 20 wires.
Committing wires takes 0.00 seconds.
Committed 413 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 3 seconds.
Successfully compiled PG.
Overall runtime: 3 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 3480 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 3480
Checking DRC for 3480 stacked vias:5% 20% 25% 30% 35% 45% 50% 60% 65% 70% 75% 80% 85% 90% 100%
Via DRC checking runtime 10.00 seconds.
via connection runtime: 10 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 3480 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 2280 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 1200 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 1200 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 10 seconds.
Successfully compiled PG.
Overall runtime: 10 seconds.
1
#####################################################################
shape_blocksInformation: Starting 'shape_blocks' (FLW-8000)
Information: Time: 2025-04-10 10:17:51 / Session: 1.19 hr / Command: 0.00 hr / Memory: 803 MB (FLW-8100)
Creating appropriate block views (if needed)...

shape_blocks starts ...

    Load design data ...
Info: There is no shaping object. Nothing can be done for shaping.

Information: Elapsed time for shape_block excluding pending time: 00:00:00.03. (DPUI-902)
Information: CPU time for shape_block : 00:00:00.03. (DPUI-903)
Information: Peak memory usage for shape_block : 802 MB. (DPUI-904)
Shaping done
Information: Ending 'shape_blocks' (FLW-8001)
Information: Time: 2025-04-10 10:17:51 / Session: 1.19 hr / Command: 0.00 hr / Memory: 803 MB (FLW-8100)
1
create_placement -floorplan 
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-10 10:18:00 / Session: 1.19 hr / Command: 0.00 hr / Memory: 803 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for riscv_pns, hor/vert channel sizes are 9.9484/9.9484
Placing top level std cells.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:18:04 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design riscv_pns: 169199.619 microns.
    number of nets with unassigned pins: 234
  wire length in design riscv_pns (see through blk pins): 169199.619 microns.
  ------------------
  Total wire length: 169199.619 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design riscv_pns:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design riscv_pns:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design riscv_pns: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view riscv_pns_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:04.76. (DPUI-902)
Information: CPU time for create_placement : 00:00:04.00. (DPUI-903)
Information: Peak memory usage for create_placement : 843 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-10 10:18:04 / Session: 1.19 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
legalize_placementInformation: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-10 10:18:15 / Session: 1.19 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 120 total shapes.
Layer M2: cached 20 shapes out of 20 total shapes.
Cached 1219 vias out of 2495 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2507 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 74 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     39830.2         8694        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (5 sec)
Legalization complete (8 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   8694
number of references:                74
number of site rows:                119
number of locations attempted:   251829
number of locations failed:       67800  (26.9%)

Legality of references at locations:
55 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   992      26399     12162 ( 46.1%)      16311     10835 ( 66.4%)  DFFARX1_LVT
  2704      52929      7941 ( 15.0%)      11874      6861 ( 57.8%)  AO22X1_LVT
   566      11027      2845 ( 25.8%)       4918      1912 ( 38.9%)  DFFX1_LVT
   765      17351      1361 (  7.8%)       2948       971 ( 32.9%)  INVX1_LVT
   602      13428      1077 (  8.0%)       2108       786 ( 37.3%)  NAND2X0_LVT
   322       7952       943 ( 11.9%)       1648       715 ( 43.4%)  NAND3X0_LVT
    45       1824       743 ( 40.7%)       1064       738 ( 69.4%)  MUX41X1_LVT
   163       4336       793 ( 18.3%)       1096       684 ( 62.4%)  AO222X1_LVT
   278       6372       798 ( 12.5%)       1599       646 ( 40.4%)  AND2X1_LVT
    98       2192       688 ( 31.4%)        984       623 ( 63.3%)  LATCHX1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   992      26399     12162 ( 46.1%)      16311     10835 ( 66.4%)  DFFARX1_LVT
    45       1824       743 ( 40.7%)       1064       738 ( 69.4%)  MUX41X1_LVT
    98       2192       688 ( 31.4%)        984       623 ( 63.3%)  LATCHX1_LVT
    37        856       217 ( 25.4%)        344       193 ( 56.1%)  OAI21X1_LVT
    49        993       271 ( 27.3%)        465       212 ( 45.6%)  DFFX2_LVT
    80       2480       572 ( 23.1%)        824       521 ( 63.2%)  AO221X1_LVT
     1         16         5 ( 31.2%)          0         0 (  0.0%)  OAI221X1_LVT
    10        272        64 ( 23.5%)        104        53 ( 51.0%)  OA222X1_LVT
   566      11027      2845 ( 25.8%)       4918      1912 ( 38.9%)  DFFX1_LVT
   141       3109       626 ( 20.1%)       1032       520 ( 50.4%)  OA21X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        8694 (110227 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.670 um ( 0.40 row height)
rms weighted cell displacement:   0.670 um ( 0.40 row height)
max cell displacement:            3.180 um ( 1.90 row height)
avg cell displacement:            0.572 um ( 0.34 row height)
avg weighted cell displacement:   0.572 um ( 0.34 row height)
number of cells moved:             8694
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: IRF/reg_file_reg[20][29] (DFFARX1_LVT)
  Input location: (79.9467,205.446)
  Legal location: (78.876,202.452)
  Displacement:   3.180 um ( 1.90 row height)
Cell: IRF/reg_file_reg[20][31] (DFFARX1_LVT)
  Input location: (29.8509,205.503)
  Legal location: (29.78,202.452)
  Displacement:   3.052 um ( 1.83 row height)
Cell: IRF/reg_file_reg[29][29] (DFFARX1_LVT)
  Input location: (77.8057,202.932)
  Legal location: (78.268,205.796)
  Displacement:   2.901 um ( 1.74 row height)
Cell: IRF/U1728 (AO22X1_LVT)
  Input location: (29.6075,141.343)
  Legal location: (29.02,143.932)
  Displacement:   2.655 um ( 1.59 row height)
Cell: IRF/U2326 (AO22X1_LVT)
  Input location: (39.9349,201.668)
  Legal location: (39.812,199.108)
  Displacement:   2.563 um ( 1.53 row height)
Cell: ALU/U38 (INVX1_LVT)
  Input location: (139.598,203.378)
  Legal location: (140.436,205.796)
  Displacement:   2.559 um ( 1.53 row height)
Cell: IRF/U3110 (AO22X1_LVT)
  Input location: (21.2809,76.2014)
  Legal location: (23.7,75.38)
  Displacement:   2.555 um ( 1.53 row height)
Cell: CSRF/MC/U650 (INVX1_LVT)
  Input location: (199.01,75.8016)
  Legal location: (196.524,75.38)
  Displacement:   2.522 um ( 1.51 row height)
Cell: IRF/reg_file_reg[25][29] (DFFARX1_LVT)
  Input location: (105.415,205.454)
  Legal location: (107.908,205.796)
  Displacement:   2.516 um ( 1.50 row height)
Cell: IRF/reg_file_reg[30][25] (DFFARX1_LVT)
  Input location: (25.4739,205.511)
  Legal location: (27.956,205.796)
  Displacement:   2.498 um ( 1.49 row height)

Legalization succeeded.
Total Legalizer CPU: 10.814
Total Legalizer Wall Time: 10.225
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-04-10 10:18:25 / Session: 1.20 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
check_pg_connectivity
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 103
Number of VDD Vias: 648
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 121
Number of VSS Vias: 1847
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drc 
Command check_pg_drc started  at Thu Apr 10 10:18:55 2025
Command check_pg_drc finished at Thu Apr 10 10:19:06 2025
CPU usage for check_pg_drc: 7.93 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 11.35 seconds ( 0.00 hours)
Total number of errors found: 188
   188 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:21:57 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
initialize_floorplan -control_type die -side_ratio {2.5 2.5} -core_offset {8.5} -core_utilization {0.7} -orientation N
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.33%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
No pattern is found.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:22:26 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 76 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:100%
Creating 76 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 722
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 722 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:70% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 152 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 152
Checking DRC for 152 stacked vias:0% 25% 60% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 152 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 76 wires.
Committing wires takes 0.00 seconds.
Committed 874 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.6} {pitch: 14} {offset: 10}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 28 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 28
Checking DRC for 28 wires:100%
Creating 28 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 588 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 588
Checking DRC for 588 stacked vias:5% 5% 10% 10% 15% 20% 50% 50% 55% 55% 60% 60% 70% 70% 80% 85% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 588 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 63 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 525 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 25 wires.
Committing wires takes 0.00 seconds.
Committed 3675 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_railsSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 3780 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 3780
Checking DRC for 3780 stacked vias:5% 15% 20% 25% 30% 35% 45% 50% 55% 60% 70% 75% 80% 85% 90% 95% 100%
200 regular vias are not fixed
Via DRC checking runtime 7.00 seconds.
via connection runtime: 7 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 3580 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 2277 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 1303 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 1303 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 9 seconds.
Successfully compiled PG.
Overall runtime: 9 seconds.
1
shape_blocks
Information: Starting 'shape_blocks' (FLW-8000)
Information: Time: 2025-04-10 10:22:50 / Session: 1.27 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Creating appropriate block views (if needed)...

shape_blocks starts ...

    Load design data ...
Info: There is no shaping object. Nothing can be done for shaping.

Information: Elapsed time for shape_block excluding pending time: 00:00:00.05. (DPUI-902)
Information: CPU time for shape_block : 00:00:00.03. (DPUI-903)
Information: Peak memory usage for shape_block : 843 MB. (DPUI-904)
Shaping done
Information: Ending 'shape_blocks' (FLW-8001)
Information: Time: 2025-04-10 10:22:50 / Session: 1.27 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
create_placement -floorplan 
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-10 10:22:54 / Session: 1.27 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for riscv_pns, hor/vert channel sizes are 9.9484/9.9484
Placing top level std cells.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:22:58 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design riscv_pns: 169199.619 microns.
    number of nets with unassigned pins: 234
  wire length in design riscv_pns (see through blk pins): 169199.619 microns.
  ------------------
  Total wire length: 169199.619 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design riscv_pns:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design riscv_pns:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design riscv_pns: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view riscv_pns_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:04.58. (DPUI-902)
Information: CPU time for create_placement : 00:00:03.47. (DPUI-903)
Information: Peak memory usage for create_placement : 843 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-10 10:22:58 / Session: 1.27 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
icc2_shell> legalize_placement
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-10 10:23:19 / Session: 1.28 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 120 total shapes.
Layer M2: cached 25 shapes out of 25 total shapes.
Cached 1778 vias out of 5860 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2363 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 74 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     39830.2         8694        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (13 sec)
Legalization complete (19 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   8694
number of references:                74
number of site rows:                119
number of locations attempted:   545931
number of locations failed:      186993  (34.3%)

Legality of references at locations:
53 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   992      45262     19161 ( 42.3%)      26360     18948 ( 71.9%)  DFFARX1_LVT
  2704      79711     14478 ( 18.2%)      21560     14075 ( 65.3%)  AO22X1_LVT
   566      31163     13214 ( 42.4%)      17575     13124 ( 74.7%)  DFFX1_LVT
   765      37769      4760 ( 12.6%)       8520      4462 ( 52.4%)  INVX1_LVT
   602      30288      4060 ( 13.4%)       6352      3832 ( 60.3%)  NAND2X0_LVT
    49       7519      3091 ( 41.1%)       4040      3087 ( 76.4%)  DFFX2_LVT
   322      17424      2669 ( 15.3%)       4328      2545 ( 58.8%)  NAND3X0_LVT
   184      11414      2664 ( 23.3%)       4016      2535 ( 63.1%)  HADDX1_LVT
   278      14224      2395 ( 16.8%)       4160      2310 ( 55.5%)  AND2X1_LVT
   227      10736      2343 ( 21.8%)       3664      2283 ( 62.3%)  NOR4X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         32        21 ( 65.6%)         32        21 ( 65.6%)  OAI221X1_LVT
     3        208       120 ( 57.7%)        184       120 ( 65.2%)  OAI22X1_LVT
    45       2608      1219 ( 46.7%)       1704      1206 ( 70.8%)  MUX41X1_LVT
   566      31163     13214 ( 42.4%)      17575     13124 ( 74.7%)  DFFX1_LVT
    34       1800       785 ( 43.6%)       1080       769 ( 71.2%)  FADDX1_LVT
    49       7519      3091 ( 41.1%)       4040      3087 ( 76.4%)  DFFX2_LVT
   992      45262     19161 ( 42.3%)      26360     18948 ( 71.9%)  DFFARX1_LVT
     8        512       194 ( 37.9%)        280       197 ( 70.4%)  NAND3X2_LVT
    98       6648      2239 ( 33.7%)       3016      2231 ( 74.0%)  LATCHX1_LVT
     3        168        56 ( 33.3%)         80        56 ( 70.0%)  NOR3X4_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        8694 (110227 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.927 um ( 0.55 row height)
rms weighted cell displacement:   0.927 um ( 0.55 row height)
max cell displacement:            4.432 um ( 2.65 row height)
avg cell displacement:            0.752 um ( 0.45 row height)
avg weighted cell displacement:   0.752 um ( 0.45 row height)
number of cells moved:             8694
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: CSRF/MC/mcycle_out_reg[53] (DFFX1_LVT)
  Input location: (200.781,8.9498)
  Legal location: (196.372,8.5)
  Displacement:   4.432 um ( 2.65 row height)
Cell: IRF/reg_file_reg[2][24] (DFFARX1_LVT)
  Input location: (101.865,172.419)
  Legal location: (98.028,172.356)
  Displacement:   3.838 um ( 2.30 row height)
Cell: REG2/rs2_reg_out_reg[4] (DFFX1_LVT)
  Input location: (141.683,165.494)
  Legal location: (145.452,165.668)
  Displacement:   3.773 um ( 2.26 row height)
Cell: IRF/U1782 (NAND2X0_LVT)
  Input location: (57.8705,151.408)
  Legal location: (55.164,153.964)
  Displacement:   3.723 um ( 2.23 row height)
Cell: IRF/U2114 (AO22X1_LVT)
  Input location: (114.999,200.855)
  Legal location: (114.748,204.124)
  Displacement:   3.279 um ( 1.96 row height)
Cell: REG2/rs1_reg_out_reg[14] (DFFX2_LVT)
  Input location: (129.361,155.93)
  Legal location: (126.148,155.636)
  Displacement:   3.227 um ( 1.93 row height)
Cell: ALU/U943 (NAND2X0_LVT)
  Input location: (140.076,197.562)
  Legal location: (139.98,200.78)
  Displacement:   3.220 um ( 1.93 row height)
Cell: IRF/reg_file_reg[1][30] (DFFARX1_LVT)
  Input location: (44.4392,166.142)
  Legal location: (47.412,167.34)
  Displacement:   3.205 um ( 1.92 row height)
Cell: IRF/U1968 (AO22X1_LVT)
  Input location: (61.5663,193.945)
  Legal location: (61.548,190.748)
  Displacement:   3.197 um ( 1.91 row height)
Cell: IRF/reg_file_reg[4][29] (DFFARX1_LVT)
  Input location: (101.223,185.678)
  Legal location: (98.028,185.732)
  Displacement:   3.196 um ( 1.91 row height)

Legalization succeeded.
Total Legalizer CPU: 21.309
Total Legalizer Wall Time: 23.349
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-04-10 10:23:42 / Session: 1.28 hr / Command: 0.01 hr / Memory: 843 MB (FLW-8100)
1
icc2_shell> 
check_pg_connectivity
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 113
Number of VDD Vias: 2630
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 8
  Number of floating vias: 0
  Number of floating std cells: 1148
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 116
Number of VSS Vias: 3230
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 7
  Number of floating vias: 0
  Number of floating std cells: 967
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_6 PATH_11_9 PATH_11_12 PATH_11_15 PATH_11_18 PATH_11_21 PATH_11_24 PATH_11_27 PATH_11_30 PATH_11_33 PATH_11_36 PATH_11_39 PATH_11_42 PATH_11_45 PATH_11_48}
check_pg_drc 
Command check_pg_drc started  at Thu Apr 10 10:24:20 2025
Command check_pg_drc finished at Thu Apr 10 10:24:28 2025
CPU usage for check_pg_drc: 7.29 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 7.58 seconds ( 0.00 hours)
Total number of errors found: 48
   48 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
initialize_floorplan -control_type die -side_ratio {2.5 2.5} -core_offset {8.5} -core_utilization {0.7} -orientation N
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.33%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
source -echo ../script/riscv_PNS.tcl
####################### PNS SCRIPT ##################################
remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:25:18 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 76 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:5% 10% 15% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:50% 55% 60% 65% 70% 100%
Creating 76 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 722
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 722 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:5% 10% 15% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 152 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 152
Checking DRC for 152 stacked vias:100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 152 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 76 wires.
Committing wires takes 0.00 seconds.
Committed 874 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.6} {pitch: 10} {offset: 10}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 38 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:100%
Creating 38 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 798 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 798
Checking DRC for 798 stacked vias:5% 10% 15% 20% 25% 40% 55% 65% 70% 75% 95% 100%
Via DRC checking runtime 2.00 seconds.
via connection runtime: 2 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 798 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 399 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 399 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 19 wires.
Committing wires takes 0.00 seconds.
Committed 2793 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 3 seconds.
Successfully compiled PG.
Overall runtime: 3 seconds.
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 3420 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 3420
Checking DRC for 3420 stacked vias:5% 20% 25% 30% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
152 regular vias are not fixed
Via DRC checking runtime 6.00 seconds.
via connection runtime: 6 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 3268 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 2280 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 988 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 988 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 6 seconds.
Successfully compiled PG.
Overall runtime: 6 seconds.
#####################################################################
# Check PNS Validations
check_pg_connectivity 
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 102
Number of VDD Vias: 441
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 60
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 121
Number of VSS Vias: 4222
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 8
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_0 PATH_11_2 PATH_11_4 PATH_11_6 PATH_11_8 PATH_11_9 PATH_11_10 PATH_11_12 PATH_11_14 PATH_11_15 PATH_11_16 PATH_11_18 PATH_11_20 PATH_11_21 PATH_11_22 PATH_11_24 PATH_11_26 PATH_11_27 PATH_11_28 PATH_11_30 PATH_11_32 PATH_11_33 PATH_11_34 PATH_11_36 PATH_11_38 PATH_11_39 PATH_11_40 PATH_11_42 PATH_11_44 PATH_11_45 PATH_11_46 PATH_11_48 PATH_11_50 PATH_11_51 PATH_11_52 PATH_11_54 PATH_11_56 PATH_11_58 PATH_11_60 PATH_11_62 PATH_11_64 PATH_11_66 PATH_11_68 PATH_11_70 PATH_11_72 PATH_11_74 PATH_11_76 PATH_11_78 PATH_11_80 PATH_11_82 PATH_11_84 PATH_11_86 PATH_11_88 PATH_11_90 PATH_11_92 PATH_11_94 PATH_11_96 PATH_11_98 PATH_11_100 PATH_11_102 PATH_11_104 PATH_11_106 PATH_11_108 PATH_11_110 PATH_11_112 PATH_11_114 PATH_11_116 PATH_11_118}
check_pg_drc 
Command check_pg_drc started  at Thu Apr 10 10:25:28 2025
Command check_pg_drc finished at Thu Apr 10 10:25:28 2025
CPU usage for check_pg_drc: 0.16 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.18 seconds ( 0.00 hours)
No errors found.
check_pg_missing_vias 
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias on VIA1 layer: 152
Total number of missing vias: 152
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
-----------------------------------------------------------------------------------
Error: unknown command '-----------------------------------------------------------------------------------' (CMD-005)
Information: script '/tmp/icc2_shell-2.enFEum'
                stopped at line 8 due to error. (CMD-081)
Extended error info:

    while executing
"-----------------------------------------------------------------------------------"
    (file "/tmp/icc2_shell-2.enFEum" line 8)
 -- End Extended Error Info
create_placement -floorplan 
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-10 10:25:39 / Session: 1.32 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for riscv_pns, hor/vert channel sizes are 9.9484/9.9484
Placing top level std cells.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:25:42 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design riscv_pns: 169199.619 microns.
    number of nets with unassigned pins: 234
  wire length in design riscv_pns (see through blk pins): 169199.619 microns.
  ------------------
  Total wire length: 169199.619 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design riscv_pns:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design riscv_pns:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design riscv_pns: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view riscv_pns_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:04.55. (DPUI-902)
Information: CPU time for create_placement : 00:00:04.65. (DPUI-903)
Information: Peak memory usage for create_placement : 843 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-10 10:25:43 / Session: 1.32 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
initialize_floorplan -control_type die -side_ratio {2.5 2.5} -core_offset {8.5} -core_utilization {0.7} -orientation N
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.33%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
####################### PNS SCRIPT ##################################
remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:26:05 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 76 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: vertical
Number of wires: 38
Checking DRC for 38 wires:100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:0% 5% 100%
Creating 76 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 722
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 722 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 722
Checking DRC for 722 stacked vias:0% 5% 25% 45% 80% 80% 85% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 152 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 152
Checking DRC for 152 stacked vias:100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 722 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 152 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 76 wires.
Committing wires takes 0.00 seconds.
Committed 874 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.6} {pitch: 20} {offset: 14}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 20 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 20
Checking DRC for 20 wires:100%
Creating 20 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 420 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 420
Checking DRC for 420 stacked vias:5% 15% 20% 25% 30% 35% 40% 45% 70% 80% 95% 100%
Via DRC checking runtime 2.00 seconds.
via connection runtime: 2 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 420 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 20 wires.
Committing wires takes 0.00 seconds.
Committed 2940 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 3480 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 3480
Checking DRC for 3480 stacked vias:5% 10% 15% 20% 25% 35% 40% 45% 50% 55% 60% 60% 65% 70% 75% 80% 85% 90% 95% 100%
160 regular vias are not fixed
Via DRC checking runtime 16.00 seconds.
via connection runtime: 16 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 3320 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 2270 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 1050 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 1050 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 16 seconds.
Successfully compiled PG.
Overall runtime: 16 seconds.
1
##############################shape_blocks
Information: Starting 'shape_blocks' (FLW-8000)
Information: Time: 2025-04-10 10:26:35 / Session: 1.33 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Creating appropriate block views (if needed)...

shape_blocks starts ...

    Load design data ...
Info: There is no shaping object. Nothing can be done for shaping.

Information: Elapsed time for shape_block excluding pending time: 00:00:00.03. (DPUI-902)
Information: CPU time for shape_block : 00:00:00.03. (DPUI-903)
Information: Peak memory usage for shape_block : 843 MB. (DPUI-904)
Shaping done
Information: Ending 'shape_blocks' (FLW-8001)
Information: Time: 2025-04-10 10:26:35 / Session: 1.33 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
create_placement -floorplan 
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-10 10:26:39 / Session: 1.33 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for riscv_pns, hor/vert channel sizes are 9.9484/9.9484
Placing top level std cells.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:26:44 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design riscv_pns: 169199.619 microns.
    number of nets with unassigned pins: 234
  wire length in design riscv_pns (see through blk pins): 169199.619 microns.
  ------------------
  Total wire length: 169199.619 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design riscv_pns:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design riscv_pns:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design riscv_pns: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view riscv_pns_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:04.89. (DPUI-902)
Information: CPU time for create_placement : 00:00:03.45. (DPUI-903)
Information: Peak memory usage for create_placement : 843 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-10 10:26:44 / Session: 1.33 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
legalize_placement 
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-10 10:26:48 / Session: 1.34 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 120 total shapes.
Layer M2: cached 20 shapes out of 20 total shapes.
Cached 1430 vias out of 4872 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2370 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 74 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     39830.2         8694        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (7 sec)
Legalization complete (13 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   8694
number of references:                74
number of site rows:                119
number of locations attempted:   411942
number of locations failed:      123059  (29.9%)

Legality of references at locations:
51 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   992      40423     14673 ( 36.3%)      19526     14435 ( 73.9%)  DFFARX1_LVT
  2704      70949     10132 ( 14.3%)      14248      9910 ( 69.6%)  AO22X1_LVT
   566      24177      9530 ( 39.4%)      12037      9414 ( 78.2%)  DFFX1_LVT
   765      29785      2877 (  9.7%)       5296      2714 ( 51.2%)  INVX1_LVT
   602      23796      2362 (  9.9%)       3744      2211 ( 59.1%)  NAND2X0_LVT
   227       9592      1651 ( 17.2%)       2336      1629 ( 69.7%)  NOR4X1_LVT
   322      13992      1591 ( 11.4%)       2464      1515 ( 61.5%)  NAND3X0_LVT
   163       7192      1519 ( 21.1%)       1904      1489 ( 78.2%)  AO222X1_LVT
   184       8214      1381 ( 16.8%)       2160      1326 ( 61.4%)  HADDX1_LVT
   122       6518      1204 ( 18.5%)       1664      1162 ( 69.8%)  AO21X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         48        21 ( 43.8%)         24        21 ( 87.5%)  AOI222X1_LVT
   566      24177      9530 ( 39.4%)      12037      9414 ( 78.2%)  DFFX1_LVT
    49       2945      1134 ( 38.5%)       1376      1112 ( 80.8%)  DFFX2_LVT
   992      40423     14673 ( 36.3%)      19526     14435 ( 73.9%)  DFFARX1_LVT
    45       2208       742 ( 33.6%)       1008       736 ( 73.0%)  MUX41X1_LVT
    15        440       142 ( 32.3%)        184       141 ( 76.6%)  AND3X4_LVT
    29       2478       705 ( 28.5%)       1064       703 ( 66.1%)  MUX21X1_LVT
    98       4016      1014 ( 25.2%)       1272      1018 ( 80.0%)  LATCHX1_LVT
     4        464       120 ( 25.9%)        160       110 ( 68.8%)  XOR2X1_LVT
    51       1648       409 ( 24.8%)        544       394 ( 72.4%)  AO22X2_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        8694 (110227 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.889 um ( 0.53 row height)
rms weighted cell displacement:   0.889 um ( 0.53 row height)
max cell displacement:            4.372 um ( 2.61 row height)
avg cell displacement:            0.715 um ( 0.43 row height)
avg weighted cell displacement:   0.715 um ( 0.43 row height)
number of cells moved:             8694
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: IRF/reg_file_reg[25][9] (DFFARX1_LVT)
  Input location: (18.3864,80.4523)
  Legal location: (21.268,83.74)
  Displacement:   4.372 um ( 2.61 row height)
Cell: IRF/reg_file_reg[21][25] (DFFARX1_LVT)
  Input location: (39.2239,205.263)
  Legal location: (43.308,204.124)
  Displacement:   4.240 um ( 2.54 row height)
Cell: IRF/U2534 (AO22X1_LVT)
  Input location: (100.207,166.432)
  Legal location: (100.612,162.324)
  Displacement:   4.128 um ( 2.47 row height)
Cell: IRF/reg_file_reg[20][14] (DFFARX1_LVT)
  Input location: (39.5834,105.149)
  Legal location: (43.308,105.476)
  Displacement:   3.739 um ( 2.24 row height)
Cell: IRF/reg_file_reg[18][18] (DFFARX1_LVT)
  Input location: (19.98,156.568)
  Legal location: (23.396,157.308)
  Displacement:   3.495 um ( 2.09 row height)
Cell: IRF/reg_file_reg[25][23] (DFFARX1_LVT)
  Input location: (80.9997,122.196)
  Legal location: (78.116,120.524)
  Displacement:   3.333 um ( 1.99 row height)
Cell: IRF/reg_file_reg[25][28] (DFFARX1_LVT)
  Input location: (101.325,205.415)
  Legal location: (98.028,205.796)
  Displacement:   3.319 um ( 1.98 row height)
Cell: CSRF/MC/U698 (AO21X1_LVT)
  Input location: (202.53,45.5356)
  Legal location: (199.26,45.284)
  Displacement:   3.279 um ( 1.96 row height)
Cell: IRF/reg_file_reg[4][29] (DFFARX1_LVT)
  Input location: (101.223,185.678)
  Legal location: (98.028,185.732)
  Displacement:   3.196 um ( 1.91 row height)
Cell: IRF/U437 (AO22X1_LVT)
  Input location: (63.6555,95.596)
  Legal location: (63.524,98.788)
  Displacement:   3.195 um ( 1.91 row height)

Legalization succeeded.
Total Legalizer CPU: 14.010
Total Legalizer Wall Time: 14.982
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-04-10 10:27:03 / Session: 1.34 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
check_pg_connectivity 
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 112
Number of VDD Vias: 2431
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 8
  Number of floating vias: 0
  Number of floating std cells: 1143
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 112
Number of VSS Vias: 2441
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 7
  Number of floating vias: 0
  Number of floating std cells: 959
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_6 PATH_11_9 PATH_11_12 PATH_11_15 PATH_11_18 PATH_11_21 PATH_11_24 PATH_11_27 PATH_11_30 PATH_11_33 PATH_11_36 PATH_11_39 PATH_11_42 PATH_11_45 PATH_11_48}
check_pg_drc 
Command check_pg_drc started  at Thu Apr 10 10:27:47 2025
Command check_pg_drc finished at Thu Apr 10 10:27:56 2025
CPU usage for check_pg_drc: 9.27 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 9.75 seconds ( 0.00 hours)
Total number of errors found: 24
   24 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
initialize_floorplan -control_type die -side_ratio {2.5 2.5} -core_offset {8.5} -core_utilization {0.7} -orientation N
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.33%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:30:04 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 14} {offset: 8} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 66 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 28
Checking DRC for 28 wires:10% 20% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:10% 35% 70% 100%
Creating 66 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 532
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 532 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 532
Checking DRC for 532 stacked vias:0% 5% 15% 20% 35% 50% 65% 75% 80% 85% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 132 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 132
Checking DRC for 132 stacked vias:0% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 532 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 132 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 66 wires.
Committing wires takes 0.00 seconds.
Committed 664 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.6} {pitch: 20} {offset: 10}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 20 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 20
Checking DRC for 20 wires:100%
Creating 20 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 420 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 420
Checking DRC for 420 stacked vias:0% 30% 35% 55% 65% 85% 85% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 420 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 42 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 378 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 18 wires.
Committing wires takes 0.00 seconds.
Committed 2646 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2760 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 2760
Checking DRC for 2760 stacked vias:5% 5% 10% 10% 20% 30% 45% 45% 50% 60% 65% 65% 75% 80% 85% 85% 90% 100%
144 regular vias are not fixed
Via DRC checking runtime 6.00 seconds.
via connection runtime: 6 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2616 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 1679 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 937 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 937 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 6 seconds.
Successfully compiled PG.
Overall runtime: 6 seconds.
1
############################shape_blocks
Information: Starting 'shape_blocks' (FLW-8000)
Information: Time: 2025-04-10 10:30:22 / Session: 1.40 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Creating appropriate block views (if needed)...

shape_blocks starts ...

    Load design data ...
Info: There is no shaping object. Nothing can be done for shaping.

Information: Elapsed time for shape_block excluding pending time: 00:00:00.04. (DPUI-902)
Information: CPU time for shape_block : 00:00:00.03. (DPUI-903)
Information: Peak memory usage for shape_block : 843 MB. (DPUI-904)
Shaping done
Information: Ending 'shape_blocks' (FLW-8001)
Information: Time: 2025-04-10 10:30:22 / Session: 1.40 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
create_placement -floorplan 
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-10 10:30:26 / Session: 1.40 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for riscv_pns, hor/vert channel sizes are 9.9484/9.9484
Placing top level std cells.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:30:30 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design riscv_pns: 169199.619 microns.
    number of nets with unassigned pins: 234
  wire length in design riscv_pns (see through blk pins): 169199.619 microns.
  ------------------
  Total wire length: 169199.619 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design riscv_pns:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design riscv_pns:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design riscv_pns: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view riscv_pns_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:04.76. (DPUI-902)
Information: CPU time for create_placement : 00:00:04.77. (DPUI-903)
Information: Peak memory usage for create_placement : 843 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-10 10:30:31 / Session: 1.40 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
legalize_placementInformation: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-10 10:30:35 / Session: 1.40 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 120 total shapes.
Layer M2: cached 18 shapes out of 18 total shapes.
Cached 1279 vias out of 4255 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2333 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 74 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     39830.2         8694        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (8 sec)
Legalization complete (14 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   8694
number of references:                74
number of site rows:                119
number of locations attempted:   387146
number of locations failed:      113112  (29.2%)

Legality of references at locations:
51 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   992      41707     14787 ( 35.5%)      18999     14393 ( 75.8%)  DFFARX1_LVT
  2704      70566      9303 ( 13.2%)      13248      8947 ( 67.5%)  AO22X1_LVT
   566      23987      8060 ( 33.6%)      10544      8009 ( 76.0%)  DFFX1_LVT
   765      28836      2609 (  9.0%)       4976      2454 ( 49.3%)  INVX1_LVT
   602      19772      1792 (  9.1%)       2944      1634 ( 55.5%)  NAND2X0_LVT
   227       9624      1552 ( 16.1%)       2096      1500 ( 71.6%)  NOR4X1_LVT
   322      13464      1563 ( 11.6%)       2600      1454 ( 55.9%)  NAND3X0_LVT
   184       7080      1433 ( 20.2%)       2080      1371 ( 65.9%)  HADDX1_LVT
    98       4304      1251 ( 29.1%)       1544      1256 ( 81.3%)  LATCHX1_LVT
   163       6160      1267 ( 20.6%)       1640      1223 ( 74.6%)  AO222X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         32        21 ( 65.6%)         24        21 ( 87.5%)  AOI222X1_LVT
     4        112        58 ( 51.8%)         80        67 ( 83.8%)  XOR2X1_LVT
    45       1944       940 ( 48.4%)       1272       931 ( 73.2%)  MUX41X1_LVT
    49       2921      1211 ( 41.5%)       1528      1206 ( 78.9%)  DFFX2_LVT
     3        104        48 ( 46.2%)         80        47 ( 58.8%)  NAND2X2_LVT
   992      41707     14787 ( 35.5%)      18999     14393 ( 75.8%)  DFFARX1_LVT
   566      23987      8060 ( 33.6%)      10544      8009 ( 76.0%)  DFFX1_LVT
    98       4304      1251 ( 29.1%)       1544      1256 ( 81.3%)  LATCHX1_LVT
     3        232        63 ( 27.2%)         72        63 ( 87.5%)  NOR3X4_LVT
    15        768       210 ( 27.3%)        320       210 ( 65.6%)  AND4X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        8694 (110227 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.859 um ( 0.51 row height)
rms weighted cell displacement:   0.859 um ( 0.51 row height)
max cell displacement:            3.989 um ( 2.39 row height)
avg cell displacement:            0.692 um ( 0.41 row height)
avg weighted cell displacement:   0.692 um ( 0.41 row height)
number of cells moved:             8694
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: IRF/reg_file_reg[17][7] (DFFARX1_LVT)
  Input location: (75.3567,8.8303)
  Legal location: (79.332,8.5)
  Displacement:   3.989 um ( 2.39 row height)
Cell: IRF/reg_file_reg[15][18] (DFFARX1_LVT)
  Input location: (15.6203,143.712)
  Legal location: (19.444,143.932)
  Displacement:   3.830 um ( 2.29 row height)
Cell: REG2/imm_reg_out_reg[3] (DFFX1_LVT)
  Input location: (138.069,118.708)
  Legal location: (134.356,118.852)
  Displacement:   3.716 um ( 2.22 row height)
Cell: IRF/reg_file_reg[15][26] (DFFARX1_LVT)
  Input location: (15.8496,192.866)
  Legal location: (19.444,192.42)
  Displacement:   3.622 um ( 2.17 row height)
Cell: IRF/reg_file_reg[17][6] (DFFARX1_LVT)
  Input location: (95.8584,12.3875)
  Legal location: (99.396,11.844)
  Displacement:   3.579 um ( 2.14 row height)
Cell: IRF/reg_file_reg[8][18] (DFFARX1_LVT)
  Input location: (16.3855,157.363)
  Legal location: (19.444,155.636)
  Displacement:   3.513 um ( 2.10 row height)
Cell: IRF/U2486 (AO22X1_LVT)
  Input location: (115.5,194.283)
  Legal location: (116.572,197.436)
  Displacement:   3.330 um ( 1.99 row height)
Cell: PC/i_addr_reg[29] (LATCHX1_LVT)
  Input location: (116.133,79.6857)
  Legal location: (119.308,80.396)
  Displacement:   3.254 um ( 1.95 row height)
Cell: IRF/U1679 (INVX1_LVT)
  Input location: (36.5766,83.5934)
  Legal location: (36.62,80.396)
  Displacement:   3.198 um ( 1.91 row height)
Cell: IRF/reg_file_reg[13][25] (DFFARX1_LVT)
  Input location: (16.3211,170.517)
  Legal location: (19.444,170.684)
  Displacement:   3.127 um ( 1.87 row height)

Legalization succeeded.
Total Legalizer CPU: 15.104
Total Legalizer Wall Time: 19.547
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-04-10 10:30:54 / Session: 1.40 hr / Command: 0.01 hr / Memory: 843 MB (FLW-8100)
1
legalize_placementInformation: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-10 10:31:30 / Session: 1.41 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 120 total shapes.
Layer M2: cached 18 shapes out of 18 total shapes.
Cached 1279 vias out of 4255 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.3243 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 74 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     39830.2         8694        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (3 sec)
Legalization complete (4 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   8694
number of references:                74
number of site rows:                119
number of locations attempted:   165709
number of locations failed:       37529  (22.6%)

Legality of references at locations:
50 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   992      17383      6076 ( 35.0%)       7808      5376 ( 68.9%)  DFFARX1_LVT
  2704      40045      4086 ( 10.2%)       3960      2853 ( 72.0%)  AO22X1_LVT
   566      10350      2918 ( 28.2%)       3472      2568 ( 74.0%)  DFFX1_LVT
   602       9458       715 (  7.6%)        752       427 ( 56.8%)  NAND2X0_LVT
   765      11374       636 (  5.6%)       1040       381 ( 36.6%)  INVX1_LVT
   184       3168       495 ( 15.6%)        800       458 ( 57.2%)  HADDX1_LVT
    98       1864       448 ( 24.0%)        552       438 ( 79.3%)  LATCHX1_LVT
   227       3776       446 ( 11.8%)        656       390 ( 59.5%)  NOR4X1_LVT
   278       4557       445 (  9.8%)        704       344 ( 48.9%)  AND2X1_LVT
   322       5208       402 (  7.7%)        600       270 ( 45.0%)  NAND3X0_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         32        21 ( 65.6%)         24        21 ( 87.5%)  AOI222X1_LVT
     3         64        21 ( 32.8%)         24        21 ( 87.5%)  NOR3X4_LVT
     1         16         8 ( 50.0%)         16         7 ( 43.8%)  OAI221X1_LVT
    15        320       111 ( 34.7%)        152       105 ( 69.1%)  AND4X1_LVT
   992      17383      6076 ( 35.0%)       7808      5376 ( 68.9%)  DFFARX1_LVT
     4         72        22 ( 30.6%)         32        23 ( 71.9%)  XOR2X1_LVT
    34        632       186 ( 29.4%)        216       165 ( 76.4%)  FADDX1_LVT
    49        934       277 ( 29.7%)        368       253 ( 68.8%)  DFFX2_LVT
   566      10350      2918 ( 28.2%)       3472      2568 ( 74.0%)  DFFX1_LVT
    45        840       252 ( 30.0%)        344       213 ( 61.9%)  MUX41X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        8694 (110227 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: PC/U214 (AND2X1_LVT)
  Input location: (108.212,68.692)
  Legal location: (108.212,68.692)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U213 (AND2X1_LVT)
  Input location: (111.556,67.02)
  Legal location: (111.556,67.02)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U212 (AND2X1_LVT)
  Input location: (114.596,45.284)
  Legal location: (114.596,45.284)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U211 (AND2X1_LVT)
  Input location: (115.204,40.268)
  Legal location: (115.204,40.268)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U3 (AND2X1_LVT)
  Input location: (115.66,68.692)
  Legal location: (115.66,68.692)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U210 (AND2X1_LVT)
  Input location: (115.964,38.596)
  Legal location: (115.964,38.596)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U209 (AND2X1_LVT)
  Input location: (116.876,33.58)
  Legal location: (116.876,33.58)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U208 (AND2X1_LVT)
  Input location: (114.292,63.676)
  Legal location: (114.292,63.676)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U4 (AND2X1_LVT)
  Input location: (116.42,40.268)
  Legal location: (116.42,40.268)
  Displacement:   0.000 um ( 0.00 row height)
Cell: PC/U215 (AND2X1_LVT)
  Input location: (106.692,72.036)
  Legal location: (106.692,72.036)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 5.855
Total Legalizer Wall Time: 6.625
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-04-10 10:31:37 / Session: 1.42 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
check_pg_connectivity 
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 105
Number of VDD Vias: 1928
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 8
  Number of floating vias: 0
  Number of floating std cells: 1138
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 107
Number of VSS Vias: 2327
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 7
  Number of floating vias: 0
  Number of floating std cells: 954
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_6 PATH_11_9 PATH_11_12 PATH_11_15 PATH_11_18 PATH_11_21 PATH_11_24 PATH_11_27 PATH_11_30 PATH_11_33 PATH_11_36 PATH_11_39 PATH_11_42 PATH_11_45 PATH_11_48}
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 10:31:57 2025
Command check_pg_drc finished at Thu Apr 10 10:32:06 2025
CPU usage for check_pg_drc: 8.92 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 8.33 seconds ( 0.00 hours)
Total number of errors found: 18
   18 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
initialize_floorplan -control_type die -side_ratio {2.5 2.5} -core_offset {8.5} -core_utilization {0.7} -orientation N
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.33%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:34:02 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 18} {offset: 6} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 60 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 22
Checking DRC for 22 wires:100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:0% 100%
Creating 60 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 418
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 418 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 418
Checking DRC for 418 stacked vias:5% 45% 45% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 120 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 120
Checking DRC for 120 stacked vias:0% 0% 10% 15% 20% 25% 30% 35% 40% 55% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 418 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 120 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 60 wires.
Committing wires takes 0.00 seconds.
Committed 538 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.6} {pitch: 20} {offset: 10}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 20 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 20
Checking DRC for 20 wires:100%
Creating 20 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 420 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 420
Checking DRC for 420 stacked vias:5% 20% 35% 50% 70% 75% 85% 90% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 420 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 21 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 399 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 19 wires.
Committing wires takes 0.00 seconds.
Committed 2793 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2460 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 2460
Checking DRC for 2460 stacked vias:5% 15% 35% 50% 70% 80% 90% 95% 100%
152 regular vias are not fixed
Via DRC checking runtime 4.00 seconds.
via connection runtime: 4 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2308 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 1319 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 989 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 989 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 4 seconds.
Successfully compiled PG.
Overall runtime: 4 seconds.
1
##################################remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:34:26 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 18} {offset: 6} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_meshSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 60 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 22
Checking DRC for 22 wires:5% 15% 25% 35% 45% 50% 60% 70% 80% 90% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:5% 100%
Creating 60 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 418
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 418 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 418
Checking DRC for 418 stacked vias:0% 50% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 418 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 60 wires.
Committing wires takes 0.00 seconds.
Committed 418 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.6} {pitch: 20} {offset: 10}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 20 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 20
Checking DRC for 20 wires:100%
Creating 20 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 380 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 380
Checking DRC for 380 stacked vias:0% 5% 5% 10% 10% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 380 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 20 wires.
Committing wires takes 0.00 seconds.
Committed 2641 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2520 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 2520
Checking DRC for 2520 stacked vias:5% 10% 25% 30% 50% 65% 75% 90% 95% 100%
220 regular vias are not fixed
Via DRC checking runtime 5.00 seconds.
via connection runtime: 5 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2300 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 1259 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 1041 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 1041 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 6 seconds.
Successfully compiled PG.
Overall runtime: 6 seconds.
1
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
shape_blocks
Information: Starting 'shape_blocks' (FLW-8000)
Information: Time: 2025-04-10 10:35:47 / Session: 1.49 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Creating appropriate block views (if needed)...

shape_blocks starts ...

    Load design data ...
Info: There is no shaping object. Nothing can be done for shaping.

Information: Elapsed time for shape_block excluding pending time: 00:00:00.03. (DPUI-902)
Information: CPU time for shape_block : 00:00:00.03. (DPUI-903)
Information: Peak memory usage for shape_block : 843 MB. (DPUI-904)
Shaping done
Information: Ending 'shape_blocks' (FLW-8001)
Information: Time: 2025-04-10 10:35:47 / Session: 1.49 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
create_placement -floorplan 
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-10 10:35:53 / Session: 1.49 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for riscv_pns, hor/vert channel sizes are 9.9484/9.9484
Placing top level std cells.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:35:57 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design riscv_pns: 169199.619 microns.
    number of nets with unassigned pins: 234
  wire length in design riscv_pns (see through blk pins): 169199.619 microns.
  ------------------
  Total wire length: 169199.619 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design riscv_pns:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design riscv_pns:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design riscv_pns: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view riscv_pns_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:04.23. (DPUI-902)
Information: CPU time for create_placement : 00:00:03.39. (DPUI-903)
Information: Peak memory usage for create_placement : 843 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-10 10:35:57 / Session: 1.49 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
legalize_placementInformation: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-10 10:36:01 / Session: 1.49 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDpcheck_pg_connectivity
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 104
Number of VDD Vias: 2044
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 12
  Number of floating vias: 4
  Number of floating std cells: 1140
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 8
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 104
Number of VSS Vias: 2064
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 11
  Number of floating vias: 4
  Number of floating std cells: 961
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 8
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_25_30 PATH_25_31 PATH_25_32 PATH_25_33 PATH_11_6 PATH_11_9 PATH_11_12 PATH_11_15 PATH_11_18 PATH_11_21 PATH_11_24 PATH_11_27 PATH_11_30 PATH_11_33 PATH_11_36 PATH_11_39 PATH_11_42 PATH_11_45 PATH_11_48 PATH_27_46 PATH_27_47 PATH_27_48 PATH_27_49 VIA_SA_4100 VIA_SA_4101 VIA_SA_4102 VIA_SA_4103 VIA_SA_4104 VIA_SA_4105 VIA_SA_4106 VIA_SA_4107}
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 10:38:16 2025
Command check_pg_drc finished at Thu Apr 10 10:38:26 2025
CPU usage for check_pg_drc: 8.96 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 10.16 seconds ( 0.00 hours)
Total number of errors found: 31
   31 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
initialize_floorplan -control_type die -side_ratio {2.5 2.5} -core_offset {8.5} -core_utilization {0.7} -orientation N
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.33%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:39:04 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 14} {offset: 8} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 66 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 28
Checking DRC for 28 wires:100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:40% 45% 50% 55% 60% 70% 75% 80% 85% 100%
Creating 66 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 532
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 532 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 532
Checking DRC for 532 stacked vias:10% 15% 35% 40% 45% 50% 60% 70% 70% 75% 85% 85% 90% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 132 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 132
Checking DRC for 132 stacked vias:20% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 532 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 132 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 66 wires.
Committing wires takes 0.00 seconds.
Committed 664 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.6} {pitch: 24} {offset: 10}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 16 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 16
Checking DRC for 16 wires:10% 35% 100%
Creating 16 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 336 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 336
Checking DRC for 336 stacked vias:5% 15% 25% 35% 40% 45% 50% 60% 65% 70% 80% 85% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 336 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 21 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 315 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 15 wires.
Committing wires takes 0.00 seconds.
Committed 2205 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2580 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 2580
Checking DRC for 2580 stacked vias:5% 15% 30% 40% 45% 55% 60% 65% 70% 80% 85% 90% 95% 100%
120 regular vias are not fixed
Via DRC checking runtime 4.00 seconds.
via connection runtime: 4 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2460 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 1679 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 781 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 781 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 4 seconds.
Successfully compiled PG.
Overall runtime: 4 seconds.
1
shape_blocksInformation: Starting 'shape_blocks' (FLW-8000)
Information: Time: 2025-04-10 10:39:17 / Session: 1.54 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Creating appropriate block views (if needed)...

shape_blocks starts ...

    Load design data ...
Info: There is no shaping object. Nothing can be done for shaping.

Information: Elapsed time for shape_block excluding pending time: 00:00:00.03. (DPUI-902)
Information: CPU time for shape_block : 00:00:00.03. (DPUI-903)
Information: Peak memory usage for shape_block : 843 MB. (DPUI-904)
Shaping done
Information: Ending 'shape_blocks' (FLW-8001)
Information: Time: 2025-04-10 10:39:17 / Session: 1.54 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
create_placement -floorplan 
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-10 10:39:23 / Session: 1.55 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for riscv_pns, hor/vert channel sizes are 9.9484/9.9484
Placing top level std cells.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:39:28 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design riscv_pns: 169199.619 microns.
    number of nets with unassigned pins: 234
  wire length in design riscv_pns (see through blk pins): 169199.619 microns.
  ------------------
  Total wire length: 169199.619 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design riscv_pns:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design riscv_pns:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design riscv_pns: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view riscv_pns_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:04.41. (DPUI-902)
Information: CPU time for create_placement : 00:00:04.61. (DPUI-903)
Information: Peak memory usage for create_placement : 843 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-10 10:39:28 / Session: 1.55 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
legalize_placement 
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-10 10:39:32 / Session: 1.55 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 120 total shapes.
Layer M2: cached 15 shapes out of 15 total shapes.
Cached 1066 vias out of 3658 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2218 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 74 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     39830.2         8694        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (5 sec)
Legalization complete (9 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   8694
number of references:                74
number of site rows:                119
number of locations attempted:   332046
number of locations failed:       85813  (25.8%)

Legality of references at locations:
50 references had failures.

Wcheck_pg_connectivity 
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 104
Number of VDD Vias: 1729
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 8
  Number of floating vias: 0
  Number of floating std cells: 1136
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 105
Number of VSS Vias: 1929
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 7
  Number of floating vias: 0
  Number of floating std cells: 965
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_6 PATH_11_9 PATH_11_12 PATH_11_15 PATH_11_18 PATH_11_21 PATH_11_24 PATH_11_27 PATH_11_30 PATH_11_33 PATH_11_36 PATH_11_39 PATH_11_42 PATH_11_45 PATH_11_48}
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 10:40:06 2025
Command check_pg_drc finished at Thu Apr 10 10:40:15 2025
CPU usage for check_pg_drc: 7.67 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 8.80 seconds ( 0.00 hours)
Total number of errors found: 21
   21 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
initialize_floorplan -control_type die -side_ratio {2.5 2.5} -core_offset {8.5} -core_utilization {0.7} -orientation N
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.33%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:41:46 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 14} {offset: 8} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 66 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 28
Checking DRC for 28 wires:100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:0% 5% 10% 15% 20% 25% 30% 40% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 100%
Creating 66 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 532
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 532 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 532
Checking DRC for 532 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 80% 80% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 132 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 132
Checking DRC for 132 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 532 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 132 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 66 wires.
Committing wires takes 0.00 seconds.
Committed 664 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.3f} {pitch: 24} {offset: 10}} 
Error: For option -width, the specified value 0.3f  is invalid. (PGR-002)
Please specify width as non-negative numerical values or  "minimum" keyword or variables with '@' as prefix.
Fail to create internal wire pattern _internal_mesh_pattern_wire_0 from mesh pattern.
Information: script '/tmp/icc2_shell-2.geyUIz'
                stopped at line 42 due to error. (CMD-081)
Extended error info:

    while executing
"create_pg_wire_pattern _internal_mesh_pattern_wire_0 -layer M2 -direction vertical -width {0.3f} -trim true -mesh"
    ("eval" body line 1)
    invoked from within
"eval $command"
    (procedure "create_pg_mesh_pattern" line 155)
    invoked from within
"create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.3f} {pitch: 24} {offset: 10}} "
    (file "/tmp/icc2_shell-2.geyUIz" line 42)
 -- End Extended Error Info
check_pg_connectivity 
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 37
Number of VDD Vias: 336
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 37
Number of VSS Vias: 336
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
shape_blocks
Information: Starting 'shape_blocks' (FLW-8000)
Information: Time: 2025-04-10 10:42:23 / Session: 1.60 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Creating appropriate block views (if needed)...

shape_blocks starts ...

    Load design data ...
Info: There is no shaping object. Nothing can be done for shaping.

Information: Elapsed time for shape_block excluding pending time: 00:00:00.04. (DPUI-902)
Information: CPU time for shape_block : 00:00:00.03. (DPUI-903)
Information: Peak memory usage for shape_block : 843 MB. (DPUI-904)
Shaping done
Information: Ending 'shape_blocks' (FLW-8001)
Information: Time: 2025-04-10 10:42:23 / Session: 1.60 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
create_placement -floorplan 
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-10 10:42:29 / Session: 1.60 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for riscv_pns, hor/vert channel sizes are 9.9484/9.9484
Placing top level std cells.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:42:33 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design riscv_pns: 169199.619 microns.
    number of nets with unassigned pins: 234
  wire length in design riscv_pns (see through blk pins): 169199.619 microns.
  ------------------
  Total wire length: 169199.619 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design riscv_pns:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design riscv_pns:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design riscv_pns: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view riscv_pns_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:04.25. (DPUI-902)
Information: CPU time for create_placement : 00:00:04.02. (DPUI-903)
Information: Peak memory usage for create_placement : 843 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-10 10:42:33 / Session: 1.60 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
legalize_placement 
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-10 10:42:36 / Session: 1.60 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 672 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2387 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 74 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     39830.2         8694        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   8694
number of references:                74
number of site rows:                119
number of locations attempted:   159963
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        8694 (110227 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.570 um ( 0.34 row height)
rms weighted cell displacement:   0.570 um ( 0.34 row height)
max cell displacement:            1.973 um ( 1.18 row height)
avg cell displacement:            0.499 um ( 0.30 row height)
avg weighted cell displacement:   0.499 um ( 0.30 row height)
number of cells moved:             8694
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: WBMUX/U219 (AO22X1_LVT)
  Input location: (149.802,85.2471)
  Legal location: (151.076,83.74)
  Displacement:   1.973 um ( 1.18 row height)
Cell: IRF/U167 (INVX1_LVT)
  Input location: (8.5003,47.1219)
  Legal location: (8.5,45.284)
  Displacement:   1.838 um ( 1.10 row height)
Cell: CSRF/MM_REG/U65 (AO222X1_LVT)
  Input location: (150.428,87.015)
  Legal location: (149.556,85.412)
  Displacement:   1.825 um ( 1.09 row height)
Cell: IRF/U561 (INVX2_LVT)
  Input location: (17.4281,197.317)
  Legal location: (17.468,199.108)
  Displacement:   1.791 um ( 1.07 row height)
Cell: CSRF/MC/U1231 (AND2X1_LVT)
  Input location: (149.912,8.5008)
  Legal location: (149.86,10.172)
  Displacement:   1.672 um ( 1.00 row height)
Cell: IRF/U566 (NBUFFX4_LVT)
  Input location: (77.3457,125.551)
  Legal location: (77.356,127.212)
  Displacement:   1.661 um ( 0.99 row height)
Cell: CSRF/MTVAL_REG/mtval_out_reg[10] (DFFX1_LVT)
  Input location: (168.69,77.0357)
  Legal location: (168.708,75.38)
  Displacement:   1.656 um ( 0.99 row height)
Cell: CSRF/MTVEC_REG/U103 (AO22X1_LVT)
  Input location: (167.547,56.931)
  Legal location: (167.34,55.316)
  Displacement:   1.628 um ( 0.97 row height)
Cell: IRF/U179 (INVX2_LVT)
  Input location: (55.1412,54.8821)
  Legal location: (54.1,53.644)
  Displacement:   1.618 um ( 0.97 row height)
Cell: IRF/U2930 (AO22X1_LVT)
  Input location: (68.4323,172.299)
  Legal location: (68.388,170.684)
  Displacement:   1.616 um ( 0.97 row height)

Legalization succeeded.
Total Legalizer CPU: 3.166
Total Legalizer Wall Time: 2.518
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-04-10 10:42:39 / Session: 1.60 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
check_pg_connectivity 
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 37
Number of VDD Vias: 336
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 37
Number of VSS Vias: 336
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 10:42:51 2025
Command check_pg_drc finished at Thu Apr 10 10:42:59 2025
CPU usage for check_pg_drc: 7.57 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 7.99 seconds ( 0.00 hours)
No errors found.
check_pg_missing_viasCheck net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
initialize_floorplan -control_type die -side_ratio {2.5 2.5} -core_offset {8.5} -core_utilization {0.7} -orientation N
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.33%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
####################### PNS SCRIPT ##################################
remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:44:02 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 14} {offset: 8} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 66 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 28
Checking DRC for 28 wires:5% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:65% 70% 75% 80% 100%
Creating 66 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 532
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 532 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 532
Checking DRC for 532 stacked vias:15% 30% 35% 40% 45% 45% 50% 55% 60% 65% 75% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 132 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 132
Checking DRC for 132 stacked vias:0% 0% 55% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 532 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 132 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 66 wires.
Committing wires takes 0.00 seconds.
Committed 664 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.3} {pitch: 24} {offset: 10}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 16 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 16
Checking DRC for 16 wires:100%
Creating 16 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 336 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of vias: 32
Checking DRC for 32 stacked vias:5% 10% 50% 50% 75% 75% 80% 85% 90% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 304
Checking DRC for 304 stacked vias:0% 5% 15% 20% 20% 25% 30% 65% 65% 65% 85% 85% 85% 90% 90% 90% 100%
Via DRC checking runtime 2.00 seconds.
via connection runtime: 2 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 336 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 40 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 296 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 15 wires.
Committing wires takes 0.00 seconds.
Committed 2072 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2580 stacked vias.
0% Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 2580
Checking DRC for 2580 stacked vias:5% 10% 10% 20% 20% 25% 25% 35% 35% 55% 55% 60% 60% 65% 70% 80% 85% 90% 90% 100%
Via DRC checking runtime 3.00 seconds.
via connection runtime: 3 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2580 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 1680 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 900 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 900 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 3 seconds.
Successfully compiled PG.
Overall runtime: 3 seconds.
1
#####################################################################
shape_blocks
Information: Starting 'shape_blocks' (FLW-8000)
Information: Time: 2025-04-10 10:44:18 / Session: 1.63 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Creating appropriate block views (if needed)...

shape_blocks starts ...

    Load design data ...
Info: There is no shaping object. Nothing can be done for shaping.

Information: Elapsed time for shape_block excluding pending time: 00:00:00.03. (DPUI-902)
Information: CPU time for shape_block : 00:00:00.03. (DPUI-903)
Information: Peak memory usage for shape_block : 843 MB. (DPUI-904)
Shaping done
Information: Ending 'shape_blocks' (FLW-8001)
Information: Time: 2025-04-10 10:44:18 / Session: 1.63 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
create_placement -floorplan 
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-10 10:44:21 / Session: 1.63 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for riscv_pns, hor/vert channel sizes are 9.9484/9.9484
Placing top level std cells.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:44:25 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design riscv_pns: 169199.619 microns.
    number of nets with unassigned pins: 234
  wire length in design riscv_pns (see through blk pins): 169199.619 microns.
  ------------------
  Total wire length: 169199.619 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design riscv_pns:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design riscv_pns:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design riscv_pns: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view riscv_pns_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:04.02. (DPUI-902)
Information: CPU time for create_placement : 00:00:03.77. (DPUI-903)
Information: Peak memory usage for create_placement : 843 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-10 10:44:25 / Session: 1.63 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
legalize_placement 
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-10 10:44:28 / Session: 1.63 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 120 total shapes.
Layer M2: cached 15 shapes out of 15 total shapes.
Cached 1166 vias out of 3644 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2316 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 74 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     39830.2         8694        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (6 sec)
Legalization complete (9 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   8694
number of references:                74
number of site rows:                119
number of locations attempted:   204210
number of locations failed:       39533  (19.4%)

Legality of references at locations:
49 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   992      20159      5132 ( 25.5%)       7199      4952 ( 68.8%)  DFFARX1_LVT
  2704      48873      4459 (  9.1%)       6576      4048 ( 61.6%)  AO22X1_LVT
   566      12171      2716 ( 22.3%)       3920      2708 ( 69.1%)  DFFX1_LVT
    98       2320       644 ( 27.8%)        920       623 ( 67.7%)  LATCHX1_LVT
   227       4728       633 ( 13.4%)        960       597 ( 62.2%)  NOR4X1_LVT
   765      15207       613 (  4.0%)       1264       513 ( 40.6%)  INVX1_LVT
   602      12132       606 (  5.0%)       1016       501 ( 49.3%)  NAND2X0_LVT
   322       6960       486 (  7.0%)        896       439 ( 49.0%)  NAND3X0_LVT
   163       3456       462 ( 13.4%)        600       404 ( 67.3%)  AO222X1_LVT
   184       3784       445 ( 11.8%)        656       413 ( 63.0%)  HADDX1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         32        17 ( 53.1%)         24        17 ( 70.8%)  AOI222X1_LVT
     1         32        11 ( 34.4%)         16        10 ( 62.5%)  OR2X4_LVT
    49       1137       337 ( 29.6%)        480       331 ( 69.0%)  DFFX2_LVT
    45       1088       292 ( 26.8%)        384       288 ( 75.0%)  MUX41X1_LVT
    98       2320       644 ( 27.8%)        920       623 ( 67.7%)  LATCHX1_LVT
   992      20159      5132 ( 25.5%)       7199      4952 ( 68.8%)  DFFARX1_LVT
   566      12171      2716 ( 22.3%)       3920      2708 ( 69.1%)  DFFX1_LVT
     4         88        24 ( 27.3%)         48        20 ( 41.7%)  XOR2X1_LVT
     3         80        14 ( 17.5%)         16        14 ( 87.5%)  AOI21X1_LVT
    12        272        51 ( 18.8%)         80        48 ( 60.0%)  AND2X2_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        8694 (110227 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.640 um ( 0.38 row height)
rms weighted cell displacement:   0.640 um ( 0.38 row height)
max cell displacement:            2.555 um ( 1.53 row height)
avg cell displacement:            0.552 um ( 0.33 row height)
avg weighted cell displacement:   0.552 um ( 0.33 row height)
number of cells moved:             8694
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: IRF/U3110 (AO22X1_LVT)
  Input location: (21.2809,76.2014)
  Legal location: (23.7,75.38)
  Displacement:   2.555 um ( 1.53 row height)
Cell: IRF/reg_file_reg[2][11] (DFFARX1_LVT)
  Input location: (15.6246,76.2242)
  Legal location: (17.924,75.38)
  Displacement:   2.449 um ( 1.46 row height)
Cell: CSRF/MC/mcycle_out_reg[10] (DFFX1_LVT)
  Input location: (177.169,129.18)
  Legal location: (174.788,128.884)
  Displacement:   2.399 um ( 1.43 row height)
Cell: LU/lu_output_reg[16] (LATCHX1_LVT)
  Input location: (137.722,132.837)
  Legal location: (135.42,132.228)
  Displacement:   2.382 um ( 1.42 row height)
Cell: PC/U109 (OR2X1_LVT)
  Input location: (138.026,62.124)
  Legal location: (135.724,62.004)
  Displacement:   2.305 um ( 1.38 row height)
Cell: IRF/U2306 (AO22X1_LVT)
  Input location: (62.519,16.2135)
  Legal location: (60.484,15.188)
  Displacement:   2.279 um ( 1.36 row height)
Cell: CSRF/MM_REG/U19 (AO22X1_LVT)
  Input location: (179.277,78.2794)
  Legal location: (177.068,78.724)
  Displacement:   2.253 um ( 1.35 row height)
Cell: WBMUX/U219 (AO22X1_LVT)
  Input location: (149.802,85.2471)
  Legal location: (151.38,83.74)
  Displacement:   2.182 um ( 1.31 row height)
Cell: CSRF/MM_REG/U33 (AO22X1_LVT)
  Input location: (177.513,79.4461)
  Legal location: (175.548,78.724)
  Displacement:   2.093 um ( 1.25 row height)
Cell: IRF/U1787 (AO22X1_LVT)
  Input location: (62.5041,151.943)
  Legal location: (60.484,152.292)
  Displacement:   2.050 um ( 1.23 row height)

Legalization succeeded.
Total Legalizer CPU: 10.597
Total Legalizer Wall Time: 10.781
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-04-10 10:44:39 / Session: 1.63 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
check_pg_connectivity 
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 104
Number of VDD Vias: 1785
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 105
Number of VSS Vias: 1859
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 10:44:57 2025
Command check_pg_drc finished at Thu Apr 10 10:45:05 2025
CPU usage for check_pg_drc: 7.43 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 7.92 seconds ( 0.00 hours)
Total number of errors found: 126
   126 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
initialize_floorplan -control_type die -side_ratio {2.5 2.5} -core_offset {8.5} -core_utilization {0.7} -orientation N
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.33%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:46:15 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 14} {offset: 8} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 10} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 66 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 28
Checking DRC for 28 wires:20% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 38
Checking DRC for 38 wires:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 75% 80% 85% 90% 100%
Creating 66 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 532
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 532 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 532
Checking DRC for 532 stacked vias:25% 65% 80% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 132 stacked vias.
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 132
Checking DRC for 132 stacked vias:0% 0% 55% 95% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 532 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 132 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 66 wires.
Committing wires takes 0.00 seconds.
Committed 664 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.1} {pitch: 24} {offset: 10}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 16 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 16
Checking DRC for 16 wires:100%
Creating 16 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 336 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of vias: 336
Checking DRC for 336 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 336 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 40 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 296 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 15 wires.
Committing wires takes 0.00 seconds.
Committed 2072 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2580 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 2580
Checking DRC for 2580 stacked vias:20% 35% 45% 55% 60% 70% 80% 85% 90% 100%
105 regular vias are not fixed
Via DRC checking runtime 4.00 seconds.
via connection runtime: 4 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2475 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 1680 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 795 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 795 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 5 seconds.
Successfully compiled PG.
Overall runtime: 5 seconds.
1
############################shape_blocks
Information: Starting 'shape_blocks' (FLW-8000)
Information: Time: 2025-04-10 10:47:15 / Session: 1.68 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Creating appropriate block views (if needed)...

shape_blocks starts ...

    Load design data ...
Info: There is no shaping object. Nothing can be done for shaping.

Information: Elapsed time for shape_block excluding pending time: 00:00:00.13. (DPUI-902)
Information: CPU time for shape_block : 00:00:00.03. (DPUI-903)
Information: Peak memory usage for shape_block : 843 MB. (DPUI-904)
Shaping done
Information: Ending 'shape_blocks' (FLW-8001)
Information: Time: 2025-04-10 10:47:15 / Session: 1.68 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
create_placement -floorplan 
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-10 10:47:19 / Session: 1.68 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for riscv_pns, hor/vert channel sizes are 9.9484/9.9484
Placing top level std cells.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 10:47:24 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design riscv_pns: 169199.619 microns.
    number of nets with unassigned pins: 234
  wire length in design riscv_pns (see through blk pins): 169199.619 microns.
  ------------------
  Total wire length: 169199.619 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design riscv_pns:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design riscv_pns:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design riscv_pns: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view riscv_pns_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:05.00. (DPUI-902)
Information: CPU time for create_placement : 00:00:04.67. (DPUI-903)
Information: Peak memory usage for create_placement : 843 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-10 10:47:24 / Session: 1.68 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
legalize_placementInformation: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-10 10:47:27 / Session: 1.68 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 120 total shapes.
Layer M2: cached 15 shapes out of 15 total shapes.
Cached 1061 vias out of 3539 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.3756 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 74 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     39830.2         8694        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   8694
number of references:                74
number of site rows:                119
number of locations attempted:   179069
number of locations failed:       15391  (8.6%)

Legality of references at locations:
46 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2704      48025      3256 (  6.8%)       4944      2706 ( 54.7%)  AO22X1_LVT
   992      16983      1212 (  7.1%)       2672       621 ( 23.2%)  DFFARX1_LVT
   566      10355       507 (  4.9%)       1090       284 ( 26.1%)  DFFX1_LVT
   765      14871       393 (  2.6%)        800       257 ( 32.1%)  INVX1_LVT
   602      12068       347 (  2.9%)        592       226 ( 38.2%)  NAND2X0_LVT
   163       3360       307 (  9.1%)        464       258 ( 55.6%)  AO222X1_LVT
   322       6680       303 (  4.5%)        456       199 ( 43.6%)  NAND3X0_LVT
   227       4296       304 (  7.1%)        464       196 ( 42.2%)  NOR4X1_LVT
    80       1704       245 ( 14.4%)        400       224 ( 56.0%)  AO221X1_LVT
   278       5452       255 (  4.7%)        440       146 ( 33.2%)  AND2X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    80       1704       245 ( 14.4%)        400       224 ( 56.0%)  AO221X1_LVT
     1         24         3 ( 12.5%)          8         3 ( 37.5%)  OR2X4_LVT
   163       3360       307 (  9.1%)        464       258 ( 55.6%)  AO222X1_LVT
    12        248        23 (  9.3%)         56        20 ( 35.7%)  AND2X2_LVT
    45        880        79 (  9.0%)        120        47 ( 39.2%)  MUX41X1_LVT
    89       1824       146 (  8.0%)        312       116 ( 37.2%)  OA22X1_LVT
   107       2176       175 (  8.0%)        288       115 ( 39.9%)  OR2X1_LVT
  2704      48025      3256 (  6.8%)       4944      2706 ( 54.7%)  AO22X1_LVT
    31        760        51 (  6.7%)         88        39 ( 44.3%)  OR3X2_LVT
   227       4296       304 (  7.1%)        464       196 ( 42.2%)  NOR4X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        8694 (110227 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.579 um ( 0.35 row height)
rms weighted cell displacement:   0.579 um ( 0.35 row height)
max cell displacement:            1.973 um ( 1.18 row height)
avg cell displacement:            0.507 um ( 0.30 row height)
avg weighted cell displacement:   0.507 um ( 0.30 row height)
number of cells moved:             8694
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: WBMUX/U219 (AO22X1_LVT)
  Input location: (149.802,85.2471)
  Legal location: (151.076,83.74)
  Displacement:   1.973 um ( 1.18 row height)
Cell: IRF/U167 (INVX1_LVT)
  Input location: (8.5003,47.1219)
  Legal location: (8.5,45.284)
  Displacement:   1.838 um ( 1.10 row height)
Cell: CSRF/MM_REG/U65 (AO222X1_LVT)
  Input location: (150.428,87.015)
  Legal location: (149.556,85.412)
  Displacement:   1.825 um ( 1.09 row height)
Cell: IRF/U561 (INVX2_LVT)
  Input location: (17.4281,197.317)
  Legal location: (17.468,199.108)
  Displacement:   1.791 um ( 1.07 row height)
Cell: CSRF/MC/U1231 (AND2X1_LVT)
  Input location: (149.912,8.5008)
  Legal location: (149.86,10.172)
  Displacement:   1.672 um ( 1.00 row height)
Cell: IRF/U3275 (AO22X1_LVT)
  Input location: (18.4659,111.312)
  Legal location: (17.012,110.492)
  Displacement:   1.669 um ( 1.00 row height)
Cell: LU/U31 (AO21X1_LVT)
  Input location: (138.756,147.339)
  Legal location: (137.092,147.276)
  Displacement:   1.666 um ( 1.00 row height)
Cell: IRF/U566 (NBUFFX4_LVT)
  Input location: (77.3457,125.551)
  Legal location: (77.356,127.212)
  Displacement:   1.661 um ( 0.99 row height)
Cell: CSRF/MTVAL_REG/mtval_out_reg[10] (DFFX1_LVT)
  Input location: (168.69,77.0357)
  Legal location: (168.708,75.38)
  Displacement:   1.656 um ( 0.99 row height)
Cell: IRF/U1294 (AO22X1_LVT)
  Input location: (89.1282,74.9386)
  Legal location: (87.54,75.38)
  Displacement:   1.648 um ( 0.99 row height)

Legalization succeeded.
Total Legalizer CPU: 4.558
Total Legalizer Wall Time: 4.742
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-04-10 10:47:32 / Session: 1.68 hr / Command: 0.00 hr / Memory: 843 MB (FLW-8100)
1
check_pg_connectivity
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 104
Number of VDD Vias: 1729
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 8
  Number of floating vias: 0
  Number of floating std cells: 1118
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 105
Number of VSS Vias: 1810
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_6 PATH_11_18 PATH_11_24 PATH_11_30 PATH_11_36 PATH_11_42 PATH_11_48 PATH_11_54}
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 10:47:52 2025
Command check_pg_drc finished at Thu Apr 10 10:48:00 2025
CPU usage for check_pg_drc: 8.22 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 7.42 seconds ( 0.00 hours)
No errors found.
check_pg_missing_viasCheck net VDD vias...
Number of missing vias on VIA1 layer: 56
Total number of missing vias: 56
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias on VIA1 layer: 49
Total number of missing vias: 49
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> gui_show_error_data
icc2_shell> 
check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 104
Number of VDD Vias: 1729
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 8
  Number of floating vias: 0
  Number of floating std cells: 1118
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 105
Number of VSS Vias: 1810
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_6 PATH_11_18 PATH_11_24 PATH_11_30 PATH_11_36 PATH_11_42 PATH_11_48 PATH_11_54}
icc2_shell> gui_show_error_data
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal6} -quiet]
1
icc2_shell> 
initialize_floorplan -control_type die -side_ratio {2.5 2.5} -core_offset {8.5} -core_utilization {0.7} -orientation N
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.33%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
####################### PNS SCRIPT ##################################
remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 11:09:40 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 14} {offset: 8} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 14} {offset: 8} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 56 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 28
Checking DRC for 28 wires:100%
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of wires: 28
Checking DRC for 28 wires:100%
Creating 56 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 392
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 392 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 392
Checking DRC for 392 stacked vias:20% 65% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 112 stacked vias.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 112
Checking DRC for 112 stacked vias:100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 392 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 112 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 56 wires.
Committing wires takes 0.00 seconds.
Committed 504 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.1} {pitch: 24} {offset: 10}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 16 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 16
Checking DRC for 16 wires:100%
Creating 16 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 256 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of vias: 256
Checking DRC for 256 stacked vias:5% 10% 15% 20% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 2.00 seconds.
via connection runtime: 2 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 256 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 30 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 226 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 15 wires.
Committing wires takes 0.00 seconds.
Committed 1582 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2580 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 2580
Checking DRC for 2580 stacked vias:5% 10% 15% 20% 30% 50% 65% 75% 85% 90% 95% 100%
35 regular vias are not fixed
Via DRC checking runtime 4.00 seconds.
via connection runtime: 4 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2545 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 1680 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 865 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 865 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 4 seconds.
Successfully compiled PG.
Overall runtime: 4 seconds.
1
################shape_blocksInformation: Starting 'shape_blocks' (FLW-8000)
Information: Time: 2025-04-10 11:10:44 / Session: 2.07 hr / Command: 0.00 hr / Memory: 866 MB (FLW-8100)
Creating appropriate block views (if needed)...

shape_blocks starts ...

    Load design data ...
Info: There is no shaping object. Nothing can be done for shaping.

Information: Elapsed time for shape_block excluding pending time: 00:00:00.03. (DPUI-902)
Information: CPU time for shape_block : 00:00:00.06. (DPUI-903)
Information: Peak memory usage for shape_block : 866 MB. (DPUI-904)
Shaping done
Information: Ending 'shape_blocks' (FLW-8001)
Information: Time: 2025-04-10 11:10:44 / Session: 2.07 hr / Command: 0.00 hr / Memory: 866 MB (FLW-8100)
1
create_placement -floorplan 
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-10 11:10:48 / Session: 2.07 hr / Command: 0.00 hr / Memory: 866 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for riscv_pns, hor/vert channel sizes are 9.9484/9.9484
Placing top level std cells.
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 11:10:51 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design riscv_pns: 169199.619 microns.
    number of nets with unassigned pins: 234
  wire length in design riscv_pns (see through blk pins): 169199.619 microns.
  ------------------
  Total wire length: 169199.619 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design riscv_pns:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design riscv_pns:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design riscv_pns: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view riscv_pns_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:03.82. (DPUI-902)
Information: CPU time for create_placement : 00:00:03.39. (DPUI-903)
Information: Peak memory usage for create_placement : 892 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-10 11:10:51 / Session: 2.07 hr / Command: 0.00 hr / Memory: 893 MB (FLW-8100)
1
legalize_placementInformation: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-10 11:10:56 / Session: 2.07 hr / Command: 0.00 hr / Memory: 893 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 120 total shapes.
Layer M2: cached 15 shapes out of 15 total shapes.
Cached 1061 vias out of 2959 total vias.

Legalizing Top Level Design msrv32_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2541 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 74 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     39830.2         8694        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   8694
number of references:                74
number of site rows:                119
number of locations attempted:   179013
number of locations failed:       15371  (8.6%)

Legality of references at locations:
46 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2704      48009      3252 (  6.8%)       4928      2697 ( 54.7%)  AO22X1_LVT
   992      16983      1212 (  7.1%)       2672       621 ( 23.2%)  DFFARX1_LVT
   566      10355       508 (  4.9%)       1090       284 ( 26.1%)  DFFX1_LVT
   765      14871       394 (  2.6%)        808       261 ( 32.3%)  INVX1_LVT
   602      12068       347 (  2.9%)        592       227 ( 38.3%)  NAND2X0_LVT
   163       3360       307 (  9.1%)        464       258 ( 55.6%)  AO222X1_LVT
   322       6680       303 (  4.5%)        456       199 ( 43.6%)  NAND3X0_LVT
   227       4296       304 (  7.1%)        464       196 ( 42.2%)  NOR4X1_LVT
    80       1704       245 ( 14.4%)        400       224 ( 56.0%)  AO221X1_LVT
   278       5452       254 (  4.7%)        424       143 ( 33.7%)  AND2X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    80       1704       245 ( 14.4%)        400       224 ( 56.0%)  AO221X1_LVT
     1         24         3 ( 12.5%)          8         3 ( 37.5%)  OR2X4_LVT
   163       3360       307 (  9.1%)        464       258 ( 55.6%)  AO222X1_LVT
    12        248        23 (  9.3%)         56        20 ( 35.7%)  AND2X2_LVT
    45        880        79 (  9.0%)        120        47 ( 39.2%)  MUX41X1_LVT
    89       1824       145 (  7.9%)        312       116 ( 37.2%)  OA22X1_LVT
   107       2176       175 (  8.0%)        288       115 ( 39.9%)  OR2X1_LVT
  2704      48009      3252 (  6.8%)       4928      2697 ( 54.7%)  AO22X1_LVT
    31        760        51 (  6.7%)         88        39 ( 44.3%)  OR3X2_LVT
   227       4296       304 (  7.1%)        464       196 ( 42.2%)  NOR4X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        8694 (110227 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.579 um ( 0.35 row height)
rms weighted cell displacement:   0.579 um ( 0.35 row height)
max cell displacement:            1.973 um ( 1.18 row height)
avg cell displacement:            0.507 um ( 0.30 row height)
avg weighted cell displacement:   0.507 um ( 0.30 row height)
number of cells moved:             8694
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: WBMUX/U219 (AO22X1_LVT)
  Input location: (149.802,85.2471)
  Legal location: (151.076,83.74)
  Displacement:   1.973 um ( 1.18 row height)
Cell: IRF/U167 (INVX1_LVT)
  Input location: (8.5003,47.1219)
  Legal location: (8.5,45.284)
  Displacement:   1.838 um ( 1.10 row height)
Cell: CSRF/MM_REG/U65 (AO222X1_LVT)
  Input location: (150.428,87.015)
  Legal location: (149.556,85.412)
  Displacement:   1.825 um ( 1.09 row height)
Cell: IRF/U561 (INVX2_LVT)
  Input location: (17.4281,197.317)
  Legal location: (17.468,199.108)
  Displacement:   1.791 um ( 1.07 row height)
Cell: CSRF/MC/U1231 (AND2X1_LVT)
  Input location: (149.912,8.5008)
  Legal location: (149.86,10.172)
  Displacement:   1.672 um ( 1.00 row height)
Cell: IRF/U3275 (AO22X1_LVT)
  Input location: (18.4659,111.312)
  Legal location: (17.012,110.492)
  Displacement:   1.669 um ( 1.00 row height)
Cell: LU/U31 (AO21X1_LVT)
  Input location: (138.756,147.339)
  Legal location: (137.092,147.276)
  Displacement:   1.666 um ( 1.00 row height)
Cell: IRF/U566 (NBUFFX4_LVT)
  Input location: (77.3457,125.551)
  Legal location: (77.356,127.212)
  Displacement:   1.661 um ( 0.99 row height)
Cell: CSRF/MTVAL_REG/mtval_out_reg[10] (DFFX1_LVT)
  Input location: (168.69,77.0357)
  Legal location: (168.708,75.38)
  Displacement:   1.656 um ( 0.99 row height)
Cell: IRF/U1294 (AO22X1_LVT)
  Input location: (89.1282,74.9386)
  Legal location: (87.54,75.38)
  Displacement:   1.648 um ( 0.99 row height)

Legalization succeeded.
Total Legalizer CPU: 3.277
Total Legalizer Wall Time: 4.777
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-04-10 11:11:01 / Session: 2.07 hr / Command: 0.00 hr / Memory: 893 MB (FLW-8100)
1
check_pg_connectivity
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 99
Number of VDD Vias: 1446
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 2
  Number of floating vias: 0
  Number of floating std cells: 277
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 100
Number of VSS Vias: 1513
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_30 PATH_11_80}
initialize_floorplan -control_type die -side_ratio {2.5 2.5} -core_offset {8.5} -core_utilization {0.7} -orientation N
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.33%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
####################### PNS SCRIPT ##################################
remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 11:13:12 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 14} {offset: 8} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 14} {offset: 8} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 56 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 28
Checking DRC for 28 wires:100%
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of wires: 28
Checking DRC for 28 wires:100%
Creating 56 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 392
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 392 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 392
Checking DRC for 392 stacked vias:15% 20% 25% 45% 50% 55% 75% 85% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 1.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 112 stacked vias.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 112
Checking DRC for 112 stacked vias:0% 0% 85% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 392 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 112 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 56 wires.
Committing wires takes 0.00 seconds.
Committed 504 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.1} {pitch: 24} {offset: 10}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 16 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 16
Checking DRC for 16 wires:100%
Creating 16 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 256 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of vias: 256
Checking DRC for 256 stacked vias:5% 10% 15% 20% 30% 35% 40% 50% 55% 60% 70% 75% 80% 85% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 256 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 30 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 226 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 15 wires.
Committing wires takes 0.00 seconds.
Committed 1582 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2580 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 2580
Checking DRC for 2580 stacked vias:5% 25% 35% 50% 60% 70% 80% 85% 90% 100%
35 regular vias are not fixed
Via DRC checking runtime 4.00 seconds.
via connection runtime: 4 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2545 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 1680 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 865 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 865 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 4 seconds.
Successfully compiled PG.
Overall runtime: 4 seconds.
1
###########check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 99
Number of VDD Vias: 1446
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 2
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 100
Number of VSS Vias: 1513
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_30 PATH_11_80}
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 11:13:35 2025
Command check_pg_drc finished at Thu Apr 10 11:13:35 2025
CPU usage for check_pg_drc: 0.26 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.28 seconds ( 0.00 hours)
No errors found.
check_pg_missing_viasCheck net VDD vias...
Number of missing vias on VIA1 layer: 14
Total number of missing vias: 14
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias on VIA1 layer: 21
Total number of missing vias: 21
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> gui_show_error_data
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start CreateViaTool
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {xPitch} -value {0.120}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {yPitch} -value {0.120}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {master} -value {VIA12SQ_C}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {master} -value {VIA12BAR}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {xPitch} -value {0.136}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {yPitch} -value {0.186}
icc2_shell> 
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start CreateViaTool
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {xPitch} -value {0.120}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {yPitch} -value {0.120}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {master} -value {VIA12SQ_C}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {auto} -value {true}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {auto} -value {false}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {master} -value {VIA23BAR}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {xPitch} -value {0.136}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {yPitch} -value {0.186}
icc2_shell> 
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {auto} -value {true}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {net} -value {VDD}
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {186.492 58.662} -scale 0.0002
icc2_shell> check_pg_missing_vias
Information: The command 'check_pg_missing_vias' cleared the undo history. (UNDO-016)
Check net VDD vias...
Number of missing vias on VIA1 layer: 13
Total number of missing vias: 13
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias on VIA1 layer: 21
Total number of missing vias: 21
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> gui_show_error_data
icc2_shell> gui_show_error_data
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {net} -value {VDD}
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {186.498 142.260} -scale 0.0003
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start CreateViaTool
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {xPitch} -value {0.120}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {yPitch} -value {0.120}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {master} -value {VIA12SQ_C}
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {net} -value {VDD}
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {162.501 58.660} -scale 0.0002
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
check_pg_missing_vias
Information: The command 'check_pg_missing_vias' cleared the undo history. (UNDO-016)
Check net VDD vias...
Number of missing vias on VIA1 layer: 11
Total number of missing vias: 11
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias on VIA1 layer: 21
Total number of missing vias: 21
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start CreateViaTool
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {net} -value {VDD}
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {66.505 58.654} -scale 0.0002
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start CreateViaTool
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {net} -value {VDD}
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {66.512 142.257} -scale 0.0002
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start CreateViaTool
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {net} -value {VDD}
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {42.520 58.665} -scale 0.0002
check_pg_missing_vias
Information: The command 'check_pg_missing_vias' cleared the undo history. (UNDO-016)
Check net VDD vias...
Number of missing vias on VIA1 layer: 10
Total number of missing vias: 10
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias on VIA1 layer: 21
Total number of missing vias: 21
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> gui_set_mouse_tool_option -tool CreateViaTool -option {net} -value {VSS}
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {18.654 177.373} -scale 0.0002
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
check_pg_missing_vias
Information: The command 'check_pg_missing_vias' cleared the undo history. (UNDO-016)
Check net VDD vias...
Number of missing vias on VIA1 layer: 10
Total number of missing vias: 10
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias on VIA1 layer: 20
Total number of missing vias: 20
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 11:36:08 2025
Command check_pg_drc finished at Thu Apr 10 11:36:08 2025
CPU usage for check_pg_drc: 0.07 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.07 seconds ( 0.00 hours)
Total number of errors found: 5
   5 insufficient spacings on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 11:37:34 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 14} {offset: 8} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 14} {offset: 8} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 56 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 28
Checking DRC for 28 wires:100%
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of wires: 28
Checking DRC for 28 wires:0% 5% 10% 20% 25% 35% 40% 50% 55% 60% 70% 75% 85% 90% 100%
Creating 56 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 392
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 392 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 392
Checking DRC for 392 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 65% 70% 75% 80% 85% 85% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 1.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 112 stacked vias.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 112
Checking DRC for 112 stacked vias:50% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 392 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 112 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 56 wires.
Committing wires takes 0.00 seconds.
Committed 504 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.1} {pitch: 24} {offset: 8}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 17 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 17
Checking DRC for 17 wires:100%
Creating 17 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 272 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of vias: 272
Checking DRC for 272 stacked vias:0% 5% 10% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 65% 70% 75% 75% 80% 90% 90% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 272 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 60 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 212 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 15 wires.
Committing wires takes 0.00 seconds.
Committed 1484 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}   
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_railsSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:15% 20% 25% 30% 65% 65% 70% 100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2580 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 2580
Checking DRC for 2580 stacked vias:5% 25% 30% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 95% 100%
31 regular vias are not fixed
Via DRC checking runtime 4.00 seconds.
via connection runtime: 4 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2549 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 1680 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 869 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 869 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 5 seconds.
Successfully compiled PG.
Overall runtime: 5 seconds.
1
check_pg_connectivity 
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 99
Number of VDD Vias: 1451
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 1
  Number of floating vias: 3
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 100
Number of VSS Vias: 1419
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_30 VIA_S_865 VIA_S_867 VIA_S_868}
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 11:38:28 2025
Command check_pg_drc finished at Thu Apr 10 11:38:28 2025
CPU usage for check_pg_drc: 0.07 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.07 seconds ( 0.00 hours)
Total number of errors found: 5
   5 minimal metal area errors on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 11:38:52 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 14} {offset: 8} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 14} {offset: 8} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 56 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 28
Checking DRC for 28 wires:90% 100%
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of wires: 28
Checking DRC for 28 wires:5% 10% 20% 100%
Creating 56 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 392
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 392 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 392
Checking DRC for 392 stacked vias:40% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 112 stacked vias.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 112
Checking DRC for 112 stacked vias:45% 50% 55% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 392 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 112 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 56 wires.
Committing wires takes 0.00 seconds.
Committed 504 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.1} {pitch: 27} {offset: 8}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 16 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 16
Checking DRC for 16 wires:100%
Creating 16 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 256 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of vias: 256
Checking DRC for 256 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 75% 80% 90% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 256 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 62 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 194 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 13 wires.
Committing wires takes 0.00 seconds.
Committed 1358 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}   
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_railsSanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:25% 100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2460 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 2460
Checking DRC for 2460 stacked vias:5% 10% 15% 20% 25% 35% 45% 50% 70% 80% 85% 90% 100%
30 regular vias are not fixed
Via DRC checking runtime 4.00 seconds.
via connection runtime: 4 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2430 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 1680 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 750 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 750 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 4 seconds.
Successfully compiled PG.
Overall runtime: 4 seconds.
1
check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 98
Number of VDD Vias: 1280
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 2
  Number of floating vias: 4
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 99
Number of VSS Vias: 1345
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_30 PATH_11_80 VIA_S_865 VIA_S_866 VIA_S_867 VIA_S_868}
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 11:39:18 2025
Command check_pg_drc finished at Thu Apr 10 11:39:18 2025
CPU usage for check_pg_drc: 0.07 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.07 seconds ( 0.00 hours)
Total number of errors found: 5
   5 minimal metal area errors on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 11:41:17 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 17} {offset: 8} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 17} {offset: 8} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 46 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 23
Checking DRC for 23 wires:100%
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of wires: 23
Checking DRC for 23 wires:40% 65% 75% 85% 95% 100%
Creating 46 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 265
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 265 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 265
Checking DRC for 265 stacked vias:30% 40% 50% 60% 75% 85% 90% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 92 stacked vias.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 92
Checking DRC for 92 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 265 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 92 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 46 wires.
Committing wires takes 0.00 seconds.
Committed 357 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.1} {pitch: 24} {offset: 8}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 17 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 17
Checking DRC for 17 wires:10% 20% 35% 45% 55% 70% 80% 90% 100%
Creating 17 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 230 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of vias: 230
Checking DRC for 230 stacked vias:5% 10% 15% 20% 25% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 90% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 230 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 52 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 178 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 14 wires.
Committing wires takes 0.00 seconds.
Committed 1246 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}   
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:5% 10% 15% 25% 30% 35% 40% 45% 55% 60% 100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2220 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 2220
Checking DRC for 2220 stacked vias:5% 15% 20% 30% 45% 55% 60% 65% 75% 80% 85% 90% 95% 100%
20 regular vias are not fixed
Via DRC checking runtime 2.00 seconds.
via connection runtime: 2 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2200 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 1380 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 820 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 1.00 seconds.
Committed 820 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 3 seconds.
Successfully compiled PG.
Overall runtime: 3 seconds.
1
#############################check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 95
Number of VDD Vias: 1292
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 2
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 93
Number of VSS Vias: 1144
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_76 PATH_11_86}
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 11:41:34 2025
Command check_pg_drc finished at Thu Apr 10 11:41:35 2025
CPU usage for check_pg_drc: 0.06 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.10 seconds ( 0.00 hours)
Total number of errors found: 5
   5 minimal metal area errors on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 11:42:05 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 17} {offset: 8} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 17} {offset: 8} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 46 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 23
Checking DRC for 23 wires:100%
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of wires: 23
Checking DRC for 23 wires:0% 15% 25% 30% 40% 50% 60% 65% 75% 75% 85% 95% 100%
Creating 46 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 265
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 265 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 265
Checking DRC for 265 stacked vias:35% 40% 45% 50% 55% 60% 85% 90% 95% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 92 stacked vias.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 92
Checking DRC for 92 stacked vias:5% 10% 15% 20% 25% 30% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 265 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 92 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 46 wires.
Committing wires takes 0.00 seconds.
Committed 357 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.1} {pitch: 24} {offset: 10}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 16 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 16
Checking DRC for 16 wires:10% 25% 60% 60% 75% 100%
Creating 21 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 216 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of vias: 216
Checking DRC for 216 stacked vias:5% 10% 55% 55% 55% 65% 65% 75% 85% 85% 85% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 216 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 41 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 175 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 16 wires.
Committing wires takes 0.00 seconds.
Committed 1225 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}   
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:5% 15% 20% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2145 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 2145
Checking DRC for 2145 stacked vias:5% 10% 15% 50% 50% 55% 55% 60% 65% 100%
21 regular vias are not fixed
Via DRC checking runtime 2.00 seconds.
via connection runtime: 2 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2124 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 1380 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 744 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 744 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
################################check_pg_connectivity 
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 95
Number of VDD Vias: 1130
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 2
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 95
Number of VSS Vias: 1209
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 1
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_71 PATH_11_76 PATH_11_86}
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 11:42:24 2025
Command check_pg_drc finished at Thu Apr 10 11:42:24 2025
CPU usage for check_pg_drc: 0.06 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.06 seconds ( 0.00 hours)
Total number of errors found: 3
   3 minimal metal area errors on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_missing_viasCheck net VDD vias...
Number of missing vias on VIA1 layer: 12
Total number of missing vias: 12
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias on VIA1 layer: 7
Total number of missing vias: 7
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 11:43:50 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 17} {offset: 10} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 17} {offset: 10} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 46 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 23
Checking DRC for 23 wires:100%
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of wires: 23
Checking DRC for 23 wires:0% 100%
Creating 46 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 265
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 265 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 265
Checking DRC for 265 stacked vias:5% 5% 10% 15% 20% 35% 35% 65% 65% 70% 75% 80% 85% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 92 stacked vias.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 92
Checking DRC for 92 stacked vias:5% 10% 15% 15% 20% 25% 25% 30% 40% 50% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 265 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 92 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 46 wires.
Committing wires takes 0.00 seconds.
Committed 357 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.1} {pitch: 20} {offset: 10}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 20 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 20
Checking DRC for 20 wires:10% 20% 30% 40% 50% 60% 65% 80% 85% 100%
Creating 21 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 270 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of vias: 270
Checking DRC for 270 stacked vias:5% 15% 20% 20% 45% 65% 65% 70% 70% 80% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 270 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 39 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 231 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 18 wires.
Committing wires takes 0.00 seconds.
Committed 1617 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}   
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:5% 10% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2460 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 2460
Checking DRC for 2460 stacked vias:20% 25% 35% 45% 50% 55% 60% 65% 70% 80% 100%
26 regular vias are not fixed
Via DRC checking runtime 3.00 seconds.
via connection runtime: 3 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2434 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 1380 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 1054 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 1054 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 3 seconds.
Successfully compiled PG.
Overall runtime: 3 seconds.
1
#########################check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 96
Number of VDD Vias: 1448
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 2
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 96
Number of VSS Vias: 1593
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_6 PATH_11_16}
check_pg_drc 
Command check_pg_drc started  at Thu Apr 10 11:44:08 2025
Command check_pg_drc finished at Thu Apr 10 11:44:08 2025
CPU usage for check_pg_drc: 0.07 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.09 seconds ( 0.00 hours)
Total number of errors found: 4
   4 minimal metal area errors on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_missing_viasCheck net VDD vias...
Number of missing vias on VIA1 layer: 16
Total number of missing vias: 16
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias on VIA1 layer: 9
Total number of missing vias: 9
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> gui_show_error_data
icc2_shell> 
remove_pg_strategies -all
All strategies have been removed.
remove_pg_patterns -all
All patterns have been removed.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 10 11:45:30 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 8694/8694
Ground net VSS                8694/8694
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M9
# Vertical Metal layers: M2,M8
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M9 -horizontal_width {1.7} -horizontal_spacing {1.7} \
                                    -vertical_layer M8 -vertical_width {1.7} -vertical_spacing {1.7} -corner_bridge true \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -pattern {{name: ring_pattern} {nets: {VDD VSS}} {offset: {2.5 2}}} -core \
                     -extension {stop: design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{{vertical_layer: M8} {width: 0.6} {pitch: 17} {offset: 8} {spacing: interleaving}} {{horizontal_layer: M9} {width: 0.6} {pitch: 17} {offset: 8} {spacing: interleaving}}} \
                                    -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M8M9_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                     -extension {stop: outermost_ring}
Successfully set PG strategy M8M9_mesh.
compile_pg -strategies M8M9_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M8M9_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M8M9_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M8M9_mesh .
Check and fix DRC for 46 wires for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 23
Checking DRC for 23 wires:100%
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of wires: 23
Checking DRC for 23 wires:0% 15% 100%
Creating 46 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M8M9_mesh .
Working on strategy M8M9_mesh.
Number of detected intersections: 265
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 265 stacked vias for strategy M8M9_mesh.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 265
Checking DRC for 265 stacked vias:0% 100%
Runtime of via DRC checking for strategy M8M9_mesh: 1.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 92 stacked vias.
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 92
Checking DRC for 92 stacked vias:5% 10% 25% 50% 55% 60% 65% 70% 80% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M8M9_mesh.
Checking 265 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 92 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 46 wires.
Committing wires takes 0.00 seconds.
Committed 357 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern mesh_pattern -layers {{vertical_layer: M2} {width: 0.1} {pitch: 24} {offset: 10}} 
Pattern mesh_pattern exists and is re-defined.
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy M2_mesh -pattern {{name: mesh_pattern} {nets: VDD VSS}} -core \
                    -extension {stop: outermost_ring}
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 16 wires for strategy M2_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 16
Checking DRC for 16 wires:10% 25% 35% 50% 60% 75% 85% 100%
Creating 21 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 216 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of vias: 216
Checking DRC for 216 stacked vias:5% 10% 15% 20% 25% 30% 35% 65% 80% 90% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 216 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 41 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 175 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 16 wires.
Committing wires takes 0.00 seconds.
Committed 1225 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core -pattern {{name: rail_pattern}{nets: VDD VSS}}   
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of wires: 120
Checking DRC for 120 wires:5% 45% 100%
Creating 120 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2145 stacked vias.
Number of threads: 1
Number of partitions: 11
Direction of partitions: horizontal
Number of vias: 2145
Checking DRC for 2145 stacked vias:10% 15% 20% 25% 45% 50% 70% 90% 95% 100%
21 regular vias are not fixed
Via DRC checking runtime 2.00 seconds.
via connection runtime: 2 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2124 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 1380 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 744 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 120 wires.
Committing wires takes 0.00 seconds.
Committed 744 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
###########################check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 95
Number of VDD Vias: 1130
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 2
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 95
Number of VSS Vias: 1209
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 1
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_71 PATH_11_76 PATH_11_86}
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 11:45:47 2025
Command check_pg_drc finished at Thu Apr 10 11:45:48 2025
CPU usage for check_pg_drc: 0.06 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.06 seconds ( 0.00 hours)
Total number of errors found: 3
   3 minimal metal area errors on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_missing_vias
Check net VDD vias...
Number of missing vias on VIA1 layer: 12
Total number of missing vias: 12
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias on VIA1 layer: 7
Total number of missing vias: 7
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 11:45:58 2025
Command check_pg_drc finished at Thu Apr 10 11:45:58 2025
CPU usage for check_pg_drc: 0.06 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.07 seconds ( 0.00 hours)
Total number of errors found: 3
   3 minimal metal area errors on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_missing_viasCheck net VDD vias...
Number of missing vias on VIA1 layer: 12
Total number of missing vias: 12
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias on VIA1 layer: 7
Total number of missing vias: 7
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> save_block -as riscv_pns_validations_powerplanning
Information: Saving 'riscv_block_10:riscv_pns.design' to 'riscv_block_10:riscv_pns_validations_powerplanning.design'. (DES-028)
Error: Unable to create directory '/home1/PD08/Vaishnavii/VLSI_PD/main_project_RISC_V/PNR/work/riscv_block_10/riscv_pns_validations_powerplanning'; O_CREAT is set, and the directory that would contain the file cannot be extended.. (FILE-004)
Error: problem in save_block
        Use error_info for more info. (CMD-013)
icc2_shell> save_block -as riscv_pns_power_planning
Information: Saving 'riscv_block_10:riscv_pns.design' to 'riscv_block_10:riscv_pns_power_planning.design'. (DES-028)
Error: Unable to create directory '/home1/PD08/Vaishnavii/VLSI_PD/main_project_RISC_V/PNR/work/riscv_block_10/riscv_pns_power_planning'; O_CREAT is set, and the directory that would contain the file cannot be extended.. (FILE-004)
Error: problem in save_block
        Use error_info for more info. (CMD-013)
icc2_shell> save_block -as riscvpowerplanning
Information: Saving 'riscv_block_10:riscv_pns.design' to 'riscv_block_10:riscvpowerplanning.design'. (DES-028)
1
icc2_shell> 
check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 95
Number of VDD Vias: 1130
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 2
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 95
Number of VSS Vias: 1209
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 1
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_11_71 PATH_11_76 PATH_11_86}
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 11:51:46 2025
Command check_pg_drc finished at Thu Apr 10 11:51:46 2025
CPU usage for check_pg_drc: 0.06 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.06 seconds ( 0.00 hours)
Total number of errors found: 3
   3 minimal metal area errors on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_missing_vias
Check net VDD vias...
Number of missing vias on VIA1 layer: 12
Total number of missing vias: 12
Checking net VDD vias took 1 seconds.
Check net VSS vias...
Number of missing vias on VIA1 layer: 7
Total number of missing vias: 7
Checking net VSS vias took 0 seconds.
Overall runtime: 1 seconds.
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 11:52:48 2025
Command check_pg_drc finished at Thu Apr 10 11:52:48 2025
CPU usage for check_pg_drc: 0.06 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.09 seconds ( 0.00 hours)
Total number of errors found: 3
   3 minimal metal area errors on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {90.310 107.994} -scale 0.0255
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {88.266 108.096} -scale 0.0255
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {114.642 108.653} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {115.293 108.538} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {114.464 108.040} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {112.689 108.014} -scale 0.0128
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {138.702 108.122} -scale 0.0255
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {141.793 107.994} -scale 0.0255
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {162.591 108.275} -scale 0.0255
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {166.883 108.096} -scale 0.0255
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {66.446 109.067} -scale 0.0255
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {59.982 108.914} -scale 0.0255
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {61.081 108.224} -scale 0.0255
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -start MoveTool
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {18.668 108.479} -scale 0.0255
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {23.113 108.147} -scale 0.0255
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -add_point {20.814 108.096} -scale 0.0255
icc2_shell> gui_mouse_tool -window [gui_get_current_window -types Layout -mru] -reset
check_pg_connectivity
Information: The command 'check_pg_connectivity' cleared the undo history. (UNDO-016)
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 8694
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 95
Number of VDD Vias: 1130
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 5
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 95
Number of VSS Vias: 1209
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 5
  Number of floating vias: 0
  Number of floating std cells: 8694
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_13_2 PATH_13_5 PATH_13_7 PATH_13_9 PATH_13_10 PATH_13_12 PATH_13_14 PATH_11_71 PATH_11_76 PATH_11_86}
check_pg_drcCommand check_pg_drc started  at Thu Apr 10 11:57:28 2025
Command check_pg_drc finished at Thu Apr 10 11:57:28 2025
CPU usage for check_pg_drc: 0.06 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.07 seconds ( 0.00 hours)
Total number of errors found: 401
   7 insufficient spacings on M2
   394 minimal metal area errors on M2
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
icc2_shell> start_gui &
icc2_shell> close_blocks -force -purge riscv_pns
Closing block 'riscv_block_10:riscv_pns.design'
icc2_shell> open_block /home1/PD08/Vaishnavii/VLSI_PD/main_project_RISC_V/PNR/work/riscv_block_10:riscvpowerplanning.design
Error: Unable to open file '/home1/PD08/Vaishnavii/VLSI_PD/main_project_RISC_V/PNR/work/riscv_block_10/lib.ndm.master_lock' for writing; No space left on device. (FILE-003)
Error: problem in open_block
        Use error_info for more info. (CMD-013)
icc2_shell> 