-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity worker is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dest_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    dest_ce0 : OUT STD_LOGIC;
    dest_we0 : OUT STD_LOGIC;
    dest_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of worker is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "worker,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.090000,HLS_SYN_LAT=27734,HLS_SYN_TPT=none,HLS_SYN_MEM=127,HLS_SYN_DSP=16,HLS_SYN_FF=2609,HLS_SYN_LUT=4898}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_st12_fsm_11 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_st13_fsm_12 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_st14_fsm_13 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_st15_fsm_14 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_st16_fsm_15 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_st17_fsm_16 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_pp0_stg0_fsm_17 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_st20_fsm_18 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv64_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv64_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010010";
    constant ap_const_lv64_13 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv64_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010100";
    constant ap_const_lv64_15 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010101";
    constant ap_const_lv64_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010110";
    constant ap_const_lv64_17 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010111";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv7_19 : STD_LOGIC_VECTOR (6 downto 0) := "0011001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_34 : BOOLEAN;
    signal matrix_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrix_1_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrix_1_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrix_1_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_reg_1059 : STD_LOGIC_VECTOR (6 downto 0);
    signal i1_reg_1070 : STD_LOGIC_VECTOR (2 downto 0);
    signal j2_reg_1081 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_worker_create_COO_fu_1125_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1153 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st13_fsm_12 : STD_LOGIC;
    signal ap_sig_93 : BOOLEAN;
    signal grp_worker_create_COO_fu_1125_ap_done : STD_LOGIC;
    signal ap_sig_cseq_ST_st15_fsm_14 : STD_LOGIC;
    signal ap_sig_104 : BOOLEAN;
    signal grp_worker_COO_SpMV_fu_1092_ap_done : STD_LOGIC;
    signal grp_worker_create_COO_fu_1135_ap_done : STD_LOGIC;
    signal grp_worker_create_COO_fu_1144_ap_done : STD_LOGIC;
    signal grp_worker_create_COO_fu_1135_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_1249 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_worker_create_COO_fu_1144_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_reg_1254 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_flatten_fu_1158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1259 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_17 : STD_LOGIC;
    signal ap_sig_129 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal indvar_flatten_next_fu_1164_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j2_mid2_fu_1182_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal j2_mid2_reg_1268 : STD_LOGIC_VECTOR (4 downto 0);
    signal start_mid2_v_v_fu_1190_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal start_mid2_v_v_reg_1273 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_1198_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_reg_1279 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_fu_1210_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st17_fsm_16 : STD_LOGIC;
    signal ap_sig_163 : BOOLEAN;
    signal grp_worker_COO_SpMV_fu_1103_ap_done : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1114_ap_done : STD_LOGIC;
    signal dest_1_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dest_1_0_ce0 : STD_LOGIC;
    signal dest_1_0_we0 : STD_LOGIC;
    signal dest_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dest_1_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal dest_1_0_ce1 : STD_LOGIC;
    signal dest_1_0_we1 : STD_LOGIC;
    signal dest_1_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dest_1_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dest_1_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dest_1_1_ce0 : STD_LOGIC;
    signal dest_1_1_we0 : STD_LOGIC;
    signal dest_1_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dest_1_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal dest_1_1_ce1 : STD_LOGIC;
    signal dest_1_1_we1 : STD_LOGIC;
    signal dest_1_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dest_1_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dest_1_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dest_1_2_ce0 : STD_LOGIC;
    signal dest_1_2_we0 : STD_LOGIC;
    signal dest_1_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dest_1_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal dest_1_2_ce1 : STD_LOGIC;
    signal dest_1_2_we1 : STD_LOGIC;
    signal dest_1_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dest_1_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dest_1_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dest_1_3_ce0 : STD_LOGIC;
    signal dest_1_3_we0 : STD_LOGIC;
    signal dest_1_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dest_1_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal dest_1_3_ce1 : STD_LOGIC;
    signal dest_1_3_we1 : STD_LOGIC;
    signal dest_1_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dest_1_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_1_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal row_1_0_ce0 : STD_LOGIC;
    signal row_1_0_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal row_1_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal row_1_1_ce0 : STD_LOGIC;
    signal row_1_1_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal row_1_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal row_1_2_ce0 : STD_LOGIC;
    signal row_1_2_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal row_1_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal row_1_3_ce0 : STD_LOGIC;
    signal row_1_3_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal col_1_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal col_1_0_ce0 : STD_LOGIC;
    signal col_1_0_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal col_1_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal col_1_1_ce0 : STD_LOGIC;
    signal col_1_1_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal col_1_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal col_1_2_ce0 : STD_LOGIC;
    signal col_1_2_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal col_1_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal col_1_3_ce0 : STD_LOGIC;
    signal col_1_3_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal val_1_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal val_1_0_ce0 : STD_LOGIC;
    signal val_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_1_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal val_1_1_ce0 : STD_LOGIC;
    signal val_1_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_1_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal val_1_2_ce0 : STD_LOGIC;
    signal val_1_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_1_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal val_1_3_ce0 : STD_LOGIC;
    signal val_1_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_worker_COO_SpMV_fu_1092_ap_start : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1092_ap_idle : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1092_ap_ready : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1092_row_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_COO_SpMV_fu_1092_row_ce0 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1092_row_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_worker_COO_SpMV_fu_1092_col_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_COO_SpMV_fu_1092_col_ce0 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1092_col_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_worker_COO_SpMV_fu_1092_val_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_COO_SpMV_fu_1092_val_r_ce0 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1092_val_r_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_worker_COO_SpMV_fu_1092_output_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_worker_COO_SpMV_fu_1092_output_r_ce0 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1092_output_r_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_worker_COO_SpMV_fu_1092_output_r_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_worker_COO_SpMV_fu_1092_output_r_ce1 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1092_output_r_we1 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1092_output_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_worker_COO_SpMV_fu_1103_ap_start : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1103_ap_idle : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1103_ap_ready : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1103_row_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_COO_SpMV_fu_1103_row_ce0 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1103_col_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_COO_SpMV_fu_1103_col_ce0 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1103_val_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_COO_SpMV_fu_1103_val_r_ce0 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1103_output_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_worker_COO_SpMV_fu_1103_output_r_ce0 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1103_output_r_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_worker_COO_SpMV_fu_1103_output_r_ce1 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1103_output_r_we1 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1103_output_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_worker_COO_SpMV_fu_1114_ap_start : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1114_ap_idle : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1114_ap_ready : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1114_row_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_COO_SpMV_fu_1114_row_ce0 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1114_col_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_COO_SpMV_fu_1114_col_ce0 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1114_val_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_COO_SpMV_fu_1114_val_r_ce0 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1114_output_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_worker_COO_SpMV_fu_1114_output_r_ce0 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1114_output_r_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_worker_COO_SpMV_fu_1114_output_r_ce1 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1114_output_r_we1 : STD_LOGIC;
    signal grp_worker_COO_SpMV_fu_1114_output_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_worker_create_COO_fu_1125_ap_start : STD_LOGIC;
    signal grp_worker_create_COO_fu_1125_ap_idle : STD_LOGIC;
    signal grp_worker_create_COO_fu_1125_ap_ready : STD_LOGIC;
    signal grp_worker_create_COO_fu_1125_input_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_create_COO_fu_1125_input_r_ce0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1125_input_r_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_worker_create_COO_fu_1125_row_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_create_COO_fu_1125_row_ce0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1125_row_we0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1125_row_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_worker_create_COO_fu_1125_col_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_create_COO_fu_1125_col_ce0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1125_col_we0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1125_col_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_worker_create_COO_fu_1125_val_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_create_COO_fu_1125_val_r_ce0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1125_val_r_we0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1125_val_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_worker_create_COO_fu_1135_ap_start : STD_LOGIC;
    signal grp_worker_create_COO_fu_1135_ap_idle : STD_LOGIC;
    signal grp_worker_create_COO_fu_1135_ap_ready : STD_LOGIC;
    signal grp_worker_create_COO_fu_1135_input_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_create_COO_fu_1135_input_r_ce0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1135_row_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_create_COO_fu_1135_row_ce0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1135_row_we0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1135_row_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_worker_create_COO_fu_1135_col_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_create_COO_fu_1135_col_ce0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1135_col_we0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1135_col_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_worker_create_COO_fu_1135_val_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_create_COO_fu_1135_val_r_ce0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1135_val_r_we0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1135_val_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_worker_create_COO_fu_1144_ap_start : STD_LOGIC;
    signal grp_worker_create_COO_fu_1144_ap_idle : STD_LOGIC;
    signal grp_worker_create_COO_fu_1144_ap_ready : STD_LOGIC;
    signal grp_worker_create_COO_fu_1144_input_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_create_COO_fu_1144_input_r_ce0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1144_row_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_create_COO_fu_1144_row_ce0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1144_row_we0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1144_row_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_worker_create_COO_fu_1144_col_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_create_COO_fu_1144_col_ce0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1144_col_we0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1144_col_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_worker_create_COO_fu_1144_val_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_worker_create_COO_fu_1144_val_r_ce0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1144_val_r_we0 : STD_LOGIC;
    signal grp_worker_create_COO_fu_1144_val_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal i1_phi_fu_1074_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_grp_worker_COO_SpMV_fu_1092_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st14_fsm_13 : STD_LOGIC;
    signal ap_sig_482 : BOOLEAN;
    signal ap_sig_cseq_ST_st16_fsm_15 : STD_LOGIC;
    signal ap_sig_489 : BOOLEAN;
    signal ap_reg_grp_worker_COO_SpMV_fu_1103_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_worker_COO_SpMV_fu_1114_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_worker_create_COO_fu_1125_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st12_fsm_11 : STD_LOGIC;
    signal ap_sig_518 : BOOLEAN;
    signal ap_reg_grp_worker_create_COO_fu_1135_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_worker_create_COO_fu_1144_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_534 : BOOLEAN;
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_545 : BOOLEAN;
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_559 : BOOLEAN;
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_576 : BOOLEAN;
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_593 : BOOLEAN;
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_610 : BOOLEAN;
    signal ap_sig_cseq_ST_st8_fsm_7 : STD_LOGIC;
    signal ap_sig_627 : BOOLEAN;
    signal ap_sig_cseq_ST_st9_fsm_8 : STD_LOGIC;
    signal ap_sig_644 : BOOLEAN;
    signal ap_sig_cseq_ST_st10_fsm_9 : STD_LOGIC;
    signal ap_sig_661 : BOOLEAN;
    signal ap_sig_cseq_ST_st11_fsm_10 : STD_LOGIC;
    signal ap_sig_678 : BOOLEAN;
    signal tmp_6_fu_1202_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_1236_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_1222_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_1170_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1240_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1240_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1240_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1240_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st20_fsm_18 : STD_LOGIC;
    signal ap_sig_878 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_1240_p10 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1240_p20 : STD_LOGIC_VECTOR (6 downto 0);

    component worker_COO_SpMV IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        row_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        row_ce0 : OUT STD_LOGIC;
        row_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
        col_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        col_ce0 : OUT STD_LOGIC;
        col_q0 : IN STD_LOGIC_VECTOR (6 downto 0);
        val_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        val_r_ce0 : OUT STD_LOGIC;
        val_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_r_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_r_ce1 : OUT STD_LOGIC;
        output_r_we1 : OUT STD_LOGIC;
        output_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        nnz : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component worker_create_COO IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        row_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        row_ce0 : OUT STD_LOGIC;
        row_we0 : OUT STD_LOGIC;
        row_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        col_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        col_ce0 : OUT STD_LOGIC;
        col_we0 : OUT STD_LOGIC;
        col_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        val_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        val_r_ce0 : OUT STD_LOGIC;
        val_r_we0 : OUT STD_LOGIC;
        val_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component worker_mux_4to1_sel2_32_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component worker_mac_muladd_6ns_3ns_5ns_7_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component worker_matrix_1_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component worker_matrix_1_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component worker_matrix_1_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component worker_matrix_1_3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component worker_dest_1_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component worker_create_COO_temp_row IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component worker_create_COO_temp_col IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (6 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component worker_create_COO_temp_val IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    matrix_1_0_U : component worker_matrix_1_0
    generic map (
        DataWidth => 32,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_worker_create_COO_fu_1125_input_r_address0,
        ce0 => grp_worker_create_COO_fu_1125_input_r_ce0,
        q0 => matrix_1_0_q0);

    matrix_1_1_U : component worker_matrix_1_1
    generic map (
        DataWidth => 32,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_worker_create_COO_fu_1125_input_r_address0,
        ce0 => grp_worker_create_COO_fu_1125_input_r_ce0,
        q0 => matrix_1_1_q0);

    matrix_1_2_U : component worker_matrix_1_2
    generic map (
        DataWidth => 32,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_worker_create_COO_fu_1135_input_r_address0,
        ce0 => grp_worker_create_COO_fu_1135_input_r_ce0,
        q0 => matrix_1_2_q0);

    matrix_1_3_U : component worker_matrix_1_3
    generic map (
        DataWidth => 32,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_worker_create_COO_fu_1144_input_r_address0,
        ce0 => grp_worker_create_COO_fu_1144_input_r_ce0,
        q0 => matrix_1_3_q0);

    dest_1_0_U : component worker_dest_1_0
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dest_1_0_address0,
        ce0 => dest_1_0_ce0,
        we0 => dest_1_0_we0,
        d0 => ap_const_lv32_0,
        q0 => dest_1_0_q0,
        address1 => dest_1_0_address1,
        ce1 => dest_1_0_ce1,
        we1 => dest_1_0_we1,
        d1 => dest_1_0_d1,
        q1 => dest_1_0_q1);

    dest_1_1_U : component worker_dest_1_0
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dest_1_1_address0,
        ce0 => dest_1_1_ce0,
        we0 => dest_1_1_we0,
        d0 => ap_const_lv32_0,
        q0 => dest_1_1_q0,
        address1 => dest_1_1_address1,
        ce1 => dest_1_1_ce1,
        we1 => dest_1_1_we1,
        d1 => dest_1_1_d1,
        q1 => dest_1_1_q1);

    dest_1_2_U : component worker_dest_1_0
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dest_1_2_address0,
        ce0 => dest_1_2_ce0,
        we0 => dest_1_2_we0,
        d0 => ap_const_lv32_0,
        q0 => dest_1_2_q0,
        address1 => dest_1_2_address1,
        ce1 => dest_1_2_ce1,
        we1 => dest_1_2_we1,
        d1 => dest_1_2_d1,
        q1 => dest_1_2_q1);

    dest_1_3_U : component worker_dest_1_0
    generic map (
        DataWidth => 32,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dest_1_3_address0,
        ce0 => dest_1_3_ce0,
        we0 => dest_1_3_we0,
        d0 => ap_const_lv32_0,
        q0 => dest_1_3_q0,
        address1 => dest_1_3_address1,
        ce1 => dest_1_3_ce1,
        we1 => dest_1_3_we1,
        d1 => dest_1_3_d1,
        q1 => dest_1_3_q1);

    row_1_0_U : component worker_create_COO_temp_row
    generic map (
        DataWidth => 5,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => row_1_0_address0,
        ce0 => row_1_0_ce0,
        we0 => grp_worker_create_COO_fu_1125_row_we0,
        d0 => grp_worker_create_COO_fu_1125_row_d0,
        q0 => row_1_0_q0);

    row_1_1_U : component worker_create_COO_temp_row
    generic map (
        DataWidth => 5,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => row_1_1_address0,
        ce0 => row_1_1_ce0,
        we0 => grp_worker_create_COO_fu_1125_row_we0,
        d0 => grp_worker_create_COO_fu_1125_row_d0,
        q0 => row_1_1_q0);

    row_1_2_U : component worker_create_COO_temp_row
    generic map (
        DataWidth => 5,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => row_1_2_address0,
        ce0 => row_1_2_ce0,
        we0 => grp_worker_create_COO_fu_1135_row_we0,
        d0 => grp_worker_create_COO_fu_1135_row_d0,
        q0 => row_1_2_q0);

    row_1_3_U : component worker_create_COO_temp_row
    generic map (
        DataWidth => 5,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => row_1_3_address0,
        ce0 => row_1_3_ce0,
        we0 => grp_worker_create_COO_fu_1144_row_we0,
        d0 => grp_worker_create_COO_fu_1144_row_d0,
        q0 => row_1_3_q0);

    col_1_0_U : component worker_create_COO_temp_col
    generic map (
        DataWidth => 7,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_1_0_address0,
        ce0 => col_1_0_ce0,
        we0 => grp_worker_create_COO_fu_1125_col_we0,
        d0 => grp_worker_create_COO_fu_1125_col_d0,
        q0 => col_1_0_q0);

    col_1_1_U : component worker_create_COO_temp_col
    generic map (
        DataWidth => 7,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_1_1_address0,
        ce0 => col_1_1_ce0,
        we0 => grp_worker_create_COO_fu_1125_col_we0,
        d0 => grp_worker_create_COO_fu_1125_col_d0,
        q0 => col_1_1_q0);

    col_1_2_U : component worker_create_COO_temp_col
    generic map (
        DataWidth => 7,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_1_2_address0,
        ce0 => col_1_2_ce0,
        we0 => grp_worker_create_COO_fu_1135_col_we0,
        d0 => grp_worker_create_COO_fu_1135_col_d0,
        q0 => col_1_2_q0);

    col_1_3_U : component worker_create_COO_temp_col
    generic map (
        DataWidth => 7,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_1_3_address0,
        ce0 => col_1_3_ce0,
        we0 => grp_worker_create_COO_fu_1144_col_we0,
        d0 => grp_worker_create_COO_fu_1144_col_d0,
        q0 => col_1_3_q0);

    val_1_0_U : component worker_create_COO_temp_val
    generic map (
        DataWidth => 32,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => val_1_0_address0,
        ce0 => val_1_0_ce0,
        we0 => grp_worker_create_COO_fu_1125_val_r_we0,
        d0 => grp_worker_create_COO_fu_1125_val_r_d0,
        q0 => val_1_0_q0);

    val_1_1_U : component worker_create_COO_temp_val
    generic map (
        DataWidth => 32,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => val_1_1_address0,
        ce0 => val_1_1_ce0,
        we0 => grp_worker_create_COO_fu_1125_val_r_we0,
        d0 => grp_worker_create_COO_fu_1125_val_r_d0,
        q0 => val_1_1_q0);

    val_1_2_U : component worker_create_COO_temp_val
    generic map (
        DataWidth => 32,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => val_1_2_address0,
        ce0 => val_1_2_ce0,
        we0 => grp_worker_create_COO_fu_1135_val_r_we0,
        d0 => grp_worker_create_COO_fu_1135_val_r_d0,
        q0 => val_1_2_q0);

    val_1_3_U : component worker_create_COO_temp_val
    generic map (
        DataWidth => 32,
        AddressRange => 2500,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => val_1_3_address0,
        ce0 => val_1_3_ce0,
        we0 => grp_worker_create_COO_fu_1144_val_r_we0,
        d0 => grp_worker_create_COO_fu_1144_val_r_d0,
        q0 => val_1_3_q0);

    grp_worker_COO_SpMV_fu_1092 : component worker_COO_SpMV
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_worker_COO_SpMV_fu_1092_ap_start,
        ap_done => grp_worker_COO_SpMV_fu_1092_ap_done,
        ap_idle => grp_worker_COO_SpMV_fu_1092_ap_idle,
        ap_ready => grp_worker_COO_SpMV_fu_1092_ap_ready,
        row_address0 => grp_worker_COO_SpMV_fu_1092_row_address0,
        row_ce0 => grp_worker_COO_SpMV_fu_1092_row_ce0,
        row_q0 => grp_worker_COO_SpMV_fu_1092_row_q0,
        col_address0 => grp_worker_COO_SpMV_fu_1092_col_address0,
        col_ce0 => grp_worker_COO_SpMV_fu_1092_col_ce0,
        col_q0 => grp_worker_COO_SpMV_fu_1092_col_q0,
        val_r_address0 => grp_worker_COO_SpMV_fu_1092_val_r_address0,
        val_r_ce0 => grp_worker_COO_SpMV_fu_1092_val_r_ce0,
        val_r_q0 => grp_worker_COO_SpMV_fu_1092_val_r_q0,
        output_r_address0 => grp_worker_COO_SpMV_fu_1092_output_r_address0,
        output_r_ce0 => grp_worker_COO_SpMV_fu_1092_output_r_ce0,
        output_r_q0 => grp_worker_COO_SpMV_fu_1092_output_r_q0,
        output_r_address1 => grp_worker_COO_SpMV_fu_1092_output_r_address1,
        output_r_ce1 => grp_worker_COO_SpMV_fu_1092_output_r_ce1,
        output_r_we1 => grp_worker_COO_SpMV_fu_1092_output_r_we1,
        output_r_d1 => grp_worker_COO_SpMV_fu_1092_output_r_d1,
        nnz => reg_1153);

    grp_worker_COO_SpMV_fu_1103 : component worker_COO_SpMV
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_worker_COO_SpMV_fu_1103_ap_start,
        ap_done => grp_worker_COO_SpMV_fu_1103_ap_done,
        ap_idle => grp_worker_COO_SpMV_fu_1103_ap_idle,
        ap_ready => grp_worker_COO_SpMV_fu_1103_ap_ready,
        row_address0 => grp_worker_COO_SpMV_fu_1103_row_address0,
        row_ce0 => grp_worker_COO_SpMV_fu_1103_row_ce0,
        row_q0 => row_1_2_q0,
        col_address0 => grp_worker_COO_SpMV_fu_1103_col_address0,
        col_ce0 => grp_worker_COO_SpMV_fu_1103_col_ce0,
        col_q0 => col_1_2_q0,
        val_r_address0 => grp_worker_COO_SpMV_fu_1103_val_r_address0,
        val_r_ce0 => grp_worker_COO_SpMV_fu_1103_val_r_ce0,
        val_r_q0 => val_1_2_q0,
        output_r_address0 => grp_worker_COO_SpMV_fu_1103_output_r_address0,
        output_r_ce0 => grp_worker_COO_SpMV_fu_1103_output_r_ce0,
        output_r_q0 => dest_1_2_q0,
        output_r_address1 => grp_worker_COO_SpMV_fu_1103_output_r_address1,
        output_r_ce1 => grp_worker_COO_SpMV_fu_1103_output_r_ce1,
        output_r_we1 => grp_worker_COO_SpMV_fu_1103_output_r_we1,
        output_r_d1 => grp_worker_COO_SpMV_fu_1103_output_r_d1,
        nnz => tmp_1_reg_1249);

    grp_worker_COO_SpMV_fu_1114 : component worker_COO_SpMV
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_worker_COO_SpMV_fu_1114_ap_start,
        ap_done => grp_worker_COO_SpMV_fu_1114_ap_done,
        ap_idle => grp_worker_COO_SpMV_fu_1114_ap_idle,
        ap_ready => grp_worker_COO_SpMV_fu_1114_ap_ready,
        row_address0 => grp_worker_COO_SpMV_fu_1114_row_address0,
        row_ce0 => grp_worker_COO_SpMV_fu_1114_row_ce0,
        row_q0 => row_1_3_q0,
        col_address0 => grp_worker_COO_SpMV_fu_1114_col_address0,
        col_ce0 => grp_worker_COO_SpMV_fu_1114_col_ce0,
        col_q0 => col_1_3_q0,
        val_r_address0 => grp_worker_COO_SpMV_fu_1114_val_r_address0,
        val_r_ce0 => grp_worker_COO_SpMV_fu_1114_val_r_ce0,
        val_r_q0 => val_1_3_q0,
        output_r_address0 => grp_worker_COO_SpMV_fu_1114_output_r_address0,
        output_r_ce0 => grp_worker_COO_SpMV_fu_1114_output_r_ce0,
        output_r_q0 => dest_1_3_q0,
        output_r_address1 => grp_worker_COO_SpMV_fu_1114_output_r_address1,
        output_r_ce1 => grp_worker_COO_SpMV_fu_1114_output_r_ce1,
        output_r_we1 => grp_worker_COO_SpMV_fu_1114_output_r_we1,
        output_r_d1 => grp_worker_COO_SpMV_fu_1114_output_r_d1,
        nnz => tmp_2_reg_1254);

    grp_worker_create_COO_fu_1125 : component worker_create_COO
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_worker_create_COO_fu_1125_ap_start,
        ap_done => grp_worker_create_COO_fu_1125_ap_done,
        ap_idle => grp_worker_create_COO_fu_1125_ap_idle,
        ap_ready => grp_worker_create_COO_fu_1125_ap_ready,
        input_r_address0 => grp_worker_create_COO_fu_1125_input_r_address0,
        input_r_ce0 => grp_worker_create_COO_fu_1125_input_r_ce0,
        input_r_q0 => grp_worker_create_COO_fu_1125_input_r_q0,
        row_address0 => grp_worker_create_COO_fu_1125_row_address0,
        row_ce0 => grp_worker_create_COO_fu_1125_row_ce0,
        row_we0 => grp_worker_create_COO_fu_1125_row_we0,
        row_d0 => grp_worker_create_COO_fu_1125_row_d0,
        col_address0 => grp_worker_create_COO_fu_1125_col_address0,
        col_ce0 => grp_worker_create_COO_fu_1125_col_ce0,
        col_we0 => grp_worker_create_COO_fu_1125_col_we0,
        col_d0 => grp_worker_create_COO_fu_1125_col_d0,
        val_r_address0 => grp_worker_create_COO_fu_1125_val_r_address0,
        val_r_ce0 => grp_worker_create_COO_fu_1125_val_r_ce0,
        val_r_we0 => grp_worker_create_COO_fu_1125_val_r_we0,
        val_r_d0 => grp_worker_create_COO_fu_1125_val_r_d0,
        ap_return => grp_worker_create_COO_fu_1125_ap_return);

    grp_worker_create_COO_fu_1135 : component worker_create_COO
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_worker_create_COO_fu_1135_ap_start,
        ap_done => grp_worker_create_COO_fu_1135_ap_done,
        ap_idle => grp_worker_create_COO_fu_1135_ap_idle,
        ap_ready => grp_worker_create_COO_fu_1135_ap_ready,
        input_r_address0 => grp_worker_create_COO_fu_1135_input_r_address0,
        input_r_ce0 => grp_worker_create_COO_fu_1135_input_r_ce0,
        input_r_q0 => matrix_1_2_q0,
        row_address0 => grp_worker_create_COO_fu_1135_row_address0,
        row_ce0 => grp_worker_create_COO_fu_1135_row_ce0,
        row_we0 => grp_worker_create_COO_fu_1135_row_we0,
        row_d0 => grp_worker_create_COO_fu_1135_row_d0,
        col_address0 => grp_worker_create_COO_fu_1135_col_address0,
        col_ce0 => grp_worker_create_COO_fu_1135_col_ce0,
        col_we0 => grp_worker_create_COO_fu_1135_col_we0,
        col_d0 => grp_worker_create_COO_fu_1135_col_d0,
        val_r_address0 => grp_worker_create_COO_fu_1135_val_r_address0,
        val_r_ce0 => grp_worker_create_COO_fu_1135_val_r_ce0,
        val_r_we0 => grp_worker_create_COO_fu_1135_val_r_we0,
        val_r_d0 => grp_worker_create_COO_fu_1135_val_r_d0,
        ap_return => grp_worker_create_COO_fu_1135_ap_return);

    grp_worker_create_COO_fu_1144 : component worker_create_COO
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_worker_create_COO_fu_1144_ap_start,
        ap_done => grp_worker_create_COO_fu_1144_ap_done,
        ap_idle => grp_worker_create_COO_fu_1144_ap_idle,
        ap_ready => grp_worker_create_COO_fu_1144_ap_ready,
        input_r_address0 => grp_worker_create_COO_fu_1144_input_r_address0,
        input_r_ce0 => grp_worker_create_COO_fu_1144_input_r_ce0,
        input_r_q0 => matrix_1_3_q0,
        row_address0 => grp_worker_create_COO_fu_1144_row_address0,
        row_ce0 => grp_worker_create_COO_fu_1144_row_ce0,
        row_we0 => grp_worker_create_COO_fu_1144_row_we0,
        row_d0 => grp_worker_create_COO_fu_1144_row_d0,
        col_address0 => grp_worker_create_COO_fu_1144_col_address0,
        col_ce0 => grp_worker_create_COO_fu_1144_col_ce0,
        col_we0 => grp_worker_create_COO_fu_1144_col_we0,
        col_d0 => grp_worker_create_COO_fu_1144_col_d0,
        val_r_address0 => grp_worker_create_COO_fu_1144_val_r_address0,
        val_r_ce0 => grp_worker_create_COO_fu_1144_val_r_ce0,
        val_r_we0 => grp_worker_create_COO_fu_1144_val_r_we0,
        val_r_d0 => grp_worker_create_COO_fu_1144_val_r_d0,
        ap_return => grp_worker_create_COO_fu_1144_ap_return);

    worker_mux_4to1_sel2_32_1_U17 : component worker_mux_4to1_sel2_32_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din1 => dest_1_0_q1,
        din2 => dest_1_1_q1,
        din3 => dest_1_2_q1,
        din4 => dest_1_3_q1,
        din5 => tmp_3_reg_1279,
        dout => tmp_fu_1222_p6);

    worker_mac_muladd_6ns_3ns_5ns_7_1_U18 : component worker_mac_muladd_6ns_3ns_5ns_7_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 3,
        din2_WIDTH => 5,
        dout_WIDTH => 7)
    port map (
        din0 => grp_fu_1240_p0,
        din1 => grp_fu_1240_p1,
        din2 => grp_fu_1240_p2,
        dout => grp_fu_1240_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_worker_COO_SpMV_fu_1092_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_worker_COO_SpMV_fu_1092_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15))) then 
                    ap_reg_grp_worker_COO_SpMV_fu_1092_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_worker_COO_SpMV_fu_1092_ap_ready)) then 
                    ap_reg_grp_worker_COO_SpMV_fu_1092_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_worker_COO_SpMV_fu_1103_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_worker_COO_SpMV_fu_1103_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
                    ap_reg_grp_worker_COO_SpMV_fu_1103_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_worker_COO_SpMV_fu_1103_ap_ready)) then 
                    ap_reg_grp_worker_COO_SpMV_fu_1103_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_worker_COO_SpMV_fu_1114_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_worker_COO_SpMV_fu_1114_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
                    ap_reg_grp_worker_COO_SpMV_fu_1114_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_worker_COO_SpMV_fu_1114_ap_ready)) then 
                    ap_reg_grp_worker_COO_SpMV_fu_1114_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_worker_create_COO_fu_1125_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_worker_create_COO_fu_1125_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11))) then 
                    ap_reg_grp_worker_create_COO_fu_1125_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_worker_create_COO_fu_1125_ap_ready)) then 
                    ap_reg_grp_worker_create_COO_fu_1125_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_worker_create_COO_fu_1135_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_worker_create_COO_fu_1135_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
                    ap_reg_grp_worker_create_COO_fu_1135_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_worker_create_COO_fu_1135_ap_ready)) then 
                    ap_reg_grp_worker_create_COO_fu_1135_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_worker_create_COO_fu_1144_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_worker_create_COO_fu_1144_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
                    ap_reg_grp_worker_create_COO_fu_1144_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_worker_create_COO_fu_1144_ap_ready)) then 
                    ap_reg_grp_worker_create_COO_fu_1144_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and not((exitcond_flatten_fu_1158_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and not(((ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1103_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1114_ap_done))))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (exitcond_flatten_fu_1158_p2 = ap_const_lv1_0))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and not(((ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1103_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1114_ap_done)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and not((exitcond_flatten_fu_1158_p2 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i1_reg_1070_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_1259 = ap_const_lv1_0))) then 
                i1_reg_1070 <= start_mid2_v_v_reg_1273;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and not(((ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1103_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1114_ap_done))))) then 
                i1_reg_1070 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_1059_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_1158_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_1059 <= indvar_flatten_next_fu_1164_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and not(((ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1103_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1114_ap_done))))) then 
                indvar_flatten_reg_1059 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j2_reg_1081_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_1158_p2 = ap_const_lv1_0))) then 
                j2_reg_1081 <= j_fu_1210_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and not(((ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1103_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1114_ap_done))))) then 
                j2_reg_1081 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17)) then
                exitcond_flatten_reg_1259 <= exitcond_flatten_fu_1158_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (exitcond_flatten_fu_1158_p2 = ap_const_lv1_0))) then
                j2_mid2_reg_1268 <= j2_mid2_fu_1182_p3;
                tmp_3_reg_1279 <= tmp_3_fu_1198_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not(((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1135_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1144_ap_done)))))) then
                reg_1153 <= grp_worker_create_COO_fu_1125_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_1158_p2 = ap_const_lv1_0))) then
                start_mid2_v_v_reg_1273 <= start_mid2_v_v_fu_1190_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not(((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1135_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1144_ap_done))))) then
                tmp_1_reg_1249 <= grp_worker_create_COO_fu_1135_ap_return;
                tmp_2_reg_1254 <= grp_worker_create_COO_fu_1144_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, grp_worker_create_COO_fu_1125_ap_done, grp_worker_COO_SpMV_fu_1092_ap_done, grp_worker_create_COO_fu_1135_ap_done, grp_worker_create_COO_fu_1144_ap_done, exitcond_flatten_fu_1158_p2, ap_reg_ppiten_pp0_it0, grp_worker_COO_SpMV_fu_1103_ap_done, grp_worker_COO_SpMV_fu_1114_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_st8_fsm_7;
            when ap_ST_st8_fsm_7 => 
                ap_NS_fsm <= ap_ST_st9_fsm_8;
            when ap_ST_st9_fsm_8 => 
                ap_NS_fsm <= ap_ST_st10_fsm_9;
            when ap_ST_st10_fsm_9 => 
                ap_NS_fsm <= ap_ST_st11_fsm_10;
            when ap_ST_st11_fsm_10 => 
                ap_NS_fsm <= ap_ST_st12_fsm_11;
            when ap_ST_st12_fsm_11 => 
                ap_NS_fsm <= ap_ST_st13_fsm_12;
            when ap_ST_st13_fsm_12 => 
                if (not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) then
                    ap_NS_fsm <= ap_ST_st14_fsm_13;
                else
                    ap_NS_fsm <= ap_ST_st13_fsm_12;
                end if;
            when ap_ST_st14_fsm_13 => 
                ap_NS_fsm <= ap_ST_st15_fsm_14;
            when ap_ST_st15_fsm_14 => 
                if (not(((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1135_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1144_ap_done)))) then
                    ap_NS_fsm <= ap_ST_st16_fsm_15;
                else
                    ap_NS_fsm <= ap_ST_st15_fsm_14;
                end if;
            when ap_ST_st16_fsm_15 => 
                ap_NS_fsm <= ap_ST_st17_fsm_16;
            when ap_ST_st17_fsm_16 => 
                if (not(((ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1103_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1114_ap_done)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_17;
                else
                    ap_NS_fsm <= ap_ST_st17_fsm_16;
                end if;
            when ap_ST_pp0_stg0_fsm_17 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((exitcond_flatten_fu_1158_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_17;
                else
                    ap_NS_fsm <= ap_ST_st20_fsm_18;
                end if;
            when ap_ST_st20_fsm_18 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_sig_cseq_ST_st20_fsm_18)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_18)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st20_fsm_18)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_18)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_104_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_104 <= (ap_const_lv1_1 = ap_CS_fsm(14 downto 14));
    end process;


    ap_sig_129_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_129 <= (ap_const_lv1_1 = ap_CS_fsm(17 downto 17));
    end process;


    ap_sig_163_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_163 <= (ap_const_lv1_1 = ap_CS_fsm(16 downto 16));
    end process;


    ap_sig_34_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_34 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_482_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_482 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    ap_sig_489_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_489 <= (ap_const_lv1_1 = ap_CS_fsm(15 downto 15));
    end process;


    ap_sig_518_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_518 <= (ap_const_lv1_1 = ap_CS_fsm(11 downto 11));
    end process;


    ap_sig_534_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_534 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_545_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_545 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_559_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_559 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_576_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_576 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_593_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_593 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_610_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_610 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_627_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_627 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_644_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_644 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_661_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_661 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_678_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_678 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    ap_sig_878_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_878 <= (ap_const_lv1_1 = ap_CS_fsm(18 downto 18));
    end process;


    ap_sig_93_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_93 <= (ap_const_lv1_1 = ap_CS_fsm(12 downto 12));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_17_assign_proc : process(ap_sig_129)
    begin
        if (ap_sig_129) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_17 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st10_fsm_9_assign_proc : process(ap_sig_661)
    begin
        if (ap_sig_661) then 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st11_fsm_10_assign_proc : process(ap_sig_678)
    begin
        if (ap_sig_678) then 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st12_fsm_11_assign_proc : process(ap_sig_518)
    begin
        if (ap_sig_518) then 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st13_fsm_12_assign_proc : process(ap_sig_93)
    begin
        if (ap_sig_93) then 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st14_fsm_13_assign_proc : process(ap_sig_482)
    begin
        if (ap_sig_482) then 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st15_fsm_14_assign_proc : process(ap_sig_104)
    begin
        if (ap_sig_104) then 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st16_fsm_15_assign_proc : process(ap_sig_489)
    begin
        if (ap_sig_489) then 
            ap_sig_cseq_ST_st16_fsm_15 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st16_fsm_15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st17_fsm_16_assign_proc : process(ap_sig_163)
    begin
        if (ap_sig_163) then 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_34)
    begin
        if (ap_sig_34) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st20_fsm_18_assign_proc : process(ap_sig_878)
    begin
        if (ap_sig_878) then 
            ap_sig_cseq_ST_st20_fsm_18 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st20_fsm_18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_534)
    begin
        if (ap_sig_534) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_545)
    begin
        if (ap_sig_545) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_559)
    begin
        if (ap_sig_559) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_576)
    begin
        if (ap_sig_576) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_593)
    begin
        if (ap_sig_593) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_610)
    begin
        if (ap_sig_610) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_7_assign_proc : process(ap_sig_627)
    begin
        if (ap_sig_627) then 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st9_fsm_8_assign_proc : process(ap_sig_644)
    begin
        if (ap_sig_644) then 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    col_1_0_address0_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_col_address0, grp_worker_create_COO_fu_1125_col_address0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            col_1_0_address0 <= grp_worker_create_COO_fu_1125_col_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            col_1_0_address0 <= grp_worker_COO_SpMV_fu_1092_col_address0;
        else 
            col_1_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    col_1_0_ce0_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_col_ce0, grp_worker_create_COO_fu_1125_col_ce0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            col_1_0_ce0 <= grp_worker_create_COO_fu_1125_col_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            col_1_0_ce0 <= grp_worker_COO_SpMV_fu_1092_col_ce0;
        else 
            col_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_1_1_address0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1092_col_address0, grp_worker_create_COO_fu_1125_col_address0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            col_1_1_address0 <= grp_worker_create_COO_fu_1125_col_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            col_1_1_address0 <= grp_worker_COO_SpMV_fu_1092_col_address0;
        else 
            col_1_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    col_1_1_ce0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1092_col_ce0, grp_worker_create_COO_fu_1125_col_ce0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            col_1_1_ce0 <= grp_worker_create_COO_fu_1125_col_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            col_1_1_ce0 <= grp_worker_COO_SpMV_fu_1092_col_ce0;
        else 
            col_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_1_2_address0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1103_col_address0, grp_worker_create_COO_fu_1135_col_address0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            col_1_2_address0 <= grp_worker_create_COO_fu_1135_col_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            col_1_2_address0 <= grp_worker_COO_SpMV_fu_1103_col_address0;
        else 
            col_1_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    col_1_2_ce0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1103_col_ce0, grp_worker_create_COO_fu_1135_col_ce0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            col_1_2_ce0 <= grp_worker_create_COO_fu_1135_col_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            col_1_2_ce0 <= grp_worker_COO_SpMV_fu_1103_col_ce0;
        else 
            col_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_1_3_address0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1114_col_address0, grp_worker_create_COO_fu_1144_col_address0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            col_1_3_address0 <= grp_worker_create_COO_fu_1144_col_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            col_1_3_address0 <= grp_worker_COO_SpMV_fu_1114_col_address0;
        else 
            col_1_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    col_1_3_ce0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1114_col_ce0, grp_worker_create_COO_fu_1144_col_ce0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            col_1_3_ce0 <= grp_worker_create_COO_fu_1144_col_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            col_1_3_ce0 <= grp_worker_COO_SpMV_fu_1114_col_ce0;
        else 
            col_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_0_address0_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_output_r_address0, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            dest_1_0_address0 <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            dest_1_0_address0 <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then 
            dest_1_0_address0 <= ap_const_lv64_14(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            dest_1_0_address0 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            dest_1_0_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            dest_1_0_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            dest_1_0_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            dest_1_0_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            dest_1_0_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            dest_1_0_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            dest_1_0_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            dest_1_0_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) then 
            dest_1_0_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            dest_1_0_address0 <= grp_worker_COO_SpMV_fu_1092_output_r_address0;
        else 
            dest_1_0_address0 <= "XXXXX";
        end if; 
    end process;


    dest_1_0_address1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_pp0_stg0_fsm_17, ap_reg_ppiten_pp0_it0, grp_worker_COO_SpMV_fu_1092_output_r_address1, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10, tmp_6_fu_1202_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            dest_1_0_address1 <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            dest_1_0_address1 <= ap_const_lv64_15(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then 
            dest_1_0_address1 <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            dest_1_0_address1 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            dest_1_0_address1 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            dest_1_0_address1 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            dest_1_0_address1 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            dest_1_0_address1 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            dest_1_0_address1 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            dest_1_0_address1 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            dest_1_0_address1 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            dest_1_0_address1 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            dest_1_0_address1 <= tmp_6_fu_1202_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            dest_1_0_address1 <= grp_worker_COO_SpMV_fu_1092_output_r_address1;
        else 
            dest_1_0_address1 <= "XXXXX";
        end if; 
    end process;


    dest_1_0_ce0_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_output_r_ce0, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or (ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0))))) then 
            dest_1_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            dest_1_0_ce0 <= grp_worker_COO_SpMV_fu_1092_output_r_ce0;
        else 
            dest_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_0_ce1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_pp0_stg0_fsm_17, ap_reg_ppiten_pp0_it0, grp_worker_COO_SpMV_fu_1092_output_r_ce1, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or (ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_0_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            dest_1_0_ce1 <= grp_worker_COO_SpMV_fu_1092_output_r_ce1;
        else 
            dest_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_0_d1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_output_r_d1, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or (ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_0_d1 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            dest_1_0_d1 <= grp_worker_COO_SpMV_fu_1092_output_r_d1;
        else 
            dest_1_0_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dest_1_0_we0_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or (ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0))))) then 
            dest_1_0_we0 <= ap_const_logic_1;
        else 
            dest_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_0_we1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_output_r_we1, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or (ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_0_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            dest_1_0_we1 <= grp_worker_COO_SpMV_fu_1092_output_r_we1;
        else 
            dest_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_1_address0_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1092_output_r_address0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            dest_1_1_address0 <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            dest_1_1_address0 <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            dest_1_1_address0 <= ap_const_lv64_14(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            dest_1_1_address0 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then 
            dest_1_1_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            dest_1_1_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            dest_1_1_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            dest_1_1_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            dest_1_1_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            dest_1_1_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            dest_1_1_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            dest_1_1_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            dest_1_1_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_1_address0 <= grp_worker_COO_SpMV_fu_1092_output_r_address0;
        else 
            dest_1_1_address0 <= "XXXXX";
        end if; 
    end process;


    dest_1_1_address1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_pp0_stg0_fsm_17, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1092_output_r_address1, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10, tmp_6_fu_1202_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            dest_1_1_address1 <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            dest_1_1_address1 <= ap_const_lv64_15(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            dest_1_1_address1 <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            dest_1_1_address1 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then 
            dest_1_1_address1 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            dest_1_1_address1 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            dest_1_1_address1 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            dest_1_1_address1 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            dest_1_1_address1 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            dest_1_1_address1 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            dest_1_1_address1 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            dest_1_1_address1 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            dest_1_1_address1 <= tmp_6_fu_1202_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_1_address1 <= grp_worker_COO_SpMV_fu_1092_output_r_address1;
        else 
            dest_1_1_address1 <= "XXXXX";
        end if; 
    end process;


    dest_1_1_ce0_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_ap_done, grp_worker_create_COO_fu_1135_ap_done, grp_worker_create_COO_fu_1144_ap_done, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1092_output_r_ce0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not(((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1135_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1144_ap_done)))) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_1_ce0 <= grp_worker_COO_SpMV_fu_1092_output_r_ce0;
        else 
            dest_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_1_ce1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_ap_done, grp_worker_create_COO_fu_1135_ap_done, grp_worker_create_COO_fu_1144_ap_done, ap_sig_cseq_ST_pp0_stg0_fsm_17, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1092_output_r_ce1, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not(((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1135_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1144_ap_done)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_1_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_1_ce1 <= grp_worker_COO_SpMV_fu_1092_output_r_ce1;
        else 
            dest_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_1_d1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1092_output_r_d1, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) or (ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_1_d1 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_1_d1 <= grp_worker_COO_SpMV_fu_1092_output_r_d1;
        else 
            dest_1_1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dest_1_1_we0_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_ap_done, grp_worker_create_COO_fu_1135_ap_done, grp_worker_create_COO_fu_1144_ap_done, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not(((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1135_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1144_ap_done)))) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_1_we0 <= ap_const_logic_1;
        else 
            dest_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_1_we1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_ap_done, grp_worker_create_COO_fu_1135_ap_done, grp_worker_create_COO_fu_1144_ap_done, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1092_output_r_we1, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not(((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1135_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1144_ap_done)))) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_1_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_1_we1 <= grp_worker_COO_SpMV_fu_1092_output_r_we1;
        else 
            dest_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_2_address0_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1103_output_r_address0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            dest_1_2_address0 <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            dest_1_2_address0 <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            dest_1_2_address0 <= ap_const_lv64_14(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            dest_1_2_address0 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then 
            dest_1_2_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            dest_1_2_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            dest_1_2_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            dest_1_2_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            dest_1_2_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            dest_1_2_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            dest_1_2_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            dest_1_2_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            dest_1_2_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_2_address0 <= grp_worker_COO_SpMV_fu_1103_output_r_address0;
        else 
            dest_1_2_address0 <= "XXXXX";
        end if; 
    end process;


    dest_1_2_address1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_pp0_stg0_fsm_17, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1103_output_r_address1, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10, tmp_6_fu_1202_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            dest_1_2_address1 <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            dest_1_2_address1 <= ap_const_lv64_15(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            dest_1_2_address1 <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            dest_1_2_address1 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then 
            dest_1_2_address1 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            dest_1_2_address1 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            dest_1_2_address1 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            dest_1_2_address1 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            dest_1_2_address1 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            dest_1_2_address1 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            dest_1_2_address1 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            dest_1_2_address1 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            dest_1_2_address1 <= tmp_6_fu_1202_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_2_address1 <= grp_worker_COO_SpMV_fu_1103_output_r_address1;
        else 
            dest_1_2_address1 <= "XXXXX";
        end if; 
    end process;


    dest_1_2_ce0_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_ap_done, grp_worker_create_COO_fu_1135_ap_done, grp_worker_create_COO_fu_1144_ap_done, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1103_output_r_ce0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not(((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1135_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1144_ap_done)))) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_2_ce0 <= grp_worker_COO_SpMV_fu_1103_output_r_ce0;
        else 
            dest_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_2_ce1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_ap_done, grp_worker_create_COO_fu_1135_ap_done, grp_worker_create_COO_fu_1144_ap_done, ap_sig_cseq_ST_pp0_stg0_fsm_17, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1103_output_r_ce1, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not(((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1135_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1144_ap_done)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_2_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_2_ce1 <= grp_worker_COO_SpMV_fu_1103_output_r_ce1;
        else 
            dest_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_2_d1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1103_output_r_d1, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) or (ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_2_d1 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_2_d1 <= grp_worker_COO_SpMV_fu_1103_output_r_d1;
        else 
            dest_1_2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dest_1_2_we0_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_ap_done, grp_worker_create_COO_fu_1135_ap_done, grp_worker_create_COO_fu_1144_ap_done, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not(((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1135_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1144_ap_done)))) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_2_we0 <= ap_const_logic_1;
        else 
            dest_1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_2_we1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_ap_done, grp_worker_create_COO_fu_1135_ap_done, grp_worker_create_COO_fu_1144_ap_done, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1103_output_r_we1, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not(((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1135_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1144_ap_done)))) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_2_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_2_we1 <= grp_worker_COO_SpMV_fu_1103_output_r_we1;
        else 
            dest_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_3_address0_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1114_output_r_address0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            dest_1_3_address0 <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            dest_1_3_address0 <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            dest_1_3_address0 <= ap_const_lv64_14(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            dest_1_3_address0 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then 
            dest_1_3_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            dest_1_3_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            dest_1_3_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            dest_1_3_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            dest_1_3_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            dest_1_3_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            dest_1_3_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            dest_1_3_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            dest_1_3_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_3_address0 <= grp_worker_COO_SpMV_fu_1114_output_r_address0;
        else 
            dest_1_3_address0 <= "XXXXX";
        end if; 
    end process;


    dest_1_3_address1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_pp0_stg0_fsm_17, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1114_output_r_address1, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10, tmp_6_fu_1202_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            dest_1_3_address1 <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then 
            dest_1_3_address1 <= ap_const_lv64_15(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            dest_1_3_address1 <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            dest_1_3_address1 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then 
            dest_1_3_address1 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then 
            dest_1_3_address1 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then 
            dest_1_3_address1 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            dest_1_3_address1 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            dest_1_3_address1 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            dest_1_3_address1 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            dest_1_3_address1 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            dest_1_3_address1 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            dest_1_3_address1 <= tmp_6_fu_1202_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_3_address1 <= grp_worker_COO_SpMV_fu_1114_output_r_address1;
        else 
            dest_1_3_address1 <= "XXXXX";
        end if; 
    end process;


    dest_1_3_ce0_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_ap_done, grp_worker_create_COO_fu_1135_ap_done, grp_worker_create_COO_fu_1144_ap_done, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1114_output_r_ce0, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not(((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1135_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1144_ap_done)))) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_3_ce0 <= grp_worker_COO_SpMV_fu_1114_output_r_ce0;
        else 
            dest_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_3_ce1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_ap_done, grp_worker_create_COO_fu_1135_ap_done, grp_worker_create_COO_fu_1144_ap_done, ap_sig_cseq_ST_pp0_stg0_fsm_17, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1114_output_r_ce1, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not(((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1135_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1144_ap_done)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_3_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_3_ce1 <= grp_worker_COO_SpMV_fu_1114_output_r_ce1;
        else 
            dest_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_3_d1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1114_output_r_d1, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) or (ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_3_d1 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_3_d1 <= grp_worker_COO_SpMV_fu_1114_output_r_d1;
        else 
            dest_1_3_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dest_1_3_we0_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_ap_done, grp_worker_create_COO_fu_1135_ap_done, grp_worker_create_COO_fu_1144_ap_done, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not(((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1135_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1144_ap_done)))) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_3_we0 <= ap_const_logic_1;
        else 
            dest_1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dest_1_3_we1_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, grp_worker_create_COO_fu_1125_ap_done, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_ap_done, grp_worker_create_COO_fu_1135_ap_done, grp_worker_create_COO_fu_1144_ap_done, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1114_output_r_we1, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9, ap_sig_cseq_ST_st11_fsm_10)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not(((ap_const_logic_0 = grp_worker_create_COO_fu_1125_ap_done) or (ap_const_logic_0 = grp_worker_COO_SpMV_fu_1092_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1135_ap_done) or (ap_const_logic_0 = grp_worker_create_COO_fu_1144_ap_done)))) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or (ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10))) then 
            dest_1_3_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            dest_1_3_we1 <= grp_worker_COO_SpMV_fu_1114_output_r_we1;
        else 
            dest_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    dest_address0 <= tmp_8_fu_1236_p1(7 - 1 downto 0);

    dest_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_17, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            dest_ce0 <= ap_const_logic_1;
        else 
            dest_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dest_d0 <= tmp_fu_1222_p6;

    dest_we0_assign_proc : process(exitcond_flatten_reg_1259, ap_sig_cseq_ST_pp0_stg0_fsm_17, ap_reg_ppiten_pp0_it1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_1259 = ap_const_lv1_0)))) then 
            dest_we0 <= ap_const_logic_1;
        else 
            dest_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_flatten_fu_1158_p2 <= "1" when (indvar_flatten_reg_1059 = ap_const_lv7_64) else "0";
    exitcond_fu_1176_p2 <= "1" when (j2_reg_1081 = ap_const_lv5_19) else "0";
    grp_fu_1240_p0 <= ap_const_lv7_19(6 - 1 downto 0);
    grp_fu_1240_p1 <= grp_fu_1240_p10(3 - 1 downto 0);
    grp_fu_1240_p10 <= std_logic_vector(resize(unsigned(start_mid2_v_v_reg_1273),7));
    grp_fu_1240_p2 <= grp_fu_1240_p20(5 - 1 downto 0);
    grp_fu_1240_p20 <= std_logic_vector(resize(unsigned(j2_mid2_reg_1268),7));
    grp_worker_COO_SpMV_fu_1092_ap_start <= ap_reg_grp_worker_COO_SpMV_fu_1092_ap_start;

    grp_worker_COO_SpMV_fu_1092_col_q0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, col_1_0_q0, col_1_1_q0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            grp_worker_COO_SpMV_fu_1092_col_q0 <= col_1_1_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            grp_worker_COO_SpMV_fu_1092_col_q0 <= col_1_0_q0;
        else 
            grp_worker_COO_SpMV_fu_1092_col_q0 <= "XXXXXXX";
        end if; 
    end process;


    grp_worker_COO_SpMV_fu_1092_output_r_q0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, dest_1_0_q0, dest_1_1_q0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            grp_worker_COO_SpMV_fu_1092_output_r_q0 <= dest_1_1_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            grp_worker_COO_SpMV_fu_1092_output_r_q0 <= dest_1_0_q0;
        else 
            grp_worker_COO_SpMV_fu_1092_output_r_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_worker_COO_SpMV_fu_1092_row_q0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, row_1_0_q0, row_1_1_q0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            grp_worker_COO_SpMV_fu_1092_row_q0 <= row_1_1_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            grp_worker_COO_SpMV_fu_1092_row_q0 <= row_1_0_q0;
        else 
            grp_worker_COO_SpMV_fu_1092_row_q0 <= "XXXXX";
        end if; 
    end process;


    grp_worker_COO_SpMV_fu_1092_val_r_q0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, val_1_0_q0, val_1_1_q0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            grp_worker_COO_SpMV_fu_1092_val_r_q0 <= val_1_1_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            grp_worker_COO_SpMV_fu_1092_val_r_q0 <= val_1_0_q0;
        else 
            grp_worker_COO_SpMV_fu_1092_val_r_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_worker_COO_SpMV_fu_1103_ap_start <= ap_reg_grp_worker_COO_SpMV_fu_1103_ap_start;
    grp_worker_COO_SpMV_fu_1114_ap_start <= ap_reg_grp_worker_COO_SpMV_fu_1114_ap_start;
    grp_worker_create_COO_fu_1125_ap_start <= ap_reg_grp_worker_create_COO_fu_1125_ap_start;

    grp_worker_create_COO_fu_1125_input_r_q0_assign_proc : process(matrix_1_0_q0, matrix_1_1_q0, ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            grp_worker_create_COO_fu_1125_input_r_q0 <= matrix_1_1_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            grp_worker_create_COO_fu_1125_input_r_q0 <= matrix_1_0_q0;
        else 
            grp_worker_create_COO_fu_1125_input_r_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_worker_create_COO_fu_1135_ap_start <= ap_reg_grp_worker_create_COO_fu_1135_ap_start;
    grp_worker_create_COO_fu_1144_ap_start <= ap_reg_grp_worker_create_COO_fu_1144_ap_start;

    i1_phi_fu_1074_p4_assign_proc : process(i1_reg_1070, exitcond_flatten_reg_1259, ap_sig_cseq_ST_pp0_stg0_fsm_17, ap_reg_ppiten_pp0_it1, start_mid2_v_v_reg_1273)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_17) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_1259 = ap_const_lv1_0))) then 
            i1_phi_fu_1074_p4 <= start_mid2_v_v_reg_1273;
        else 
            i1_phi_fu_1074_p4 <= i1_reg_1070;
        end if; 
    end process;

    i_fu_1170_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(i1_phi_fu_1074_p4));
    indvar_flatten_next_fu_1164_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_1059) + unsigned(ap_const_lv7_1));
    j2_mid2_fu_1182_p3 <= 
        ap_const_lv5_0 when (exitcond_fu_1176_p2(0) = '1') else 
        j2_reg_1081;
    j_fu_1210_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(j2_mid2_fu_1182_p3));

    row_1_0_address0_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_row_address0, grp_worker_create_COO_fu_1125_row_address0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            row_1_0_address0 <= grp_worker_create_COO_fu_1125_row_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            row_1_0_address0 <= grp_worker_COO_SpMV_fu_1092_row_address0;
        else 
            row_1_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    row_1_0_ce0_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_row_ce0, grp_worker_create_COO_fu_1125_row_ce0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            row_1_0_ce0 <= grp_worker_create_COO_fu_1125_row_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            row_1_0_ce0 <= grp_worker_COO_SpMV_fu_1092_row_ce0;
        else 
            row_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_1_1_address0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1092_row_address0, grp_worker_create_COO_fu_1125_row_address0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            row_1_1_address0 <= grp_worker_create_COO_fu_1125_row_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            row_1_1_address0 <= grp_worker_COO_SpMV_fu_1092_row_address0;
        else 
            row_1_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    row_1_1_ce0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1092_row_ce0, grp_worker_create_COO_fu_1125_row_ce0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            row_1_1_ce0 <= grp_worker_create_COO_fu_1125_row_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            row_1_1_ce0 <= grp_worker_COO_SpMV_fu_1092_row_ce0;
        else 
            row_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_1_2_address0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1103_row_address0, grp_worker_create_COO_fu_1135_row_address0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            row_1_2_address0 <= grp_worker_create_COO_fu_1135_row_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            row_1_2_address0 <= grp_worker_COO_SpMV_fu_1103_row_address0;
        else 
            row_1_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    row_1_2_ce0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1103_row_ce0, grp_worker_create_COO_fu_1135_row_ce0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            row_1_2_ce0 <= grp_worker_create_COO_fu_1135_row_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            row_1_2_ce0 <= grp_worker_COO_SpMV_fu_1103_row_ce0;
        else 
            row_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_1_3_address0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1114_row_address0, grp_worker_create_COO_fu_1144_row_address0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            row_1_3_address0 <= grp_worker_create_COO_fu_1144_row_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            row_1_3_address0 <= grp_worker_COO_SpMV_fu_1114_row_address0;
        else 
            row_1_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    row_1_3_ce0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1114_row_ce0, grp_worker_create_COO_fu_1144_row_ce0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            row_1_3_ce0 <= grp_worker_create_COO_fu_1144_row_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            row_1_3_ce0 <= grp_worker_COO_SpMV_fu_1114_row_ce0;
        else 
            row_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    start_mid2_v_v_fu_1190_p3 <= 
        i_fu_1170_p2 when (exitcond_fu_1176_p2(0) = '1') else 
        i1_phi_fu_1074_p4;
    tmp_3_fu_1198_p1 <= start_mid2_v_v_fu_1190_p3(2 - 1 downto 0);
    tmp_6_fu_1202_p1 <= std_logic_vector(resize(unsigned(j2_mid2_fu_1182_p3),64));
    tmp_8_fu_1236_p1 <= std_logic_vector(resize(unsigned(grp_fu_1240_p3),64));

    val_1_0_address0_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_val_r_address0, grp_worker_create_COO_fu_1125_val_r_address0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            val_1_0_address0 <= grp_worker_create_COO_fu_1125_val_r_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            val_1_0_address0 <= grp_worker_COO_SpMV_fu_1092_val_r_address0;
        else 
            val_1_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    val_1_0_ce0_assign_proc : process(ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_st15_fsm_14, grp_worker_COO_SpMV_fu_1092_val_r_ce0, grp_worker_create_COO_fu_1125_val_r_ce0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            val_1_0_ce0 <= grp_worker_create_COO_fu_1125_val_r_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            val_1_0_ce0 <= grp_worker_COO_SpMV_fu_1092_val_r_ce0;
        else 
            val_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    val_1_1_address0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1092_val_r_address0, grp_worker_create_COO_fu_1125_val_r_address0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            val_1_1_address0 <= grp_worker_create_COO_fu_1125_val_r_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            val_1_1_address0 <= grp_worker_COO_SpMV_fu_1092_val_r_address0;
        else 
            val_1_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    val_1_1_ce0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1092_val_r_ce0, grp_worker_create_COO_fu_1125_val_r_ce0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            val_1_1_ce0 <= grp_worker_create_COO_fu_1125_val_r_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            val_1_1_ce0 <= grp_worker_COO_SpMV_fu_1092_val_r_ce0;
        else 
            val_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    val_1_2_address0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1103_val_r_address0, grp_worker_create_COO_fu_1135_val_r_address0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            val_1_2_address0 <= grp_worker_create_COO_fu_1135_val_r_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            val_1_2_address0 <= grp_worker_COO_SpMV_fu_1103_val_r_address0;
        else 
            val_1_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    val_1_2_ce0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1103_val_r_ce0, grp_worker_create_COO_fu_1135_val_r_ce0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            val_1_2_ce0 <= grp_worker_create_COO_fu_1135_val_r_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            val_1_2_ce0 <= grp_worker_COO_SpMV_fu_1103_val_r_ce0;
        else 
            val_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    val_1_3_address0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1114_val_r_address0, grp_worker_create_COO_fu_1144_val_r_address0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            val_1_3_address0 <= grp_worker_create_COO_fu_1144_val_r_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            val_1_3_address0 <= grp_worker_COO_SpMV_fu_1114_val_r_address0;
        else 
            val_1_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    val_1_3_ce0_assign_proc : process(ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st17_fsm_16, grp_worker_COO_SpMV_fu_1114_val_r_ce0, grp_worker_create_COO_fu_1144_val_r_ce0)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            val_1_3_ce0 <= grp_worker_create_COO_fu_1144_val_r_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            val_1_3_ce0 <= grp_worker_COO_SpMV_fu_1114_val_r_ce0;
        else 
            val_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
