// Seed: 4220470438
module module_0 (
    input wire id_0,
    output tri id_1,
    output wor id_2,
    output wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output wor id_7,
    input uwire id_8,
    output tri1 id_9,
    output supply0 id_10
);
  wire id_12;
endmodule
module module_1 #(
    parameter id_5 = 32'd18
) (
    input uwire id_0,
    output wire id_1,
    input tri1 id_2,
    output uwire id_3,
    input supply1 id_4,
    input supply1 _id_5,
    input tri id_6,
    input supply0 id_7
);
  reg [id_5 : id_5] id_9;
  assign id_1 = 1;
  wire [-1 : -1] id_10;
  assign id_9 = -1 * id_9;
  wire id_11;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_3,
      id_1,
      id_4,
      id_1,
      id_6,
      id_1,
      id_7,
      id_1,
      id_1
  );
  always @(posedge 1'd0) begin : LABEL_0
    id_9 = 1;
  end
endmodule
