 
****************************************
Report : qor
Design : mc_top
Version: W-2024.09-SP2
Date   : Tue May  6 09:26:46 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          3.15
  Critical Path Slack:           6.58
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.18
  Total Hold Violation:        -32.02
  No. of Hold Violations:      362.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         17
  Hierarchical Port Count:       1971
  Leaf Cell Count:               4285
  Buf/Inv Cell Count:             470
  Buf Cell Count:                  27
  Inv Cell Count:                 443
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3161
  Sequential Cell Count:         1124
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7515.292266
  Noncombinational Area:  7698.784387
  Buf/Inv Area:            655.691527
  Total Buffer Area:            54.90
  Total Inverter Area:         600.80
  Macro/Black Box Area:      0.000000
  Net Area:               3586.624211
  Net XLength        :       49506.43
  Net YLength        :       49940.61
  -----------------------------------
  Cell Area:             15214.076652
  Design Area:           18800.700863
  Net Length        :        99447.04


  Design Rules
  -----------------------------------
  Total Number of Nets:          4906
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                6.37
  -----------------------------------------
  Overall Compile Time:                6.60
  Overall Compile Wall Clock Time:     6.92

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.18  TNS: 32.02  Number of Violating Paths: 362

  --------------------------------------------------------------------


1
