// Seed: 1834115070
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  inout id_1;
  logic id_3, id_4, id_5;
endmodule
