$date
	Wed Feb 14 15:33:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module instruction_memory_pc_tb $end
$var wire 24 ! instr [23:0] $end
$var reg 1 " CLK $end
$var reg 1 # PCSrc $end
$var reg 8 $ immediate [7:0] $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 " CLK $end
$var wire 1 # PCSrc $end
$var wire 8 & immediate [7:0] $end
$var wire 24 ' instr [23:0] $end
$var wire 1 % reset $end
$var reg 8 ( PC [7:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b11000010000000000000001 '
b0 &
1%
b0 $
0#
1"
b11000010000000000000001 !
$end
#20000
0%
#40000
0"
#60000
b11000100000000000100000 !
b11000100000000000100000 '
b1 (
1"
#80000
0"
b1 )
#100000
b11011110000000000000000 !
b11011110000000000000000 '
b10 (
1"
#120000
0"
b10 )
#140000
b11100000001001000000111 !
b11100000001001000000111 '
b11 (
1"
#160000
0"
b11 )
#180000
b1000010001000100000000 !
b1000010001000100000000 '
b100 (
1"
#200000
0"
b100 )
#220000
b11011111111000000000001 !
b11011111111000000000001 '
b101 (
1"
#240000
0"
b101 )
#260000
b11100000000000000000011 !
b11100000000000000000011 '
b110 (
1"
#280000
0"
b110 )
#300000
b11100000000000000000111 !
b11100000000000000000111 '
b111 (
1"
#320000
0"
b111 )
#340000
bx !
bx '
b1000 (
1"
#360000
b1000 )
