var g_data = {"36":{"st":"inst","pa":0,"n":"/top/GMif","l":"SystemVerilog","sn":143,"du":{"n":"work.sampler_gm_if","s":2,"b":1},"bc":[{"n":"top","s":34,"b":1},{"n":"GMif","s":36,"z":1}],"loc":{"cp":100.00,"data":{"t":[10,10]}}},"37":{"st":"inst","pa":0,"n":"/top/GM","l":"Verilog","sn":143,"du":{"n":"work.sampler_gm","s":23,"b":1},"bc":[{"n":"top","s":34,"b":1},{"n":"GM","s":37,"z":1}],"loc":{"cp":95.72,"data":{"s":[17,16],"b":[15,14],"fc":[3,3],"t":[22,21]}}},"39":{"st":"inst","pa":0,"n":"/top/DUT/CTRLif","l":"SystemVerilog","sn":146,"du":{"n":"work.SAR_Controller_if","s":27,"b":1},"bc":[{"n":"top","s":34,"b":1},{"n":"DUT","s":38,"b":1},{"n":"CTRLif","s":39,"z":1}],"loc":{"cp":100.00,"data":{"t":[10,10]}}},"40":{"st":"inst","pa":0,"n":"/top/DUT/SARif","l":"SystemVerilog","sn":146,"du":{"n":"work.SAR_if","s":28,"b":1},"bc":[{"n":"top","s":34,"b":1},{"n":"DUT","s":38,"b":1},{"n":"SARif","s":40,"z":1}],"loc":{"cp":90.00,"data":{"t":[20,18]}}},"41":{"st":"inst","pa":0,"n":"/top/DUT/CTRL","l":"Verilog","sn":146,"du":{"n":"work.SAR_Controller","s":29,"b":1},"bc":[{"n":"top","s":34,"b":1},{"n":"DUT","s":38,"b":1},{"n":"CTRL","s":41,"z":1}],"loc":{"cp":95.72,"data":{"s":[17,16],"b":[15,14],"fc":[3,3],"t":[22,21]}}},"42":{"st":"inst","pa":0,"n":"/top/DUT/SAR0","l":"Verilog","sn":146,"du":{"n":"work.SAR","s":30,"b":1},"bc":[{"n":"top","s":34,"b":1},{"n":"DUT","s":38,"b":1},{"n":"SAR0","s":42,"z":1}],"loc":{"cp":91.38,"data":{"s":[25,25],"b":[18,17],"fs":[5,5],"ft":[8,5],"t":[6,6]}}},"43":{"st":"inst","pa":0,"n":"/top/DUT/SH","l":"Verilog","sn":146,"du":{"n":"work.sample_n_hold","s":31,"b":1},"bc":[{"n":"top","s":34,"b":1},{"n":"DUT","s":38,"b":1},{"n":"SH","s":43,"z":1}],"loc":{"cp":100.00,"data":{"s":[2,2],"t":[2,2]}}},"44":{"st":"inst","pa":0,"n":"/top/DUT/CMP","l":"Verilog","sn":146,"du":{"n":"work.comparator","s":32,"b":1},"bc":[{"n":"top","s":34,"b":1},{"n":"DUT","s":38,"b":1},{"n":"CMP","s":44,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3],"b":[2,2],"fc":[1,1],"t":[4,4]}}},"45":{"st":"inst","pa":0,"n":"/top/DUT/D2A","l":"Verilog","sn":146,"du":{"n":"work.DAC","s":33,"b":1},"bc":[{"n":"top","s":34,"b":1},{"n":"DUT","s":38,"b":1},{"n":"D2A","s":45,"z":1}],"loc":{"cp":100.00,"data":{"s":[2,2],"t":[8,8]}}},"38":{"st":"inst","pa":0,"n":"/top/DUT","l":"Verilog","sn":143,"du":{"n":"work.SAR_ADC","s":26,"b":1},"bc":[{"n":"top","s":34,"b":1},{"n":"DUT","s":38,"z":1}],"children":[{"n":"D2A","id":45,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"CMP","id":44,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"SH","id":43,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"SAR0","id":42,"zf":1,"tc":91.38,"s":100.00,"b":94.44,"fs":100.00,"ft":62.50,"t":100.00},{"n":"CTRL","id":41,"zf":1,"tc":95.72,"s":94.11,"b":93.33,"fc":100.00,"t":95.45},{"n":"SARif","id":40,"zf":1,"tc":90.00,"t":90.00},{"n":"CTRLif","id":39,"zf":1,"tc":100.00,"t":100.00}],"rec":{"cp":91.85,"data":{"s":[56,55],"b":[35,33],"fc":[4,4],"fs":[5,5],"ft":[8,5],"t":[78,75]}},"loc":{"cp":100.00,"data":{"s":[7,7],"t":[10,10]}}},"34":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":143,"du":{"n":"work.top","s":22,"b":0},"bc":[{"n":"top","s":34,"z":1}],"children":[{"n":"DUT","id":38,"zf":1,"tc":91.85,"s":98.21,"b":94.28,"fc":100.00,"fs":100.00,"ft":62.50,"t":96.15},{"n":"GM","id":37,"zf":1,"tc":95.72,"s":94.11,"b":93.33,"fc":100.00,"t":95.45},{"n":"GMif","id":36,"zf":1,"tc":100.00,"t":100.00}],"rec":{"cp":91.68,"data":{"s":[73,71],"b":[50,47],"fc":[7,7],"fs":[5,5],"ft":[8,5],"t":[110,106]}}},"49":{"st":"inst","pa":0,"n":"/mode1_seq_pkg","l":"SystemVerilog","sn":119,"du":{"n":"work.mode1_seq_pkg","s":6,"b":1},"bc":[{"n":"mode1_seq_pkg","s":49,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1]}}},"50":{"st":"inst","pa":0,"n":"/mode2_seq_pkg","l":"SystemVerilog","sn":120,"du":{"n":"work.mode2_seq_pkg","s":7,"b":1},"bc":[{"n":"mode2_seq_pkg","s":50,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1]}}},"51":{"st":"inst","pa":0,"n":"/mode3_seq_pkg","l":"SystemVerilog","sn":121,"du":{"n":"work.mode3_seq_pkg","s":8,"b":1},"bc":[{"n":"mode3_seq_pkg","s":51,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1]}}},"52":{"st":"inst","pa":0,"n":"/mode4_seq_pkg","l":"SystemVerilog","sn":122,"du":{"n":"work.mode4_seq_pkg","s":9,"b":1},"bc":[{"n":"mode4_seq_pkg","s":52,"z":1}],"loc":{"cp":100.00,"data":{"a":[1,1]}}},"55":{"st":"inst","pa":0,"n":"/subscriber_pkg","l":"SystemVerilog","sn":125,"du":{"n":"work.subscriber_pkg","s":12,"b":1},"bc":[{"n":"subscriber_pkg","s":55,"z":1}],"loc":{"cp":100.00,"data":{"gb":[27,27],"cvpc":[5],"g":[1,100.00]}}},"33":{"st":"du","pa":0,"n":"work.DAC","l":"Verilog","sn":153,"one_inst":45,"loc":{"cp":100.00,"data":{"s":[2,2],"t":[8,8]}}},"30":{"st":"du","pa":0,"n":"work.SAR","l":"Verilog","sn":150,"one_inst":42,"loc":{"cp":91.38,"data":{"s":[25,25],"b":[18,17],"fs":[5,5],"ft":[8,5],"t":[6,6]}}},"26":{"st":"du","pa":0,"n":"work.SAR_ADC","l":"Verilog","sn":146,"one_inst":38,"loc":{"cp":100.00,"data":{"s":[7,7],"t":[10,10]}}},"29":{"st":"du","pa":0,"n":"work.SAR_Controller","l":"Verilog","sn":149,"one_inst":41,"loc":{"cp":95.72,"data":{"s":[17,16],"b":[15,14],"fc":[3,3],"t":[22,21]}}},"27":{"st":"du","pa":0,"n":"work.SAR_Controller_if","l":"SystemVerilog","sn":147,"one_inst":39,"loc":{"cp":100.00,"data":{"t":[10,10]}}},"28":{"st":"du","pa":0,"n":"work.SAR_if","l":"SystemVerilog","sn":148,"one_inst":40,"loc":{"cp":90.00,"data":{"t":[20,18]}}},"32":{"st":"du","pa":0,"n":"work.comparator","l":"Verilog","sn":152,"one_inst":44,"loc":{"cp":100.00,"data":{"s":[3,3],"b":[2,2],"fc":[1,1],"t":[4,4]}}},"6":{"st":"du","pa":0,"n":"work.mode1_seq_pkg","l":"SystemVerilog","sn":119,"one_inst":49,"loc":{"cp":100.00,"data":{"a":[1,1]}}},"7":{"st":"du","pa":0,"n":"work.mode2_seq_pkg","l":"SystemVerilog","sn":120,"one_inst":50,"loc":{"cp":100.00,"data":{"a":[1,1]}}},"8":{"st":"du","pa":0,"n":"work.mode3_seq_pkg","l":"SystemVerilog","sn":121,"one_inst":51,"loc":{"cp":100.00,"data":{"a":[1,1]}}},"9":{"st":"du","pa":0,"n":"work.mode4_seq_pkg","l":"SystemVerilog","sn":122,"one_inst":52,"loc":{"cp":100.00,"data":{"a":[1,1]}}},"31":{"st":"du","pa":0,"n":"work.sample_n_hold","l":"Verilog","sn":151,"one_inst":43,"loc":{"cp":100.00,"data":{"s":[2,2],"t":[2,2]}}},"23":{"st":"du","pa":0,"n":"work.sampler_gm","l":"Verilog","sn":144,"one_inst":37,"loc":{"cp":95.72,"data":{"s":[17,16],"b":[15,14],"fc":[3,3],"t":[22,21]}}},"2":{"st":"du","pa":0,"n":"work.sampler_gm_if","l":"SystemVerilog","sn":2,"loc":{"cp":100.00,"data":{"t":[10,10]}}},"12":{"st":"du","pa":0,"n":"work.subscriber_pkg","l":"SystemVerilog","sn":125,"one_inst":55,"loc":{"cp":100.00,"data":{"gb":[27,27],"cvpc":[5],"g":[1,100.00]}}}};
processSummaryData(g_data);