Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/jaxa.qsys --block-symbol-file --output-directory=/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/jaxa --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading spw_jaxa/jaxa.qsys
Progress: Reading input file
Progress: Adding autoStart [altera_avalon_pio 17.1]
Progress: Parameterizing module autoStart
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding controlFlagsIn [altera_avalon_pio 17.1]
Progress: Parameterizing module controlFlagsIn
Progress: Adding controlFlagsOut [altera_avalon_pio 17.1]
Progress: Parameterizing module controlFlagsOut
Progress: Adding creditCount [altera_avalon_pio 17.1]
Progress: Parameterizing module creditCount
Progress: Adding errorStatus [altera_avalon_pio 17.1]
Progress: Parameterizing module errorStatus
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding linkDisable [altera_avalon_pio 17.1]
Progress: Parameterizing module linkDisable
Progress: Adding linkStart [altera_avalon_pio 17.1]
Progress: Parameterizing module linkStart
Progress: Adding linkStatus [altera_avalon_pio 17.1]
Progress: Parameterizing module linkStatus
Progress: Adding outstandingCount [altera_avalon_pio 17.1]
Progress: Parameterizing module outstandingCount
Progress: Adding pll_0 [altera_pll 17.1]
Progress: Parameterizing module pll_0
Progress: Adding receiveActivity [altera_avalon_pio 17.1]
Progress: Parameterizing module receiveActivity
Progress: Adding receiveClock [altera_avalon_pio 17.1]
Progress: Parameterizing module receiveClock
Progress: Adding receiveFIFODataCount [altera_avalon_pio 17.1]
Progress: Parameterizing module receiveFIFODataCount
Progress: Adding receiveFIFODataOut [altera_avalon_pio 17.1]
Progress: Parameterizing module receiveFIFODataOut
Progress: Adding receiveFIFOEmpty [altera_avalon_pio 17.1]
Progress: Parameterizing module receiveFIFOEmpty
Progress: Adding receiveFIFOFull [altera_avalon_pio 17.1]
Progress: Parameterizing module receiveFIFOFull
Progress: Adding receiveFIFOReadEnable [altera_avalon_pio 17.1]
Progress: Parameterizing module receiveFIFOReadEnable
Progress: Adding spaceWireDataIn [altera_avalon_pio 17.1]
Progress: Parameterizing module spaceWireDataIn
Progress: Adding spaceWireDataOut [altera_avalon_pio 17.1]
Progress: Parameterizing module spaceWireDataOut
Progress: Adding spaceWireStrobeIn [altera_avalon_pio 17.1]
Progress: Parameterizing module spaceWireStrobeIn
Progress: Adding spaceWireStrobeOut [altera_avalon_pio 17.1]
Progress: Parameterizing module spaceWireStrobeOut
Progress: Adding statisticalInformationClear [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformationClear
Progress: Adding statisticalInformation_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_0
Progress: Adding statisticalInformation_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_1
Progress: Adding statisticalInformation_2 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_2
Progress: Adding statisticalInformation_3 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_3
Progress: Adding statisticalInformation_4 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_4
Progress: Adding statisticalInformation_5 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_5
Progress: Adding statisticalInformation_6 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_6
Progress: Adding statisticalInformation_7 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_7
Progress: Adding tickIn [altera_avalon_pio 17.1]
Progress: Parameterizing module tickIn
Progress: Adding tickOut [altera_avalon_pio 17.1]
Progress: Parameterizing module tickOut
Progress: Adding timeIn [altera_avalon_pio 17.1]
Progress: Parameterizing module timeIn
Progress: Adding timeOut [altera_avalon_pio 17.1]
Progress: Parameterizing module timeOut
Progress: Adding transmitActivity [altera_avalon_pio 17.1]
Progress: Parameterizing module transmitActivity
Progress: Adding transmitClock [altera_avalon_pio 17.1]
Progress: Parameterizing module transmitClock
Progress: Adding transmitClockDivideValue [altera_avalon_pio 17.1]
Progress: Parameterizing module transmitClockDivideValue
Progress: Adding transmitFIFODataCount [altera_avalon_pio 17.1]
Progress: Parameterizing module transmitFIFODataCount
Progress: Adding transmitFIFODataIn [altera_avalon_pio 17.1]
Progress: Parameterizing module transmitFIFODataIn
Progress: Adding transmitFIFOFull [altera_avalon_pio 17.1]
Progress: Parameterizing module transmitFIFOFull
Progress: Adding transmitFIFOWriteEnable [altera_avalon_pio 17.1]
Progress: Parameterizing module transmitFIFOWriteEnable
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: jaxa.controlFlagsOut: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.creditCount: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.errorStatus: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: jaxa.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: jaxa.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: jaxa.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: jaxa.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: jaxa.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: jaxa.linkStatus: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.outstandingCount: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: jaxa.pll_0: Able to implement PLL with user settings
Info: jaxa.receiveActivity: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.receiveFIFODataCount: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.receiveFIFODataOut: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.receiveFIFOEmpty: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.receiveFIFOFull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.spaceWireDataOut: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.spaceWireStrobeOut: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.statisticalInformation_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.tickOut: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.timeOut: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.transmitActivity: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.transmitFIFODataCount: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.transmitFIFOFull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: jaxa.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/jaxa.qsys --synthesis=VERILOG --output-directory=/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/jaxa/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading spw_jaxa/jaxa.qsys
Progress: Reading input file
Progress: Adding autoStart [altera_avalon_pio 17.1]
Progress: Parameterizing module autoStart
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding controlFlagsIn [altera_avalon_pio 17.1]
Progress: Parameterizing module controlFlagsIn
Progress: Adding controlFlagsOut [altera_avalon_pio 17.1]
Progress: Parameterizing module controlFlagsOut
Progress: Adding creditCount [altera_avalon_pio 17.1]
Progress: Parameterizing module creditCount
Progress: Adding errorStatus [altera_avalon_pio 17.1]
Progress: Parameterizing module errorStatus
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding linkDisable [altera_avalon_pio 17.1]
Progress: Parameterizing module linkDisable
Progress: Adding linkStart [altera_avalon_pio 17.1]
Progress: Parameterizing module linkStart
Progress: Adding linkStatus [altera_avalon_pio 17.1]
Progress: Parameterizing module linkStatus
Progress: Adding outstandingCount [altera_avalon_pio 17.1]
Progress: Parameterizing module outstandingCount
Progress: Adding pll_0 [altera_pll 17.1]
Progress: Parameterizing module pll_0
Progress: Adding receiveActivity [altera_avalon_pio 17.1]
Progress: Parameterizing module receiveActivity
Progress: Adding receiveClock [altera_avalon_pio 17.1]
Progress: Parameterizing module receiveClock
Progress: Adding receiveFIFODataCount [altera_avalon_pio 17.1]
Progress: Parameterizing module receiveFIFODataCount
Progress: Adding receiveFIFODataOut [altera_avalon_pio 17.1]
Progress: Parameterizing module receiveFIFODataOut
Progress: Adding receiveFIFOEmpty [altera_avalon_pio 17.1]
Progress: Parameterizing module receiveFIFOEmpty
Progress: Adding receiveFIFOFull [altera_avalon_pio 17.1]
Progress: Parameterizing module receiveFIFOFull
Progress: Adding receiveFIFOReadEnable [altera_avalon_pio 17.1]
Progress: Parameterizing module receiveFIFOReadEnable
Progress: Adding spaceWireDataIn [altera_avalon_pio 17.1]
Progress: Parameterizing module spaceWireDataIn
Progress: Adding spaceWireDataOut [altera_avalon_pio 17.1]
Progress: Parameterizing module spaceWireDataOut
Progress: Adding spaceWireStrobeIn [altera_avalon_pio 17.1]
Progress: Parameterizing module spaceWireStrobeIn
Progress: Adding spaceWireStrobeOut [altera_avalon_pio 17.1]
Progress: Parameterizing module spaceWireStrobeOut
Progress: Adding statisticalInformationClear [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformationClear
Progress: Adding statisticalInformation_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_0
Progress: Adding statisticalInformation_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_1
Progress: Adding statisticalInformation_2 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_2
Progress: Adding statisticalInformation_3 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_3
Progress: Adding statisticalInformation_4 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_4
Progress: Adding statisticalInformation_5 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_5
Progress: Adding statisticalInformation_6 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_6
Progress: Adding statisticalInformation_7 [altera_avalon_pio 17.1]
Progress: Parameterizing module statisticalInformation_7
Progress: Adding tickIn [altera_avalon_pio 17.1]
Progress: Parameterizing module tickIn
Progress: Adding tickOut [altera_avalon_pio 17.1]
Progress: Parameterizing module tickOut
Progress: Adding timeIn [altera_avalon_pio 17.1]
Progress: Parameterizing module timeIn
Progress: Adding timeOut [altera_avalon_pio 17.1]
Progress: Parameterizing module timeOut
Progress: Adding transmitActivity [altera_avalon_pio 17.1]
Progress: Parameterizing module transmitActivity
Progress: Adding transmitClock [altera_avalon_pio 17.1]
Progress: Parameterizing module transmitClock
Progress: Adding transmitClockDivideValue [altera_avalon_pio 17.1]
Progress: Parameterizing module transmitClockDivideValue
Progress: Adding transmitFIFODataCount [altera_avalon_pio 17.1]
Progress: Parameterizing module transmitFIFODataCount
Progress: Adding transmitFIFODataIn [altera_avalon_pio 17.1]
Progress: Parameterizing module transmitFIFODataIn
Progress: Adding transmitFIFOFull [altera_avalon_pio 17.1]
Progress: Parameterizing module transmitFIFOFull
Progress: Adding transmitFIFOWriteEnable [altera_avalon_pio 17.1]
Progress: Parameterizing module transmitFIFOWriteEnable
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: jaxa.controlFlagsOut: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.creditCount: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.errorStatus: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: jaxa.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: jaxa.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: jaxa.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: jaxa.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: jaxa.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: jaxa.linkStatus: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.outstandingCount: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: jaxa.pll_0: Able to implement PLL with user settings
Info: jaxa.receiveActivity: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.receiveFIFODataCount: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.receiveFIFODataOut: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.receiveFIFOEmpty: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.receiveFIFOFull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.spaceWireDataOut: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.spaceWireStrobeOut: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.statisticalInformation_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.tickOut: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.timeOut: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.transmitActivity: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.transmitFIFODataCount: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: jaxa.transmitFIFOFull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: jaxa.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: jaxa: Generating jaxa "jaxa" for QUARTUS_SYNTH
Info: autoStart: Starting RTL generation for module 'jaxa_autoStart'
Info: autoStart:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jaxa_autoStart --dir=/tmp/alt7616_8272964358993266342.dir/0002_autoStart_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7616_8272964358993266342.dir/0002_autoStart_gen//jaxa_autoStart_component_configuration.pl  --do_build_sim=0  ]
Info: autoStart: Done RTL generation for module 'jaxa_autoStart'
Info: autoStart: "jaxa" instantiated altera_avalon_pio "autoStart"
Info: controlFlagsIn: Starting RTL generation for module 'jaxa_controlFlagsIn'
Info: controlFlagsIn:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jaxa_controlFlagsIn --dir=/tmp/alt7616_8272964358993266342.dir/0003_controlFlagsIn_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7616_8272964358993266342.dir/0003_controlFlagsIn_gen//jaxa_controlFlagsIn_component_configuration.pl  --do_build_sim=0  ]
Info: controlFlagsIn: Done RTL generation for module 'jaxa_controlFlagsIn'
Info: controlFlagsIn: "jaxa" instantiated altera_avalon_pio "controlFlagsIn"
Info: controlFlagsOut: Starting RTL generation for module 'jaxa_controlFlagsOut'
Info: controlFlagsOut:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jaxa_controlFlagsOut --dir=/tmp/alt7616_8272964358993266342.dir/0004_controlFlagsOut_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7616_8272964358993266342.dir/0004_controlFlagsOut_gen//jaxa_controlFlagsOut_component_configuration.pl  --do_build_sim=0  ]
Info: controlFlagsOut: Done RTL generation for module 'jaxa_controlFlagsOut'
Info: controlFlagsOut: "jaxa" instantiated altera_avalon_pio "controlFlagsOut"
Info: creditCount: Starting RTL generation for module 'jaxa_creditCount'
Info: creditCount:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jaxa_creditCount --dir=/tmp/alt7616_8272964358993266342.dir/0005_creditCount_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7616_8272964358993266342.dir/0005_creditCount_gen//jaxa_creditCount_component_configuration.pl  --do_build_sim=0  ]
Info: creditCount: Done RTL generation for module 'jaxa_creditCount'
Info: creditCount: "jaxa" instantiated altera_avalon_pio "creditCount"
Info: errorStatus: Starting RTL generation for module 'jaxa_errorStatus'
Info: errorStatus:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jaxa_errorStatus --dir=/tmp/alt7616_8272964358993266342.dir/0006_errorStatus_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7616_8272964358993266342.dir/0006_errorStatus_gen//jaxa_errorStatus_component_configuration.pl  --do_build_sim=0  ]
Info: errorStatus: Done RTL generation for module 'jaxa_errorStatus'
Info: errorStatus: "jaxa" instantiated altera_avalon_pio "errorStatus"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "jaxa" instantiated altera_hps "hps_0"
Info: linkStatus: Starting RTL generation for module 'jaxa_linkStatus'
Info: linkStatus:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jaxa_linkStatus --dir=/tmp/alt7616_8272964358993266342.dir/0007_linkStatus_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7616_8272964358993266342.dir/0007_linkStatus_gen//jaxa_linkStatus_component_configuration.pl  --do_build_sim=0  ]
Info: linkStatus: Done RTL generation for module 'jaxa_linkStatus'
Info: linkStatus: "jaxa" instantiated altera_avalon_pio "linkStatus"
Info: pll_0: "jaxa" instantiated altera_pll "pll_0"
Info: receiveActivity: Starting RTL generation for module 'jaxa_receiveActivity'
Info: receiveActivity:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jaxa_receiveActivity --dir=/tmp/alt7616_8272964358993266342.dir/0009_receiveActivity_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7616_8272964358993266342.dir/0009_receiveActivity_gen//jaxa_receiveActivity_component_configuration.pl  --do_build_sim=0  ]
Info: receiveActivity: Done RTL generation for module 'jaxa_receiveActivity'
Info: receiveActivity: "jaxa" instantiated altera_avalon_pio "receiveActivity"
Info: receiveFIFODataOut: Starting RTL generation for module 'jaxa_receiveFIFODataOut'
Info: receiveFIFODataOut:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jaxa_receiveFIFODataOut --dir=/tmp/alt7616_8272964358993266342.dir/0010_receiveFIFODataOut_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7616_8272964358993266342.dir/0010_receiveFIFODataOut_gen//jaxa_receiveFIFODataOut_component_configuration.pl  --do_build_sim=0  ]
Info: receiveFIFODataOut: Done RTL generation for module 'jaxa_receiveFIFODataOut'
Info: receiveFIFODataOut: "jaxa" instantiated altera_avalon_pio "receiveFIFODataOut"
Info: statisticalInformation_0: Starting RTL generation for module 'jaxa_statisticalInformation_0'
Info: statisticalInformation_0:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jaxa_statisticalInformation_0 --dir=/tmp/alt7616_8272964358993266342.dir/0011_statisticalInformation_0_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7616_8272964358993266342.dir/0011_statisticalInformation_0_gen//jaxa_statisticalInformation_0_component_configuration.pl  --do_build_sim=0  ]
Info: statisticalInformation_0: Done RTL generation for module 'jaxa_statisticalInformation_0'
Info: statisticalInformation_0: "jaxa" instantiated altera_avalon_pio "statisticalInformation_0"
Info: statisticalInformation_1: Starting RTL generation for module 'jaxa_statisticalInformation_1'
Info: statisticalInformation_1:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jaxa_statisticalInformation_1 --dir=/tmp/alt7616_8272964358993266342.dir/0012_statisticalInformation_1_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7616_8272964358993266342.dir/0012_statisticalInformation_1_gen//jaxa_statisticalInformation_1_component_configuration.pl  --do_build_sim=0  ]
Info: statisticalInformation_1: Done RTL generation for module 'jaxa_statisticalInformation_1'
Info: statisticalInformation_1: "jaxa" instantiated altera_avalon_pio "statisticalInformation_1"
Info: timeIn: Starting RTL generation for module 'jaxa_timeIn'
Info: timeIn:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jaxa_timeIn --dir=/tmp/alt7616_8272964358993266342.dir/0013_timeIn_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7616_8272964358993266342.dir/0013_timeIn_gen//jaxa_timeIn_component_configuration.pl  --do_build_sim=0  ]
Info: timeIn: Done RTL generation for module 'jaxa_timeIn'
Info: timeIn: "jaxa" instantiated altera_avalon_pio "timeIn"
Info: transmitFIFODataIn: Starting RTL generation for module 'jaxa_transmitFIFODataIn'
Info: transmitFIFODataIn:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=jaxa_transmitFIFODataIn --dir=/tmp/alt7616_8272964358993266342.dir/0014_transmitFIFODataIn_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7616_8272964358993266342.dir/0014_transmitFIFODataIn_gen//jaxa_transmitFIFODataIn_component_configuration.pl  --do_build_sim=0  ]
Info: transmitFIFODataIn: Done RTL generation for module 'jaxa_transmitFIFODataIn'
Info: transmitFIFODataIn: "jaxa" instantiated altera_avalon_pio "transmitFIFODataIn"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "jaxa" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "jaxa" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: autoStart_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "autoStart_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: autoStart_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "autoStart_s1_agent"
Info: autoStart_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "autoStart_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file /run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/jaxa/synthesis/submodules/altera_avalon_sc_fifo.v
Info: autoStart_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "autoStart_s1_burst_adapter"
Info: Reusing file /run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/jaxa/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/jaxa/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/jaxa/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: jaxa: Done "jaxa" with 34 modules, 91 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
