{
  "signal": [
    {
      "name": "clk",
      "wave": "p............................",
      "period": 1.0
    },
    {},
    {
      "name": "rst_n",
      "wave": "1............................"
    },
    {},
    [
      "IRQ Inputs",
      {
        "name": "ir[3]",
        "wave": "0.....1......................",
        "node": "......a......................"
      },
      {
        "name": "ir[7:0]",
        "wave": "=.....=......................",
        "data": ["0x00", "0x08"]
      }
    ],
    {},
    [
      "IRR (Request)",
      {
        "name": "r_irr[3]",
        "wave": "0.......1....................",
        "node": "........b...................."
      },
      {
        "name": "imr[3]",
        "wave": "0............................",
        "node": "c............................"
      }
    ],
    {},
    [
      "Priority",
      {
        "name": "w_pending",
        "wave": "=.......=....................",
        "data": ["0x00", "0x08"],
        "node": "........d...................."
      },
      {
        "name": "w_highest_pri",
        "wave": "x.......=....................",
        "data": ["IR3"],
        "node": "........e...................."
      }
    ],
    {},
    [
      "INT Output",
      {
        "name": "int",
        "wave": "0........1...................",
        "node": ".........f..................."
      }
    ]
  ],
  "head": {
    "text": "PIC Interrupt Request",
    "tick": 0,
    "every": 2
  },
  "foot": {
    "text": "IR[3] rising edge sets IRR[3], priority resolved, INT asserts"
  },
  "config": {
    "hscale": 1.5
  },
  "edge": [
    "a~>b IRR Latch",
    "c Not Masked",
    "b~>d Pending",
    "d~>e Priority Resolve",
    "e~>f INT Assert"
  ]
}
