SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx16
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/Users/Andrew/Desktop/VideoCam/TestBenches/
SET_PREFERENCE workingdirectory C:/Users/Andrew/Desktop/VideoCam/TestBenches/tmp/
SET_PREFERENCE subworkingdirectory C:/Users/Andrew/Desktop/VideoCam/TestBenches/tmp/_cg/
SET_PREFERENCE transientdirectory C:/Users/Andrew/Desktop/VideoCam/TestBenches/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name Conv
SET_CORE_NAME YCrCb to RGB Color-Space Converter
SET_CORE_VERSION 6.01.a
SET_CORE_VLNV xilinx.com:ip:v_ycrcb2rgb:6.01.a
SET_CORE_CLASS com.xilinx.ip.v_ycrcb2rgb_v6_01_a.v_ycrcb2rgb_v6_01_a
SET_CORE_PATH D:/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_ycrcb2rgb_v6_01_a
SET_CORE_GUIPATH D:/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/v_ycrcb2rgb_v6_01_a/gui/v_ycrcb2rgb_v6_01_a.tcl
SET_CORE_DATASHEET D:\Xilinx\14.3\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\v_ycrcb2rgb_v6_01_a\doc\pg014_v_ycrcb2rgb.pdf
