0.6
2019.2
Nov  6 2019
21:57:16
E:/MCU-experiment/ALU_stu_18/ALU_stu_18.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sim_1/new/alu_tb.vhd,1715867889,vhdl,,,,alu_tb,,,,,,,,
E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/imports/MCU-experiment/Digital_Design_MCU/ALU_gate/rtl/ALU_top.v,1747991786,verilog,,E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/imports/MCU-experiment/Digital_Design_MCU/ALU_gate/rtl/pre_adder_32.v,,ALU_top,,,../../../../ALU_stu_18.srcs/sources_1/ip/sys_clk,,,,,
E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/imports/MCU-experiment/Digital_Design_MCU/ALU_gate/rtl/pre_adder_32.v,1747984818,verilog,,E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/top.v,,pre_adder_32,,,../../../../ALU_stu_18.srcs/sources_1/ip/sys_clk,,,,,
E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/ila_0/ila_0_sim_netlist.v,1747987700,verilog,,E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_flags_and_result_rom/sim/test_flags_and_result_rom.v,,ila_0;ila_0_blk_mem_gen_v8_4_4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_4_synth;ila_0_ila_v6_2_10_ila;ila_0_ila_v6_2_10_ila_cap_addrgen;ila_0_ila_v6_2_10_ila_cap_ctrl_legacy;ila_0_ila_v6_2_10_ila_cap_sample_counter;ila_0_ila_v6_2_10_ila_cap_window_counter;ila_0_ila_v6_2_10_ila_core;ila_0_ila_v6_2_10_ila_register;ila_0_ila_v6_2_10_ila_reset_ctrl;ila_0_ila_v6_2_10_ila_trace_memory;ila_0_ila_v6_2_10_ila_trig_match;ila_0_ila_v6_2_10_ila_trigger;ila_0_ltlib_v1_0_0_all_typeA;ila_0_ltlib_v1_0_0_all_typeA_11;ila_0_ltlib_v1_0_0_all_typeA_14;ila_0_ltlib_v1_0_0_all_typeA_16;ila_0_ltlib_v1_0_0_all_typeA_4;ila_0_ltlib_v1_0_0_all_typeA_6;ila_0_ltlib_v1_0_0_all_typeA_8;ila_0_ltlib_v1_0_0_all_typeA__parameterized0;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_43;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_51;ila_0_ltlib_v1_0_0_all_typeA_slice;ila_0_ltlib_v1_0_0_all_typeA_slice_12;ila_0_ltlib_v1_0_0_all_typeA_slice_15;ila_0_ltlib_v1_0_0_all_typeA_slice_17;ila_0_ltlib_v1_0_0_all_typeA_slice_5;ila_0_ltlib_v1_0_0_all_typeA_slice_7;ila_0_ltlib_v1_0_0_all_typeA_slice_9;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_44;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_52;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_45;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_53;ila_0_ltlib_v1_0_0_allx_typeA;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_10;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_13;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1;ila_0_ltlib_v1_0_0_allx_typeA__parameterized2;ila_0_ltlib_v1_0_0_allx_typeA__parameterized2_3;ila_0_ltlib_v1_0_0_allx_typeA_nodelay;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_42;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_50;ila_0_ltlib_v1_0_0_async_edge_xfer;ila_0_ltlib_v1_0_0_async_edge_xfer_18;ila_0_ltlib_v1_0_0_async_edge_xfer_19;ila_0_ltlib_v1_0_0_async_edge_xfer_20;ila_0_ltlib_v1_0_0_cfglut4;ila_0_ltlib_v1_0_0_cfglut4_46;ila_0_ltlib_v1_0_0_cfglut5;ila_0_ltlib_v1_0_0_cfglut5_40;ila_0_ltlib_v1_0_0_cfglut5_47;ila_0_ltlib_v1_0_0_cfglut6;ila_0_ltlib_v1_0_0_cfglut6_48;ila_0_ltlib_v1_0_0_cfglut6__parameterized0;ila_0_ltlib_v1_0_0_cfglut7;ila_0_ltlib_v1_0_0_cfglut7_39;ila_0_ltlib_v1_0_0_generic_memrd;ila_0_ltlib_v1_0_0_match;ila_0_ltlib_v1_0_0_match__parameterized0;ila_0_ltlib_v1_0_0_match__parameterized0_0;ila_0_ltlib_v1_0_0_match__parameterized0_1;ila_0_ltlib_v1_0_0_match__parameterized1;ila_0_ltlib_v1_0_0_match__parameterized2;ila_0_ltlib_v1_0_0_match__parameterized2_2;ila_0_ltlib_v1_0_0_match_nodelay;ila_0_ltlib_v1_0_0_match_nodelay_41;ila_0_ltlib_v1_0_0_match_nodelay_49;ila_0_ltlib_v1_0_0_rising_edge_detection;ila_0_ltlib_v1_0_0_rising_edge_detection_21;ila_0_xsdbs_v1_0_2_reg__parameterized21;ila_0_xsdbs_v1_0_2_reg__parameterized22;ila_0_xsdbs_v1_0_2_reg__parameterized23;ila_0_xsdbs_v1_0_2_reg__parameterized24;ila_0_xsdbs_v1_0_2_reg__parameterized36;ila_0_xsdbs_v1_0_2_reg__parameterized37;ila_0_xsdbs_v1_0_2_reg__parameterized38;ila_0_xsdbs_v1_0_2_reg__parameterized39;ila_0_xsdbs_v1_0_2_reg__parameterized40;ila_0_xsdbs_v1_0_2_reg__parameterized41;ila_0_xsdbs_v1_0_2_reg__parameterized42;ila_0_xsdbs_v1_0_2_reg__parameterized43;ila_0_xsdbs_v1_0_2_reg__parameterized44;ila_0_xsdbs_v1_0_2_reg__parameterized45;ila_0_xsdbs_v1_0_2_reg__parameterized46;ila_0_xsdbs_v1_0_2_reg__parameterized47;ila_0_xsdbs_v1_0_2_reg__parameterized49;ila_0_xsdbs_v1_0_2_reg__parameterized51;ila_0_xsdbs_v1_0_2_reg__parameterized54;ila_0_xsdbs_v1_0_2_reg_ctl;ila_0_xsdbs_v1_0_2_reg_ctl_25;ila_0_xsdbs_v1_0_2_reg_ctl_26;ila_0_xsdbs_v1_0_2_reg_ctl_27;ila_0_xsdbs_v1_0_2_reg_ctl_28;ila_0_xsdbs_v1_0_2_reg_ctl_31;ila_0_xsdbs_v1_0_2_reg_ctl_33;ila_0_xsdbs_v1_0_2_reg_ctl_34;ila_0_xsdbs_v1_0_2_reg_ctl_35;ila_0_xsdbs_v1_0_2_reg_ctl_36;ila_0_xsdbs_v1_0_2_reg_ctl_37;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_29;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_32;ila_0_xsdbs_v1_0_2_reg_p2s;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized6;ila_0_xsdbs_v1_0_2_reg_stat;ila_0_xsdbs_v1_0_2_reg_stat_22;ila_0_xsdbs_v1_0_2_reg_stat_23;ila_0_xsdbs_v1_0_2_reg_stat_24;ila_0_xsdbs_v1_0_2_reg_stat_30;ila_0_xsdbs_v1_0_2_reg_stat_38;ila_0_xsdbs_v1_0_2_reg_stream;ila_0_xsdbs_v1_0_2_reg_stream__parameterized0;ila_0_xsdbs_v1_0_2_xsdbs,,,../../../../ALU_stu_18.srcs/sources_1/ip/sys_clk,,,,,
E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.v,1747992046,verilog,,E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/imports/MCU-experiment/Digital_Design_MCU/ALU_gate/rtl/ALU_top.v,,sys_clk,,,../../../../ALU_stu_18.srcs/sources_1/ip/sys_clk,,,,,
E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk_clk_wiz.v,1747992046,verilog,,E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.v,,sys_clk_clk_wiz,,,../../../../ALU_stu_18.srcs/sources_1/ip/sys_clk,,,,,
E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_flags_and_result_rom/sim/test_flags_and_result_rom.v,1747986438,verilog,,E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_vector_rom/sim/test_vector_rom.v,,test_flags_and_result_rom,,,../../../../ALU_stu_18.srcs/sources_1/ip/sys_clk,,,,,
E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_vector_rom/sim/test_vector_rom.v,1747986408,verilog,,E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk_clk_wiz.v,,test_vector_rom,,,../../../../ALU_stu_18.srcs/sources_1/ip/sys_clk,,,,,
E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/top.v,1747992756,verilog,,,,top,,,../../../../ALU_stu_18.srcs/sources_1/ip/sys_clk,,,,,
