---
# VHDL Codes for My Labs quizes
---

## [Simple logic 01](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_01)
```Just to try simple code```
## [Simple logic 02](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab02)
```Logic gates```
## [Simple logic 03](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_03)
```Full adders and Half Adders```
## [Simple logic 04](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_04)
```Decorders```
## [Simple logic 05](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_05)
```Didn't update this one yet```
## [Simple logic 06](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_06)
```Didn't update this one yet```
## [Simple logic 07](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_07)
```Didn't update this one yet```
## [Simple logic 08](https://github.com/NirmalKBandara/VHDL-labs-01/tree/main/Lab_08)
```Didn't update this one yet```
