{'CPU_rd_addr': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [[]],
                 'DLines': ['126:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa9290>]},
 'CPU_rd_apply': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [[]],
                  'DLines': ['127:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa9410>]},
 'CRC_chk_en': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [[]],
                'DLines': ['121:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8cd0>]},
 'FullDuplex': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [[]],
                'DLines': ['104:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3610>]},
 'IFGset': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [[]],
            'DLines': ['106:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3890>]},
 'Line_loop_en': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [[]],
                  'DLines': ['129:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa9590>]},
 'MAC_rx_add_chk_en': {'CDeps': [],
                       'CLines': [],
                       'Clocked': False,
                       'DDeps': [[]],
                       'DLines': ['114:D'],
                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8290>]},
 'MAC_rx_add_prom_add': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [[]],
                         'DLines': ['116:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8590>]},
 'MAC_rx_add_prom_data': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [[]],
                          'DLines': ['115:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8410>]},
 'MAC_rx_add_prom_wr': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [[]],
                        'DLines': ['117:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8710>]},
 'MAC_tx_add_en': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [[]],
                   'DLines': ['103:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fb34d0>]},
 'MAC_tx_add_prom_add': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [[]],
                         'DLines': ['108:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3b90>]},
 'MAC_tx_add_prom_data': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [[]],
                          'DLines': ['107:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3a10>]},
 'MAC_tx_add_prom_wr': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [[]],
                        'DLines': ['109:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3d10>]},
 'MaxRetry': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [[]],
              'DLines': ['105:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3750>]},
 'RX_APPEND_CRC': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [[]],
                   'DLines': ['120:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8b90>]},
 'RX_IFG_SET': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [[]],
                'DLines': ['122:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8e10>]},
 'RX_MAX_LENGTH': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [[]],
                   'DLines': ['123:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8f90>]},
 'RX_MIN_LENGTH': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [[]],
                   'DLines': ['124:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa9150>]},
 'Speed': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [[]],
           'DLines': ['130:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa96d0>]},
 'Tx_Hwmark': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [[]],
               'DLines': ['99:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff7665ed0>]},
 'Tx_Lwmark': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [[]],
               'DLines': ['100:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3050>]},
 'broadcast_MAX': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [[]],
                   'DLines': ['119:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8a10>]},
 'broadcast_filter_en': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [[]],
                         'DLines': ['118:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8890>]},
 'pause_frame_send_en': {'CDeps': [],
                         'CLines': [],
                         'Clocked': False,
                         'DDeps': [[]],
                         'DLines': ['101:D'],
                         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fb31d0>]},
 'pause_quanta_set': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [[]],
                      'DLines': ['102:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3350>]},
 'tx_pause_en': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [[]],
                 'DLines': ['110:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3e50>]},
 'xoff_cpu': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [[]],
              'DLines': ['111:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fb3f90>]},
 'xon_cpu': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [[]],
             'DLines': ['112:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fdff6fa8110>]}}
