// Seed: 12904804
module module_0 (
    output uwire id_0,
    output tri0  id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  wor   id_4,
    output uwire id_5,
    input  wire  id_6,
    output wor   id_7
);
  always #1 if (1) id_0 = {1{id_2}};
  assign id_5 = id_2 + id_2;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    output supply0 id_5,
    output wand id_6,
    input wand id_7,
    output supply1 id_8,
    input supply0 id_9,
    input tri1 id_10
    , id_21,
    input uwire id_11,
    input wire id_12,
    output wand id_13,
    output supply1 id_14,
    input wand id_15,
    output tri id_16,
    output wor id_17,
    input tri0 id_18
    , id_22,
    input uwire id_19
);
  id_23 :
  assert property (@(posedge 1) 1) id_23 = "" == "" ? id_22[1'b0] : id_15;
  module_0(
      id_5, id_23, id_19, id_10, id_11, id_2, id_0, id_17
  );
endmodule
