{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539209182075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539209182079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 18:06:21 2018 " "Processing started: Wed Oct 10 18:06:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539209182079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539209182079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539209182079 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1539209182205 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1539209182205 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1539209182205 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1539209182205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539209182385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539209182385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "C:/Users/labuser/Downloads/lab4_template/Lab3_template/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539209190925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539209190925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/lab4_template/Lab3_template/DE0_NANO.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539209190927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539209190927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram_m9k.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram_m9k.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_M9K " "Found entity 1: Dual_Port_RAM_M9K" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "C:/Users/labuser/Downloads/lab4_template/Lab3_template/Dual_Port_RAM_M9K.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539209190928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539209190928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_PROCESSOR " "Found entity 1: IMAGE_PROCESSOR" {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/lab4_template/Lab3_template/IMAGE_PROCESSOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539209190929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539209190929 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_25_PLL DE0_NANO.v(69) " "Verilog HDL Implicit Net warning at DE0_NANO.v(69): created implicit net for \"CLK_25_PLL\"" {  } { { "DE0_NANO.v" "" { Text "C:/Users/labuser/Downloads/lab4_template/Lab3_template/DE0_NANO.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539209190930 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "PIXEL_IN IMAGE_PROCESSOR.v(7) " "Verilog HDL error at IMAGE_PROCESSOR.v(7): object \"PIXEL_IN\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/lab4_template/Lab3_template/IMAGE_PROCESSOR.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539209190930 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLK IMAGE_PROCESSOR.v(8) " "Verilog HDL error at IMAGE_PROCESSOR.v(8): object \"CLK\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/lab4_template/Lab3_template/IMAGE_PROCESSOR.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539209190930 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "VGA_PIXEL_X IMAGE_PROCESSOR.v(9) " "Verilog HDL error at IMAGE_PROCESSOR.v(9): object \"VGA_PIXEL_X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/lab4_template/Lab3_template/IMAGE_PROCESSOR.v" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539209190930 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "VGA_PIXEL_Y IMAGE_PROCESSOR.v(10) " "Verilog HDL error at IMAGE_PROCESSOR.v(10): object \"VGA_PIXEL_Y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/lab4_template/Lab3_template/IMAGE_PROCESSOR.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539209190930 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "VGA_VSYNC_NEG IMAGE_PROCESSOR.v(11) " "Verilog HDL error at IMAGE_PROCESSOR.v(11): object \"VGA_VSYNC_NEG\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/lab4_template/Lab3_template/IMAGE_PROCESSOR.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539209190930 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RESULT IMAGE_PROCESSOR.v(13) " "Verilog HDL error at IMAGE_PROCESSOR.v(13): object \"RESULT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "IMAGE_PROCESSOR.v" "" { Text "C:/Users/labuser/Downloads/lab4_template/Lab3_template/IMAGE_PROCESSOR.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539209190930 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539209191023 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 10 18:06:31 2018 " "Processing ended: Wed Oct 10 18:06:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539209191023 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539209191023 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539209191023 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539209191023 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539209191615 ""}
