Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot lab_1a_top_level_tb_behav xil_defaultlib.lab_1a_top_level_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/lab1/lab_1a_top_level.sv" Line 1. Module lab_1a_top_level doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/lab1/switch_logic.sv" Line 1. Module switch_logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/lab1/lab_1a_top_level.sv" Line 1. Module lab_1a_top_level doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/lab1/switch_logic.sv" Line 1. Module switch_logic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_logic
Compiling module xil_defaultlib.lab_1a_top_level
Compiling module xil_defaultlib.lab_1a_top_level_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab_1a_top_level_tb_behav
