[ipa-trans-core0]
; firmware
entry0.pa.base=0x800000000
entry0.ipa.start=0x00
entry0.ipa.end=0x2000000

; iram
entry1.pa.base=0xd3d80000
entry1.ipa.start=0x8000000
entry1.ipa.end=0x8020000

; llb0
entry2.pa.base=0xd9000000
entry2.ipa.start=0xd9000000
entry2.ipa.end=0xd9a00000

; llb1
entry3.pa.base=0xe9000000
entry3.ipa.start=0xe9000000
entry3.ipa.end=0xe9a00000

; ddr
entry4.pa.base=0x802000000
entry4.ipa.start=0x100000000
entry4.ipa.end=0x1be000000   ;3G-32M

[ipa-trans-core1]
; entry0.pa.base=0x800000000
; entry0.ipa.start=0x00
; entry0.ipa.end=0x2000000

; iram
entry0.pa.base=0xd3da0000
entry0.ipa.start=0x8020000
entry0.ipa.end=0x8040000

; llb0
entry1.pa.base=0xd9000000
entry1.ipa.start=0xd9a00000
entry1.ipa.end=0xda400000

; llb1
entry2.pa.base=0xe9000000
entry2.ipa.start=0xe9a00000
entry2.ipa.end=0xea400000

; ddr
entry3.pa.base=0x900000000
entry3.ipa.start=0x1be000000
entry3.ipa.end=0x2be000000   ;3G-32M
