-- VHDL for IBM SMS ALD page 15.63.04.1
-- Title: F CH REGISTER TRANSFER CTRLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/27/2020 10:53:13 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_63_04_1_F_CH_REGISTER_TRANSFER_CTRLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_F_CH_2ND_ADDR_TRF:	 in STD_LOGIC;
		PS_B_CH_GROUP_MARK_DOT_WM:	 in STD_LOGIC;
		PS_X_SYMBOL_OP_MOD_GATED:	 in STD_LOGIC;
		PS_F_CYCLE:	 in STD_LOGIC;
		PS_F_CH_OUTPUT_MODE:	 in STD_LOGIC;
		PS_EARLY_LAST_GATE_I_O:	 in STD_LOGIC;
		PS_GATE_SET_F1_REG_STAR_1414_STAR:	 in STD_LOGIC;
		MS_F_CH_CLOCKED_STROBE_INPUT:	 in STD_LOGIC;
		MS_F_CH_1ST_CHAR_2ND_ADDR:	 in STD_LOGIC;
		PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN:	 in STD_LOGIC;
		PS_UNITS_OR_BODY_LATCH:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_CLAMPED_A:	 in STD_LOGIC;
		MS_F_CH_RESET_1:	 in STD_LOGIC;
		PS_B_CH_NOT_GROUP_MARK_WM:	 in STD_LOGIC;
		PS_LOZENGE_OR_ASTERISK:	 in STD_LOGIC;
		MS_F2_REG_FULL:	 in STD_LOGIC;
		PS_F1_REG_FULL:	 in STD_LOGIC;
		PS_1ST_CLOCK_PULSE_CLAMPED_A:	 in STD_LOGIC;
		PS_SET_F1_REG:	 out STD_LOGIC;
		MS_SET_F1_REG:	 out STD_LOGIC;
		PS_SET_F2_REG:	 out STD_LOGIC;
		MS_SET_F2_REG:	 out STD_LOGIC);
end ALD_15_63_04_1_F_CH_REGISTER_TRANSFER_CTRLS;

architecture behavioral of ALD_15_63_04_1_F_CH_REGISTER_TRANSFER_CTRLS is 

	signal OUT_5A_R: STD_LOGIC;
	signal OUT_5B_C: STD_LOGIC;
	signal OUT_4B_E: STD_LOGIC;
	signal OUT_3B_R: STD_LOGIC;
	signal OUT_2B_B: STD_LOGIC;
	signal OUT_4C_D: STD_LOGIC;
	signal OUT_5D_C: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_3D_P: STD_LOGIC;
	signal OUT_5E_D: STD_LOGIC;
	signal OUT_4E_G: STD_LOGIC;
	signal OUT_2E_P: STD_LOGIC;
	signal OUT_2E_B: STD_LOGIC;
	signal OUT_1E_C: STD_LOGIC;
	signal OUT_5F_E: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_3G_P: STD_LOGIC;
	signal OUT_2G_F: STD_LOGIC;
	signal OUT_2H_P: STD_LOGIC;
	signal OUT_2H_B: STD_LOGIC;
	signal OUT_1H_A: STD_LOGIC;
	signal OUT_1I_B: STD_LOGIC;
	signal OUT_DOT_5B: STD_LOGIC;
	signal OUT_DOT_3B: STD_LOGIC;
	signal OUT_DOT_5D: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;
	signal OUT_DOT_5G: STD_LOGIC;

begin

	OUT_5A_R <= NOT(PS_F_CH_2ND_ADDR_TRF AND PS_B_CH_GROUP_MARK_DOT_WM );
	OUT_5B_C <= NOT(PS_F_CYCLE AND PS_F_CH_OUTPUT_MODE AND PS_EARLY_LAST_GATE_I_O );
	OUT_4B_E <= NOT(OUT_5A_R AND PS_X_SYMBOL_OP_MOD_GATED AND MS_F_CH_1ST_CHAR_2ND_ADDR );
	OUT_3B_R <= NOT OUT_1F_C;
	OUT_2B_B <= NOT OUT_DOT_3B;
	OUT_4C_D <= NOT(OUT_DOT_5B AND MS_F_CH_CLOCKED_STROBE_INPUT AND OUT_DOT_5D );
	OUT_5D_C <= NOT(PS_F_CYCLE AND PS_F_CH_OUTPUT_MODE );
	OUT_4D_G <= NOT(PS_FILE_OP_DOT_D_CY_DOT_NO_SCAN AND PS_UNITS_OR_BODY_LATCH );
	OUT_3D_P <= NOT(OUT_DOT_4D );
	OUT_5E_D <= NOT(PS_B_CH_NOT_GROUP_MARK_WM AND PS_EARLY_LAST_GATE_I_O AND MS_F_CH_1ST_CHAR_2ND_ADDR );
	OUT_4E_G <= NOT(PS_EARLY_LAST_GATE_I_O AND PS_LOZENGE_OR_ASTERISK );

	SMS_TAM_2E: entity SMS_TAM
	    port map (
		FPGA_CLK => FPGA_CLK,
		ACSET1 => PS_2ND_CLOCK_PULSE_CLAMPED_A,	-- Pin D
		DCSET => MS_F_CH_RESET_1,	-- Pin C
		GATEON1 => '1',	-- Pin A
		DCSFORCE => OUT_2B_B,	-- Pin 6
		ACRESET2 => PS_1ST_CLOCK_PULSE_CLAMPED_A,	-- Pin L
		GATEOFF2 => '1',	-- Pin K
		OUTON => OUT_2E_P,
		OUTOFF => OUT_2E_B,
		ACRESET1 => OPEN,
		GATEOFF1 => OPEN,
		DCRFORCE => OPEN,
		ACSET2 => OPEN,
		GATEON2 => OPEN,
		DCRESET => OPEN );


	SMS_AEK_1E: entity SMS_AEK
	    port map (
		IN1 => OUT_2E_P,	-- Pin D
		OUT1 => OUT_1E_C,
		IN2 => OPEN );

	OUT_5F_E <= NOT(MS_F2_REG_FULL AND MS_F2_REG_FULL AND MS_F2_REG_FULL );
	OUT_1F_C <= NOT OUT_2E_B;
	OUT_5G_C <= NOT(PS_F1_REG_FULL AND PS_F1_REG_FULL AND PS_F1_REG_FULL );
	OUT_3G_P <= NOT(OUT_1I_B AND OUT_DOT_5G );
	OUT_2G_F <= NOT OUT_3G_P;

	SMS_TAM_2H: entity SMS_TAM
	    port map (
		FPGA_CLK => FPGA_CLK,
		ACSET1 => PS_2ND_CLOCK_PULSE_CLAMPED_A,	-- Pin D
		DCSET => MS_F_CH_RESET_1,	-- Pin C
		GATEON1 => '1',	-- Pin A
		DCSFORCE => OUT_2G_F,	-- Pin 6
		ACRESET2 => PS_1ST_CLOCK_PULSE_CLAMPED_A,	-- Pin L
		GATEOFF2 => '1',	-- Pin K
		OUTON => OUT_2H_P,
		OUTOFF => OUT_2H_B,
		ACRESET1 => OPEN,
		GATEOFF1 => OPEN,
		DCRFORCE => OPEN,
		ACSET2 => OPEN,
		GATEON2 => OPEN,
		DCRESET => OPEN );


	SMS_AEK_1H: entity SMS_AEK
	    port map (
		IN1 => OUT_2H_P,	-- Pin F
		OUT1 => OUT_1H_A,
		IN2 => OPEN );

	OUT_1I_B <= NOT OUT_2H_B;
	OUT_DOT_5B <= OUT_5B_C OR OUT_4B_E;
	OUT_DOT_3B <= OUT_3B_R OR PS_GATE_SET_F1_REG_STAR_1414_STAR OR OUT_4C_D OR OUT_3D_P;
	OUT_DOT_5D <= OUT_5D_C OR OUT_5E_D;
	OUT_DOT_4D <= OUT_4D_G OR OUT_4E_G;
	OUT_DOT_5G <= OUT_5F_E OR OUT_5G_C;

	PS_SET_F1_REG <= OUT_1E_C;
	MS_SET_F1_REG <= OUT_1F_C;
	PS_SET_F2_REG <= OUT_1H_A;
	MS_SET_F2_REG <= OUT_1I_B;


end;
