{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727491155855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727491155856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 22:39:14 2024 " "Processing started: Fri Sep 27 22:39:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727491155856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1727491155856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hack_the_hill -c hack_the_hill " "Command: quartus_sta hack_the_hill -c hack_the_hill" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1727491155856 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1727491155983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1727491156422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1727491156422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491156559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491156560 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727491158135 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1727491158135 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "fifo_cdc_align " "Entity fifo_cdc_align" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_net_delay -from \[get_registers *w*_x* \] -to \[get_registers *w*_cdc*\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.6 " "set_net_delay -from \[get_registers *w*_x* \] -to \[get_registers *w*_cdc*\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.6" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727491158135 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1727491158135 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727491158135 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727491158135 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1727491158135 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1727491158135 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_top.sdc " "Reading SDC File: 'fpga_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1727491158165 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_bot.sdc " "Reading SDC File: 'fpga_bot.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1727491158168 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727491158174 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727491158174 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727491158174 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727491158174 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 10 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 10 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727491158174 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 20 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 20 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727491158174 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727491158174 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727491158174 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727491158174 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727491158174 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727491158174 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727491158174 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727491158174 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_tx_pld_pcs_interface\|pld10gtxclkout~CLKENA0\|inclk\}\] " "set_false_path -from \[get_pins \{ sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_tx_pld_pcs_interface\|pld10gtxclkout~CLKENA0\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727491158174 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727491158174 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1727491158174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at fpga_bot.sdc(80): clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727491158175 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at fpga_bot.sdc(80): clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727491158175 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 sdi_rx_phy\|*\|clkout clock " "Ignored filter at fpga_bot.sdc(80): sdi_rx_phy\|*\|clkout could not be matched with a clock" {  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727491158175 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 sdi_tx_phy\|*\|pmatestbussel clock " "Ignored filter at fpga_bot.sdc(80): sdi_tx_phy\|*\|pmatestbussel could not be matched with a clock" {  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727491158176 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups fpga_bot.sdc 80 Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n  -group \{altera_reserved_tck \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{egress_refclk_0 \\\n          sdi_tx_phy\|*\|txclkout \\\n          sdi_tx_phy\|*\|clk010g \\\n          sdi_tx_phy\|*\|cpulse \\\n          sdi_tx_phy\|*\|hfclkp \\\n          sdi_tx_phy\|*\|lfclkp \\\n          sdi_tx_phy\|*\|pclk\[0\] \\\n          sdi_tx_phy\|*\|pclk\[1\] \\\n          sdi_tx_phy\|*\|pclk\[2\] \\\n          sdi_rx_phy\|*\|clkout \\\n         \} \\\n  -group \{clk_lvds_i \\\n         \} \\\n  -group \{gclk0_148m50_i \\\n          gclk1_148m50_i \\\n         \} \\\n  -group \{sdi_tx_phy\|*\|pmatestbussel \} \\\n " "set_clock_groups -asynchronous \\\n  -group \{altera_reserved_tck \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{egress_refclk_0 \\\n          sdi_tx_phy\|*\|txclkout \\\n          sdi_tx_phy\|*\|clk010g \\\n          sdi_tx_phy\|*\|cpulse \\\n          sdi_tx_phy\|*\|hfclkp \\\n          sdi_tx_phy\|*\|lfclkp \\\n          sdi_tx_phy\|*\|pclk\[0\] \\\n          sdi_tx_phy\|*\|pclk\[1\] \\\n          sdi_tx_phy\|*\|pclk\[2\] \\\n          sdi_rx_phy\|*\|clkout \\\n         \} \\\n  -group \{clk_lvds_i \\\n         \} \\\n  -group \{gclk0_148m50_i \\\n          gclk1_148m50_i \\\n         \} \\\n  -group \{sdi_tx_phy\|*\|pmatestbussel \} \\\n" {  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727491158176 ""}  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727491158176 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups fpga_bot.sdc 80 Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk )" {  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727491158176 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups fpga_bot.sdc 80 Argument -group with value sdi_tx_phy\|*\|pmatestbussel  could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value sdi_tx_phy\|*\|pmatestbussel  could not match any element of the following types: ( clk )" {  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727491158176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 116 global_reset_gen:global_reset_gen\|reset_n_o register " "Ignored filter at fpga_bot.sdc(116): global_reset_gen:global_reset_gen\|reset_n_o could not be matched with a register" {  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727491158176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path fpga_bot.sdc 116 Argument <from> is an empty collection " "Ignored set_false_path at fpga_bot.sdc(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{global_reset_gen:global_reset_gen\|reset_n_o\}\] " "set_false_path -from \[get_registers \{global_reset_gen:global_reset_gen\|reset_n_o\}\]" {  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727491158176 ""}  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727491158176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 127 tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at fpga_bot.sdc(127): tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1727491158177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path fpga_bot.sdc 127 Argument <from> is not an object ID " "Ignored set_multicycle_path at fpga_bot.sdc(127): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -setup 3   " "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -setup 3  " {  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727491158178 ""}  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727491158178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path fpga_bot.sdc 128 Argument <from> is not an object ID " "Ignored set_multicycle_path at fpga_bot.sdc(128): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -hold 2   " "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -hold 2  " {  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727491158178 ""}  } { { "C:/HTH/fpga_bot.sdc" "" { Text "C:/HTH/fpga_bot.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1727491158178 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727491158199 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727491158199 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Node: ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div is being clocked by ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727491158199 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727491158199 "|hack_the_hill|ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727491158199 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727491158199 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727491158249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727491158249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727491158249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727491158249 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727491158249 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727491158249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727491158266 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1727491158268 ""}
{ "Info" "0" "" "Analyzing Slow 850mV 85C Model" {  } {  } 0 0 "Analyzing Slow 850mV 85C Model" 0 0 "Timing Analyzer" 0 0 1727491158283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.459 " "Worst-case setup slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.459               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.652               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.223               0.000 clk_lvds_i  " "    4.223               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.912               0.000 gclk0_148m50_i  " "    5.912               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.428               0.000 memrefclk_i  " "    6.428               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.965               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.965               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.399               0.000 n/a  " "   13.399               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.239               0.000 altera_reserved_tck  " "   37.239               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491158397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.066 " "Worst-case hold slack is 0.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 altera_reserved_tck  " "    0.066               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.140               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.141               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.142               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk_lvds_i  " "    0.151               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 memrefclk_i  " "    0.162               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 gclk0_148m50_i  " "    0.224               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.745               0.000 n/a  " "   15.745               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491158418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.026 " "Worst-case recovery slack is 5.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.026               0.000 clk_lvds_i  " "    5.026               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.014               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.014               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.162               0.000 altera_reserved_tck  " "   95.162               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491158430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.368 " "Worst-case removal slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.368               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 altera_reserved_tck  " "    0.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 clk_lvds_i  " "    0.563               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491158441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.084 " "Worst-case minimum pulse width slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g  " "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.833               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.867               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.866               0.000 clk_lvds_i  " "    2.866               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.880               0.000 gclk0_148m50_i  " "    2.880               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.367               0.000 egress_refclk_0  " "    3.367               0.000 egress_refclk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.455               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.455               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.503               0.000 memrefclk_i  " "    3.503               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.171               0.000 altera_reserved_tck  " "   49.171               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491158445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491158445 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 72 synchronizer chains. " "Report Metastability: Found 72 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491158506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 72 " "Number of Synchronizer Chains Found: 72" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491158506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491158506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491158506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.248 ns " "Worst Case Available Settling Time: 3.248 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491158506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491158506 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727491158506 ""}
{ "Info" "0" "" "Analyzing Slow 850mV 0C Model" {  } {  } 0 0 "Analyzing Slow 850mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727491158510 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1727491158572 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1727491167178 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727491167465 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727491167465 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Node: ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div is being clocked by ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727491167465 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727491167465 "|hack_the_hill|ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727491167466 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727491167466 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727491167486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727491167486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727491167486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727491167486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727491167486 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727491167486 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727491167487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.519 " "Worst-case setup slack is 0.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.519               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.860               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.860               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.277               0.000 clk_lvds_i  " "    4.277               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.921               0.000 gclk0_148m50_i  " "    5.921               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.521               0.000 memrefclk_i  " "    6.521               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.036               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.036               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.417               0.000 n/a  " "   13.417               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.454               0.000 altera_reserved_tck  " "   37.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491167585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 altera_reserved_tck  " "    0.086               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.153               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.168               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 clk_lvds_i  " "    0.224               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.231               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 memrefclk_i  " "    0.236               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 gclk0_148m50_i  " "    0.291               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.771               0.000 n/a  " "   15.771               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491167607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.139 " "Worst-case recovery slack is 5.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.139               0.000 clk_lvds_i  " "    5.139               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.173               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.173               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.464               0.000 altera_reserved_tck  " "   95.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491167618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.408 " "Worst-case removal slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.408               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 altera_reserved_tck  " "    0.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 clk_lvds_i  " "    0.560               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491167628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.084 " "Worst-case minimum pulse width slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g  " "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.833               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.844               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.864               0.000 clk_lvds_i  " "    2.864               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.896               0.000 gclk0_148m50_i  " "    2.896               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.367               0.000 egress_refclk_0  " "    3.367               0.000 egress_refclk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.448               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.448               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.499               0.000 memrefclk_i  " "    3.499               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.279               0.000 altera_reserved_tck  " "   49.279               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491167633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491167633 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 72 synchronizer chains. " "Report Metastability: Found 72 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491167673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 72 " "Number of Synchronizer Chains Found: 72" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491167673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491167673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491167673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.471 ns " "Worst Case Available Settling Time: 3.471 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491167673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491167673 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727491167673 ""}
{ "Info" "0" "" "Analyzing Fast 850mV 0C Model" {  } {  } 0 0 "Analyzing Fast 850mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727491167678 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727491168081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727491168081 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Node: ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div is being clocked by ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727491168081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727491168081 "|hack_the_hill|ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727491168081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1727491168081 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727491168136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727491168136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727491168136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727491168136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727491168136 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1727491168136 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727491168137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.866 " "Worst-case setup slack is 1.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.866               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.866               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.924               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    1.924               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.589               0.000 clk_lvds_i  " "    5.589               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.390               0.000 gclk0_148m50_i  " "    6.390               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.177               0.000 memrefclk_i  " "    7.177               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.565               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.565               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.757               0.000 n/a  " "   15.757               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.285               0.000 altera_reserved_tck  " "   40.285               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491168164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.008 " "Worst-case hold slack is 0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 altera_reserved_tck  " "    0.008               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.079               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.121               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk_lvds_i  " "    0.125               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.131               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 memrefclk_i  " "    0.141               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 gclk0_148m50_i  " "    0.161               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.718               0.000 n/a  " "   13.718               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491168190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.833 " "Worst-case recovery slack is 5.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.833               0.000 clk_lvds_i  " "    5.833               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.617               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.617               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.215               0.000 altera_reserved_tck  " "   97.215               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491168203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.208 " "Worst-case removal slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 altera_reserved_tck  " "    0.208               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.250               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 clk_lvds_i  " "    0.323               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491168216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.084 " "Worst-case minimum pulse width slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g  " "    0.084               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.333               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.904               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]  " "    0.904               0.000 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.935               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.935               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.088               0.000 gclk0_148m50_i  " "    3.088               0.000 gclk0_148m50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.097               0.000 clk_lvds_i  " "    3.097               0.000 clk_lvds_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.367               0.000 egress_refclk_0  " "    3.367               0.000 egress_refclk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.728               0.000 memrefclk_i  " "    3.728               0.000 memrefclk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.741               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.741               0.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.971               0.000 altera_reserved_tck  " "   48.971               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727491168220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727491168220 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 72 synchronizer chains. " "Report Metastability: Found 72 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491168260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 72 " "Number of Synchronizer Chains Found: 72" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491168260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491168260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491168260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.918 ns " "Worst Case Available Settling Time: 4.918 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491168260 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727491168260 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727491168260 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727491168820 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727491168821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5882 " "Peak virtual memory: 5882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727491168922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 22:39:28 2024 " "Processing ended: Fri Sep 27 22:39:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727491168922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727491168922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727491168922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1727491168922 ""}
