
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 1.1.0.165.1

// backanno -o spin_clock_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui spin_clock_impl_1.udb 
// Netlist created on Thu Aug 29 22:01:07 2019
// Netlist written on Thu Aug 29 22:01:56 2019
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( smi_data_pi, frame_sync_pi, clk_in, smi_nwe_pi, line_sync, 
             tlc_gclk, tlc_sclk, tlc_sin, tlc_lat, smi_noe_pi, tlc_sout );
  input  [7:0] smi_data_pi;
  input  frame_sync_pi, clk_in, smi_nwe_pi, smi_noe_pi, tlc_sout;
  output line_sync, tlc_gclk, tlc_sclk, tlc_sin, tlc_lat;
  wire   \tlc0/n29[4] , \tlc0/n29[3] , \tlc0/n178709 , 
         \tlc0/sr_bit_counter[4] , VCC_net, \tlc0/n166666 , 
         \tlc0/sr_bit_counter[3] , \tlc0/n7_adj_49218 , tlc_sclk_c, 
         \tlc0/n166668 , \tlc0/n178616 , \tlc0/bank_offset[10] , 
         \tlc0/n166709 , \tlc0/bank_offset[9] , \tlc0/bank_offset[11] , 
         \tlc0/n178613 , \tlc0/n166707 , \tlc0/fifo_counter[7] , 
         \tlc0/bank_offset[7] , \tlc0/bank_offset[8] , \tlc0/n37[7] , 
         \tlc0/n178721 , \tlc0/n166677 , \tlc0/n51535 , \tlc0/n178610 , 
         \tlc0/fifo_counter[6] , \tlc0/n166705 , \tlc0/fifo_counter[5] , 
         \tlc0/bank_offset[5] , \tlc0/bank_offset[6] , \tlc0/n178607 , 
         \tlc0/fifo_counter[4] , \tlc0/bank_offset[4] , \tlc0/n37[6] , 
         \tlc0/n37[5] , \tlc0/n178715 , \tlc0/n166675 , \tlc0/n29[0] , 
         \tlc0/n178703 , \tlc0/sr_bit_counter[0] , \tlc0/n166664 , 
         \tlc0/n29[2] , \tlc0/n29[1] , \tlc0/n178706 , 
         \tlc0/sr_bit_counter[2] , \tlc0/sr_bit_counter[1] , \tlc0/n37[4] , 
         \tlc0/n37[3] , \tlc0/n178694 , \tlc0/n166673 , \tlc0/bank_offset[3] , 
         \tlc0/n37[2] , \tlc0/n37[1] , \tlc0/n178691 , \tlc0/bank_offset[2] , 
         \tlc0/n166671 , \tlc0/bank_offset[1] , \tlc0/n37[0] , \tlc0/n178688 , 
         \tlc0/bank_offset[0] , \tlc0/n29[5] , \tlc0/n178712 , 
         \tlc0/sr_bit_counter[5] , \tlc_data_7__I_0/lscc_fifo_dc_inst/n178724 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166712 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178757 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166743 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_chk , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178754 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/NON_MIX.ADDR_ROUTE[0].chk_addr_r_w , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[9] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166741 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[9] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178751 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[7] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] 
         , \tlc_data_7__I_0/lscc_fifo_dc_inst/n166739 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[7] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178748 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166737 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178745 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[3] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] 
         , \tlc_data_7__I_0/lscc_fifo_dc_inst/n166735 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[3] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178742 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178655 , \wr_addr_r[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166731 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[9] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[9] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178652 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166729 , \wr_addr_r[7] , 
         \wr_addr_p1_r[7] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178649 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166727 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178631 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166656 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[5]_2 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[6]_2 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166658 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178628 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166654 , \rd_sig_rd_p_w[3] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[3]_2 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[4]_2 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178646 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166725 , \wr_addr_r[3] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[3] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178643 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166723 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178640 , \wr_addr_r[0] , 
         \wr_addr_p1_r[0] , \tlc_data_7__I_0/lscc_fifo_dc_inst/n178739 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166720 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178637 , \rd_addr_r[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166660 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[9]_2 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[10]_2 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178736 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166718 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[9] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178625 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166652 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[1]_2 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[2]_2 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178634 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] , 
         \rd_sig_rd_p_w[7] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[7]_2 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[8]_2 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178622 , \rd_sig_rd_p_w[0] , 
         \rd_addr_p1_r[0] , \tlc_data_7__I_0/lscc_fifo_dc_inst/n178733 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166716 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[7] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178730 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n166714 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n178727 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[3] , n107_adj_50945, 
         n178718, n166768, n45071, \line_time_counter[23] , global_rst_N_152, 
         sys_clk, n108_adj_50946, n109_adj_50947, n178700, n45072, 
         \line_time_counter[22] , n166766, n45073, \line_time_counter[21] , 
         n110_adj_50948, n111_adj_50950, n178697, n45074, 
         \line_time_counter[20] , n166764, n45075, \line_time_counter[19] , 
         n112_adj_50951, n113_adj_50949, n178685, n45076, 
         \line_time_counter[18] , n166762, n45077, \line_time_counter[17] , 
         n123_adj_50943, n124_adj_50940, n178763, \frame_time_counter[2] , 
         n166680, \frame_time_counter[1] , n44899, n166682, n125_adj_50937, 
         n178760, \frame_time_counter[0] , n114_adj_50952, n115_adj_50954, 
         n178682, n45078, \line_time_counter[16] , n166760, n45079, 
         \line_time_counter[15] , n116_adj_50955, n117_adj_50953, n178679, 
         n45080, \line_time_counter[14] , n166758, n45081, 
         \line_time_counter[13] , n118, n119, n178676, n45082, 
         \line_time_counter[12] , n166756, n45083, \line_time_counter[11] , 
         n120, n121, n178673, n45084, \line_time_counter[10] , n166754, 
         n158843, \line_time_counter[9] , n122, n123, n178670, n45086, 
         \line_time_counter[8] , n166752, n45087, \line_time_counter[7] , n124, 
         n125, n178667, n45088, \line_time_counter[6] , n166750, n45089, 
         \line_time_counter[5] , n126, n127, n178664, n45090, 
         \line_time_counter[4] , n166748, n45091, \line_time_counter[3] , n128, 
         n129, n178661, n45092, \line_time_counter[2] , n166746, n45093, 
         \line_time_counter[1] , n130, n178658, n45094, \line_time_counter[0] , 
         line_sync_N_150, n102, n178796, n166702, \frame_time_counter[23] , 
         n103, n104, n178793, \frame_time_counter[22] , n166700, 
         \frame_time_counter[21] , n105, n106, n178790, 
         \frame_time_counter[20] , n166698, \frame_time_counter[19] , n107, 
         n108, n178787, \frame_time_counter[18] , n166696, 
         \frame_time_counter[17] , n109, n110, n178784, 
         \frame_time_counter[16] , n166694, \frame_time_counter[15] , n111, 
         n112, n178781, \frame_time_counter[14] , n166692, 
         \frame_time_counter[13] , n113, n114, n178778, 
         \frame_time_counter[12] , n166690, \frame_time_counter[11] , n115, 
         n116, n178775, \frame_time_counter[10] , n166688, 
         \frame_time_counter[9] , n117, n118_adj_50941, n178772, 
         \frame_time_counter[8] , n166686, \frame_time_counter[7] , 
         n119_adj_50944, n120_adj_50942, n178769, \frame_time_counter[6] , 
         n166684, \frame_time_counter[5] , n121_adj_50938, n122_adj_50939, 
         n178766, \frame_time_counter[4] , \frame_time_counter[3] , 
         \tlc0/n222 , \tlc0/n14_adj_49318 , \tlc0/data[159] , 
         \tlc0/n19_adj_49288 , \tlc0/state_3__N_2519 , \tlc0/n155109 , 
         \tlc0/n268 , \tlc0/data[184] , \tlc0/n8 , \tlc0/n14_adj_49436 , 
         \tlc0/n12_adj_49100 , \tlc0/n155108 , \tlc0/n178 , 
         \tlc0/n9_adj_49361 , \tlc0/data[41] , \tlc0/n14_adj_49544 , 
         \tlc0/n155107 , \tlc0/n178_adj_49076 , \tlc0/n10_adj_49317 , 
         \tlc0/data[42] , \tlc0/n155106 , \tlc0/n258_adj_49077 , 
         \tlc0/data[185] , \tlc0/n155105 , \tlc0/n168 , \tlc0/n10 , 
         \tlc0/data[43] , \tlc0/n155104 , \tlc0/n178_adj_49078 , 
         \tlc0/data[44] , \tlc0/n12_adj_49113 , \tlc0/n155103 , 
         \tlc0/n168_adj_49079 , \tlc0/data[45] , \tlc0/n155102 , 
         \tlc0/n168_adj_49080 , \tlc0/data[46] , \tlc0/n155101 , \tlc0/n158 , 
         \tlc0/data[47] , \tlc0/n155100 , \tlc0/n258_adj_49081 , 
         \tlc0/data[186] , \tlc0/n155099 , \tlc0/n210 , \tlc0/n14_adj_49358 , 
         \tlc0/data[48] , \tlc0/n13_adj_49633 , \tlc0/n155098 , \tlc0/n200 , 
         \tlc0/data[49] , \tlc0/n10_adj_49385 , \tlc0/n155097 , 
         \tlc0/n148424[0] , \tlc0/n147908[0] , \tlc0/n13 , \tlc0/n148421[0] , 
         \tlc0/n153856 , \tlc0/n153811 , \tlc0/data[5] , \tlc0/n200_adj_49085 , 
         \tlc0/data[50] , \tlc0/n155096 , \tlc0/n248_adj_49088 , 
         \tlc0/data[187] , \tlc0/n155095 , \tlc0/n190 , \tlc0/data[51] , 
         \tlc0/n155094 , \tlc0/n148475[0] , \tlc0/n148472[0] , \tlc0/n158208 , 
         \tlc0/n4_adj_49864 , \tlc0/n153810 , \tlc0/data[4] , 
         \tlc0/n258_adj_49089 , \tlc0/data[188] , \tlc0/n155093 , 
         \tlc0/n200_adj_49092 , \tlc0/data[52] , \tlc0/n9 , \tlc0/n155092 , 
         \tlc0/n190_adj_49094 , \tlc0/data[53] , \tlc0/n155091 , 
         \tlc0/n248_adj_49095 , \tlc0/data[189] , \tlc0/n155090 , 
         \tlc0/n190_adj_49097 , \tlc0/data[54] , \tlc0/n155089 , \tlc0/n180 , 
         \tlc0/data[55] , \tlc0/n155088 , \tlc0/n200_adj_49098 , 
         \tlc0/data[56] , \tlc0/n155087 , \tlc0/n190_adj_49099 , 
         \tlc0/data[57] , \tlc0/n155086 , \tlc0/n190_adj_49103 , 
         \tlc0/data[58] , \tlc0/n155085 , \tlc0/n180_adj_49104 , 
         \tlc0/data[59] , \tlc0/n155084 , \tlc0/n190_adj_49105 , 
         \tlc0/data[60] , \tlc0/n155083 , \tlc0/n180_adj_49107 , 
         \tlc0/data[61] , \tlc0/n155082 , \tlc0/n248_adj_49109 , 
         \tlc0/data[190] , \tlc0/n155081 , \tlc0/n238_adj_49110 , 
         \tlc0/data[191] , \tlc0/n155080 , \tlc0/n180_adj_49115 , 
         \tlc0/data[62] , \tlc0/n155078 , \tlc0/n245 , \tlc0/data[296] , 
         \tlc0/n10_adj_49101 , \tlc0/n11_adj_49102 , \tlc0/n154768 , 
         \tlc0/n170_adj_49119 , \tlc0/data[63] , \tlc0/n155077 , \tlc0/n249 , 
         \tlc0/data[193] , \tlc0/n12_adj_49362 , \tlc0/n16_adj_49365 , 
         \tlc0/n172064 , \tlc0/n193_adj_49123 , \tlc0/data[65] , 
         \tlc0/n154481 , \tlc0/n155074 , \tlc0/n193_adj_49126 , 
         \tlc0/data[66] , \tlc0/n155073 , \tlc0/n183 , \tlc0/data[67] , 
         \tlc0/n155072 , \tlc0/n225 , \tlc0/n11_adj_49158 , \tlc0/data[295] , 
         \tlc0/n154767 , \tlc0/n249_adj_49136 , \tlc0/data[194] , 
         \tlc0/n172040 , \tlc0/n193_adj_49141 , \tlc0/data[68] , 
         \tlc0/n155070 , \tlc0/n183_adj_49144 , \tlc0/data[69] , 
         \tlc0/n155069 , \tlc0/n239 , \tlc0/data[195] , \tlc0/n172016 , 
         \tlc0/n183_adj_49155 , \tlc0/data[70] , \tlc0/n155067 , \tlc0/n173 , 
         \tlc0/data[71] , \tlc0/n155066 , \tlc0/n183_adj_49172 , 
         \tlc0/data[73] , \tlc0/n155064 , \tlc0/n185 , \tlc0/data[125] , 
         \tlc0/n318_adj_49112 , \tlc0/n12_adj_49114 , \tlc0/n172047 , 
         \tlc0/n249_adj_49184 , \tlc0/data[196] , \tlc0/n16_adj_49368 , 
         \tlc0/n172087 , \tlc0/n173_adj_49187 , \tlc0/data[75] , 
         \tlc0/n155061 , \tlc0/n183_adj_49189 , \tlc0/data[76] , 
         \tlc0/n155060 , \tlc0/n173_adj_49197 , \tlc0/data[77] , 
         \tlc0/n155059 , \tlc0/n173_adj_49198 , \tlc0/data[78] , 
         \tlc0/n155058 , \tlc0/n239_adj_49200 , \tlc0/data[197] , 
         \tlc0/n172063 , \tlc0/n235_adj_49201 , \tlc0/data[293] , 
         \tlc0/n154764 , \tlc0/n232_adj_49203 , \tlc0/data[158] , 
         \tlc0/n155056 , \tlc0/n239_adj_49223 , \tlc0/data[198] , 
         \tlc0/n172039 , \tlc0/n203_adj_49229 , \tlc0/data[81] , 
         \tlc0/n9_adj_49321 , \tlc0/n155051 , \tlc0/n193_adj_49251 , 
         \tlc0/data[83] , \tlc0/n155048 , \tlc0/n193_adj_49260 , 
         \tlc0/data[85] , \tlc0/n155046 , \tlc0/n203_adj_49341 , 
         \tlc0/data[88] , \tlc0/n155043 , \tlc0/n193_adj_49344 , 
         \tlc0/data[90] , \tlc0/n155041 , \tlc0/n239_adj_49346 , 
         \tlc0/data[201] , \tlc0/n16_adj_49364 , \tlc0/n172062 , 
         \tlc0/n148628[0] , \tlc0/n154124 , \tlc0/n11_adj_49208 , 
         \tlc0/n148625[0] , \tlc0/n167328 , \tlc0/data[1] , 
         \tlc0/line_cdc[1]/sig_000/FeedThruLUT , \tlc0/line_cdc[1] , 
         line_sync_adj_50936, n155252, 
         \line_sync_adj_50936/sig_001/FeedThruLUT , line_prev, 
         \tlc0/line_pulse , \tlc0/line_cdc[0]/sig_003/FeedThruLUT , 
         \line_sync_c/sig_002/FeedThruLUT , \tlc0/line_cdc[0] , line_sync_c, 
         \tlc0/n232_adj_49350 , \tlc0/data[157] , \tlc0/n155038 , 
         \tlc0/n230_adj_49352 , \tlc0/n16_adj_49314 , \tlc0/data[325] , 
         \tlc0/n12_adj_49325 , \tlc0/n172050 , \tlc0/n240_adj_49353 , 
         \tlc0/data[322] , \tlc0/n16_adj_49326 , \tlc0/n172024 , 
         \tlc0/n225_adj_49311 , \tlc0/data[101] , \tlc0/n15_adj_49310 , 
         \tlc0/n154509 , \tlc0/n172045 , \tlc0/n239_adj_49354 , 
         \tlc0/n16_adj_49138 , \tlc0/data[204] , \tlc0/n172085 , 
         \tlc0/n242_adj_49355 , \tlc0/data[156] , \tlc0/n155035 , 
         \tlc0/n229_adj_49356 , \tlc0/data[205] , \tlc0/n172061 , 
         \tlc0/n183_adj_49363 , \tlc0/data[93] , \tlc0/n155031 , 
         \tlc0/n183_adj_49370 , \tlc0/data[94] , \tlc0/n155030 , 
         \tlc0/n205_adj_49373 , \tlc0/n12_adj_49160 , \tlc0/data[120] , 
         \tlc0/n172084 , \tlc0/n195_adj_49374 , \tlc0/data[121] , 
         \tlc0/n172060 , \tlc0/n219 , \tlc0/data[207] , \tlc0/n171996 , 
         \tlc0/n268_adj_49376 , \tlc0/data[208] , \tlc0/n380_adj_49683 , 
         \tlc0/n155025 , \tlc0/n232_adj_49377 , \tlc0/data[155] , 
         \tlc0/n155024 , \tlc0/n258_adj_49380 , \tlc0/data[209] , 
         \tlc0/n155023 , \tlc0/n258_adj_49381 , \tlc0/data[210] , 
         \tlc0/n155022 , \tlc0/n242_adj_49388 , \tlc0/data[154] , 
         \tlc0/n155021 , \tlc0/n248_adj_49389 , \tlc0/data[211] , 
         \tlc0/n155020 , \tlc0/n258_adj_49392 , \tlc0/data[212] , 
         \tlc0/n155017 , \tlc0/n248_adj_49393 , \tlc0/data[213] , 
         \tlc0/n155016 , \tlc0/n248_adj_49394 , \tlc0/data[214] , 
         \tlc0/n155015 , \tlc0/n242_adj_49395 , \tlc0/data[153] , 
         \tlc0/n155013 , \tlc0/n238_adj_49396 , \tlc0/data[215] , 
         \tlc0/n155012 , \tlc0/n252_adj_49397 , \tlc0/data[152] , 
         \tlc0/n155010 , \tlc0/n258_adj_49398 , \tlc0/data[216] , 
         \tlc0/n155009 , \tlc0/n248_adj_49400 , \tlc0/data[217] , 
         \tlc0/n155006 , \tlc0/n248_adj_49408 , \tlc0/data[218] , 
         \tlc0/n155003 , \tlc0/n232_adj_49409 , \tlc0/data[151] , 
         \tlc0/n155001 , \tlc0/n238_adj_49411 , \tlc0/data[219] , 
         \tlc0/n154997 , \tlc0/n248_adj_49417 , \tlc0/data[220] , 
         \tlc0/n154995 , \tlc0/n238_adj_49418 , \tlc0/data[221] , 
         \tlc0/n154993 , \tlc0/n242 , \tlc0/data[150] , \tlc0/n154991 , 
         \tlc0/n238_adj_49437 , \tlc0/data[222] , \tlc0/n154989 , \tlc0/n174 , 
         \tlc0/n14_adj_49359 , \tlc0/data[463] , \tlc0/n154985 , 
         \tlc0/n242_adj_49457 , \tlc0/data[149] , \tlc0/n154984 , 
         \tlc0/n184_adj_49463 , \tlc0/data[461] , \tlc0/n154982 , 
         \tlc0/n228_adj_49464 , \tlc0/data[223] , \tlc0/n154981 , 
         \tlc0/n194_adj_49465 , \tlc0/data[460] , \tlc0/n154980 , 
         \tlc0/n252_adj_49468 , \tlc0/data[148] , \tlc0/n154979 , 
         \tlc0/n194_adj_49471 , \tlc0/data[458] , \tlc0/n154977 , 
         \tlc0/n194_adj_49473 , \tlc0/data[457] , \tlc0/n154975 , \tlc0/n194 , 
         \tlc0/data[454] , \tlc0/n154972 , \tlc0/n194_adj_49477 , 
         \tlc0/data[453] , \tlc0/n154971 , \tlc0/n204_adj_49478 , 
         \tlc0/data[452] , \tlc0/n154970 , \tlc0/n282 , \tlc0/n12_adj_49593 , 
         \tlc0/n351 , \tlc0/data[224] , \tlc0/n154968 , \tlc0/n204_adj_49495 , 
         \tlc0/data[450] , \tlc0/n154967 , \tlc0/n204_adj_49496 , 
         \tlc0/data[449] , \tlc0/n154966 , \tlc0/n272_adj_49531 , 
         \tlc0/data[228] , \tlc0/n154961 , \tlc0/n262_adj_49549 , 
         \tlc0/n12_adj_49594 , \tlc0/data[229] , \tlc0/n154959 , 
         \tlc0/n262_adj_49559 , \tlc0/data[230] , \tlc0/n12_adj_49598 , 
         \tlc0/n154958 , \tlc0/n178_adj_49577 , \tlc0/data[431] , 
         \tlc0/n14_adj_49366 , \tlc0/n172013 , \tlc0/n188_adj_49605 , 
         \tlc0/data[429] , \tlc0/n172059 , \tlc0/n242_adj_49606 , 
         \tlc0/data[147] , \tlc0/n154954 , \tlc0/n198_adj_49609 , 
         \tlc0/data[428] , \tlc0/n172083 , \tlc0/n198_adj_49637 , 
         \tlc0/data[426] , \tlc0/n172018 , \tlc0/n198_adj_49642 , 
         \tlc0/data[425] , \tlc0/n172042 , \tlc0/n272_adj_49659 , 
         \tlc0/data[232] , \tlc0/n154947 , \tlc0/n252_adj_49670 , 
         \tlc0/data[146] , \tlc0/n154945 , \tlc0/n198_adj_49367 , 
         \tlc0/data[422] , \tlc0/n172035 , \tlc0/n198_adj_49677 , 
         \tlc0/data[421] , \tlc0/n172058 , \tlc0/n208_adj_49679 , 
         \tlc0/data[420] , \tlc0/n172081 , \tlc0/n198_adj_49684 , 
         \tlc0/data[419] , \tlc0/n172011 , \tlc0/n208_adj_49688 , 
         \tlc0/data[417] , \tlc0/n172057 , \tlc0/n252_adj_49693 , 
         \tlc0/data[145] , \tlc0/n154937 , \tlc0/n262_adj_49697 , 
         \tlc0/data[234] , \tlc0/n154936 , \tlc0/n173_adj_49703 , 
         \tlc0/data[415] , \tlc0/n154465 , \tlc0/n15_adj_49291 , 
         \tlc0/n172010 , \tlc0/n262_adj_49705 , \tlc0/data[144] , 
         \tlc0/n154933 , \tlc0/n183_adj_49708 , \tlc0/data[413] , 
         \tlc0/n15_adj_49297 , \tlc0/n172056 , \tlc0/n193_adj_49719 , 
         \tlc0/n15_adj_49299 , \tlc0/data[412] , \tlc0/n172079 , 
         \tlc0/n183_adj_49733 , \tlc0/data[411] , \tlc0/n172009 , 
         \tlc0/n193_adj_49737 , \tlc0/data[410] , \tlc0/n15_adj_49295 , 
         \tlc0/n172032 , \tlc0/n193_adj_49742 , \tlc0/data[409] , 
         \tlc0/n172055 , \tlc0/n235_adj_49768 , \tlc0/data[291] , 
         \tlc0/n11_adj_49177 , \tlc0/n154762 , \tlc0/n203_adj_49779 , 
         \tlc0/data[408] , \tlc0/n172078 , \tlc0/n262_adj_49654 , 
         \tlc0/data[236] , \tlc0/n154924 , \tlc0/n183_adj_49292 , 
         \tlc0/data[407] , \tlc0/n172008 , \tlc0/n193_adj_49298 , 
         \tlc0/data[405] , \tlc0/n172054 , \tlc0/n203_adj_49300 , 
         \tlc0/data[404] , \tlc0/n172077 , \tlc0/n213_adj_49916 , 
         \tlc0/data[400] , \tlc0/n172067 , \tlc0/n215_adj_49405 , 
         \tlc0/n15_adj_49404 , \tlc0/data[103] , \tlc0/n172000 , 
         \tlc0/n235_adj_49920 , \tlc0/data[104] , \tlc0/n15_adj_49268 , 
         \tlc0/n172071 , \tlc0/n187_adj_49924 , \tlc0/n14_adj_50545 , 
         \tlc0/n158178 , \tlc0/n154910 , \tlc0/data[399] , \tlc0/n284 , 
         \tlc0/n14_adj_49416 , \tlc0/data[240] , \tlc0/n154907 , 
         \tlc0/n197_adj_49941 , \tlc0/n14_adj_50009 , \tlc0/n154906 , 
         \tlc0/data[398] , \tlc0/n207_adj_49778 , \tlc0/n13_adj_49108 , 
         \tlc0/n226_adj_49777 , \tlc0/n14_adj_49207 , \tlc0/n154904 , 
         \tlc0/data[396] , \tlc0/n207_adj_49981 , \tlc0/n158206 , 
         \tlc0/n154900 , \tlc0/data[393] , \tlc0/n274_adj_49982 , 
         \tlc0/data[242] , \tlc0/n154899 , \tlc0/n217_adj_49983 , 
         \tlc0/n14_adj_50517 , \tlc0/n154898 , \tlc0/data[392] , 
         \tlc0/n274_adj_50000 , \tlc0/data[244] , \tlc0/n154895 , 
         \tlc0/n264_adj_49690 , \tlc0/data[245] , \tlc0/n154893 , \tlc0/n264 , 
         \tlc0/data[246] , \tlc0/n154889 , \tlc0/n227_adj_50052 , 
         \tlc0/n158380 , \tlc0/n154886 , \tlc0/data[384] , 
         \tlc0/n203_adj_50055 , \tlc0/n14_adj_49432 , \tlc0/data[383] , 
         \tlc0/n154885 , \tlc0/n213_adj_50057 , \tlc0/data[382] , 
         \tlc0/n154883 , \tlc0/n213_adj_50069 , \tlc0/data[381] , 
         \tlc0/n154881 , \tlc0/n264_adj_50079 , \tlc0/data[249] , 
         \tlc0/n154880 , \tlc0/n213_adj_50090 , \tlc0/data[379] , 
         \tlc0/n154877 , \tlc0/n223_adj_50096 , \tlc0/data[378] , 
         \tlc0/n154876 , \tlc0/n223_adj_50097 , \tlc0/data[377] , 
         \tlc0/n154875 , \tlc0/n233_adj_50099 , \tlc0/data[376] , 
         \tlc0/n154874 , \tlc0/n213_adj_50100 , \tlc0/data[375] , 
         \tlc0/n154873 , \tlc0/n264_adj_50104 , \tlc0/data[250] , 
         \tlc0/n154872 , \tlc0/n223_adj_49433 , \tlc0/data[374] , 
         \tlc0/n154871 , \tlc0/n223_adj_49691 , \tlc0/data[373] , 
         \tlc0/n154870 , \tlc0/n233_adj_50109 , \tlc0/data[372] , 
         \tlc0/n154869 , \tlc0/n223_adj_50110 , \tlc0/data[371] , 
         \tlc0/n154868 , \tlc0/n233_adj_50174 , \tlc0/data[370] , 
         \tlc0/n154866 , \tlc0/n233_adj_50116 , \tlc0/data[369] , 
         \tlc0/n154865 , \tlc0/n243_adj_50209 , \tlc0/data[368] , 
         \tlc0/n154864 , \tlc0/n264_adj_50226 , \tlc0/data[252] , 
         \tlc0/n154863 , \tlc0/n188_adj_50280 , \tlc0/n14_adj_49273 , 
         \tlc0/n154862 , \tlc0/data[367] , \tlc0/n254_adj_50372 , 
         \tlc0/data[253] , \tlc0/n154856 , \tlc0/n225_adj_50395 , 
         \tlc0/n15_adj_49275 , \tlc0/data[106] , \tlc0/n172020 , 
         \tlc0/n218_adj_49505 , \tlc0/n217_adj_49272 , \tlc0/n154852 , 
         \tlc0/data[360] , \tlc0/n198_adj_50031 , \tlc0/n11_adj_49157 , 
         \tlc0/n154851 , \tlc0/data[359] , \tlc0/n232_adj_50146 , \tlc0/n406 , 
         \tlc0/data[318] , \tlc0/n12_adj_49621 , \tlc0/n154798 , 
         \tlc0/n232_adj_50108 , \tlc0/n12_adj_49584 , \tlc0/data[317] , 
         \tlc0/n154797 , \tlc0/n230_adj_50467 , \tlc0/data[326] , 
         \tlc0/n172025 , \tlc0/n240_adj_50064 , \tlc0/data[324] , 
         \tlc0/n172073 , \tlc0/n242_adj_50107 , \tlc0/data[316] , 
         \tlc0/n12_adj_49521 , \tlc0/n154796 , \tlc0/n232_adj_50470 , 
         \tlc0/data[315] , \tlc0/n12_adj_49710 , \tlc0/n154795 , 
         \tlc0/n221_adj_49573 , \tlc0/n7_adj_49236 , \tlc0/n230_adj_49238 , 
         \tlc0/n154793 , \tlc0/data[142] , \tlc0/n218_adj_49510 , 
         \tlc0/n154848 , \tlc0/data[356] , \tlc0/n242_adj_50487 , 
         \tlc0/data[313] , \tlc0/n154790 , \tlc0/n175 , \tlc0/data[127] , 
         \tlc0/n12_adj_49121 , \tlc0/n172006 , \tlc0/n235_adj_49492 , 
         \tlc0/data[298] , \tlc0/n154771 , \tlc0/n218_adj_49503 , 
         \tlc0/n11_adj_49237 , \tlc0/n154845 , \tlc0/data[354] , \tlc0/n244 , 
         \tlc0/data[255] , \tlc0/n154844 , \tlc0/n231 , \tlc0/n154842 , 
         \tlc0/data[138] , \tlc0/n228_adj_49504 , \tlc0/n154841 , 
         \tlc0/data[352] , \tlc0/n215_adj_50503 , \tlc0/data[107] , 
         \tlc0/n171999 , \tlc0/n131028[0] , \tlc0/n57359[0] , 
         \tlc0/n17_adj_49743 , \tlc0/n57356[0] , \tlc0/n18_adj_49763 , 
         \tlc0/n154330 , \tlc0/data[437] , \tlc0/n130636[0] , 
         \tlc0/n17_adj_49927 , \tlc0/n154168 , \tlc0/data[445] , 
         \tlc0/n129209[0] , \tlc0/n54943[0] , \tlc0/n158574 , \tlc0/n54937[0] , 
         \tlc0/n16_adj_50149 , \tlc0/n154409 , \tlc0/data[480] , 
         \tlc0/n128964[0] , \tlc0/n16_adj_50160 , \tlc0/n15_adj_50496 , 
         \tlc0/n154320 , \tlc0/data[485] , \tlc0/n128768[0] , 
         \tlc0/n15_adj_50513 , \tlc0/n154103 , \tlc0/data[489] , 
         \tlc0/n128425[0] , \tlc0/n54159[0] , \tlc0/n16_adj_50536 , 
         \tlc0/n158568 , \tlc0/n54153[0] , \tlc0/n154408 , \tlc0/data[496] , 
         \tlc0/n128376[0] , \tlc0/n16_adj_50549 , \tlc0/n167278 , 
         \tlc0/data[497] , \tlc0/n225_adj_49438 , \tlc0/data[108] , 
         \tlc0/n172070 , \tlc0/n128229[0] , \tlc0/n15_adj_49731 , 
         \tlc0/n154322 , \tlc0/data[500] , \tlc0/n215_adj_49455 , 
         \tlc0/data[109] , \tlc0/n172044 , \tlc0/n128180[0] , \tlc0/n154323 , 
         \tlc0/data[501] , \tlc0/n127641[0] , \tlc0/n78831[0] , 
         \tlc0/n78825[0] , \tlc0/n14_adj_50383 , \tlc0/n167323 , 
         \tlc0/data[512] , \tlc0/n127494[0] , \tlc0/n14_adj_50411 , 
         \tlc0/n153975 , \tlc0/data[515] , \tlc0/n127445[0] , 
         \tlc0/n14_adj_50397 , \tlc0/n154087 , \tlc0/data[516] , \tlc0/n211 , 
         \tlc0/n154834 , \tlc0/data[143] , \tlc0/n127396[0] , 
         \tlc0/n14_adj_50398 , \tlc0/n154088 , \tlc0/data[517] , 
         \tlc0/n127347[0] , \tlc0/n14_adj_50389 , \tlc0/n177139 , 
         \tlc0/data[518] , \tlc0/n215_adj_49460 , \tlc0/data[110] , 
         \tlc0/n172022 , \tlc0/n245_adj_49498 , \tlc0/data[290] , 
         \tlc0/n154760 , \tlc0/n127151[0] , \tlc0/n14_adj_50355 , 
         \tlc0/n154303 , \tlc0/data[522] , \tlc0/n195_adj_50497 , 
         \tlc0/n12_adj_49139 , \tlc0/data[122] , \tlc0/n172029 , 
         \tlc0/n185_adj_49140 , \tlc0/data[126] , \tlc0/n172028 , 
         \tlc0/n126857[0] , \tlc0/n78041[0] , \tlc0/n158357 , 
         \tlc0/n16_adj_49216 , \tlc0/n78047[0] , \tlc0/n167315 , 
         \tlc0/data[528] , \tlc0/n126808[0] , \tlc0/n16 , \tlc0/n154419 , 
         \tlc0/data[529] , \tlc0/n126759[0] , \tlc0/n16_adj_49173 , 
         \tlc0/n167314 , \tlc0/data[530] , \tlc0/n245_adj_50556 , 
         \tlc0/data[96] , \tlc0/n172076 , \tlc0/n246_adj_50558 , \tlc0/n352 , 
         \tlc0/data[336] , \tlc0/n12_adj_49262 , \tlc0/n154816 , 
         \tlc0/n126661[0] , \tlc0/n15_adj_49129 , \tlc0/n167345 , 
         \tlc0/data[532] , \tlc0/n126612[0] , \tlc0/n154170 , \tlc0/data[533] , 
         \tlc0/n220_adj_50559 , \tlc0/data[334] , \tlc0/n16_adj_49327 , 
         \tlc0/n172027 , \tlc0/n220_adj_50560 , \tlc0/data[333] , 
         \tlc0/n172052 , \tlc0/n126563[0] , \tlc0/n154301 , \tlc0/data[534] , 
         \tlc0/n230_adj_50562 , \tlc0/data[330] , \tlc0/n16_adj_49338 , 
         \tlc0/n172026 , \tlc0/n242_adj_50241 , \tlc0/data[309] , 
         \tlc0/n154786 , \tlc0/n126465[0] , \tlc0/n15_adj_49215 , 
         \tlc0/n167311 , \tlc0/data[536] , \tlc0/n126367[0] , \tlc0/n154298 , 
         \tlc0/data[538] , \tlc0/n252_adj_50235 , \tlc0/data[308] , 
         \tlc0/n154785 , \tlc0/n250_adj_49939 , \tlc0/data[261] , \tlc0/n387 , 
         \tlc0/n154784 , \tlc0/n215_adj_50575 , \tlc0/data[112] , 
         \tlc0/n171989 , \tlc0/n205_adj_50577 , \tlc0/data[113] , 
         \tlc0/n171992 , \tlc0/n205_adj_50579 , \tlc0/data[114] , 
         \tlc0/n171990 , \tlc0/n195_adj_50585 , \tlc0/data[115] , 
         \tlc0/n171991 , \tlc0/n185_adj_50498 , \tlc0/data[123] , 
         \tlc0/n171997 , \tlc0/n195_adj_49161 , \tlc0/data[124] , 
         \tlc0/n172069 , \tlc0/n245_adj_50603 , \tlc0/data[289] , 
         \tlc0/n154759 , \tlc0/n215_adj_50644 , \tlc0/n11_adj_49181 , 
         \tlc0/data[303] , \tlc0/n154777 , \tlc0/n235_adj_49182 , 
         \tlc0/data[300] , \tlc0/n154774 , \tlc0/n230_adj_49694 , 
         \tlc0/data[165] , \tlc0/n14_adj_49525 , \tlc0/n155170 , 
         \tlc0/n230_adj_50800 , \tlc0/data[170] , \tlc0/n155154 , 
         \tlc0/n268_adj_50142 , \tlc0/data[177] , \tlc0/n155139 , 
         \tlc0/n210_adj_50015 , \tlc0/data[175] , \tlc0/n155141 , 
         \tlc0/n240_adj_50154 , \tlc0/data[161] , \tlc0/n155136 , 
         \tlc0/n230_adj_49526 , \tlc0/data[166] , \tlc0/n155169 , 
         \tlc0/n220_adj_50823 , \tlc0/data[167] , \tlc0/n155168 , 
         \tlc0/n240_adj_50493 , \tlc0/data[168] , \tlc0/n155167 , 
         \tlc0/n241_adj_50463 , \tlc0/n158332 , \tlc0/n155165 , 
         \tlc0/data[130] , \tlc0/n230_adj_50260 , \tlc0/data[169] , 
         \tlc0/n155164 , \tlc0/n240_adj_50158 , \tlc0/data[164] , 
         \tlc0/n155153 , \tlc0/n230_adj_50741 , \tlc0/data[163] , 
         \tlc0/n155152 , \tlc0/n220_adj_50756 , \tlc0/data[171] , 
         \tlc0/n155151 , \tlc0/n160_adj_50537 , \tlc0/n187 , \tlc0/data[17] , 
         \tlc0/n158694 , \tlc0/bank_offset[11]/sig_004/FeedThruLUT , 
         \tlc0/n155149 , \tlc0/n230_adj_50731 , \tlc0/data[172] , 
         \tlc0/n155144 , \tlc0/n220_adj_50615 , \tlc0/data[173] , 
         \tlc0/n155143 , \tlc0/n220_adj_50573 , \tlc0/data[174] , 
         \tlc0/n155142 , \tlc0/n278 , \tlc0/data[176] , \tlc0/n155140 , 
         \tlc0/n240_adj_50763 , \tlc0/data[162] , \tlc0/n155138 , 
         \tlc0/n268_adj_50764 , \tlc0/data[178] , \tlc0/n155137 , 
         \tlc0/n258_adj_50742 , \tlc0/data[179] , \tlc0/n155135 , 
         \tlc0/n268_adj_50173 , \tlc0/data[180] , \tlc0/n155129 , 
         \tlc0/n258_adj_49700 , \tlc0/data[181] , \tlc0/n155123 , 
         \tlc0/n198_adj_49597 , \tlc0/data[32] , \tlc0/n155121 , 
         \tlc0/n188_adj_50187 , \tlc0/data[33] , \tlc0/n155120 , 
         \tlc0/n188_adj_50765 , \tlc0/data[34] , \tlc0/n155119 , 
         \tlc0/n178_adj_50745 , \tlc0/data[35] , \tlc0/n155118 , 
         \tlc0/n188_adj_50207 , \tlc0/data[36] , \tlc0/n155117 , 
         \tlc0/n178_adj_49702 , \tlc0/data[37] , \tlc0/n155116 , 
         \tlc0/n178_adj_49545 , \tlc0/data[38] , \tlc0/n155115 , 
         \tlc0/n168_adj_50824 , \tlc0/data[39] , \tlc0/n155114 , 
         \tlc0/n188_adj_50494 , \tlc0/data[40] , \tlc0/n155113 , 
         \tlc0/n258_adj_49600 , \tlc0/data[182] , \tlc0/n155112 , 
         \tlc0/n250_adj_49574 , \tlc0/data[160] , \tlc0/n155111 , \tlc0/n248 , 
         \tlc0/data[183] , \tlc0/n155110 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[9] , t_rd_fifo_en_w, 
         \rd_encode_grey_o.genblk1[2].bin_val[1] , global_rst, 
         \rd_grey_sync_r[9] , \rd_grey_sync_r[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[2] , full_o, 
         \wr_encode_grey_o.genblk1[1].bin_val[1] , 
         \wr_encode_grey_o.genblk1[0].bin_val[2] , smi_nwe_pi_c, 
         \wr_grey_sync_r[2] , \wr_grey_sync_r[4] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[9] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[8] , 
         \wr_encode_grey_o.genblk1[2].bin_val[1] , \wr_grey_sync_r[8] , 
         \wr_grey_sync_r[9] , \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[2] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[4] , 
         \rd_encode_grey_o.genblk1[0].bin_val[2] , 
         \rd_encode_grey_o.genblk1[1].bin_val[1] , \rd_grey_sync_r[4] , 
         \rd_grey_sync_r[2] , \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_nxt_r[0] , 
         \rd_grey_sync_r[1] , \rd_grey_sync_r[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_encode_grey_o.genblk1[1].bin_val[3] 
         , \wr_grey_sync_r[6] , \wr_grey_sync_r[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[1] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_nxt_r[0] , 
         \wr_grey_sync_r[1] , \wr_grey_sync_r[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[5] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[6] , 
         \rd_encode_grey_o.genblk1[1].bin_val[2] , \rd_grey_sync_r[6] , 
         \rd_grey_sync_r[5] , \tlc_data_7__I_0/lscc_fifo_dc_inst/n155215 , 
         n171948, \tlc_data_7__I_0/lscc_fifo_dc_inst/n171934 , n171936, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n171766 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n171672 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n171850 , n171768, n155268, 
         n155276, \rp_sync1_r[0] , \rp_sync1_r[1] , n155253, n155254, 
         \rp_sync1_r[2] , \rp_sync1_r[3] , n155248, n155249, \rp_sync1_r[4] , 
         \rp_sync1_r[5] , n155227, n155246, \rp_sync1_r[10] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_sig_rd_p_w_10__N_206 , n155240, 
         n155245, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[1] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[0] 
         , n155238, n155244, \rp_sync1_r[7] , \rp_sync1_r[6] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[2] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[3] 
         , n155237, n155243, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[2] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] 
         , n155241, n155242, \rp_sync1_r[9] , \rp_sync1_r[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[2].g_val_z_w[0] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[2].g_val_z_w[1] 
         , n155229, n155239, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[1] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[0] 
         , n155235, n155236, n155228, n155234, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155174 , n155233, n155204, 
         n155231, \wp_sync1_r[1] , \wp_sync1_r[0] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[0] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[1] 
         , n155182, n155230, n155198, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155221 , n155206, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155220 , n155173, n155219, 
         \wp_sync1_r[6] , \wp_sync1_r[7] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[2] 
         , n155196, n155217, \wp_sync1_r[9] , \wp_sync1_r[8] , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[2].g_val_z_w[0] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[2].g_val_z_w[1] 
         , n155203, n155216, n155187, n155212, \wp_sync1_r[10] , n155171, 
         n155211, \wp_sync1_r[4] , \wp_sync1_r[5] , n155172, n155205, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[1] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[0] 
         , n155184, n155202, n155183, n155201, \wp_sync1_r[2] , 
         \wp_sync1_r[3] , n155177, \tlc_data_7__I_0/lscc_fifo_dc_inst/n155197 , 
         n155178, \tlc_data_7__I_0/lscc_fifo_dc_inst/n155195 , n155176, 
         n155185, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[2] 
         , n155189, n155269, \line_time[1] , \line_time[0] , n155247, n155250, 
         \frame_cdc[0] , \frame_cdc[1] , frame_sync, n155194, n155226, 
         \line_time[21] , \line_time[20] , n155210, n155225, \line_time[22] , 
         \line_time[23] , n155218, n155224, \line_time[17] , \line_time[16] , 
         n155190, n155223, \line_time[3] , \line_time[2] , n155208, n155222, 
         \line_time[4] , \line_time[5] , n155180, n155214, \line_time[10] , 
         \line_time[11] , n155192, n155213, \line_time[15] , \line_time[14] , 
         n155179, n155209, \line_time[7] , \line_time[6] , n155175, n155200, 
         \line_time[8] , \line_time[9] , n155186, n155193, \line_time[18] , 
         \line_time[19] , n155181, n155191, \line_time[12] , \line_time[13] , 
         \tlc0/n53 , \tlc0/n4_adj_49760 , \tlc0/n63_adj_50542 , \tlc_data[3] , 
         \tlc0/n236_adj_49322 , \tlc_data[4] , \tlc_data[2] , \tlc_data[1] , 
         \tlc_data[0] , \tlc0/n173292 , \tlc0/n359 , \tlc0/n279_adj_50229 , 
         \tlc0/n173754 , \tlc0/n173759 , \tlc0/n4_adj_49153 , 
         \tlc0/n36_adj_50702 , \tlc0/n51_adj_50387 , \tlc0/n37_2 , 
         \tlc0/n174595 , \tlc0/n67_adj_49445 , \tlc0/n37_adj_50884 , 
         \tlc0/n38_adj_49257 , \tlc0/n36_adj_50880 , \tlc0/n173343 , 
         \tlc0/n206 , \tlc0/n55_adj_49286 , \tlc0/n68_adj_49185 , \tlc0/n153 , 
         \tlc0/n190_adj_49220 , \tlc0/n4_adj_49713 , \tlc0/n153591 , 
         \tlc0/n8_adj_49221 , \tlc0/n170 , \tlc0/n193 , \tlc0/n220 , 
         \tlc0/n223_adj_49343 , \tlc0/n217 , \tlc0/n154127 , \tlc0/n105 , 
         \tlc0/n158330 , \tlc0/n18_adj_49135 , \tlc0/n17_adj_49118 , 
         \tlc0/n258 , \tlc0/n8_adj_50400 , \tlc0/n210_adj_50473 , 
         \tlc0/n7_adj_49795 , \tlc0/n158436 , \tlc0/n386 , \tlc0/n173827 , 
         \tlc0/n317 , \tlc0/n408 , \tlc0/n4_adj_50169 , \tlc0/n8_adj_49087 , 
         \tlc0/n203 , \tlc0/n266 , \tlc0/n158273 , \tlc0/n160 , 
         \tlc0/n62_adj_49202 , \tlc0/n15_adj_50162 , 
         \tlc0/data_2111__N_2568[4] , \tlc0/n5 , \tlc0/n274 , 
         \tlc0/n4_adj_49627 , \tlc0/n158198 , \tlc0/n318 , \tlc0/n173624 , 
         \tlc0/n250 , \tlc0/n225_adj_49131 , \tlc0/n173558 , \tlc0/n184 , 
         \tlc0/n187_adj_49096 , \tlc0/n172402 , \tlc0/n174167 , \tlc0/n55 , 
         \tlc0/n168_adj_49835 , \tlc0/data_2111__N_2568[1] , 
         \tlc0/data_2111__N_2568[2] , \tlc0/n240_adj_50770 , \tlc0/data[540] , 
         \tlc0/n176822 , \tlc0/data[541] , \tlc0/data[542] , \tlc0/data[543] , 
         \tlc0/n176825 , \tlc0/n68 , \tlc0/n173797 , 
         \tlc0/data_2111__N_2568[10] , \tlc0/n232 , \tlc0/n253_adj_50665 , 
         \tlc0/data_2111__N_2568[9] , \tlc0/data_2111__N_2568[7] , 
         \tlc0/n206_adj_50908 , \tlc0/n173523 , \tlc0/n74 , \tlc0/n277 , 
         \tlc0/n6 , \tlc0/n276 , \tlc0/n158225 , \tlc0/n80_adj_49133 , 
         \tlc0/n243 , \tlc0/n158326 , \tlc0/n173588 , \tlc0/n403 , 
         \tlc0/n173776 , \tlc0/n173773 , \tlc0/n150623 , \tlc0/n17_adj_49145 , 
         \tlc0/n67 , \tlc0/n43_adj_50617 , \tlc0/n62 , \tlc0/n154220 , 
         \tlc0/n53_adj_50541 , \tlc0/n51 , \tlc0/n51_adj_49528 , 
         \tlc0/n8_adj_49163 , \tlc0/n221 , \tlc0/n13_adj_49082 , \tlc0/n257 , 
         \tlc0/data[310] , \tlc0/n281 , \tlc0/n154787 , \tlc0/n82 , \tlc0/n7 , 
         \tlc0/n153658 , \tlc0/n17_adj_49917 , \tlc0/n170_adj_49170 , 
         \tlc0/n253 , \tlc0/n201 , \tlc0/n210_adj_49169 , \tlc0/n14_adj_49294 , 
         \tlc0/n174146 , \tlc0/n174145 , \tlc0/n5_adj_49171 , 
         \tlc0/data_2111__N_2568[3] , \tlc0/n176486 , \tlc0/n176489 , 
         \tlc0/n101 , \tlc0/n172 , \tlc0/n176828 , \tlc0/n176831 , 
         \tlc0/n158835 , \tlc0/n94 , \tlc0/n221_adj_49183 , 
         \tlc0/n257_adj_49188 , \tlc0/n82_adj_49196 , \tlc0/n17_adj_49934 , 
         \tlc0/n153611 , \tlc0/n276_adj_49191 , \tlc0/n79 , 
         \tlc0/n243_adj_49175 , \tlc0/n101_adj_49205 , \tlc0/data[272] , 
         \tlc0/data_2111__N_2568[6] , \tlc0/n173682 , \tlc0/n295 , 
         \tlc0/n173684 , \tlc0/n286 , \tlc0/n236_adj_49607 , \tlc0/n173532 , 
         \tlc0/n63 , \tlc0/n267_adj_49699 , \tlc0/n246_adj_49231 , 
         \tlc0/n16_adj_50295 , \tlc0/n174512 , \tlc0/n178360 , \tlc0/n158170 , 
         \tlc0/n4 , \tlc0/n407_adj_50139 , \tlc0/n285 , \tlc0/n173708 , 
         \tlc0/n173706 , \tlc0/data[276] , \tlc0/n226_adj_49245 , 
         \tlc0/n91_adj_49490 , \tlc0/n172777 , \tlc0/sout_N_49040[4] , 
         \tlc0/n176240 , \tlc0/n172825 , \tlc0/n176627 , \tlc0/n176327 , 
         \tlc0/n172888 , \tlc0/n176189 , \tlc0/n176057 , \tlc0/n176054 , 
         \tlc0/n309 , \tlc0/n310_adj_50331 , \tlc0/n176501 , \tlc0/n173259 , 
         \tlc_data[6] , \tlc_data[7] , \tlc0/n176777 , \tlc0/n153352 , 
         \tlc_data[5] , \tlc0/n176510 , \tlc0/n176477 , \tlc0/n173250 , 
         \tlc0/n313 , \tlc0/n173818 , \tlc0/n8_adj_49287 , \tlc0/n214 , 
         \tlc0/n247 , \tlc0/data[297] , \tlc0/n154770 , \tlc0/n82_adj_49304 , 
         \tlc0/n10_adj_49156 , \tlc0/n176018 , \tlc0/data_2111__N_2568[5] , 
         \tlc0/n176021 , \tlc0/data[282] , \tlc0/n173730 , 
         \tlc0/n79_adj_50247 , \tlc0/n275 , \tlc0/n257_adj_49330 , 
         \tlc0/n8_adj_49331 , \tlc0/n73 , \tlc0/n203_adj_49305 , 
         \tlc0/n172801 , \tlc0/n176123 , \tlc0/n176492 , \tlc0/n176345 , 
         \tlc0/n176531 , \tlc0/n172804 , \tlc0/n176009 , \tlc0/n176051 , 
         \tlc0/n176006 , \tlc0/n87 , \tlc0/n86 , \tlc0/n173700 , 
         \tlc0/n187_adj_49154 , \tlc0/n176066 , \tlc0/n213_adj_49283 , 
         \tlc0/n174291 , \tlc0/n173196 , \tlc0/n173195 , \tlc0/n176516 , 
         \tlc0/n176519 , \tlc0/n46 , \tlc0/n78_adj_49953 , \tlc0/n176876 , 
         \tlc0/data[535] , \tlc0/n176879 , \tlc0/n176108 , \tlc0/n176111 , 
         \tlc0/n73_adj_49403 , \tlc0/n174137 , \tlc0/n212 , 
         \tlc0/n218_adj_50660 , \tlc0/data_2111__N_2568[8] , 
         \tlc0/n188_adj_49830 , \tlc0/n237 , \tlc0/n240_adj_49412 , 
         \tlc0/n186 , \tlc0/n172400 , \tlc0/n173_adj_49443 , 
         \tlc0/n243_adj_49371 , \tlc0/n271_adj_49421 , \tlc0/n153505 , 
         \tlc0/n199_adj_49420 , \tlc0/n192 , \tlc0/n205_adj_49807 , 
         \tlc0/n236_adj_49422 , \tlc0/n173185 , \tlc0/n173274 , \tlc0/n176435 , 
         \tlc0/n173184 , \tlc0/n229_adj_49435 , \tlc0/n6_adj_49434 , 
         \tlc0/n167316 , \tlc0/n200_adj_49212 , \tlc0/data_2111__N_2568[0] , 
         \tlc0/n57329[0] , \tlc0/n245_adj_49453 , \tlc0/n404 , \tlc0/n271 , 
         \tlc0/n8_adj_49456 , \tlc0/n204 , \tlc0/n237_adj_49458 , 
         \tlc0/data[301] , \tlc0/n154775 , \tlc0/n71 , \tlc0/n146 , 
         \tlc0/n4_adj_49479 , \tlc0/n182 , \tlc0/n248_adj_50793 , 
         \tlc0/n251_adj_50792 , \tlc0/n4_adj_49480 , \tlc0/n272_adj_50789 , 
         \tlc0/n257_adj_49485 , \tlc0/n221_adj_49483 , \tlc0/n173627 , 
         \tlc0/data[260] , \tlc0/n289_adj_50614 , \tlc0/n142 , \tlc0/n174441 , 
         \tlc0/n176840 , \tlc0/n176843 , \tlc0/n188_adj_49663 , 
         \tlc0/n173_adj_49662 , \tlc0/data[264] , \tlc0/n173643 , 
         \tlc0/n90_adj_49500 , \tlc0/n289_adj_50442 , \tlc0/n173514 , 
         \tlc0/n63_adj_49501 , \tlc0/n267_adj_50581 , \tlc0/n176312 , 
         \tlc0/data[380] , \tlc0/n176315 , \tlc0/n173619 , \tlc0/data[259] , 
         \tlc0/n80_adj_49511 , \tlc0/n279_adj_50625 , \tlc0/n176075 , 
         \tlc0/n176099 , \tlc0/n499 , \tlc0/n176072 , \tlc0/n500 , 
         \tlc0/n176594 , \tlc0/n502 , \tlc0/n503 , \tlc0/data[508] , 
         \tlc0/data[509] , \tlc0/n173474 , \tlc0/n63_adj_49539 , \tlc0/n267 , 
         \tlc0/n176129 , \tlc0/n176147 , \tlc0/n477 , \tlc0/n176144 , 
         \tlc0/n478 , \tlc0/n172795 , \tlc0/n14_adj_49512 , \tlc0/n70 , 
         \tlc0/n176396 , \tlc0/n176366 , \tlc0/n173144 , \tlc0/n173145 , 
         \tlc0/n7_adj_50550 , \tlc0/n175687 , \tlc0/n176369 , \tlc0/n173691 , 
         \tlc0/data[273] , \tlc0/n91_adj_49513 , \tlc0/n285_adj_50594 , 
         \tlc0/n136 , \tlc0/n414_adj_50214 , \tlc0/n269_adj_50212 , 
         \tlc0/data[265] , \tlc0/n175916 , \tlc0/data[267] , \tlc0/data[266] , 
         \tlc0/n175919 , \tlc0/n176150 , \tlc0/n327 , \tlc0/n326 , 
         \tlc0/n176153 , \tlc0/n330 , \tlc0/n329 , \tlc0/data[332] , 
         \tlc0/n69 , \tlc0/data[263] , \tlc0/n173639 , \tlc0/n173642 , 
         \tlc0/n269_adj_50873 , \tlc0/n231_adj_50872 , \tlc0/n176600 , 
         \tlc0/data[277] , \tlc0/data[278] , \tlc0/data[279] , \tlc0/n176603 , 
         \tlc0/data[353] , \tlc0/n175922 , \tlc0/data[355] , \tlc0/n175925 , 
         \tlc0/n173762 , \tlc0/n212_adj_49537 , \tlc0/n173767 , \tlc0/n173766 , 
         \tlc0/n16_adj_49714 , \tlc0/n29_2 , \tlc0/n173112 , 
         \tlc0/n8_adj_49533 , \tlc0/n183_adj_49532 , \tlc0/n237_adj_49540 , 
         \tlc0/n51_adj_49570 , \tlc0/n15_adj_49824 , \tlc0/n214_adj_49538 , 
         \tlc0/n247_adj_49542 , \tlc0/n82_adj_49543 , \tlc0/n8_adj_49484 , 
         \tlc0/n231_adj_49546 , \tlc0/n267_adj_49552 , \tlc0/data[312] , 
         \tlc0/n154789 , \tlc0/n93_adj_49553 , \tlc0/n152296 , \tlc0/n254 , 
         \tlc0/n10_adj_49816 , \tlc0/n237_adj_49565 , \tlc0/n8_adj_49566 , 
         \tlc0/data[237] , \tlc0/n267_adj_49568 , \tlc0/n305 , \tlc0/n154921 , 
         \tlc0/n256_adj_49569 , \tlc0/n57 , \tlc0/n223_adj_49564 , 
         \tlc0/bit_offset[4] , \tlc0/n175931 , \tlc0/n173090 , \tlc0/n175928 , 
         \tlc0/n172940 , \tlc0/n172941 , \tlc0/n173092 , \tlc0/n172982 , 
         \tlc0/n172983 , \tlc0/n173742 , \tlc0/data[285] , 
         \tlc0/n68_adj_49222 , \tlc0/n265_adj_50822 , \tlc0/n175934 , 
         \tlc0/data[521] , \tlc0/data[520] , \tlc0/data[523] , \tlc0/n175937 , 
         \tlc0/n276_adj_49599 , \tlc0/n213_adj_49595 , \tlc0/n176183 , 
         \tlc0/n176159 , \tlc0/n176156 , \tlc0/n469 , \tlc0/n468 , 
         \tlc0/n176636 , \tlc0/n472 , \tlc0/n471 , \tlc0/data[477] , 
         \tlc0/data[476] , \tlc0/n172663 , \tlc0/n176564 , \tlc0/n175943 , 
         \tlc0/n256_adj_49623 , \tlc0/n175940 , \tlc0/n257_adj_49622 , 
         \tlc0/n172798 , \tlc0/n259_adj_49630 , \tlc0/n260_adj_49631 , 
         \tlc0/n176606 , \tlc0/data[406] , \tlc0/n176609 , \tlc0/n173427 , 
         \tlc0/n173426 , \tlc0/n153594 , \tlc0/n181_adj_49634 , 
         \tlc0/n13_adj_49635 , \tlc0/n14_adj_49636 , \tlc0/n14_adj_49643 , 
         \tlc0/n124 , \tlc0/n158798 , \tlc0/n173154 , \tlc0/n172918 , 
         \tlc0/n176162 , \tlc0/n319 , \tlc0/n176204 , \tlc0/n320 , 
         \tlc0/n176165 , \tlc0/n176141 , \tlc0/n176039 , \tlc0/n176036 , 
         \tlc0/n342 , \tlc0/n341 , \tlc0/n172879 , \tlc0/n172864 , 
         \tlc0/sout_N_49040[8] , \tlc0/n176078 , \tlc0/n172660 , 
         \tlc0/n173239 , \tlc0/n176114 , \tlc0/sout_N_49040[6] , 
         \tlc0/n176081 , \tlc0/sout_N_49040[7] , \tlc0/n172912 , 
         \tlc0/n172891 , \tlc0/n172693 , \tlc0/n176216 , \tlc0/n172735 , 
         \tlc0/n295_adj_49649 , \tlc0/n176318 , \tlc0/n294 , \tlc0/n297 , 
         \tlc0/n298 , \tlc0/n173149 , \tlc0/n175949 , \tlc0/n176228 , 
         \tlc0/n96 , \tlc0/n175946 , \tlc0/n95 , \tlc0/n172897 , \tlc0/n98 , 
         \tlc0/n99_adj_49680 , \tlc0/data[100] , \tlc0/n173714 , 
         \tlc0/n79_adj_49658 , \tlc0/n275_adj_50735 , \tlc0/n176612 , 
         \tlc0/n176615 , \tlc0/n429 , \tlc0/n176168 , \tlc0/n430 , 
         \tlc0/data[432] , \tlc0/data[433] , \tlc0/n176171 , \tlc0/n432 , 
         \tlc0/n433 , \tlc0/data[436] , \tlc0/data[397] , \tlc0/n176618 , 
         \tlc0/n172779 , \tlc0/n8_adj_49667 , \tlc0/n204_adj_49666 , 
         \tlc0/n237_adj_49687 , \tlc0/n71_adj_49761 , \tlc0/n176084 , 
         \tlc0/n172708 , \tlc0/n172666 , \tlc0/n176933 , \tlc0/n176087 , 
         \tlc0/n172741 , \tlc0/n172723 , \tlc0/n176291 , \tlc0/data[292] , 
         \tlc0/n176624 , \tlc0/data[294] , \tlc0/n175952 , \tlc0/n175955 , 
         \tlc0/data[288] , \tlc0/n176324 , \tlc0/n238_adj_49712 , 
         \tlc0/n214_adj_49976 , \tlc0/n176234 , \tlc0/sout_N_49040[5] , 
         \tlc0/n176330 , \tlc0/data[395] , \tlc0/data[394] , \tlc0/n172778 , 
         \tlc0/n247_adj_49735 , \tlc0/n82_adj_49240 , \tlc0/n214_adj_49734 , 
         \tlc0/n173746 , \tlc0/data[286] , \tlc0/n68_adj_49741 , 
         \tlc0/n265_adj_50534 , \tlc0/n176630 , \tlc0/n176633 , 
         \tlc0/n8_adj_49725 , \tlc0/n203_adj_49724 , \tlc0/n257_adj_49746 , 
         \tlc0/n73_adj_49749 , \tlc0/n15_adj_50760 , \tlc0/n176174 , 
         \tlc0/n462 , \tlc0/n176180 , \tlc0/n461 , \tlc0/n464 , \tlc0/n465 , 
         \tlc0/data[468] , \tlc0/data[469] , \tlc0/n176336 , \tlc0/data[401] , 
         \tlc0/data[402] , \tlc0/data[403] , \tlc0/n176339 , \tlc0/n176090 , 
         \tlc0/data[537] , \tlc0/data[539] , \tlc0/n176093 , \tlc0/n47 , 
         \tlc0/n64 , \tlc0/n52 , \tlc0/n44_adj_49759 , \tlc0/n55_adj_49736 , 
         \tlc0/n158174 , \tlc0/n176342 , \tlc0/data[64] , 
         \tlc0/n257_adj_49762 , \tlc0/n73_adj_49764 , \tlc0/n203_adj_49757 , 
         \tlc0/n173697 , \tlc0/data[274] , \tlc0/n90_adj_49770 , 
         \tlc0/n285_adj_50526 , \tlc0/n176348 , \tlc0/n176351 , \tlc0/n176225 , 
         \tlc0/n176213 , \tlc0/n447 , \tlc0/n176222 , \tlc0/n446 , 
         \tlc0/n172768 , \tlc0/n8_adj_49596 , \tlc0/n203_adj_49780 , 
         \tlc0/n266_adj_49786 , \tlc0/n62_adj_49788 , \tlc0/n15_adj_49618 , 
         \tlc0/n13_adj_49791 , \tlc0/n171 , \tlc0/n173528 , 
         \tlc0/n213_adj_49782 , \tlc0/n8_adj_49306 , \tlc0/n267_adj_49792 , 
         \tlc0/n84 , \tlc0/n238_adj_49794 , \tlc0/n83 , \tlc0/n190_adj_49771 , 
         \tlc0/n174607 , \tlc0/n142_adj_49796 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][3] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][3] 
         , \tlc0/n266_adj_49798 , \tlc0/n233_adj_49797 , \tlc0/n174159 , 
         \tlc0/n173438 , \tlc0/n173437 , \tlc0/n171_adj_49809 , 
         \tlc0/n14_adj_49810 , \tlc0/n14_adj_49815 , \tlc0/n78_adj_49820 , 
         \tlc0/n151997 , \tlc0/n152000 , \tlc0/n94_adj_50410 , 
         \tlc0/n14_adj_50177 , \tlc0/n176642 , \tlc0/n176645 , 
         \tlc0/n254_adj_49826 , \tlc0/n257_adj_49827 , \tlc0/n157_adj_49335 , 
         \tlc0/n260_adj_49828 , \tlc0/n173383 , \tlc0/n8_adj_49838 , 
         \tlc0/n267_adj_49837 , \tlc0/n297_adj_49846 , \tlc0/n97 , 
         \tlc0/n227_adj_49834 , \tlc0/n257_adj_49847 , \tlc0/data[239] , 
         \tlc0/n154911 , \tlc0/n52_adj_49848 , \tlc0/data[254] , 
         \tlc0/n266_adj_49851 , \tlc0/n233_adj_49819 , \tlc0/n231_adj_49849 , 
         \tlc0/n267_adj_49853 , \tlc0/n93_adj_49854 , \tlc0/n176354 , 
         \tlc0/n298_adj_49857 , \tlc0/n158881 , \tlc0/n153798 , 
         \tlc0/data[29] , \tlc0/n176648 , \tlc0/data[28] , \tlc0/data[31] , 
         \tlc0/data[30] , \tlc0/n176651 , \tlc0/n176921 , 
         \tlc0/n190_adj_49859 , \tlc0/n167458 , \tlc0/n176918 , \tlc0/n176813 , 
         \tlc0/n172399 , \tlc0/n176810 , \tlc0/n7_adj_50706 , \tlc0/n173724 , 
         \tlc0/n285_adj_49860 , \tlc0/n173722 , \tlc0/data[280] , 
         \tlc0/n226_adj_49855 , \tlc0/n418 , \tlc0/n292 , \tlc0/n173590 , 
         \tlc0/n250_adj_49873 , \tlc0/n173585 , \tlc0/n282_adj_49872 , 
         \tlc0/n281_adj_49871 , \tlc0/data[284] , \tlc0/n176102 , 
         \tlc0/n176105 , \tlc0/n172729 , \tlc0/n278_adj_50012 , 
         \tlc0/n279_adj_50011 , \tlc0/n247_adj_49879 , \tlc0/n193_adj_49516 , 
         \tlc0/n279 , \tlc0/n173654 , \tlc0/n173651 , \tlc0/n241_adj_49876 , 
         \tlc0/n176903 , \tlc0/n174387 , \tlc0/n176900 , \tlc0/n31_adj_50396 , 
         \tlc0/n154633 , \tlc0/n176654 , \tlc0/data[199] , \tlc0/n176657 , 
         \tlc0/data[269] , \tlc0/n173663 , \tlc0/n269 , \tlc0/n173489 , 
         \tlc0/n85_adj_50439 , \tlc0/n287 , \tlc0/n44_adj_49448 , 
         \tlc0/n174485 , \tlc0/n35_adj_50580 , \tlc0/n42_adj_49881 , 
         \tlc0/n173805 , \tlc0/n195_adj_49180 , \tlc0/n248_adj_49179 , 
         \tlc0/n173808 , \tlc0/n173807 , \tlc0/n238_adj_49900 , 
         \tlc0/n279_adj_49905 , \tlc0/n173662 , \tlc0/data[268] , 
         \tlc0/n173659 , \tlc0/n241_adj_49902 , \tlc0/n213_adj_49895 , 
         \tlc0/n276_adj_49929 , \tlc0/n73_adj_49931 , \tlc0/n89 , \tlc0/n90 , 
         \tlc0/data[92] , \tlc0/n286_adj_49937 , \tlc0/n223_adj_49930 , 
         \tlc0/n173634 , \tlc0/n279_adj_49933 , \tlc0/n173631 , 
         \tlc0/n241_adj_49932 , \tlc0/n80_adj_50535 , \tlc0/n251_adj_49940 , 
         \tlc0/n171_adj_50820 , \tlc0/n175958 , \tlc0/n175961 , \tlc0/n176849 , 
         \tlc0/n176063 , \tlc0/n176846 , \tlc0/n176405 , \tlc0/n269_adj_49951 , 
         \tlc0/n173658 , \tlc0/n173655 , \tlc0/n231_adj_49942 , 
         \tlc0/n66_adj_50191 , \tlc0/n176249 , \tlc0/n437 , \tlc0/n176246 , 
         \tlc0/n436 , \tlc0/n176390 , \tlc0/n439 , \tlc0/n440 , 
         \tlc0/data[444] , \tlc0/n247_adj_49958 , \tlc0/n214_adj_49948 , 
         \tlc0/n8_adj_49960 , \tlc0/n221_adj_49959 , \tlc0/n257_adj_49962 , 
         \tlc0/data[307] , \tlc0/n154783 , \tlc0/n82_adj_49896 , \tlc0/n17 , 
         \tlc0/n8_adj_49964 , \tlc0/n213_adj_49963 , \tlc0/n276_adj_49965 , 
         \tlc0/n277_adj_49969 , \tlc0/n217_adj_49968 , \tlc0/n13_adj_49282 , 
         \tlc0/n265 , \tlc0/n10_adj_49970 , \tlc0/n154498 , 
         \tlc0/n14_adj_49886 , \tlc0/n181_adj_49974 , \tlc0/n14_adj_50042 , 
         \tlc0/n173505 , \tlc0/n176882 , \tlc0/n176885 , \tlc0/n176360 , 
         \tlc0/data[20] , \tlc0/n176660 , \tlc0/data[21] , \tlc0/data[22] , 
         \tlc0/data[23] , \tlc0/n176663 , \tlc0/n176570 , \tlc0/n176573 , 
         \tlc0/n173141 , \tlc0/n173142 , \tlc0/n174506 , \tlc0/n176888 , 
         \tlc0/n165_adj_49993 , \tlc0/n70_adj_49994 , \tlc0/n158759 , 
         \tlc0/n199_adj_49998 , \tlc0/n407 , \tlc0/n173225 , \tlc0/n173226 , 
         \tlc0/n176498 , \tlc0/n173222 , \tlc0/n173223 , \tlc0/n176282 , 
         \tlc0/data[275] , \tlc0/n176285 , \tlc0/n176936 , \tlc0/data[271] , 
         \tlc0/data[270] , \tlc0/n176939 , \tlc0/data[13] , \tlc0/n176666 , 
         \tlc0/data[12] , \tlc0/data[14] , \tlc0/data[15] , \tlc0/n173310 , 
         \tlc0/n172121 , \tlc0/n154242 , \tlc0/n154111 , \tlc0/n158384 , 
         \tlc0/n4_adj_49152 , \tlc0/data[117] , \tlc0/n176852 , 
         \tlc0/data[116] , \tlc0/data[118] , \tlc0/data[119] , \tlc0/n176855 , 
         \tlc0/n235_adj_50013 , \tlc0/n349 , \tlc0/n204_adj_50014 , 
         \tlc0/n10_adj_49561 , \tlc0/n11_adj_49562 , \tlc0/n184_adj_49883 , 
         \tlc0/n173388 , \tlc0/n173387 , \tlc0/n191_adj_50016 , \tlc0/n173726 , 
         \tlc0/data[281] , \tlc0/n275_adj_50018 , \tlc0/n488 , \tlc0/n487 , 
         \tlc0/data[493] , \tlc0/data[492] , \tlc0/n176126 , \tlc0/n485 , 
         \tlc0/n484 , \tlc0/data[490] , \tlc0/data[491] , \tlc0/n312 , 
         \tlc0/n313_adj_50023 , \tlc0/n258_adj_50024 , \tlc0/n223_adj_50569 , 
         \tlc0/n201_adj_50263 , \tlc0/n171973 , \tlc0/n8_adj_49910 , 
         \tlc0/n247_adj_49909 , \tlc0/n277_adj_50027 , \tlc0/n74_adj_50230 , 
         \tlc0/n4_adj_50032 , \tlc0/n202_adj_50636 , \tlc0/n176027 , 
         \tlc0/n173263 , \tlc0/n176024 , \tlc0/n158_adj_50038 , 
         \tlc0/n189_adj_50037 , \tlc0/n173440 , \tlc0/n173203 , \tlc0/n173638 , 
         \tlc0/n279_adj_50040 , \tlc0/data[262] , \tlc0/n173635 , 
         \tlc0/n241_adj_50036 , \tlc0/n193_adj_50039 , \tlc0/n247_adj_50044 , 
         \tlc0/n62_adj_50046 , \tlc0/n215_adj_50033 , \tlc0/n173931 , 
         \tlc0/n262_adj_50034 , \tlc0/n173933 , \tlc0/n313_adj_50035 , 
         \tlc0/data[287] , \tlc0/n173750 , \tlc0/n255_adj_50061 , 
         \tlc0/n176672 , \tlc0/data[389] , \tlc0/data[388] , \tlc0/data[391] , 
         \tlc0/data[390] , \tlc0/n172755 , \tlc0/n176522 , \tlc0/n174447 , 
         \tlc0/n157_adj_50059 , \tlc0/n176525 , \tlc0/n173187 , \tlc0/n173186 , 
         \tlc0/n161 , \tlc0/n173537 , \tlc0/n173471 , \tlc0/n229_adj_50063 , 
         \tlc0/n173_adj_50019 , \tlc0/n55_adj_50070 , \tlc0/n51_adj_49149 , 
         \tlc0/n173118 , \tlc0/n176381 , \tlc0/n173600 , \tlc0/data[256] , 
         \tlc0/n299 , \tlc0/n173674 , \tlc0/n259_adj_50066 , \tlc0/n173671 , 
         \tlc0/n221_adj_50065 , \tlc0/n176294 , \tlc0/data[385] , 
         \tlc0/data[386] , \tlc0/data[387] , \tlc0/n172754 , 
         \tlc0/n231_adj_50074 , \tlc0/n267_adj_50075 , \tlc0/data[306] , 
         \tlc0/n154781 , \tlc0/n93 , \tlc0/n173254 , \tlc0/n175964 , 
         \tlc0/n173257 , \tlc0/n176741 , \tlc0/n176483 , \tlc0/n175967 , 
         \tlc0/n173305 , \tlc0/n172711 , \tlc0/n176273 , \tlc0/n176711 , 
         \tlc0/n228_adj_50088 , \tlc0/n72_adj_50095 , \tlc0/n180_adj_50082 , 
         \tlc0/n176858 , \tlc0/n176861 , \tlc0/n303_adj_49754 , \tlc0/n176186 , 
         \tlc0/n302 , \tlc0/n305_adj_49718 , \tlc0/n306 , \tlc0/n173738 , 
         \tlc0/n275_adj_50084 , \tlc0/n173393 , \tlc0/n297_adj_50094 , 
         \tlc0/n176678 , \tlc0/n176681 , \tlc0/n173903 , \tlc0/n172_adj_50123 , 
         \tlc0/n173915 , \tlc0/n173916 , \tlc0/n173905 , \tlc0/n176375 , 
         \tlc0/n173115 , \tlc0/n176372 , \tlc0/n173236 , \tlc0/n154653 , 
         \tlc0/n173329 , \tlc0/n173153 , \tlc0/n8_adj_50122 , 
         \tlc0/n224_adj_50121 , \tlc0/n257_adj_50124 , \tlc0/n93_adj_49887 , 
         \tlc0/n195_adj_49874 , \tlc0/n185_adj_49938 , \tlc0/n158_adj_50128 , 
         \tlc0/n14_adj_49875 , \tlc0/n33_adj_50161 , \tlc0/n173546 , 
         \tlc0/n173545 , \tlc0/n14_adj_49882 , \tlc0/n171_adj_50135 , 
         \tlc0/n14_adj_50138 , \tlc0/n181_adj_50137 , \tlc0/n173451 , 
         \tlc0/n176684 , \tlc0/data[7] , \tlc0/data[6] , \tlc0/n173301 , 
         \tlc0/n172438 , \tlc0/n8_adj_50113 , \tlc0/n233_adj_50111 , 
         \tlc0/n180_adj_50112 , \tlc0/n219_adj_50140 , \tlc0/n287_adj_50141 , 
         \tlc0/n167529 , \tlc0/n194_adj_50668 , \tlc0/n14_adj_50166 , 
         \tlc0/n161_adj_50165 , \tlc0/n14_adj_50170 , \tlc0/n173563 , 
         \tlc0/n176378 , \tlc0/n173135 , \tlc0/n173136 , \tlc0/n71_adj_50175 , 
         \tlc0/n173245 , \tlc0/n175973 , \tlc0/n175970 , \tlc0/n173710 , 
         \tlc0/n275_adj_50147 , \tlc0/n173481 , \tlc0/n173479 , 
         \tlc0/n8_adj_50083 , \tlc0/n190_adj_50163 , \tlc0/n238_adj_50172 , 
         \tlc0/n83_adj_50199 , \tlc0/n176690 , \tlc0/n173288 , \tlc0/n173289 , 
         \tlc0/n158861 , \tlc0/n142_adj_49585 , \tlc0/n176693 , \tlc0/n176549 , 
         \tlc0/n176258 , \tlc0/n176033 , \tlc0/n172669 , \tlc0/n513 , 
         \tlc0/n176030 , \tlc0/n512 , \tlc0/n176261 , \tlc0/n515 , \tlc0/n516 , 
         \tlc0/n141_adj_50178 , \tlc0/n176384 , \tlc0/n172_adj_50185 , 
         \tlc0/n22_adj_50184 , \tlc0/n315_adj_50179 , \tlc0/n298_adj_50188 , 
         \tlc0/n45_adj_50182 , \tlc0/n85_adj_50183 , \tlc0/n176696 , 
         \tlc0/n173241 , \tlc0/n173240 , \tlc0/n275_adj_50151 , \tlc0/n173704 , 
         \tlc0/n173702 , \tlc0/n216_adj_50150 , \tlc0/n267_adj_50202 , 
         \tlc0/data[305] , \tlc0/n231_adj_50200 , \tlc0/n344 , \tlc0/n345 , 
         \tlc0/data[349] , \tlc0/data[348] , \tlc0/n176894 , \tlc0/n154649 , 
         \tlc0/n157 , \tlc0/n176897 , \tlc0/n221_adj_50925 , 
         \tlc0/n220_adj_49486 , \tlc0/n205_adj_50227 , \tlc0/n173734 , 
         \tlc0/data[283] , \tlc0/n265_adj_50205 , \tlc0/n190_adj_50221 , 
         \tlc0/n238_adj_50222 , \tlc0/n83_adj_50020 , \tlc0/n18_adj_49117 , 
         \tlc0/n247_adj_50225 , \tlc0/n193_adj_50223 , \tlc0/n173498 , 
         \tlc0/n74_adj_50303 , \tlc0/n277_adj_50219 , \tlc0/n174436 , 
         \tlc0/n176864 , \tlc0/n176867 , \tlc0/n173_adj_50237 , \tlc0/n176309 , 
         \tlc0/n176201 , \tlc0/n176306 , \tlc0/n414 , \tlc0/n415 , \tlc0/n413 , 
         \tlc0/n38 , \tlc0/n173406 , \tlc0/n331_adj_50475 , \tlc0/n173409 , 
         \tlc0/n86_adj_50255 , \tlc0/n287_adj_50245 , \tlc0/n176702 , 
         \tlc0/n174314 , \tlc0/n108 , \tlc0/n173283 , \tlc0/n123_adj_50266 , 
         \tlc0/n116 , \tlc0/n257_adj_50256 , \tlc0/n224_adj_50246 , 
         \tlc0/n173216 , \tlc0/n176504 , \tlc0/n173217 , \tlc0/n176507 , 
         \tlc0/n173213 , \tlc0/n173214 , \tlc0/n266_adj_50257 , 
         \tlc0/n203_adj_50249 , \tlc0/n234_adj_50258 , \tlc0/n267_adj_50259 , 
         \tlc0/n154758 , \tlc0/n104 , \tlc0/n176045 , \tlc0/n176003 , 
         \tlc0/n176786 , \tlc0/n222_adj_49624 , \tlc0/n176042 , 
         \tlc0/n223_adj_49620 , \tlc0/n172702 , \tlc0/n226_adj_50345 , 
         \tlc0/n225_adj_50344 , \tlc0/n173206 , \tlc0/n176012 , \tlc0/n173200 , 
         \tlc0/n176441 , \tlc0/n176807 , \tlc0/n176015 , \tlc0/n173230 , 
         \tlc0/n173212 , \tlc0/n176771 , \tlc0/n176459 , \tlc0/n176708 , 
         \tlc0/n269_adj_50271 , \tlc0/n173670 , \tlc0/n173667 , 
         \tlc0/n231_adj_50264 , \tlc0/n200_adj_50265 , \tlc0/n248_adj_50277 , 
         \tlc0/n94_adj_50073 , \tlc0/n176252 , \tlc0/n286_adj_50279 , 
         \tlc0/n84_adj_50284 , \tlc0/n223_adj_50278 , \tlc0/n173420 , 
         \tlc0/n86_adj_50297 , \tlc0/n287_adj_50275 , \tlc0/n176195 , 
         \tlc0/n172759 , \tlc0/n176192 , \tlc0/n198_adj_49410 , \tlc0/n199 , 
         \tlc0/n202 , \tlc0/n201_adj_49316 , \tlc0/n134 , \tlc0/n93_adj_50288 , 
         \tlc0/data[304] , \tlc0/n277_adj_50294 , \tlc0/n241_adj_50289 , 
         \tlc0/n149 , \tlc0/n173454 , \tlc0/n237_adj_50262 , \tlc0/n176714 , 
         \tlc0/n173449 , \tlc0/n69_adj_50302 , \tlc0/n173280 , \tlc0/n176 , 
         \tlc0/n158410 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][0] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0] 
         , \tlc0/n228_adj_50307 , \tlc0/n72_adj_50314 , \tlc0/n180_adj_50305 , 
         \tlc0/n176720 , \tlc0/n174451 , \tlc0/n173271 , \tlc0/n173193 , 
         \tlc0/n173192 , \tlc0/n194_adj_50316 , \tlc0/n227_adj_50317 , 
         \tlc0/n60_adj_49253 , \tlc0/n315_adj_49426 , \tlc0/n331 , 
         \tlc0/n173594 , \tlc0/n258_adj_49423 , \tlc0/n6_adj_49413 , 
         \tlc0/n173508 , \tlc0/n74_adj_50443 , \tlc0/n277_adj_50320 , 
         \tlc0/n276_adj_50323 , \tlc0/n243_adj_50322 , \tlc0/n173468 , 
         \tlc0/n173467 , \tlc0/n171_adj_50325 , \tlc0/n8_adj_50306 , 
         \tlc0/n190_adj_50332 , \tlc0/n238_adj_50336 , \tlc0/n83_adj_50337 , 
         \tlc0/n180_adj_49866 , \tlc0/n15_adj_50753 , \tlc0/n173779 , 
         \tlc0/n4_adj_50350 , \tlc0/n4_adj_49648 , \tlc0/n257_adj_50340 , 
         \tlc0/n287_adj_50351 , \tlc0/data[225] , \tlc0/n154964 , 
         \tlc0/n238_adj_50354 , \tlc0/n83_adj_50357 , \tlc0/n190_adj_50346 , 
         \tlc0/n256_adj_50358 , \tlc0/n193_adj_50347 , \tlc0/n257_adj_50365 , 
         \tlc0/data[226] , \tlc0/n287_adj_50367 , \tlc0/n154963 , 
         \tlc0/n200_adj_50370 , \tlc0/n248_adj_50373 , \tlc0/n94_adj_50385 , 
         \tlc0/n257_adj_50374 , \tlc0/n203_adj_50366 , \tlc0/n172699 , 
         \tlc0/n172684 , \tlc0/n173718 , \tlc0/n265_adj_50368 , 
         \tlc0/n93_adj_50381 , \tlc0/n174478 , \tlc0/n176726 , \tlc0/n176729 , 
         \tlc0/n173207 , \tlc0/n173208 , \tlc0/n61_adj_50349 , 
         \tlc0/n63_adj_50224 , \tlc0/n42_adj_50148 , \tlc0/n57_adj_50330 , 
         \tlc0/n61_adj_50386 , \tlc0/n152019 , \tlc0/n210_adj_50458 , 
         \tlc0/n237_adj_50390 , \tlc0/data[302] , \tlc0/n71_adj_50392 , 
         \tlc0/n204_adj_50384 , \tlc0/n173433 , \tlc0/n75 , 
         \tlc0/n277_adj_50394 , \tlc0/n176870 , \tlc0/data[111] , 
         \tlc0/n176873 , \tlc0/n176528 , \tlc0/n238_adj_50408 , 
         \tlc0/n83_adj_50409 , \tlc0/n190_adj_50399 , \tlc0/n176732 , 
         \tlc0/n176735 , \tlc0/n176402 , \tlc0/data[414] , 
         \tlc0/n266_adj_50424 , \tlc0/data[251] , \tlc0/n233_adj_50423 , 
         \tlc0/n492 , \tlc0/n176096 , \tlc0/n493 , \tlc0/n496 , \tlc0/n495 , 
         \tlc0/n247_adj_50422 , \tlc0/data[227] , \tlc0/n277_adj_50427 , 
         \tlc0/n154962 , \tlc0/n176738 , \tlc0/n247_adj_50428 , 
         \tlc0/n277_adj_50430 , \tlc0/n74_adj_50433 , \tlc0/n176744 , 
         \tlc0/n78_adj_50435 , \tlc0/n93_adj_50022 , \tlc0/n124_adj_50393 , 
         \tlc0/n174488 , \tlc0/n173444 , \tlc0/n85_adj_50441 , 
         \tlc0/n287_adj_50434 , \tlc0/n200_adj_50437 , \tlc0/n248_adj_50438 , 
         \tlc0/n94_adj_50440 , \tlc0/n296 , \tlc0/n263 , \tlc0/n257_adj_50444 , 
         \tlc0/n287_adj_50445 , \tlc0/data[105] , \tlc0/n176408 , 
         \tlc0/n176411 , \tlc0/n248_adj_50456 , \tlc0/n94_adj_50469 , 
         \tlc0/n200_adj_50455 , \tlc0/n235_adj_50459 , \tlc0/n123_adj_50460 , 
         \tlc0/data[525] , \tlc0/n176924 , \tlc0/data[524] , \tlc0/data[526] , 
         \tlc0/data[527] , \tlc0/n176927 , \tlc0/n237_adj_50461 , 
         \tlc0/data[238] , \tlc0/n267_adj_50462 , \tlc0/n154917 , 
         \tlc0/n63_adj_50452 , \tlc0/n266_adj_50478 , \tlc0/n62_adj_50446 , 
         \tlc0/n203_adj_50432 , \tlc0/n176198 , \tlc0/n421 , \tlc0/n422 , 
         \tlc0/n424 , \tlc0/n425 , \tlc0/data[241] , \tlc0/n286_adj_50490 , 
         \tlc0/n253_adj_50486 , \tlc0/n204_adj_49750 , \tlc0/n70_adj_50453 , 
         \tlc0/n176414 , \tlc0/n149_adj_50500 , \tlc0/n85 , \tlc0/n175976 , 
         \tlc0/data[531] , \tlc0/n175979 , \tlc0/n175985 , \tlc0/n175997 , 
         \tlc0/n175982 , \tlc0/n244_adj_50472 , \tlc0/n245_adj_50471 , 
         \tlc0/n248_adj_50468 , \tlc0/n247_adj_50466 , \tlc0/n175988 , 
         \tlc0/n175991 , \tlc0/state[1] , \tlc0/n11_adj_49279 , 
         \tlc0/n12_adj_49142 , \tlc0/state[0] , \tlc0/n158525 , 
         \tlc0/n48_adj_50509 , \tlc0/n43_adj_50328 , \tlc0/n154096 , 
         \tlc0/n51_adj_50510 , \tlc0/n54_adj_50511 , \tlc0/n286_adj_50516 , 
         \tlc0/n253_adj_50514 , \tlc0/n172678 , \tlc0/n173323 , \tlc0/n176942 , 
         \tlc0/n172690 , \tlc0/n172681 , \tlc0/n176132 , \tlc0/n176264 , 
         \tlc0/data[361] , \tlc0/data[363] , \tlc0/data[362] , \tlc0/n176267 , 
         \tlc0/n176534 , \tlc0/n97_adj_50734 , \tlc0/n49 , \tlc0/n174101 , 
         \tlc0/n276_adj_50544 , \tlc0/data[243] , \tlc0/n243_adj_50543 , 
         \tlc0/n176774 , \tlc0/n176060 , \tlc0/n346 , \tlc0/n326_adj_50870 , 
         \tlc0/n173569 , \tlc0/n173568 , \tlc0/n161_adj_50553 , 
         \tlc0/n14_adj_50477 , \tlc0/n176420 , \tlc0/n176423 , 
         \tlc0/n286_adj_50576 , \tlc0/n253_adj_50566 , \tlc0/n322 , 
         \tlc0/n323 , \tlc0/data[8] , \tlc0/n176576 , \tlc0/data[9] , 
         \tlc0/data[10] , \tlc0/data[11] , \tlc0/n173309 , 
         \tlc0/n276_adj_50596 , \tlc0/n243_adj_50595 , \tlc0/n176300 , 
         \tlc0/data[192] , \tlc0/n176303 , \tlc0/n176426 , \tlc0/n176429 , 
         \tlc0/n480 , \tlc0/n481 , \tlc0/data[484] , \tlc0/n174214 , 
         \tlc0/n183_adj_50620 , \tlc0/n235_adj_50619 , \tlc0/n357 , 
         \tlc0/n4_adj_50598 , \tlc0/n296_adj_50622 , \tlc0/n95_adj_50623 , 
         \tlc0/n233_adj_50621 , \tlc0/n176750 , \tlc0/n77_adj_50627 , 
         \tlc0/n141_adj_50261 , \tlc0/n92 , \tlc0/n7_adj_50198 , 
         \tlc0/n48_adj_50628 , \tlc0/n58_adj_50624 , \tlc0/n173554 , 
         \tlc0/n216_adj_50626 , \tlc0/n158257 , \tlc0/n201_adj_49213 , 
         \tlc0/n237_adj_50635 , \tlc0/data[319] , \tlc0/n201_adj_50630 , 
         \tlc0/n176558 , \tlc0/data[0] , \tlc0/data[3] , \tlc0/data[2] , 
         \tlc0/n173300 , \tlc0/n176288 , \tlc0/n257_adj_50646 , 
         \tlc0/n73_adj_50653 , \tlc0/n203_adj_50645 , \tlc0/n286_adj_50648 , 
         \tlc0/n84_adj_50649 , \tlc0/n223_adj_50647 , \tlc0/n176582 , 
         \tlc0/data[16] , \tlc0/data[19] , \tlc0/data[18] , \tlc0/n176585 , 
         \tlc0/data[365] , \tlc0/n176756 , \tlc0/data[364] , \tlc0/data[366] , 
         \tlc0/n176759 , \tlc0/n276_adj_50657 , \tlc0/n213_adj_50650 , 
         \tlc0/n176438 , \tlc0/data[129] , \tlc0/data[128] , \tlc0/data[131] , 
         \tlc0/n276_adj_50663 , \tlc0/n243_adj_50662 , \tlc0/n174142 , 
         \tlc0/n199_adj_50669 , \tlc0/n332 , \tlc0/n453 , \tlc0/n176210 , 
         \tlc0/n454 , \tlc0/n456 , \tlc0/n457 , \tlc0/n173540 , 
         \tlc0/n267_adj_50673 , \tlc0/n173549 , \tlc0/n257_adj_50916 , 
         \tlc0/data[136] , \tlc0/n176444 , \tlc0/data[137] , \tlc0/data[139] , 
         \tlc0/n176447 , \tlc0/n226_adj_50676 , \tlc0/n174174 , 
         \tlc0/n228_adj_50640 , \tlc0/n174171 , \tlc0/n238_adj_50416 , 
         \tlc0/n175994 , \tlc0/n237_adj_50417 , \tlc0/n240_adj_50413 , 
         \tlc0/n241_adj_50414 , \tlc0/n237_adj_50678 , \tlc0/data[231] , 
         \tlc0/n267_adj_50679 , \tlc0/n154949 , \tlc0/n173402 , \tlc0/n173401 , 
         \tlc0/n181_adj_50682 , \tlc0/n14_adj_50523 , \tlc0/n14_adj_50505 , 
         \tlc0/n39_adj_50691 , \tlc0/n27 , \tlc0/n48_adj_50492 , 
         \tlc0/n289_adj_50693 , \tlc0/n173612 , \tlc0/n173609 , 
         \tlc0/data[257] , \tlc0/n251_adj_50692 , \tlc0/n289_adj_50696 , 
         \tlc0/n173618 , \tlc0/n173615 , \tlc0/data[258] , 
         \tlc0/n251_adj_50695 , \tlc0/n8_adj_49704 , \tlc0/bit_offset[6] , 
         \tlc0/n176450 , \tlc0/n176453 , \tlc0/n8_adj_49772 , 
         \tlc0/n170_adj_50707 , \tlc0/n218_adj_50712 , \tlc0/n61 , 
         \tlc0/n264_adj_50713 , \tlc0/n257_adj_50714 , \tlc0/n173769 , 
         \tlc0/n227 , \tlc0/n260_adj_49518 , \tlc0/n211_adj_50715 , 
         \tlc0/n236_adj_49461 , \tlc0/n263_adj_50639 , \tlc0/n8_adj_50718 , 
         \tlc0/n257_adj_50717 , \tlc0/n287_adj_50721 , \tlc0/n176765 , 
         \tlc0/n176471 , \tlc0/n176762 , \tlc0/n176591 , \tlc0/n142_adj_50722 , 
         \tlc0/n174009 , \tlc0/n174008 , \tlc0/n14_adj_50520 , \tlc0/n151 , 
         \tlc0/n14_adj_50507 , \tlc0/n158884 , \tlc0/n158851 , \tlc0/n176540 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][2] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][2] 
         , \tlc0/n176543 , \tlc0/n174317 , \tlc0/n174316 , \tlc0/data[311] , 
         \tlc0/n247_adj_50727 , \tlc0/n211_adj_50724 , \tlc0/n213_adj_50726 , 
         \tlc0/n267_adj_50728 , \tlc0/n173647 , \tlc0/n279_adj_50835 , 
         \tlc0/n247_adj_50729 , \tlc0/data[233] , \tlc0/n277_adj_50730 , 
         \tlc0/n154943 , \tlc0/n286_adj_50733 , \tlc0/n84_adj_50738 , 
         \tlc0/n223_adj_50732 , \tlc0/n188_adj_50740 , \tlc0/n152076 , 
         \tlc0/n247_adj_50743 , \tlc0/n193_adj_50725 , \tlc0/n257_adj_50747 , 
         \tlc0/n224_adj_50746 , \tlc0/n267_adj_50750 , \tlc0/n213_adj_50748 , 
         \tlc0/data[357] , \tlc0/n176930 , \tlc0/data[358] , 
         \tlc0/n247_adj_50752 , \tlc0/n277_adj_50754 , \tlc0/n176456 , 
         \tlc0/n257_adj_50758 , \tlc0/n224_adj_50757 , \tlc0/n4_adj_49467 , 
         \tlc0/n176909 , \tlc0/n176906 , \tlc0/n31_adj_50050 , \tlc0/n175692 , 
         \tlc0/n176588 , \tlc0/data[25] , \tlc0/data[24] , \tlc0/data[27] , 
         \tlc0/data[26] , \tlc0/n167369 , \tlc0/n339 , \tlc0/n247_adj_50766 , 
         \tlc0/n47_adj_49888 , \tlc0/n173978 , \tlc0/n209_adj_50767 , 
         \tlc0/n223_adj_50773 , \tlc0/n277_adj_50774 , \tlc0/n176912 , 
         \tlc0/n176915 , \tlc0/n197_adj_50776 , \tlc0/n176546 , \tlc0/n174307 , 
         \tlc0/n237_adj_50777 , \tlc0/n267_adj_50778 , \tlc0/data[235] , 
         \tlc0/n154930 , \tlc0/n176270 , \tlc0/n230_adj_50208 , \tlc0/n176000 , 
         \tlc0/n229_adj_50220 , \tlc0/n233_adj_49907 , \tlc0/n232_adj_49899 , 
         \tlc0/n72_adj_49972 , \tlc0/n176120 , \tlc0/n71_adj_49979 , 
         \tlc0/n74_adj_50807 , \tlc0/n75_adj_50808 , \tlc0/n173457 , 
         \tlc0/n277_adj_50780 , \tlc0/n247_adj_50784 , \tlc0/n214_adj_50783 , 
         \tlc0/n247_adj_50786 , \tlc0/n214_adj_50781 , \tlc0/n8_adj_49722 , 
         \tlc0/n211_adj_50779 , \tlc0/n247_adj_50787 , \tlc0/n171_adj_50788 , 
         \tlc0/n173483 , \tlc0/n158896 , \tlc0/n176798 , \tlc0/n247_adj_50794 , 
         \tlc0/n277_adj_50795 , \tlc0/n176276 , \tlc0/n176279 , \tlc0/n176768 , 
         \tlc0/n176048 , \tlc0/n80_adj_49921 , \tlc0/n79_adj_49926 , 
         \tlc0/n82_adj_49915 , \tlc0/n83_adj_49918 , \tlc0/data[84] , 
         \tlc0/n418_adj_49996 , \tlc0/n417 , \tlc0/n276_adj_50802 , 
         \tlc0/n73_adj_50803 , \tlc0/n213_adj_50801 , \tlc0/n306_adj_50813 , 
         \tlc0/n41_adj_50380 , \tlc0/n174134 , \tlc0/n173_adj_50642 , 
         \tlc0/n174092 , \tlc0/n306_adj_50810 , \tlc0/n247_adj_50825 , 
         \tlc0/n211_adj_50814 , \tlc0/n207 , \tlc0/n174618 , 
         \tlc0/n7_adj_49211 , \tlc0/n13_adj_49148 , \tlc0/n176138 , 
         \tlc0/n334 , \tlc0/n335 , \tlc0/n337 , \tlc0/n338 , \tlc0/data[341] , 
         \tlc0/data[340] , \tlc0/n176780 , \tlc0/n176783 , \tlc0/n176555 , 
         \tlc0/n176552 , \tlc0/n173892 , \tlc0/n173282 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][6] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][6] 
         , \tlc0/n171_adj_50832 , \tlc0/n173519 , \tlc0/n176468 , 
         \tlc0/n213_adj_50849 , \tlc0/n276_adj_50850 , \tlc0/n161_adj_50859 , 
         \tlc0/n173494 , \tlc0/n237_adj_50861 , \tlc0/data[299] , 
         \tlc0/n71_adj_50436 , \tlc0/n204_adj_50860 , \tlc0/n221_adj_50865 , 
         \tlc0/n257_adj_50867 , \tlc0/n450 , \tlc0/n449 , \tlc0/data[140] , 
         \tlc0/n176792 , \tlc0/data[141] , \tlc0/n176795 , 
         \tlc0/n257_adj_50886 , \tlc0/n203_adj_50885 , \tlc0/data[247] , 
         \tlc0/n266_adj_50889 , \tlc0/n233_adj_50887 , \tlc0/n173231 , 
         \tlc0/n173232 , \tlc0/n176474 , \tlc0/n174498 , \tlc0/n175694 , 
         \tlc0/n173463 , \tlc0/n277_adj_50892 , \tlc0/n274_adj_49524 , 
         \tlc0/n228_adj_50896 , \tlc0/n72 , \tlc0/n180_adj_50895 , 
         \tlc0/n211_adj_50899 , \tlc0/n247_adj_50902 , \tlc0/n176480 , 
         \tlc0/n173179 , \tlc0/n173161 , \tlc0/n176819 , \tlc0/data[248] , 
         \tlc0/n286_adj_50914 , \tlc0/n253_adj_50913 , \tlc0/data[133] , 
         \tlc0/n176804 , \tlc0/data[132] , \tlc0/data[135] , \tlc0/data[134] , 
         \tlc0/n22_adj_50704 , \tlc0/n174601 , \tlc0/data[314] , 
         \tlc0/n257_adj_50924 , \tlc0/n221_adj_50897 , \tlc0/n176816 , 
         \tlc0/n8_adj_49517 , \tlc0/n213_adj_50929 , \tlc0/n267_adj_50931 , 
         \tlc0/n228_adj_50932 , \tlc0/n72_adj_49219 , \tlc0/n180_adj_50926 , 
         tlc_rd, \tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49063 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172444 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n167378 , tlc_empty, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n44 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49064 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172448 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n167377 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n47 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172164 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172368 , \tlc0/n151909 , 
         \tlc0/n241 , \tlc0/n154835 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][1] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][1] 
         , n44, n42, n46, \tlc0/n11_adj_49415 , \tlc0/n154514 , \tlc0/n15 , 
         \tlc0/n12_adj_50388 , \tlc0/n228 , \tlc0/n287_adj_50599 , 
         \tlc0/n15_adj_49075 , \tlc0/n238 , \tlc0/n243_adj_50589 , 
         \tlc0/n174351 , \tlc0/n19_adj_49894 , \tlc0/n11_adj_49165 , 
         \tlc0/n14_adj_49776 , \tlc0/n153897 , \tlc0/n80 , \tlc0/n153891 , 
         \tlc0/data[459] , \tlc0/n154978 , \tlc0/n183_adj_50878 , 
         \tlc0/n257_adj_50871 , \tlc0/n11 , \tlc0/n159 , \tlc0/n150_adj_50236 , 
         \tlc0/n14_adj_49323 , \tlc0/n9_adj_49301 , \tlc0/n173844 , 
         \tlc0/n173728 , \tlc0/n173752 , \tlc0/n8_adj_49856 , 
         \tlc0/n216_adj_50010 , \tlc0/n154746 , \tlc0/n154241 , \tlc0/n19 , 
         \tlc0/n58 , \tlc0/n160_adj_50561 , \tlc0/n187_adj_49083 , 
         \tlc0/n155148 , \tlc0/n11_adj_49523 , \tlc0/n19_adj_49084 , 
         \tlc0/n173525 , \tlc0/n174376 , \tlc0/n14_adj_49285 , 
         \tlc0/n13_adj_49583 , \tlc0/n158532 , \tlc0/n233_adj_50898 , 
         \tlc0/n15_adj_49086 , \tlc0/n218 , \tlc0/n266_adj_49676 , 
         \tlc0/n260_adj_50001 , \tlc0/n174593 , \tlc0/n253_adj_50465 , 
         \tlc0/n11_adj_49845 , \tlc0/n154744 , \tlc0/n150_adj_50571 , 
         \tlc0/n177_adj_49090 , \tlc0/n155147 , \tlc0/n14_adj_50041 , 
         \tlc0/n8_adj_49369 , \tlc0/n173961 , \tlc0/n12 , \tlc0/n173543 , 
         \tlc0/n174401 , \tlc0/n14_adj_49302 , \tlc0/n223_adj_50749 , 
         \tlc0/n10_adj_49091 , \tlc0/n173689 , \tlc0/n174026 , \tlc0/n18 , 
         \tlc0/n17_adj_49093 , \tlc0/n201_adj_50927 , \tlc0/n150_adj_50739 , 
         \tlc0/n177_adj_49106 , \tlc0/n155128 , \tlc0/n173848 , \tlc0/n14 , 
         \tlc0/n153899 , \tlc0/n187_adj_49293 , \tlc0/n155002 , \tlc0/n173333 , 
         \tlc0/n11_adj_49111 , \tlc0/n18_adj_49124 , \tlc0/n158542 , 
         \tlc0/n54_adj_50866 , \tlc0/n18_adj_49387 , \tlc0/n158212 , 
         \tlc0/n39 , \tlc0/n167299 , \tlc0/n8_adj_50683 , 
         \tlc0/n222_adj_50930 , \tlc0/n260_adj_50933 , \tlc0/n273_adj_50934 , 
         \tlc0/n263_adj_50464 , \tlc0/n11_adj_49877 , \tlc0/n154731 , 
         \tlc0/n158913 , \tlc0/n253_adj_50476 , \tlc0/n154732 , \tlc0/n173693 , 
         \tlc0/n8_adj_49608 , \tlc0/n226_adj_50590 , \tlc0/n4_adj_49116 , 
         \tlc0/n160_adj_50578 , \tlc0/n187_adj_49122 , \tlc0/n155146 , 
         \tlc0/n173840 , \tlc0/n91 , \tlc0/n17_adj_49766 , \tlc0/n153908 , 
         \tlc0/n158669 , \tlc0/n173854 , \tlc0/n173852 , \tlc0/n12_adj_49767 , 
         \tlc0/n200_adj_50232 , \tlc0/n256 , \tlc0/n173390 , 
         \tlc0/n8_adj_49125 , \tlc0/n219_adj_50915 , \tlc0/n14_adj_49127 , 
         \tlc0/n153898 , \tlc0/n206_adj_50600 , \tlc0/n246_adj_50809 , 
         \tlc0/n174104 , \tlc0/n174507 , \tlc0/n174508 , \tlc0/n174510 , 
         \tlc0/n91_adj_49128 , \tlc0/n17_adj_49748 , \tlc0/n253_adj_49880 , 
         \tlc0/n154733 , \tlc0/n173699 , \tlc0/n226_adj_50525 , 
         \tlc0/n8_adj_49130 , \tlc0/n277_adj_49955 , \tlc0/n256_adj_49843 , 
         \tlc0/n174228 , \tlc0/n240 , \tlc0/n243_adj_49878 , \tlc0/n154739 , 
         \tlc0/n195 , \tlc0/data[87] , \tlc0/n11_adj_49134 , 
         \tlc0/n165_adj_50593 , \tlc0/n205 , \tlc0/n235_adj_49984 , 
         \tlc0/n154432 , \tlc0/n8_adj_49985 , \tlc0/n220_adj_49950 , 
         \tlc0/n167361 , \tlc0/n173534 , \tlc0/n12_adj_49143 , \tlc0/n173516 , 
         \tlc0/n174366 , \tlc0/n14_adj_49785 , \tlc0/n223_adj_50863 , 
         \tlc0/n210_adj_49146 , \tlc0/n174176 , \tlc0/n253_adj_49476 , 
         \tlc0/n11_adj_49817 , \tlc0/n154740 , \tlc0/n243_adj_49399 , 
         \tlc0/n154741 , \tlc0/n173712 , \tlc0/n216_adj_50143 , 
         \tlc0/n8_adj_49246 , \tlc0/n174169 , \tlc0/n4_adj_49147 , 
         \tlc0/n174152 , \tlc0/n174153 , \tlc0/n36 , \tlc0/n174004 , 
         \tlc0/n174003 , \tlc0/n174005 , \tlc0/n174002 , \tlc0/n173360 , 
         \tlc0/n243_adj_49151 , \tlc0/n238_adj_49150 , \tlc0/n174258 , 
         \tlc0/n19_adj_49164 , \tlc0/n154976 , \tlc0/n15_adj_49247 , 
         \tlc0/n10_adj_50329 , \tlc0/n154331 , \tlc0/n54940[0] , 
         \tlc0/n54934[0] , \tlc0/n246 , \tlc0/n34_adj_49442 , 
         \tlc0/n243_adj_49337 , \tlc0/n154742 , \tlc0/n173716 , 
         \tlc0/n216_adj_50723 , \tlc0/n158747 , \tlc0/n173829 , \tlc0/n173732 , 
         \tlc0/n216_adj_50364 , \tlc0/n154751 , \tlc0/n289 , \tlc0/n173789 , 
         \tlc0/n173791 , \tlc0/n359_adj_50826 , \tlc0/n173411 , 
         \tlc0/n233_adj_49217 , \tlc0/n154753 , \tlc0/n173736 , 
         \tlc0/n206_adj_50203 , \tlc0/n14_adj_49168 , \tlc0/n13_adj_49167 , 
         \tlc0/n14_adj_49284 , \tlc0/n174232 , \tlc0/n8_adj_49176 , 
         \tlc0/n154855 , \tlc0/n244_adj_50905 , \tlc0/n243_adj_49214 , 
         \tlc0/n11_adj_49818 , \tlc0/n154754 , \tlc0/n173740 , 
         \tlc0/n216_adj_50078 , \tlc0/n60 , \tlc0/n173802 , \tlc0/n173804 , 
         \tlc0/n14_adj_49190 , \tlc0/n153900 , \tlc0/n154974 , 
         \tlc0/n203_adj_49192 , \tlc0/n233_adj_49194 , \tlc0/n154755 , 
         \tlc0/n173744 , \tlc0/n206_adj_50819 , \tlc0/n173991 , 
         \tlc0/n317_adj_50450 , \tlc0/n158251 , \tlc0/n321_adj_50448 , 
         \tlc0/n167455 , \tlc0/data[456] , \tlc0/n102 , \tlc0/n233_adj_49193 , 
         \tlc0/n154756 , \tlc0/n173748 , \tlc0/n206_adj_50519 , 
         \tlc0/n51_adj_49204 , \tlc0/n153969 , \tlc0/n154383 , \tlc0/n154162 , 
         \tlc0/n45_adj_50901 , \tlc0/n153471 , \tlc0/n158227 , 
         \tlc0/n8_adj_50796 , \tlc0/n215 , \tlc0/n185_adj_50817 , 
         \tlc0/n154344 , \tlc0/n23_adj_50881 , \tlc0/n34_adj_49446 , 
         \tlc0/n210_adj_49210 , \tlc0/n11_adj_49209 , \tlc0/n180_adj_50821 , 
         \tlc0/n140 , \tlc0/n170_adj_49865 , \tlc0/n158200 , \tlc0/n154118 , 
         \tlc0/n60_adj_50117 , \tlc0/n14_adj_49224 , \tlc0/n153901 , 
         \tlc0/n154973 , \tlc0/n153893 , \tlc0/n196 , \tlc0/n154757 , 
         \tlc0/n78017[0] , \tlc0/n80_adj_49225 , \tlc0/data[455] , 
         \tlc0/n200_adj_49226 , \tlc0/n170_adj_50827 , \tlc0/n233 , 
         \tlc0/n154743 , \tlc0/n173720 , \tlc0/n206_adj_50363 , 
         \tlc0/n200_adj_49227 , \tlc0/n170_adj_50828 , \tlc0/n12_adj_49230 , 
         \tlc0/n153483 , \tlc0/n185_adj_49232 , \tlc0/n190_adj_49233 , 
         \tlc0/n173886 , \tlc0/n173884 , \tlc0/n14_adj_49514 , 
         \tlc0/n4_adj_49274 , \tlc0/n158314 , \tlc0/n190_adj_49239 , 
         \tlc0/n160_adj_50829 , \tlc0/n173677 , \tlc0/n303 , 
         \tlc0/n228_adj_49248 , \tlc0/n233_adj_50077 , \tlc0/n154780 , 
         \tlc0/n19_adj_49252 , \tlc0/n173510 , \tlc0/n209 , 
         \tlc0/n204_adj_50159 , \tlc0/n11_adj_49914 , \tlc0/n173955 , 
         \tlc0/n154902 , \tlc0/n200_adj_49254 , \tlc0/n170_adj_50833 , 
         \tlc0/n190_adj_49255 , \tlc0/n160_adj_50839 , \tlc0/n190_adj_49256 , 
         \tlc0/n160_adj_50843 , \tlc0/n173605 , \tlc0/n164 , \tlc0/n173868 , 
         \tlc0/n17_adj_49258 , \tlc0/n180_adj_49263 , \tlc0/n150_adj_50845 , 
         \tlc0/n243_adj_49265 , \tlc0/n238_adj_49264 , \tlc0/n19_adj_49278 , 
         \tlc0/n174285 , \tlc0/n154960 , \tlc0/n241_adj_49541 , 
         \tlc0/n175_adj_49266 , \tlc0/n174000 , \tlc0/n314 , 
         \tlc0/n200_adj_49267 , \tlc0/n170_adj_50847 , \tlc0/n14_adj_49270 , 
         \tlc0/n153902 , \tlc0/n153894 , \tlc0/n154983 , \tlc0/n91_adj_49271 , 
         \tlc0/n1 , \tlc0/n173819 , \tlc0/n315 , \tlc0/n232_adj_49281 , 
         \tlc0/n178_adj_49280 , \tlc0/n8_adj_49582 , \tlc0/n175_adj_50844 , 
         \tlc0/data[89] , \tlc0/n155042 , \tlc0/n174012 , \tlc0/n174011 , 
         \tlc0/n173446 , \tlc0/n236_adj_49334 , \tlc0/n5_adj_49913 , 
         \tlc0/n173983 , \tlc0/n247_adj_49469 , \tlc0/n11_adj_49289 , 
         \tlc0/n154150 , \tlc0/data[479] , \tlc0/n14_adj_49347 , 
         \tlc0/n167_adj_50900 , \tlc0/n172124 , \tlc0/n54 , \tlc0/n154506 , 
         \tlc0/n48 , \tlc0/n158390 , \tlc0/n6_adj_49312 , \tlc0/n174495 , 
         \tlc0/n41_adj_50618 , \tlc0/n6_adj_50638 , \tlc0/n198 , 
         \tlc0/n195_adj_50768 , \tlc0/n174312 , \tlc0/n14_adj_49303 , 
         \tlc0/n153903 , \tlc0/n153895 , \tlc0/n158454 , \tlc0/n174037 , 
         \tlc0/n174036 , \tlc0/n191 , \tlc0/n4_adj_49332 , \tlc0/n153652 , 
         \tlc0/n91_adj_49309 , \tlc0/n17_adj_49775 , \tlc0/n158347 , 
         \tlc0/n14_adj_49313 , \tlc0/n174359 , \tlc0/n174263 , 
         \tlc0/n12_adj_50296 , \tlc0/n243_adj_50415 , \tlc0/n154476 , 
         \tlc0/n278_adj_50233 , \tlc0/n221_adj_50268 , \tlc0/n205_adj_49315 , 
         \tlc0/n175_adj_50402 , \tlc0/n173374 , \tlc0/n54_adj_50197 , 
         \tlc0/n252 , \tlc0/n172031 , \tlc0/n43_adj_49858 , \tlc0/n172388 , 
         \tlc0/n258_adj_49320 , \tlc0/n173679 , \tlc0/n81 , \tlc0/n173835 , 
         \tlc0/n173876 , \tlc0/n173860 , \tlc0/n14_adj_49329 , \tlc0/n153904 , 
         \tlc0/n153896 , \tlc0/n11_adj_49382 , \tlc0/n194_adj_49383 , 
         \tlc0/n19_adj_49384 , \tlc0/n14_adj_49402 , \tlc0/n13_adj_49401 , 
         \tlc0/n102_adj_49333 , \tlc0/n261 , \tlc0/n200_adj_49340 , 
         \tlc0/n223_adj_49992 , \tlc0/data[478] , \tlc0/n177_adj_49640 , 
         \tlc0/n187_adj_49348 , \tlc0/n14_adj_49641 , \tlc0/data[470] , 
         \tlc0/n154998 , \tlc0/data[473] , \tlc0/n6_adj_50904 , \tlc0/n154455 , 
         \tlc0/n174509 , \tlc0/n307 , \tlc0/n211_adj_50666 , 
         \tlc0/n12_adj_49986 , \tlc0/n174040 , \tlc0/n173784 , \tlc0/n172051 , 
         \tlc0/n172043 , \tlc0/n51_adj_49808 , \tlc0/n154105 , 
         \tlc0/n241_adj_49372 , \tlc0/n173370 , \tlc0/n195_adj_50369 , 
         \tlc0/n195_adj_49378 , \tlc0/n200_adj_49379 , \tlc0/n154861 , 
         \tlc0/n173880 , \tlc0/n173882 , \tlc0/n173864 , \tlc0/n231_adj_49419 , 
         \tlc0/n154992 , \tlc0/n228_adj_49386 , \tlc0/n16_adj_49619 , 
         \tlc0/n165 , \tlc0/n173359 , \tlc0/n178_adj_49407 , 
         \tlc0/n15_adj_50067 , \tlc0/n16_adj_49789 , \tlc0/n154427 , 
         \tlc0/n15_adj_49406 , \tlc0/n155131 , \tlc0/n258_adj_49414 , 
         \tlc0/n14_adj_49427 , \tlc0/n173598 , \tlc0/n72470[0] , 
         \tlc0/n8_adj_49425 , \tlc0/n154165 , \tlc0/n45 , \tlc0/n7_adj_49424 , 
         \tlc0/n154171 , \tlc0/n251 , \tlc0/n154909 , \tlc0/n248_adj_49430 , 
         \tlc0/n238_adj_49431 , \tlc0/n174586 , \tlc0/n303_adj_49790 , 
         \tlc0/n377 , \tlc0/n210_adj_49439 , \tlc0/n195_adj_49440 , 
         \tlc0/n200_adj_49441 , \tlc0/n173878 , \tlc0/n154860 , 
         \tlc0/n198_adj_49560 , \tlc0/n173587 , \tlc0/n7_adj_49444 , 
         \tlc0/n32_adj_49447 , \tlc0/n174493 , \tlc0/n15_adj_49449 , 
         \tlc0/n12_adj_49765 , \tlc0/n168_adj_49450 , \tlc0/n16_adj_49947 , 
         \tlc0/n137 , \tlc0/n155130 , \tlc0/n15_adj_49451 , 
         \tlc0/n168_adj_49452 , \tlc0/n16_adj_49841 , \tlc0/n12_adj_49454 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][7] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][7] 
         , \tlc0/n154776 , \tlc0/n4_adj_49462 , \tlc0/n58924[0] , 
         \tlc0/n78828[0] , \tlc0/n171_adj_50769 , \tlc0/n22 , \tlc0/n173764 , 
         \tlc0/n170_adj_50250 , \tlc0/n154310 , \tlc0/n154161 , 
         \tlc0/n53_adj_50582 , \tlc0/n60_adj_50583 , \tlc0/n43_adj_50584 , 
         \tlc0/n225_adj_49481 , \tlc0/n204_adj_50771 , \tlc0/n14_adj_50869 , 
         \tlc0/n198_adj_50864 , \tlc0/n63_adj_49482 , \tlc0/n25 , 
         \tlc0/n173606 , \tlc0/n154792 , \tlc0/n173987 , \tlc0/n210_adj_50049 , 
         \tlc0/n205_adj_49692 , \tlc0/n173846 , \tlc0/n154849 , \tlc0/n173994 , 
         \tlc0/n187_adj_50848 , \tlc0/n187_adj_49590 , \tlc0/n195_adj_50231 , 
         \tlc0/n173344 , \tlc0/n268_adj_49487 , \tlc0/n8_adj_49488 , 
         \tlc0/n167 , \tlc0/n241_adj_50831 , \tlc0/n173650 , \tlc0/n154761 , 
         \tlc0/n8_adj_49489 , \tlc0/n154782 , \tlc0/n154772 , \tlc0/n154006 , 
         \tlc0/n154008 , \tlc0/n59 , \tlc0/n154011 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][4] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][4] 
         , \tlc0/n8_adj_49494 , \tlc0/n229_adj_49493 , \tlc0/n173476 , 
         \tlc0/n8_adj_50092 , \tlc0/n173676 , \tlc0/n12_adj_49522 , 
         \tlc0/n210_adj_50352 , \tlc0/n205_adj_49515 , \tlc0/n173850 , 
         \tlc0/n154850 , \tlc0/n9_adj_49502 , \tlc0/n154698 , \tlc0/n174197 , 
         \tlc0/n7_adj_49195 , \tlc0/n380 , \tlc0/n28_adj_50447 , 
         \tlc0/n173686 , \tlc0/n395 , \tlc0/n174119 , \tlc0/n174118 , 
         \tlc0/n10_adj_49613 , \tlc0/n8_adj_49507 , \tlc0/n154830 , 
         \tlc0/n173608 , \tlc0/n205_adj_49508 , \tlc0/n210_adj_49509 , 
         \tlc0/n173838 , \tlc0/n173836 , \tlc0/n154846 , \tlc0/n208_adj_49554 , 
         \tlc0/n208_adj_50004 , \tlc0/n173349 , \tlc0/n188_adj_50882 , 
         \tlc0/n173347 , \tlc0/n59750[0] , \tlc0/n221_adj_49519 , 
         \tlc0/n172003 , \tlc0/n172002 , \tlc0/n153977 , \tlc0/n10_adj_49520 , 
         \tlc0/n253_adj_50690 , \tlc0/n239_adj_50689 , \tlc0/n154867 , 
         \tlc0/n4_adj_49527 , \tlc0/n181 , \tlc0/n184_adj_49567 , 
         \tlc0/n158745 , \tlc0/n173831 , \tlc0/n154324 , \tlc0/n154325 , 
         \tlc0/n154425 , \tlc0/n8_adj_49919 , \tlc0/n56481[0] , 
         \tlc0/n147902[0] , \tlc0/n223_adj_49536 , \tlc0/n218_adj_49535 , 
         \tlc0/n174338 , \tlc0/n154859 , \tlc0/n193_adj_49296 , 
         \tlc0/n58118[0] , \tlc0/n78038[0] , \tlc0/n173626 , 
         \tlc0/n4_adj_49547 , \tlc0/n310 , \tlc0/n333 , \tlc0/n9_adj_49548 , 
         \tlc0/n154321 , \tlc0/n154101 , \tlc0/n8_adj_49551 , 
         \tlc0/n160_adj_49550 , \tlc0/n190_adj_49555 , \tlc0/n174526 , 
         \tlc0/n174527 , \tlc0/n215_adj_49557 , \tlc0/n220_adj_49558 , 
         \tlc0/n173833 , \tlc0/n204_adj_49563 , \tlc0/n209_adj_50606 , 
         \tlc0/n174122 , \tlc0/n398 , \tlc0/n264_adj_49954 , \tlc0/n158168 , 
         \tlc0/n14_adj_49572 , \tlc0/n220_adj_49576 , \tlc0/n215_adj_49575 , 
         \tlc0/n173822 , \tlc0/n173824 , \tlc0/n154843 , \tlc0/n218_adj_49556 , 
         \tlc0/n14_adj_50360 , \tlc0/n99_adj_50371 , \tlc0/n17_adj_49578 , 
         \tlc0/n192_adj_49912 , \tlc0/n173424 , \tlc0/n233_adj_49579 , 
         \tlc0/n194_adj_50155 , \tlc0/n195_adj_50308 , \tlc0/n158247 , 
         \tlc0/n172021 , \tlc0/n8_adj_49580 , \tlc0/n205_adj_49581 , 
         \tlc0/n14_adj_49787 , \tlc0/n174393 , \tlc0/n8_adj_49586 , 
         \tlc0/n231_adj_50089 , \tlc0/n154878 , \tlc0/n228_adj_49587 , 
         \tlc0/n233_adj_49978 , \tlc0/n19_adj_49716 , \tlc0/n11_adj_49588 , 
         \tlc0/n214_adj_49589 , \tlc0/n14_adj_49591 , \tlc0/n154996 , 
         \tlc0/n231_adj_49868 , \tlc0/n154919 , \tlc0/n228_adj_49592 , 
         \tlc0/n233_adj_50047 , \tlc0/n174304 , \tlc0/n19_adj_50048 , 
         \tlc0/n11_adj_49603 , \tlc0/n214_adj_49604 , \tlc0/n221_adj_49935 , 
         \tlc0/n154908 , \tlc0/n218_adj_49611 , \tlc0/n223_adj_50405 , 
         \tlc0/n218_adj_49612 , \tlc0/n208_adj_49615 , \tlc0/n213_adj_50654 , 
         \tlc0/n228_adj_49617 , \tlc0/n154821 , \tlc0/n16_adj_49801 , 
         \tlc0/data[347] , \tlc0/n230_adj_50658 , \tlc0/n141 , 
         \tlc0/n225_adj_49625 , \tlc0/n230_adj_49626 , \tlc0/n173814 , 
         \tlc0/n173816 , \tlc0/n214_adj_49629 , \tlc0/n14_adj_49628 , 
         \tlc0/n4_adj_50720 , \tlc0/n177315 , \tlc0/n239_adj_49632 , 
         \tlc0/n173395 , \tlc0/n150 , \tlc0/n180_adj_49644 , 
         \tlc0/n252_adj_49638 , \tlc0/n183_adj_50157 , \tlc0/n14_adj_49639 , 
         \tlc0/n158751 , \tlc0/n13_adj_50053 , \tlc0/n174573 , \tlc0/n174541 , 
         \tlc0/n155011 , \tlc0/n174014 , \tlc0/n211_adj_50719 , 
         \tlc0/n210_adj_49646 , \tlc0/n205_adj_49645 , \tlc0/n154858 , 
         \tlc0/n208_adj_49506 , \tlc0/n204_adj_50501 , \tlc0/n14_adj_49647 , 
         \tlc0/n227_adj_50326 , \tlc0/n11_adj_50086 , \tlc0/n217_adj_50420 , 
         \tlc0/n19_adj_50080 , \tlc0/n154258 , \tlc0/n174558 , 
         \tlc0/n74_adj_50204 , \tlc0/n60_adj_49850 , \tlc0/n14_adj_49651 , 
         \tlc0/n13_adj_49650 , \tlc0/n14_adj_49721 , \tlc0/n184_adj_49862 , 
         \tlc0/n14_adj_49652 , \tlc0/n197_adj_50290 , \tlc0/n207_adj_50403 , 
         \tlc0/n174550 , \tlc0/n173988 , \tlc0/n11_adj_49655 , \tlc0/n224 , 
         \tlc0/n14_adj_49657 , \tlc0/n217_adj_50506 , \tlc0/n207_adj_50533 , 
         \tlc0/n174566 , \tlc0/n174060 , \tlc0/n174059 , \tlc0/n160_adj_49660 , 
         \tlc0/n190_adj_49661 , \tlc0/n14_adj_49665 , \tlc0/n217_adj_50085 , 
         \tlc0/n207_adj_50592 , \tlc0/n174574 , \tlc0/n154766 , 
         \tlc0/n14_adj_49668 , \tlc0/n217_adj_50171 , \tlc0/n227_adj_50631 , 
         \tlc0/n204_adj_50935 , \tlc0/n14_adj_49707 , \tlc0/n4_adj_50928 , 
         \tlc0/n14_adj_49671 , \tlc0/n217_adj_50377 , \tlc0/n207_adj_50602 , 
         \tlc0/n174578 , \tlc0/n174156 , \tlc0/n14_adj_49675 , 
         \tlc0/n227_adj_50412 , \tlc0/n237_adj_50855 , \tlc0/n174516 , 
         \tlc0/n14_adj_49678 , \tlc0/n227_adj_50499 , \tlc0/n217_adj_50591 , 
         \tlc0/n174570 , \tlc0/n14_adj_49682 , \tlc0/n197_adj_49681 , 
         \tlc0/n154994 , \tlc0/n14_adj_50252 , \tlc0/n57350[0] , 
         \tlc0/n57324[0] , \tlc0/n176465 , \tlc0/n173235 , 
         \tlc0/n204_adj_50213 , \tlc0/n168_adj_49686 , \tlc0/n15_adj_50114 , 
         \tlc0/n155126 , \tlc0/n14_adj_49689 , \tlc0/n173872 , \tlc0/n173874 , 
         \tlc0/n223_adj_50087 , \tlc0/n154879 , \tlc0/n208_adj_49571 , 
         \tlc0/n55707[0] , \tlc0/n4_adj_49696 , \tlc0/n191_adj_49695 , 
         \tlc0/n194_adj_49715 , \tlc0/n229_adj_49698 , \tlc0/bit_offset[5] , 
         \tlc0/color_bit_counter[0] , \tlc0/color_bit_counter[1] , 
         \tlc0/color_bit_counter[3] , \tlc0/color_bit_counter[2] , 
         \tlc0/bit_offset[8] , \tlc0/bit_offset[7] , \tlc0/n172933 , 
         \tlc0/data[74] , \tlc0/n194_adj_50129 , \tlc0/n174063 , 
         \tlc0/n14_adj_49711 , \tlc0/n204_adj_50136 , \tlc0/n194_adj_50353 , 
         \tlc0/n4_adj_50339 , \tlc0/data[72] , \tlc0/n204_adj_50211 , 
         \tlc0/n174124 , \tlc0/n174123 , \tlc0/n150_adj_49720 , 
         \tlc0/n180_adj_49723 , \tlc0/n131273[0] , \tlc0/n18_adj_49673 , 
         \tlc0/n158334 , \tlc0/n154093 , \tlc0/n154799 , \tlc0/n15_adj_49726 , 
         \tlc0/n158_adj_49727 , \tlc0/n16_adj_49769 , \tlc0/n155127 , 
         \tlc0/n69_adj_49732 , \tlc0/n200_adj_49740 , \tlc0/n195_adj_49739 , 
         \tlc0/n173870 , \tlc0/n154857 , \tlc0/n198_adj_49534 , \tlc0/n158853 , 
         \tlc0/n158_adj_49745 , \tlc0/n155125 , \tlc0/n35 , 
         \tlc0/n55_adj_49892 , \tlc0/n154294 , \tlc0/n45_adj_49747 , 
         \tlc0/n153797 , \tlc0/n154295 , \tlc0/n158382 , \tlc0/n14_adj_50130 , 
         \tlc0/n184_adj_50127 , \tlc0/n134_adj_50568 , \tlc0/n150_adj_49751 , 
         \tlc0/n180_adj_49753 , \tlc0/n80_adj_49755 , \tlc0/n158_adj_49756 , 
         \tlc0/n155124 , \tlc0/n233_adj_49758 , \tlc0/n174272 , \tlc0/n148 , 
         \tlc0/n155122 , \tlc0/n194_adj_50291 , \tlc0/n9_adj_50677 , 
         \tlc0/n177141 , \tlc0/n174105 , \tlc0/n174128 , \tlc0/n197_adj_50021 , 
         \tlc0/n174491 , \tlc0/n158388 , \tlc0/n178_adj_50564 , 
         \tlc0/n15_adj_50101 , \tlc0/n173862 , \tlc0/n158_adj_50315 , 
         \tlc0/n15_adj_50081 , \tlc0/n155132 , \tlc0/n178_adj_50538 , 
         \tlc0/n225_adj_50484 , \tlc0/n4_adj_49774 , \tlc0/n181_adj_49773 , 
         \tlc0/n153905 , \tlc0/n154969 , \tlc0/n174354 , \tlc0/n91_adj_49781 , 
         \tlc0/data[451] , \tlc0/n174127 , \tlc0/n11_adj_49784 , 
         \tlc0/n229_adj_49783 , \tlc0/n369 , \tlc0/n174612 , \tlc0/n174610 , 
         \tlc0/n173527 , \tlc0/n178_adj_50299 , \tlc0/n12_adj_50761 , 
         \tlc0/n78 , \tlc0/n93_adj_49793 , \tlc0/n16_adj_49799 , 
         \tlc0/data[338] , \tlc0/n250_adj_50910 , \tlc0/n16_adj_49800 , 
         \tlc0/data[337] , \tlc0/n250_adj_50918 , \tlc0/n173381 , 
         \tlc0/data[339] , \tlc0/n240_adj_50906 , \tlc0/n14_adj_50586 , 
         \tlc0/n16_adj_49804 , \tlc0/n15_adj_49803 , \tlc0/n147905[0] , 
         \tlc0/n148319[0] , \tlc0/n173977 , \tlc0/n77 , \tlc0/n16_adj_49805 , 
         \tlc0/n102_adj_49806 , \tlc0/n153907 , \tlc0/n158494 , \tlc0/n154106 , 
         \tlc0/n38_adj_50744 , \tlc0/n8_adj_49812 , \tlc0/n175_adj_49811 , 
         \tlc0/n155045 , \tlc0/n155044 , \tlc0/n8_adj_49814 , 
         \tlc0/n182_adj_49813 , \tlc0/n154840 , \tlc0/n231_adj_49901 , 
         \tlc0/n220_adj_49821 , \tlc0/n233_adj_49822 , \tlc0/data[351] , 
         \tlc0/n242_adj_49825 , \tlc0/n190_adj_49829 , \tlc0/n174468 , 
         \tlc0/n172424 , \tlc0/n174140 , \tlc0/n16_adj_49831 , 
         \tlc0/n148370[0] , \tlc0/n249_adj_49832 , \tlc0/n8_adj_49833 , 
         \tlc0/n173491 , \tlc0/n158403 , \tlc0/n154308 , \tlc0/n154307 , 
         \tlc0/n154306 , \tlc0/n243_adj_49836 , \tlc0/n24 , 
         \tlc0/n194_adj_49839 , \tlc0/n31_adj_49840 , \tlc0/n168_adj_50304 , 
         \tlc0/n155133 , \tlc0/n173584 , \tlc0/n239_adj_49867 , \tlc0/n173596 , 
         \tlc0/n8_adj_50567 , \tlc0/n173352 , \tlc0/n372 , 
         \tlc0/n248_adj_50912 , \tlc0/n235_adj_50922 , \tlc0/n173795 , 
         \tlc0/n158386 , \tlc0/n172106 , \tlc0/n154423 , \tlc0/n167557 , 
         \tlc0/n51_adj_49861 , \tlc0/n45_adj_49863 , \tlc0/n167312 , 
         \tlc0/n158190 , \tlc0/n173560 , \tlc0/n15_adj_49869 , 
         \tlc0/n148523[0] , \tlc0/n148574[0] , \tlc0/n58113[0] , 
         \tlc0/n174487 , \tlc0/n16_adj_49870 , \tlc0/n16_adj_50348 , 
         \tlc0/n154734 , \tlc0/n154119 , \tlc0/n48_adj_50894 , \tlc0/n174501 , 
         \tlc0/n54_adj_50454 , \tlc0/n173812 , \tlc0/n154346 , \tlc0/n154347 , 
         \tlc0/n153621 , \tlc0/n189 , \tlc0/n199_adj_50335 , 
         \tlc0/n194_adj_50334 , \tlc0/n154903 , \tlc0/n153473 , \tlc0/n158235 , 
         \tlc0/n158740 , \tlc0/n210_adj_49885 , \tlc0/n205_adj_49884 , 
         \tlc0/n154854 , \tlc0/n208 , \tlc0/n174066 , \tlc0/n174234 , 
         \tlc0/n174416 , \tlc0/n77_adj_49889 , \tlc0/n8_adj_49891 , 
         \tlc0/n231_adj_49890 , \tlc0/n173666 , \tlc0/n154682 , \tlc0/n154716 , 
         \tlc0/n240_adj_50530 , \tlc0/n165_adj_49898 , \tlc0/n155033 , 
         \tlc0/n195_adj_49908 , \tlc0/data[91] , \tlc0/n174161 , 
         \tlc0/n173800 , \tlc0/n4_adj_49906 , \tlc0/n8_adj_50656 , 
         \tlc0/n212_adj_50708 , \tlc0/n154828 , \tlc0/n154681 , 
         \tlc0/n160_adj_49967 , \tlc0/n173331 , \tlc0/n173866 , \tlc0/n173975 , 
         \tlc0/n173990 , \tlc0/n173562 , \tlc0/n57_adj_49922 , \tlc0/n173813 , 
         \tlc0/n29_adj_49923 , \tlc0/n154426 , \tlc0/n154107 , \tlc0/n154109 , 
         \tlc0/n154422 , \tlc0/n66 , \tlc0/n172107 , \tlc0/n154680 , 
         \tlc0/n8_adj_49946 , \tlc0/n175_adj_49945 , \tlc0/n155032 , 
         \tlc0/n155 , \tlc0/n155018 , \tlc0/n168_adj_50301 , \tlc0/n155145 , 
         \tlc0/n205_adj_49949 , \tlc0/n179 , \tlc0/n5_adj_50856 , \tlc0/n234 , 
         \tlc0/n237_adj_49956 , \tlc0/n21 , \tlc0/n153892 , \tlc0/n154965 , 
         \tlc0/n154778 , \tlc0/n165_adj_49961 , \tlc0/n195_adj_49971 , 
         \tlc0/sout_N_49040[9] , \tlc0/n171958 , \tlc0/sout_N_49039 , 
         \tlc0/n235_adj_49269 , \tlc0/n172072 , \tlc0/n240_adj_49966 , 
         \tlc0/n173576 , \tlc0/n173567 , \tlc0/n177_adj_49977 , \tlc0/n155008 , 
         \tlc0/n229_adj_50518 , \tlc0/n54156[0] , \tlc0/n54150[0] , 
         \tlc0/n6_adj_49987 , \tlc0/n77_adj_50879 , \tlc0/n66_adj_50868 , 
         \tlc0/n173578 , \tlc0/n273 , \tlc0/n158757 , \tlc0/n174016 , 
         \tlc0/n8_adj_49990 , \tlc0/n185_adj_49989 , \tlc0/n155049 , 
         \tlc0/n185_adj_50876 , \tlc0/n173465 , \tlc0/n76 , 
         \tlc0/n86_adj_50076 , \tlc0/data[82] , \tlc0/n215_adj_49995 , 
         \tlc0/n173579 , \tlc0/n173580 , \tlc0/n174585 , \tlc0/n165_adj_50003 , 
         \tlc0/n195_adj_50008 , \tlc0/n166 , \tlc0/n210_adj_50006 , 
         \tlc0/n205_adj_50007 , \tlc0/data[86] , \tlc0/n8_adj_50017 , 
         \tlc0/n173536 , \tlc0/n298_adj_50862 , \tlc0/n123 , 
         \tlc0/n175_adj_50026 , \tlc0/n205_adj_50028 , \tlc0/n187_adj_50030 , 
         \tlc0/n155007 , \tlc0/n174589 , \tlc0/n173949 , \tlc0/n173947 , 
         \tlc0/n173965 , \tlc0/n188_adj_50201 , \tlc0/n155150 , \tlc0/n173459 , 
         \tlc0/n261_adj_50051 , \tlc0/n173603 , \tlc0/n154839 , 
         \tlc0/n125_adj_50762 , \tlc0/n174561 , \tlc0/n174582 , \tlc0/n174553 , 
         \tlc0/n236_adj_50054 , \tlc0/n235_adj_49174 , \tlc0/n171986 , 
         \tlc0/n154573 , \tlc0/n12_adj_50058 , \tlc0/n197_adj_50062 , 
         \tlc0/data[465] , \tlc0/n154987 , \tlc0/n154719 , \tlc0/n174094 , 
         \tlc0/n174093 , \tlc0/n155062 , \tlc0/n174045 , \tlc0/n174044 , 
         \tlc0/n191_adj_50071 , \tlc0/n4_adj_50072 , \tlc0/n174542 , 
         \tlc0/n174531 , \tlc0/n173856 , \tlc0/n173858 , \tlc0/n220_adj_50181 , 
         \tlc0/n173957 , \tlc0/n37_adj_50697 , \tlc0/n173953 , \tlc0/n173951 , 
         \tlc0/n259_adj_50091 , \tlc0/n185_adj_50093 , \tlc0/n155047 , 
         \tlc0/n215_adj_50098 , \tlc0/n173375 , \tlc0/n174514 , \tlc0/n174097 , 
         \tlc0/n174540 , \tlc0/n174539 , \tlc0/n306_adj_50134 , 
         \tlc0/n168_adj_50572 , \tlc0/n4_adj_50103 , \tlc0/n201_adj_50102 , 
         \tlc0/n174525 , \tlc0/n435 , \tlc0/n250_adj_50105 , 
         \tlc0/n6_adj_50133 , \tlc0/n301 , \tlc0/n213_adj_50106 , \tlc0/n368 , 
         \tlc0/n364 , \tlc0/n173450 , \tlc0/n210_adj_50126 , 
         \tlc0/n205_adj_50125 , \tlc0/n154853 , \tlc0/n242_adj_50131 , 
         \tlc0/n245_adj_50132 , \tlc0/n226_adj_50115 , \tlc0/n173503 , 
         \tlc0/n174067 , \tlc0/n55_adj_50118 , \tlc0/n4_adj_50120 , 
         \tlc0/n181_adj_50119 , \tlc0/n174070 , \tlc0/n208_adj_49530 , 
         \tlc0/n174042 , \tlc0/n173405 , \tlc0/n5_adj_50474 , 
         \tlc0/n217_adj_50818 , \tlc0/n174135 , \tlc0/n215_adj_50144 , 
         \tlc0/n220_adj_50737 , \tlc0/n129013[0] , \tlc0/n154319 , 
         \tlc0/n14_adj_50153 , \tlc0/n197_adj_50152 , \tlc0/n155000 , 
         \tlc0/n199_adj_50565 , \tlc0/n173971 , \tlc0/n71_adj_49952 , 
         \tlc0/n207_adj_49973 , \tlc0/n14_adj_50457 , \tlc0/n174082 , 
         \tlc0/n175_adj_50168 , \tlc0/n205_adj_50176 , \tlc0/n158279 , 
         \tlc0/n174562 , \tlc0/n10_adj_50029 , \tlc0/n215_adj_50180 , 
         \tlc0/data[344] , \tlc0/n236_adj_50189 , \tlc0/n250_adj_50710 , 
         \tlc0/n174080 , \tlc0/n174079 , \tlc0/n155065 , \tlc0/n204_adj_50192 , 
         \tlc0/n194_adj_50546 , \tlc0/n209_adj_50588 , \tlc0/n173939 , 
         \tlc0/n154894 , \tlc0/n4_adj_50194 , \tlc0/n201_adj_50193 , 
         \tlc0/n174078 , \tlc0/n239_adj_50206 , \tlc0/n173500 , 
         \tlc0/n192_adj_50210 , \tlc0/n154838 , \tlc0/n230_adj_50242 , 
         \tlc0/n243_adj_50243 , \tlc0/data[350] , \tlc0/data[472] , 
         \tlc0/n187_adj_50309 , \tlc0/n14_adj_50310 , \tlc0/data[474] , 
         \tlc0/n155004 , \tlc0/n275_adj_50216 , \tlc0/n262_adj_50215 , 
         \tlc0/n10_adj_50217 , \tlc0/n214_adj_50218 , \tlc0/n204_adj_50651 , 
         \tlc0/n219_adj_50664 , \tlc0/n173920 , \tlc0/n154888 , \tlc0/n321 , 
         \tlc0/n173758 , \tlc0/n160_adj_50228 , \tlc0/n190_adj_50238 , 
         \tlc0/n249_adj_50239 , \tlc0/n177_adj_50782 , \tlc0/n171862 , 
         \tlc0/n166640 , \tlc0/n177_adj_50251 , \tlc0/data[475] , 
         \tlc0/n155005 , \tlc0/n253_adj_50253 , \tlc0/n192_adj_50254 , 
         \tlc0/n174021 , \tlc0/n174106 , \tlc0/n181_adj_50281 , 
         \tlc0/n4_adj_50282 , \tlc0/n153906 , \tlc0/n102_adj_50269 , 
         \tlc0/n283 , \tlc0/n249_adj_50270 , \tlc0/n173422 , 
         \tlc0/n192_adj_50272 , \tlc0/n154837 , \tlc0/n243_adj_50274 , 
         \tlc0/n230_adj_50273 , \tlc0/n173592 , \tlc0/n251_adj_50276 , 
         \tlc0/n173646 , \tlc0/n154769 , \tlc0/n174053 , \tlc0/n174052 , 
         \tlc0/n174109 , \tlc0/n184_adj_50283 , \tlc0/n162 , 
         \tlc0/n4_adj_50286 , \tlc0/n191_adj_50285 , \tlc0/n77_adj_50287 , 
         \tlc0/n174056 , \tlc0/n174583 , \tlc0/n173_adj_50292 , 
         \tlc0/n188_adj_50293 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][5] 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][5] 
         , \tlc0/n174086 , \tlc0/n191_adj_50633 , \tlc0/n8_adj_50312 , 
         \tlc0/n154901 , \tlc0/n154897 , \tlc0/n174020 , \tlc0/n201_adj_50874 , 
         \tlc0/n167348 , \tlc0/n154336 , \tlc0/n154092 , \tlc0/n239_adj_50318 , 
         \tlc0/n15_adj_50321 , \tlc0/n147911[0] , \tlc0/n148064[0] , 
         \tlc0/n13_adj_49852 , \tlc0/n154337 , \tlc0/n154120 , \tlc0/n174521 , 
         \tlc0/n174520 , \tlc0/n241_adj_49472 , \tlc0/n176837 , \tlc0/n174132 , 
         \tlc0/data[79] , \tlc0/n171_adj_50488 , \tlc0/n174113 , 
         \tlc0/n174112 , \tlc0/n191_adj_50338 , \tlc0/n217_adj_49823 , 
         \tlc0/n154891 , \tlc0/n154216 , \tlc0/data[448] , \tlc0/n113 , 
         \tlc0/n244_adj_50333 , \tlc0/n257_adj_50376 , \tlc0/n197 , 
         \tlc0/n14_adj_49614 , \tlc0/n174116 , \tlc0/n260 , \tlc0/n148013[0] , 
         \tlc0/n28 , \tlc0/n173909 , \tlc0/n173907 , \tlc0/n148118[0] , 
         \tlc0/n148115[0] , \tlc0/n15_adj_50359 , \tlc0/n154010 , 
         \tlc0/n148268[0] , \tlc0/n203_adj_49120 , \tlc0/n155076 , \tlc0/n110 , 
         \tlc0/n173914 , \tlc0/n173912 , \tlc0/n177_adj_50361 , 
         \tlc0/n14_adj_50362 , \tlc0/data[471] , \tlc0/n154999 , 
         \tlc0/n173922 , \tlc0/n174546 , \tlc0/n174545 , \tlc0/n174535 , 
         \tlc0/n260_adj_50379 , \tlc0/n250_adj_50378 , \tlc0/n239_adj_50391 , 
         \tlc0/n173435 , \tlc0/n173363 , \tlc0/n174549 , \tlc0/n173926 , 
         \tlc0/n173924 , \tlc0/n125 , \tlc0/n173959 , \tlc0/n174554 , 
         \tlc0/n185_adj_50418 , \tlc0/data[95] , \tlc0/n54913[0] , 
         \tlc0/n54124[0] , \tlc0/n54923[0] , \tlc0/n174557 , \tlc0/n173930 , 
         \tlc0/n173928 , \tlc0/n249_adj_50426 , \tlc0/n173941 , \tlc0/n173937 , 
         \tlc0/n173935 , \tlc0/n174017 , \tlc0/n54144[0] , \tlc0/n54918[0] , 
         \tlc0/n174129 , \tlc0/n4_adj_50489 , \tlc0/n155053 , 
         \tlc0/n5_adj_50449 , \tlc0/n185_adj_50451 , \tlc0/n54129[0] , 
         \tlc0/n174007 , \tlc0/n174536 , \tlc0/n158192 , \tlc0/n12_adj_50343 , 
         \tlc0/n148016[0] , \tlc0/n154115 , \tlc0/n154332 , \tlc0/n154333 , 
         \tlc0/n11_adj_50356 , \tlc0/n154922 , \tlc0/n51_adj_50610 , 
         \tlc0/n158289 , \tlc0/n177239 , \tlc0/n254_adj_50485 , 
         \tlc0/n202_adj_50481 , \tlc0/n154836 , \tlc0/n253_adj_50483 , 
         \tlc0/n240_adj_50482 , \tlc0/n173400 , \tlc0/n201_adj_50491 , 
         \tlc0/n174083 , \tlc0/n4_adj_50634 , \tlc0/n194_adj_50661 , 
         \tlc0/n173783 , \tlc0/n207_adj_50920 , \tlc0/n209_adj_50502 , 
         \tlc0/n174532 , \tlc0/n158891 , \tlc0/n219_adj_50521 , \tlc0/n174565 , 
         \tlc0/n173918 , \tlc0/n173945 , \tlc0/n173943 , \tlc0/n154345 , 
         \tlc0/n158546 , \tlc0/n250_adj_49717 , \tlc0/n54139[0] , 
         \tlc0/n199_adj_50547 , \tlc0/n154896 , \tlc0/n54134[0] , 
         \tlc0/n173416 , \tlc0/n173417 , \tlc0/n14_adj_50548 , 
         \tlc0/n205_adj_50267 , \tlc0/n172066 , \tlc0/n250_adj_50479 , 
         \tlc0/n154794 , \tlc0/n173622 , \tlc0/n241_adj_50616 , 
         \tlc0/n174_adj_50574 , \tlc0/n174030 , \tlc0/n174022 , \tlc0/n174031 , 
         \tlc0/n260_adj_49893 , \tlc0/n154791 , \tlc0/n173630 , 
         \tlc0/n251_adj_50607 , \tlc0/n174569 , \tlc0/n174023 , 
         \tlc0/n4_adj_50875 , \tlc0/n193_adj_50597 , \tlc0/n174577 , 
         \tlc0/n209_adj_50605 , \tlc0/n204_adj_50604 , \tlc0/n154892 , 
         \tlc0/n207_adj_50005 , \tlc0/n59_adj_50609 , \tlc0/n172392 , 
         \tlc0/n38_adj_50611 , \tlc0/n7_adj_50674 , \tlc0/n51_adj_50613 , 
         \tlc0/n5_adj_50612 , \tlc0/n158300 , \tlc0/n49_adj_50681 , 
         \tlc0/n78822[0] , \tlc0/n177140 , \tlc0/n177142 , 
         \tlc0/n52_adj_50637 , \tlc0/n8_adj_49429 , \tlc0/n154445 , 
         \tlc0/n174515 , \tlc0/n195_adj_50629 , \tlc0/n155052 , 
         \tlc0/data[80] , \tlc0/n225_adj_50632 , \tlc0/n173973 , 
         \tlc0/n154169 , \tlc0/n52_adj_50775 , \tlc0/n158285 , \tlc0/n154302 , 
         \tlc0/n219_adj_50641 , \tlc0/n209_adj_50652 , \tlc0/n154890 , 
         \tlc0/n192_adj_50655 , \tlc0/n154833 , \tlc0/n243_adj_50659 , 
         \tlc0/n23 , \tlc0/n14_adj_50671 , \tlc0/n187_adj_50667 , 
         \tlc0/data[467] , \tlc0/n154990 , \tlc0/n198_adj_50670 , 
         \tlc0/n303_adj_50857 , \tlc0/n229_adj_50672 , \tlc0/n11_adj_50675 , 
         \tlc0/n212_adj_50909 , \tlc0/n154819 , \tlc0/n212_adj_50917 , 
         \tlc0/n154817 , \tlc0/n219_adj_50685 , \tlc0/n214_adj_50684 , 
         \tlc0/n154887 , \tlc0/n217_adj_50045 , \tlc0/n202_adj_50686 , 
         \tlc0/n154832 , \tlc0/n253_adj_50688 , \tlc0/n240_adj_50687 , 
         \tlc0/data[346] , \tlc0/n174164 , \tlc0/n301_adj_50890 , 
         \tlc0/n204_adj_50877 , \tlc0/n229_adj_50694 , \tlc0/n202_adj_50699 , 
         \tlc0/n154829 , \tlc0/n240_adj_50700 , \tlc0/n253_adj_50701 , 
         \tlc0/data[345] , \tlc0/n239_adj_50703 , \tlc0/n197_adj_50705 , 
         \tlc0/data[466] , \tlc0/n154988 , \tlc0/n263_adj_50711 , 
         \tlc0/n173900 , \tlc0/n173901 , \tlc0/n173898 , \tlc0/n173891 , 
         \tlc0/n187_adj_50846 , \tlc0/n155014 , \tlc0/n173518 , \tlc0/n173896 , 
         \tlc0/n173894 , \tlc0/n172127 , \tlc0/n8_adj_50736 , 
         \tlc0/n202_adj_50840 , \tlc0/n154825 , \tlc0/n212_adj_50851 , 
         \tlc0/n154824 , \tlc0/n174110 , \tlc0/n186_adj_50812 , \tlc0/n173504 , 
         \tlc0/n173963 , \tlc0/n207_adj_50755 , \tlc0/data[464] , 
         \tlc0/n154986 , \tlc0/n211_adj_50772 , \tlc0/n173482 , 
         \tlc0/n180_adj_50790 , \tlc0/n199_adj_50799 , \tlc0/n194_adj_50798 , 
         \tlc0/n173967 , \tlc0/n154905 , \tlc0/n197_adj_49943 , 
         \tlc0/n204_adj_50804 , \tlc0/n192_adj_50806 , \tlc0/n154827 , 
         \tlc0/n230_adj_50815 , \tlc0/n243_adj_50816 , \tlc0/data[343] , 
         \tlc0/n202_adj_50811 , \tlc0/n173842 , \tlc0/n202_adj_50830 , 
         \tlc0/n154826 , \tlc0/n240_adj_50837 , \tlc0/n253_adj_50838 , 
         \tlc0/data[342] , \tlc0/n300 , \tlc0/n5_adj_50836 , \tlc0/n177203 , 
         \tlc0/n173969 , \tlc0/n253_adj_50842 , \tlc0/n240_adj_50841 , 
         \tlc0/n173897 , \tlc0/n173899 , \tlc0/n4_adj_50852 , \tlc0/n173493 , 
         \tlc0/n173888 , \tlc0/n250_adj_50853 , \tlc0/n263_adj_50854 , 
         \tlc0/n153477 , \tlc0/n71696[0] , \tlc0/n215_adj_50883 , 
         \tlc0/n239_adj_50888 , \tlc0/data[462] , \tlc0/n80_adj_50893 , 
         \tlc0/n202_adj_50903 , \tlc0/n154820 , \tlc0/n253_adj_50907 , 
         \tlc0/n263_adj_50911 , \tlc0/n173552 , \tlc0/n263_adj_50919 , 
         \tlc0/n12_adj_50921 , \tlc0/n173794 , \tlc0/n91_adj_50923 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172408 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n12 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n17 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172153 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n16 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n15 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172404 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172450 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172410 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172412 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172456 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172130 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n154552 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172161 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172160 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172464 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n18 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n11 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n14 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n167409 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172442 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172446 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n10_adj_49065 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n10_adj_49066 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n20 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n171980 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172137 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172416 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172372 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n13_adj_49070 , n172172, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n15_adj_49067 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n16_adj_49069 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n14_adj_49068 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n13 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n12_adj_49071 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n154530 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n154525 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n154535 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n172134 , n40, n38, n36, n34, n32, 
         n30, n28, n26, n24, n22, n20, n18, n16, n14, n12, n10, n8, n6, n4, 
         \tlc0/n150_adj_50716 , \tlc0/n177 , \tlc0/n140_adj_50791 , 
         \tlc0/n167_adj_49162 , \tlc0/n140_adj_50709 , \tlc0/n167_adj_49250 , 
         \tlc0/n150_adj_50759 , \tlc0/n177_adj_49137 , \tlc0/n160_adj_50342 , 
         \tlc0/n187_adj_50341 , \tlc0/n140_adj_50797 , \tlc0/n167_adj_49178 , 
         \tlc0/n150_adj_50680 , \tlc0/n177_adj_49244 , \tlc0/n198_adj_50300 , 
         \tlc0/n14_adj_49319 , \tlc0/n127837[0] , \tlc0/n15_adj_49728 , 
         \tlc0/n128278[0] , \tlc0/n16_adj_50552 , \tlc0/data[499] , 
         \tlc0/n128033[0] , \tlc0/n15_adj_49730 , \tlc0/data[504] , 
         \tlc0/n128131[0] , \tlc0/n16_adj_50551 , \tlc0/n154318 , 
         \tlc0/data[502] , \tlc0/n131175[0] , \tlc0/n17_adj_49738 , 
         \tlc0/data[434] , \tlc0/n130734[0] , \tlc0/n17_adj_49936 , 
         \tlc0/n154381 , \tlc0/data[443] , \tlc0/n131077[0] , \tlc0/n154112 , 
         \tlc0/n130832[0] , \tlc0/n17_adj_49928 , \tlc0/n154329 , 
         \tlc0/data[441] , \tlc0/n130930[0] , \tlc0/n17_adj_49744 , 
         \tlc0/n154380 , \tlc0/data[439] , \tlc0/n130685[0] , 
         \tlc0/n131224[0] , \tlc0/n130538[0] , \tlc0/n17_adj_49925 , 
         \tlc0/n153974 , \tlc0/data[447] , \tlc0/n172015 , \tlc0/n154296 , 
         \tlc0/n171995 , \tlc0/n154102 , \tlc0/n172004 , \tlc0/n172005 , 
         \tlc0/n171994 , \tlc0/n171998 , \tlc0/n172001 , \tlc0/n127249[0] , 
         \tlc0/n127102[0] , \tlc0/n126955[0] , \tlc0/n167320 , 
         \tlc0/n126906[0] , \tlc0/n14_adj_50406 , \tlc0/n153623 , 
         \tlc0/n127053[0] , \tlc0/n154304 , \tlc0/n127200[0] , 
         \tlc0/n14_adj_50401 , \tlc0/n171756 , \tlc0/n44908 , \tlc0/n172012 , 
         \tlc0/n172007 , \tlc0/n197_adj_49997 , \tlc0/n217_adj_50043 , 
         \tlc0/n207_adj_50025 , \tlc0/n126220[0] , \tlc0/n15_adj_49729 , 
         \tlc0/n126710[0] , \tlc0/n16_adj_49199 , \tlc0/n126318[0] , 
         \tlc0/n153978 , \tlc0/n126514[0] , \tlc0/n172014 , 
         \tlc0/n9_adj_49390 , \tlc0/lat_N_49055 , \tlc0/n171952 , 
         \tlc0/n128621[0] , \tlc0/n15_adj_50524 , \tlc0/n129111[0] , 
         \tlc0/n16_adj_50186 , \tlc0/data[482] , \tlc0/n128719[0] , 
         \tlc0/n128915[0] , \tlc0/data[486] , \tlc0/n150_adj_50587 , 
         \tlc0/n177_adj_49132 , \tlc0/n170_adj_50196 , \tlc0/n197_adj_50195 , 
         \tlc0/n154311 , \tlc0/n154160 , \tlc0/n154149 , \tlc0/n154156 , 
         \tlc0/n172048 , \tlc0/n172046 , \tlc0/n172023 , \tlc0/n172075 , 
         \tlc0/n154114 , \tlc0/n252_adj_50608 , \tlc0/n154779 , 
         \tlc0/n232_adj_50248 , \tlc0/n154788 , \tlc0/n154104 , \tlc0/n172086 , 
         \tlc0/n172038 , \tlc0/n172082 , \tlc0/n172074 , \tlc0/n153971 , 
         \tlc0/n225_adj_49980 , \tlc0/n172053 , \tlc0/n172033 , \tlc0/n172037 , 
         \tlc0/n154116 , \tlc0/n172088 , \tlc0/n172049 , \tlc0/n172030 , 
         \tlc0/n172036 , \tlc0/n154299 , \tlc0/n140_adj_50751 , \tlc0/n153919 , 
         \tlc0/n153918 , \tlc0/n205_adj_49466 , \tlc0/n235_adj_49307 , 
         \tlc0/data[98] , \tlc0/n172068 , \tlc0/n128572[0] , \tlc0/n128523[0] , 
         \tlc0/data[494] , \tlc0/n128670[0] , \tlc0/n16_adj_50167 , 
         \tlc0/n126122[0] , \tlc0/n172080 , \tlc0/n172034 , \tlc0/n147965[0] , 
         \tlc0/n147962[0] , \tlc0/n153815 , \tlc0/n148169[0] , 
         \tlc0/n148166[0] , \tlc0/n153932 , \tlc0/n77_adj_49957 , 
         \tlc0/n148220[0] , \tlc0/n148217[0] , \tlc0/n127004[0] , 
         \tlc0/n153933 , \tlc0/n88_adj_50404 , \tlc0/n153925 , 
         \tlc0/n66_adj_50834 , \tlc0/n99_adj_50407 , \tlc0/n88_adj_50785 , 
         \tlc0/n88_adj_50298 , \tlc0/n99_adj_50068 , \tlc0/n148679[0] , 
         \tlc0/n148676[0] , \tlc0/n250_adj_49944 , \tlc0/n270 , 
         \tlc0/n240_adj_50528 , \tlc0/n250_adj_49752 , \tlc0/n230_adj_50527 , 
         \tlc0/n240_adj_49844 , \tlc0/n148322[0] , \tlc0/n13_adj_49428 , 
         \tlc0/n14_adj_49802 , \tlc0/n242_adj_49672 , \tlc0/n12_adj_49601 , 
         \tlc0/n252_adj_49656 , \tlc0/n147914[0] , \tlc0/n4_adj_50319 , 
         \tlc0/n207_adj_50002 , \tlc0/n225_adj_50805 , \tlc0/n255 , 
         \tlc0/n153931 , \tlc0/n99 , \tlc0/n153923 , \tlc0/n88_adj_49991 , 
         \tlc0/n153927 , \tlc0/n77_adj_50240 , \tlc0/n229 , 
         \tlc0/n239_adj_49349 , \tlc0/data[202] , \tlc0/n172019 , 
         \tlc0/n23761[1] , \tlc0/n175681 , \tlc0/n240_adj_50190 , 
         \tlc0/data[328] , \tlc0/n240_adj_50419 , \tlc0/data[321] , 
         \tlc0/n126171[0] , \tlc0/n126269[0] , \tlc0/n153922 , \tlc0/n88 , 
         \tlc0/n153930 , \tlc0/n77_adj_50311 , \tlc0/n193_adj_49903 , 
         \tlc0/n203_adj_49911 , \tlc0/n203_adj_49904 , \tlc0/n154157 , 
         \tlc0/n154097 , \tlc0/n127690[0] , \tlc0/data[511] , 
         \tlc0/n127788[0] , \tlc0/n154300 , \tlc0/n185_adj_50313 , 
         \tlc0/n195_adj_50327 , \tlc0/n12_adj_49242 , \tlc0/n206_adj_50508 , 
         \tlc0/n12_adj_49228 , \tlc0/n236_adj_50555 , \tlc0/n12_adj_49241 , 
         n155207, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].ff_rd_en_w 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].ff_rd_en_w 
         , n155232, \tlc0/n130 , \tlc0/n157_adj_49206 , \tlc0/n252_adj_50601 , 
         \tlc0/n127935[0] , \tlc0/data[506] , \tlc0/n154882 , \tlc0/n154884 , 
         \tlc0/n154773 , \tlc0/n221_adj_50324 , \tlc0/n231_adj_50504 , 
         \tlc0/n154627 , \tlc0/tlc_sclk_c_enable_1 , \tlc0/n154763 , 
         \tlc0/n216_adj_50515 , \tlc0/n226_adj_49243 , \tlc0/n154831 , 
         \tlc0/n226_adj_50522 , \tlc0/n236 , \tlc0/n272_adj_49529 , 
         \tlc0/n148526[0] , \tlc0/n148373[0] , \tlc0/n153929 , 
         \tlc0/n88_adj_50382 , \tlc0/n245_adj_49159 , \tlc0/n148067[0] , 
         \tlc0/n259 , \tlc0/n216 , \tlc0/n226_adj_50425 , \tlc0/n148577[0] , 
         \tlc0/n4_adj_50234 , \tlc0/n148271[0] , \tlc0/n183_adj_49706 , 
         \tlc0/n174621 , \tlc0/lat_N_49053 , \tlc0/n4_adj_50858 , tlc_lat_c, 
         n171562, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].f_wr_en_w 
         , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].f_wr_en_w 
         , \tlc0/state_3__N_2519$n0 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/empty_nxt_r , 
         \tlc0/n188_adj_49616 , \tlc0/data[427] , \tlc0/n163 , 
         \tlc0/n208_adj_49653 , \tlc0/data[424] , \tlc0/n130587[0] , 
         \tlc0/data[446] , \tlc0/n128082[0] , \tlc0/data[503] , 
         \tlc0/n128327[0] , \tlc0/data[498] , \tlc0/n252_adj_49602 , 
         \tlc0/n236_adj_50557 , \tlc0/n229_adj_49375 , \tlc0/data[206] , 
         \tlc0/n222_adj_50145 , \tlc0/n128866[0] , \tlc0/data[487] , 
         \tlc0/n127984[0] , \tlc0/data[505] , \tlc0/n229_adj_49351 , 
         \tlc0/data[203] , \tlc0/n127886[0] , \tlc0/data[507] , 
         \tlc0/n249_adj_49234 , \tlc0/data[200] , \tlc0/n127739[0] , 
         \tlc0/data[510] , \tlc0/n173_adj_49391 , \tlc0/n128817[0] , 
         \tlc0/data[488] , \tlc0/n262 , \tlc0/n272 , \tlc0/n226_adj_50554 , 
         \tlc0/n216_adj_50512 , \tlc0/n274_adj_50060 , \tlc0/n254_adj_50156 , 
         \tlc0/n242_adj_50244 , \tlc0/n188 , \tlc0/data[430] , 
         \tlc0/n216_adj_50421 , \tlc0/n242_adj_50570 , \tlc0/n262_adj_50643 , 
         \tlc0/n254_adj_50375 , \tlc0/n153926 , \tlc0/n250_adj_49897 , 
         \tlc0/data[320] , \tlc0/n153924 , \tlc0/n230 , \tlc0/data[323] , 
         \tlc0/n153928 , \tlc0/n220_adj_49345 , \tlc0/data[327] , 
         \tlc0/n130979[0] , \tlc0/data[438] , \tlc0/n204_adj_49474 , 
         \tlc0/n183_adj_49357 , \tlc0/n184_adj_49470 , \tlc0/n193_adj_49342 , 
         \tlc0/n184_adj_49459 , \tlc0/n225_adj_49276 , \tlc0/data[102] , 
         \tlc0/n274_adj_49975 , \tlc0/n264_adj_49988 , \tlc0/n131126[0] , 
         \tlc0/data[435] , \tlc0/n254_adj_50056 , \tlc0/n223 , 
         \tlc0/n230_adj_50563 , \tlc0/data[329] , \tlc0/n225_adj_49308 , 
         \tlc0/data[99] , \tlc0/n220_adj_49339 , \tlc0/data[331] , 
         \tlc0/n235_adj_49235 , \tlc0/data[97] , \tlc0/n210_adj_49328 , 
         \tlc0/data[335] , \tlc0/n236_adj_50431 , \tlc0/n225_adj_49499 , 
         \tlc0/n252_adj_50495 , \tlc0/n225_adj_50698 , \tlc0/n242_adj_50480 , 
         \tlc0/n235 , \tlc0/n130881[0] , \tlc0/data[440] , \tlc0/n130783[0] , 
         \tlc0/data[442] , \tlc0/n262_adj_49674 , \tlc0/n153934 , 
         \tlc0/n252_adj_49669 , \tlc0/n252_adj_49709 , \tlc0/n218_adj_49701 , 
         \tlc0/data[416] , \tlc0/n193_adj_49290 , \tlc0/n208_adj_49685 , 
         \tlc0/data[418] , \tlc0/n203_adj_49249 , \tlc0/n127592[0] , 
         \tlc0/data[513] , \tlc0/n213 , \tlc0/n127543[0] , \tlc0/data[514] , 
         \tlc0/n226 , \tlc0/n129062[0] , \tlc0/data[483] , \tlc0/n127298[0] , 
         \tlc0/data[519] , \tlc0/n240_adj_49999 , \tlc0/n243_adj_50891 , 
         \tlc0/n260_adj_50540 , \tlc0/n243_adj_49277 , \tlc0/n260_adj_50539 , 
         \tlc0/n188_adj_49664 , \tlc0/data[423] , \tlc0/n129160[0] , 
         \tlc0/data[481] , \tlc0/n154108 , \tlc0/n183_adj_49186 , 
         \tlc0/n153921 , \tlc0/n153920 , \tlc0/n214_adj_49497 , 
         \tlc0/n128474[0] , \tlc0/data[495] , \tlc0/n194_adj_49491 , 
         \tlc0/n193_adj_49166 , \tlc0/n184_adj_49475 , \tlc0/n250_adj_50532 , 
         \tlc0/n226_adj_50429 , \tlc0/n231_adj_49610 , \tlc0/n203_adj_49259 , 
         \tlc0/n193_adj_49360 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_fifo_en_w , n155293, 
         \GND_net\000/BUF0 , n155255, prev_frame_sync, 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9]/sig_005/FeedThruLUT , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n174598 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n174597 , \tlc0/n167472 , 
         \tlc0/n45130[1] , \tlc0/n230_adj_50164 , \tlc0/n221_adj_49842 , 
         \tlc0/n126416[0] , \tlc_data_7__I_0/lscc_fifo_dc_inst/n155199 , 
         \tlc0/n183_adj_49324 , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_nxt_r , 
         \tlc_data_7__I_0/lscc_fifo_dc_inst/n155188 , GND_net, frame_sync_pi_c, 
         tlc_sin_c, clk_in_c, \tlc_sclk_I_0/lscc_pll_inst/feedback_w , 
         smi_data_pi_c_7, smi_data_pi_c_6, smi_data_pi_c_5, smi_data_pi_c_4, 
         smi_data_pi_c_3, smi_data_pi_c_2, smi_data_pi_c_1, smi_data_pi_c_0;

  SLICE_0 SLICE_0( .DI1(\tlc0/n29[4] ), .DI0(\tlc0/n29[3] ), 
    .D1(\tlc0/n178709 ), .C1(\tlc0/sr_bit_counter[4] ), .B1(VCC_net), 
    .D0(\tlc0/n166666 ), .C0(\tlc0/sr_bit_counter[3] ), .B0(VCC_net), 
    .LSR(\tlc0/n7_adj_49218 ), .CLK(tlc_sclk_c), .CIN0(\tlc0/n166666 ), 
    .CIN1(\tlc0/n178709 ), .Q0(\tlc0/sr_bit_counter[3] ), 
    .Q1(\tlc0/sr_bit_counter[4] ), .F0(\tlc0/n29[3] ), .F1(\tlc0/n29[4] ), 
    .COUT1(\tlc0/n166668 ), .COUT0(\tlc0/n178709 ));
  SLICE_1 SLICE_1( .D1(\tlc0/n178616 ), .B1(\tlc0/bank_offset[10] ), 
    .D0(\tlc0/n166709 ), .B0(\tlc0/bank_offset[9] ), .CIN0(\tlc0/n166709 ), 
    .CIN1(\tlc0/n178616 ), .COUT1(\tlc0/bank_offset[11] ), 
    .COUT0(\tlc0/n178616 ));
  SLICE_2 SLICE_2( .D1(\tlc0/n178613 ), .D0(\tlc0/n166707 ), 
    .C0(\tlc0/fifo_counter[7] ), .CIN0(\tlc0/n166707 ), .CIN1(\tlc0/n178613 ), 
    .F0(\tlc0/bank_offset[7] ), .F1(\tlc0/bank_offset[8] ), 
    .COUT1(\tlc0/n166709 ), .COUT0(\tlc0/n178613 ));
  SLICE_3 SLICE_3( .DI0(\tlc0/n37[7] ), .D1(\tlc0/n178721 ), 
    .D0(\tlc0/n166677 ), .C0(\tlc0/fifo_counter[7] ), .LSR(\tlc0/n51535 ), 
    .CLK(tlc_sclk_c), .CIN0(\tlc0/n166677 ), .CIN1(\tlc0/n178721 ), 
    .Q0(\tlc0/fifo_counter[7] ), .F0(\tlc0/n37[7] ), .COUT0(\tlc0/n178721 ));
  SLICE_4 SLICE_4( .D1(\tlc0/n178610 ), .C1(\tlc0/fifo_counter[6] ), 
    .D0(\tlc0/n166705 ), .C0(\tlc0/fifo_counter[5] ), 
    .B0(\tlc0/bank_offset[10] ), .CIN0(\tlc0/n166705 ), .CIN1(\tlc0/n178610 ), 
    .F0(\tlc0/bank_offset[5] ), .F1(\tlc0/bank_offset[6] ), 
    .COUT1(\tlc0/n166707 ), .COUT0(\tlc0/n178610 ));
  SLICE_5 SLICE_5( .D1(\tlc0/n178607 ), .C1(\tlc0/fifo_counter[4] ), 
    .B1(\tlc0/bank_offset[9] ), .CIN1(\tlc0/n178607 ), 
    .F1(\tlc0/bank_offset[4] ), .COUT1(\tlc0/n166705 ), .COUT0(\tlc0/n178607 ));
  SLICE_6 SLICE_6( .DI1(\tlc0/n37[6] ), .DI0(\tlc0/n37[5] ), 
    .D1(\tlc0/n178715 ), .C1(\tlc0/fifo_counter[6] ), .D0(\tlc0/n166675 ), 
    .C0(\tlc0/fifo_counter[5] ), .LSR(\tlc0/n51535 ), .CLK(tlc_sclk_c), 
    .CIN0(\tlc0/n166675 ), .CIN1(\tlc0/n178715 ), .Q0(\tlc0/fifo_counter[5] ), 
    .Q1(\tlc0/fifo_counter[6] ), .F0(\tlc0/n37[5] ), .F1(\tlc0/n37[6] ), 
    .COUT1(\tlc0/n166677 ), .COUT0(\tlc0/n178715 ));
  SLICE_7 SLICE_7( .DI1(\tlc0/n29[0] ), .D1(\tlc0/n178703 ), 
    .C1(\tlc0/sr_bit_counter[0] ), .B1(VCC_net), .LSR(\tlc0/n7_adj_49218 ), 
    .CLK(tlc_sclk_c), .CIN1(\tlc0/n178703 ), .Q1(\tlc0/sr_bit_counter[0] ), 
    .F1(\tlc0/n29[0] ), .COUT1(\tlc0/n166664 ), .COUT0(\tlc0/n178703 ));
  SLICE_8 SLICE_8( .DI1(\tlc0/n29[2] ), .DI0(\tlc0/n29[1] ), 
    .D1(\tlc0/n178706 ), .C1(\tlc0/sr_bit_counter[2] ), .B1(VCC_net), 
    .D0(\tlc0/n166664 ), .C0(\tlc0/sr_bit_counter[1] ), .B0(VCC_net), 
    .LSR(\tlc0/n7_adj_49218 ), .CLK(tlc_sclk_c), .CIN0(\tlc0/n166664 ), 
    .CIN1(\tlc0/n178706 ), .Q0(\tlc0/sr_bit_counter[1] ), 
    .Q1(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n29[1] ), .F1(\tlc0/n29[2] ), 
    .COUT1(\tlc0/n166666 ), .COUT0(\tlc0/n178706 ));
  SLICE_9 SLICE_9( .DI1(\tlc0/n37[4] ), .DI0(\tlc0/n37[3] ), 
    .D1(\tlc0/n178694 ), .C1(\tlc0/fifo_counter[4] ), .D0(\tlc0/n166673 ), 
    .C0(\tlc0/bank_offset[3] ), .LSR(\tlc0/n51535 ), .CLK(tlc_sclk_c), 
    .CIN0(\tlc0/n166673 ), .CIN1(\tlc0/n178694 ), .Q0(\tlc0/bank_offset[3] ), 
    .Q1(\tlc0/fifo_counter[4] ), .F0(\tlc0/n37[3] ), .F1(\tlc0/n37[4] ), 
    .COUT1(\tlc0/n166675 ), .COUT0(\tlc0/n178694 ));
  SLICE_10 SLICE_10( .DI1(\tlc0/n37[2] ), .DI0(\tlc0/n37[1] ), 
    .D1(\tlc0/n178691 ), .C1(\tlc0/bank_offset[2] ), .D0(\tlc0/n166671 ), 
    .C0(\tlc0/bank_offset[1] ), .LSR(\tlc0/n51535 ), .CLK(tlc_sclk_c), 
    .CIN0(\tlc0/n166671 ), .CIN1(\tlc0/n178691 ), .Q0(\tlc0/bank_offset[1] ), 
    .Q1(\tlc0/bank_offset[2] ), .F0(\tlc0/n37[1] ), .F1(\tlc0/n37[2] ), 
    .COUT1(\tlc0/n166673 ), .COUT0(\tlc0/n178691 ));
  SLICE_11 SLICE_11( .DI1(\tlc0/n37[0] ), .D1(\tlc0/n178688 ), 
    .C1(\tlc0/bank_offset[0] ), .B1(VCC_net), .LSR(\tlc0/n51535 ), 
    .CLK(tlc_sclk_c), .CIN1(\tlc0/n178688 ), .Q1(\tlc0/bank_offset[0] ), 
    .F1(\tlc0/n37[0] ), .COUT1(\tlc0/n166671 ), .COUT0(\tlc0/n178688 ));
  SLICE_12 SLICE_12( .DI0(\tlc0/n29[5] ), .D1(\tlc0/n178712 ), 
    .D0(\tlc0/n166668 ), .C0(\tlc0/sr_bit_counter[5] ), .B0(VCC_net), 
    .LSR(\tlc0/n7_adj_49218 ), .CLK(tlc_sclk_c), .CIN0(\tlc0/n166668 ), 
    .CIN1(\tlc0/n178712 ), .Q0(\tlc0/sr_bit_counter[5] ), .F0(\tlc0/n29[5] ), 
    .COUT0(\tlc0/n178712 ));
  SLICE_13 SLICE_13( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178724 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[1] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[1] ), .D0(VCC_net), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[0] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[0] ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178724 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[0] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[1] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166712 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178724 ));
  SLICE_14 SLICE_14( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178757 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166743 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[10] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[10] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166743 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178757 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[10] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_chk ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178757 ));
  SLICE_15 SLICE_15( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178754 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/NON_MIX.ADDR_ROUTE[0].chk_addr_r_w ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[9] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166741 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[8] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[8] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166741 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178754 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[8] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[9] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166743 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178754 ));
  SLICE_16 SLICE_16( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178751 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[7] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166739 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[6] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[6] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166739 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178751 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[6] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[7] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166741 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178751 ));
  SLICE_17 SLICE_17( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178748 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[5] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[5] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166737 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[4] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[4] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166737 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178748 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[4] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[5] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166739 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178748 ));
  SLICE_18 SLICE_18( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178745 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[3] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166735 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[2] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[2] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166735 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178745 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[2] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[3] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166737 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178745 ));
  SLICE_19 SLICE_19( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178742 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[1] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[1] ), .D0(VCC_net), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[0] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[0] ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178742 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[0] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[1] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166735 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178742 ));
  SLICE_20 SLICE_20( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178655 ), 
    .B1(\wr_addr_r[10] ), .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166731 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[9] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166731 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178655 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[9] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[10] ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178655 ));
  SLICE_21 SLICE_21( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178652 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[8] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166729 ), .B0(\wr_addr_r[7] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166729 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178652 ), .F0(\wr_addr_p1_r[7] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[8] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166731 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178652 ));
  SLICE_22 SLICE_22( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178649 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[6] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166727 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[5] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166727 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178649 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[5] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[6] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166729 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178649 ));
  SLICE_23 SLICE_23( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178631 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166656 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[5] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166656 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178631 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[5]_2 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[6]_2 ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166658 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178631 ));
  SLICE_24 SLICE_24( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178628 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166654 ), .B0(\rd_sig_rd_p_w[3] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166654 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178628 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[3]_2 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[4]_2 ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166656 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178628 ));
  SLICE_25 SLICE_25( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178646 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[4] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166725 ), .B0(\wr_addr_r[3] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166725 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178646 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[3] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[4] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166727 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178646 ));
  SLICE_26 SLICE_26( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178643 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[2] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166723 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[1] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166723 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178643 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[1] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[2] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166725 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178643 ));
  SLICE_27 SLICE_27( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178640 ), 
    .C1(VCC_net), .B1(\wr_addr_r[0] ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178640 ), .F1(\wr_addr_p1_r[0] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166723 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178640 ));
  SLICE_28 SLICE_28( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178739 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166720 ), .C0(VCC_net), 
    .B0(VCC_net), .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166720 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178739 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[10] ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178739 ));
  SLICE_29 SLICE_29( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178637 ), 
    .B1(\rd_addr_r[10] ), .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166660 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166660 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178637 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[9]_2 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[10]_2 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178637 ));
  SLICE_30 SLICE_30( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178736 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/NON_MIX.ADDR_ROUTE[0].chk_addr_r_w ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[9] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166718 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[8] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[8] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166718 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178736 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[8] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[9] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166720 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178736 ));
  SLICE_31 SLICE_31( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178625 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166652 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166652 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178625 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[1]_2 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[2]_2 ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166654 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178625 ));
  SLICE_32 SLICE_32( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178634 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166658 ), .B0(\rd_sig_rd_p_w[7] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166658 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178634 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[7]_2 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[8]_2 ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166660 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178634 ));
  SLICE_33 SLICE_33( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178622 ), 
    .C1(VCC_net), .B1(\rd_sig_rd_p_w[0] ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178622 ), .F1(\rd_addr_p1_r[0] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166652 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178622 ));
  SLICE_34 SLICE_34( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178733 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[7] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166716 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[6] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[6] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166716 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178733 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[6] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[7] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166718 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178733 ));
  SLICE_35 SLICE_35( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178730 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[5] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[5] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166714 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[4] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[4] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166714 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178730 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[4] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[5] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166716 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178730 ));
  SLICE_36 SLICE_36( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178727 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[3] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166712 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[2] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[2] ), 
    .CIN0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166712 ), 
    .CIN1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178727 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[2] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[3] ), 
    .COUT1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n166714 ), 
    .COUT0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n178727 ));
  SLICE_37 SLICE_37( .DI0(n107_adj_50945), .D1(n178718), .D0(n166768), 
    .C0(n45071), .B0(\line_time_counter[23] ), .CE(global_rst_N_152), 
    .CLK(sys_clk), .CIN0(n166768), .CIN1(n178718), 
    .Q0(\line_time_counter[23] ), .F0(n107_adj_50945), .COUT0(n178718));
  SLICE_38 SLICE_38( .DI1(n108_adj_50946), .DI0(n109_adj_50947), .D1(n178700), 
    .C1(n45072), .B1(\line_time_counter[22] ), .D0(n166766), .C0(n45073), 
    .B0(\line_time_counter[21] ), .CE(global_rst_N_152), .CLK(sys_clk), 
    .CIN0(n166766), .CIN1(n178700), .Q0(\line_time_counter[21] ), 
    .Q1(\line_time_counter[22] ), .F0(n109_adj_50947), .F1(n108_adj_50946), 
    .COUT1(n166768), .COUT0(n178700));
  SLICE_39 SLICE_39( .DI1(n110_adj_50948), .DI0(n111_adj_50950), .D1(n178697), 
    .C1(n45074), .B1(\line_time_counter[20] ), .D0(n166764), .C0(n45075), 
    .B0(\line_time_counter[19] ), .CE(global_rst_N_152), .CLK(sys_clk), 
    .CIN0(n166764), .CIN1(n178697), .Q0(\line_time_counter[19] ), 
    .Q1(\line_time_counter[20] ), .F0(n111_adj_50950), .F1(n110_adj_50948), 
    .COUT1(n166766), .COUT0(n178697));
  SLICE_40 SLICE_40( .DI1(n112_adj_50951), .DI0(n113_adj_50949), .D1(n178685), 
    .C1(n45076), .B1(\line_time_counter[18] ), .D0(n166762), .C0(n45077), 
    .B0(\line_time_counter[17] ), .CE(global_rst_N_152), .CLK(sys_clk), 
    .CIN0(n166762), .CIN1(n178685), .Q0(\line_time_counter[17] ), 
    .Q1(\line_time_counter[18] ), .F0(n113_adj_50949), .F1(n112_adj_50951), 
    .COUT1(n166764), .COUT0(n178685));
  SLICE_41 SLICE_41( .DI1(n123_adj_50943), .DI0(n124_adj_50940), .D1(n178763), 
    .C1(\frame_time_counter[2] ), .D0(n166680), .C0(\frame_time_counter[1] ), 
    .CE(global_rst_N_152), .LSR(n44899), .CLK(sys_clk), .CIN0(n166680), 
    .CIN1(n178763), .Q0(\frame_time_counter[1] ), .Q1(\frame_time_counter[2] ), 
    .F0(n124_adj_50940), .F1(n123_adj_50943), .COUT1(n166682), .COUT0(n178763));
  SLICE_42 SLICE_42( .DI1(n125_adj_50937), .D1(n178760), 
    .C1(\frame_time_counter[0] ), .B1(VCC_net), .CE(global_rst_N_152), 
    .LSR(n44899), .CLK(sys_clk), .CIN1(n178760), .Q1(\frame_time_counter[0] ), 
    .F1(n125_adj_50937), .COUT1(n166680), .COUT0(n178760));
  SLICE_43 SLICE_43( .DI1(n114_adj_50952), .DI0(n115_adj_50954), .D1(n178682), 
    .C1(n45078), .B1(\line_time_counter[16] ), .D0(n166760), .C0(n45079), 
    .B0(\line_time_counter[15] ), .CE(global_rst_N_152), .CLK(sys_clk), 
    .CIN0(n166760), .CIN1(n178682), .Q0(\line_time_counter[15] ), 
    .Q1(\line_time_counter[16] ), .F0(n115_adj_50954), .F1(n114_adj_50952), 
    .COUT1(n166762), .COUT0(n178682));
  SLICE_44 SLICE_44( .DI1(n116_adj_50955), .DI0(n117_adj_50953), .D1(n178679), 
    .C1(n45080), .B1(\line_time_counter[14] ), .D0(n166758), .C0(n45081), 
    .B0(\line_time_counter[13] ), .CE(global_rst_N_152), .CLK(sys_clk), 
    .CIN0(n166758), .CIN1(n178679), .Q0(\line_time_counter[13] ), 
    .Q1(\line_time_counter[14] ), .F0(n117_adj_50953), .F1(n116_adj_50955), 
    .COUT1(n166760), .COUT0(n178679));
  SLICE_45 SLICE_45( .DI1(n118), .DI0(n119), .D1(n178676), .C1(n45082), 
    .B1(\line_time_counter[12] ), .D0(n166756), .C0(n45083), 
    .B0(\line_time_counter[11] ), .CE(global_rst_N_152), .CLK(sys_clk), 
    .CIN0(n166756), .CIN1(n178676), .Q0(\line_time_counter[11] ), 
    .Q1(\line_time_counter[12] ), .F0(n119), .F1(n118), .COUT1(n166758), 
    .COUT0(n178676));
  SLICE_46 SLICE_46( .DI1(n120), .DI0(n121), .D1(n178673), .C1(n45084), 
    .B1(\line_time_counter[10] ), .D0(n166754), .C0(n158843), 
    .B0(\line_time_counter[9] ), .CE(global_rst_N_152), .CLK(sys_clk), 
    .CIN0(n166754), .CIN1(n178673), .Q0(\line_time_counter[9] ), 
    .Q1(\line_time_counter[10] ), .F0(n121), .F1(n120), .COUT1(n166756), 
    .COUT0(n178673));
  SLICE_47 SLICE_47( .DI1(n122), .DI0(n123), .D1(n178670), .C1(n45086), 
    .B1(\line_time_counter[8] ), .D0(n166752), .C0(n45087), 
    .B0(\line_time_counter[7] ), .CE(global_rst_N_152), .CLK(sys_clk), 
    .CIN0(n166752), .CIN1(n178670), .Q0(\line_time_counter[7] ), 
    .Q1(\line_time_counter[8] ), .F0(n123), .F1(n122), .COUT1(n166754), 
    .COUT0(n178670));
  SLICE_48 SLICE_48( .DI1(n124), .DI0(n125), .D1(n178667), .C1(n45088), 
    .B1(\line_time_counter[6] ), .D0(n166750), .C0(n45089), 
    .B0(\line_time_counter[5] ), .CE(global_rst_N_152), .CLK(sys_clk), 
    .CIN0(n166750), .CIN1(n178667), .Q0(\line_time_counter[5] ), 
    .Q1(\line_time_counter[6] ), .F0(n125), .F1(n124), .COUT1(n166752), 
    .COUT0(n178667));
  SLICE_49 SLICE_49( .DI1(n126), .DI0(n127), .D1(n178664), .C1(n45090), 
    .B1(\line_time_counter[4] ), .D0(n166748), .C0(n45091), 
    .B0(\line_time_counter[3] ), .CE(global_rst_N_152), .CLK(sys_clk), 
    .CIN0(n166748), .CIN1(n178664), .Q0(\line_time_counter[3] ), 
    .Q1(\line_time_counter[4] ), .F0(n127), .F1(n126), .COUT1(n166750), 
    .COUT0(n178664));
  SLICE_50 SLICE_50( .DI1(n128), .DI0(n129), .D1(n178661), .C1(n45092), 
    .B1(\line_time_counter[2] ), .D0(n166746), .C0(n45093), 
    .B0(\line_time_counter[1] ), .CE(global_rst_N_152), .CLK(sys_clk), 
    .CIN0(n166746), .CIN1(n178661), .Q0(\line_time_counter[1] ), 
    .Q1(\line_time_counter[2] ), .F0(n129), .F1(n128), .COUT1(n166748), 
    .COUT0(n178661));
  SLICE_51 SLICE_51( .DI1(n130), .D1(n178658), .C1(n45094), 
    .B1(\line_time_counter[0] ), .B0(line_sync_N_150), .CE(global_rst_N_152), 
    .CLK(sys_clk), .CIN1(n178658), .Q1(\line_time_counter[0] ), .F1(n130), 
    .COUT1(n166746), .COUT0(n178658));
  SLICE_52 SLICE_52( .DI0(n102), .D1(n178796), .D0(n166702), 
    .C0(\frame_time_counter[23] ), .CE(global_rst_N_152), .LSR(n44899), 
    .CLK(sys_clk), .CIN0(n166702), .CIN1(n178796), 
    .Q0(\frame_time_counter[23] ), .F0(n102), .COUT0(n178796));
  SLICE_53 SLICE_53( .DI1(n103), .DI0(n104), .D1(n178793), 
    .C1(\frame_time_counter[22] ), .D0(n166700), .C0(\frame_time_counter[21] ), 
    .CE(global_rst_N_152), .LSR(n44899), .CLK(sys_clk), .CIN0(n166700), 
    .CIN1(n178793), .Q0(\frame_time_counter[21] ), 
    .Q1(\frame_time_counter[22] ), .F0(n104), .F1(n103), .COUT1(n166702), 
    .COUT0(n178793));
  SLICE_54 SLICE_54( .DI1(n105), .DI0(n106), .D1(n178790), 
    .C1(\frame_time_counter[20] ), .D0(n166698), .C0(\frame_time_counter[19] ), 
    .CE(global_rst_N_152), .LSR(n44899), .CLK(sys_clk), .CIN0(n166698), 
    .CIN1(n178790), .Q0(\frame_time_counter[19] ), 
    .Q1(\frame_time_counter[20] ), .F0(n106), .F1(n105), .COUT1(n166700), 
    .COUT0(n178790));
  SLICE_55 SLICE_55( .DI1(n107), .DI0(n108), .D1(n178787), 
    .C1(\frame_time_counter[18] ), .D0(n166696), .C0(\frame_time_counter[17] ), 
    .CE(global_rst_N_152), .LSR(n44899), .CLK(sys_clk), .CIN0(n166696), 
    .CIN1(n178787), .Q0(\frame_time_counter[17] ), 
    .Q1(\frame_time_counter[18] ), .F0(n108), .F1(n107), .COUT1(n166698), 
    .COUT0(n178787));
  SLICE_56 SLICE_56( .DI1(n109), .DI0(n110), .D1(n178784), 
    .C1(\frame_time_counter[16] ), .D0(n166694), .C0(\frame_time_counter[15] ), 
    .CE(global_rst_N_152), .LSR(n44899), .CLK(sys_clk), .CIN0(n166694), 
    .CIN1(n178784), .Q0(\frame_time_counter[15] ), 
    .Q1(\frame_time_counter[16] ), .F0(n110), .F1(n109), .COUT1(n166696), 
    .COUT0(n178784));
  SLICE_57 SLICE_57( .DI1(n111), .DI0(n112), .D1(n178781), 
    .C1(\frame_time_counter[14] ), .D0(n166692), .C0(\frame_time_counter[13] ), 
    .CE(global_rst_N_152), .LSR(n44899), .CLK(sys_clk), .CIN0(n166692), 
    .CIN1(n178781), .Q0(\frame_time_counter[13] ), 
    .Q1(\frame_time_counter[14] ), .F0(n112), .F1(n111), .COUT1(n166694), 
    .COUT0(n178781));
  SLICE_58 SLICE_58( .DI1(n113), .DI0(n114), .D1(n178778), 
    .C1(\frame_time_counter[12] ), .D0(n166690), .C0(\frame_time_counter[11] ), 
    .CE(global_rst_N_152), .LSR(n44899), .CLK(sys_clk), .CIN0(n166690), 
    .CIN1(n178778), .Q0(\frame_time_counter[11] ), 
    .Q1(\frame_time_counter[12] ), .F0(n114), .F1(n113), .COUT1(n166692), 
    .COUT0(n178778));
  SLICE_59 SLICE_59( .DI1(n115), .DI0(n116), .D1(n178775), 
    .C1(\frame_time_counter[10] ), .D0(n166688), .C0(\frame_time_counter[9] ), 
    .CE(global_rst_N_152), .LSR(n44899), .CLK(sys_clk), .CIN0(n166688), 
    .CIN1(n178775), .Q0(\frame_time_counter[9] ), 
    .Q1(\frame_time_counter[10] ), .F0(n116), .F1(n115), .COUT1(n166690), 
    .COUT0(n178775));
  SLICE_60 SLICE_60( .DI1(n117), .DI0(n118_adj_50941), .D1(n178772), 
    .C1(\frame_time_counter[8] ), .D0(n166686), .C0(\frame_time_counter[7] ), 
    .CE(global_rst_N_152), .LSR(n44899), .CLK(sys_clk), .CIN0(n166686), 
    .CIN1(n178772), .Q0(\frame_time_counter[7] ), .Q1(\frame_time_counter[8] ), 
    .F0(n118_adj_50941), .F1(n117), .COUT1(n166688), .COUT0(n178772));
  SLICE_61 SLICE_61( .DI1(n119_adj_50944), .DI0(n120_adj_50942), .D1(n178769), 
    .C1(\frame_time_counter[6] ), .D0(n166684), .C0(\frame_time_counter[5] ), 
    .CE(global_rst_N_152), .LSR(n44899), .CLK(sys_clk), .CIN0(n166684), 
    .CIN1(n178769), .Q0(\frame_time_counter[5] ), .Q1(\frame_time_counter[6] ), 
    .F0(n120_adj_50942), .F1(n119_adj_50944), .COUT1(n166686), .COUT0(n178769));
  SLICE_62 SLICE_62( .DI1(n121_adj_50938), .DI0(n122_adj_50939), .D1(n178766), 
    .C1(\frame_time_counter[4] ), .D0(n166682), .C0(\frame_time_counter[3] ), 
    .CE(global_rst_N_152), .LSR(n44899), .CLK(sys_clk), .CIN0(n166682), 
    .CIN1(n178766), .Q0(\frame_time_counter[3] ), .Q1(\frame_time_counter[4] ), 
    .F0(n122_adj_50939), .F1(n121_adj_50938), .COUT1(n166684), .COUT0(n178766));
  SLICE_63 SLICE_63( .DI0(\tlc0/n222 ), .D0(\tlc0/n14_adj_49318 ), 
    .C0(\tlc0/data[159] ), .A0(\tlc0/n19_adj_49288 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155109 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[159] ), .F0(\tlc0/n222 ));
  SLICE_64 SLICE_64( .DI0(\tlc0/n268 ), .D0(\tlc0/data[184] ), .C0(\tlc0/n8 ), 
    .B0(\tlc0/n14_adj_49436 ), .A0(\tlc0/n12_adj_49100 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155108 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[184] ), .F0(\tlc0/n268 ));
  SLICE_65 SLICE_65( .DI0(\tlc0/n178 ), .D0(\tlc0/n9_adj_49361 ), 
    .C0(\tlc0/data[41] ), .B0(\tlc0/n14_adj_49544 ), .A0(\tlc0/n8 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155107 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[41] ), .F0(\tlc0/n178 ));
  SLICE_66 SLICE_66( .DI0(\tlc0/n178_adj_49076 ), .D0(\tlc0/n10_adj_49317 ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/n14_adj_49544 ), .A0(\tlc0/data[42] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155106 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[42] ), .F0(\tlc0/n178_adj_49076 ));
  SLICE_67 SLICE_67( .DI0(\tlc0/n258_adj_49077 ), .D0(\tlc0/n14_adj_49436 ), 
    .C0(\tlc0/data[185] ), .B0(\tlc0/n8 ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155105 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[185] ), .F0(\tlc0/n258_adj_49077 ));
  SLICE_68 SLICE_68( .DI0(\tlc0/n168 ), .D0(\tlc0/n14_adj_49544 ), 
    .C0(\tlc0/n10 ), .B0(\tlc0/n8 ), .A0(\tlc0/data[43] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155104 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[43] ), .F0(\tlc0/n168 ));
  SLICE_69 SLICE_69( .DI0(\tlc0/n178_adj_49078 ), .D0(\tlc0/n14_adj_49544 ), 
    .C0(\tlc0/data[44] ), .B0(\tlc0/n12_adj_49113 ), .A0(\tlc0/n12_adj_49100 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155103 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[44] ), .F0(\tlc0/n178_adj_49078 ));
  SLICE_70 SLICE_70( .DI0(\tlc0/n168_adj_49079 ), .D0(\tlc0/n9_adj_49361 ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/data[45] ), .A0(\tlc0/n14_adj_49544 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155102 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[45] ), .F0(\tlc0/n168_adj_49079 ));
  SLICE_71 SLICE_71( .DI0(\tlc0/n168_adj_49080 ), .D0(\tlc0/n10_adj_49317 ), 
    .C0(\tlc0/data[46] ), .B0(\tlc0/n12_adj_49113 ), .A0(\tlc0/n14_adj_49544 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155101 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[46] ), .F0(\tlc0/n168_adj_49080 ));
  SLICE_72 SLICE_72( .DI0(\tlc0/n158 ), .C0(\tlc0/data[47] ), 
    .B0(\tlc0/n14_adj_49544 ), .A0(\tlc0/n19_adj_49288 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155100 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[47] ), .F0(\tlc0/n158 ));
  SLICE_73 SLICE_73( .DI0(\tlc0/n258_adj_49081 ), .D0(\tlc0/data[186] ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/n10_adj_49317 ), .A0(\tlc0/n14_adj_49436 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155099 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[186] ), .F0(\tlc0/n258_adj_49081 ));
  SLICE_74 SLICE_74( .DI0(\tlc0/n210 ), .C0(\tlc0/n14_adj_49358 ), 
    .B0(\tlc0/data[48] ), .A0(\tlc0/n13_adj_49633 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155098 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[48] ), .F0(\tlc0/n210 ));
  SLICE_75 SLICE_75( .DI0(\tlc0/n200 ), .D0(\tlc0/n9_adj_49361 ), 
    .C0(\tlc0/data[49] ), .B0(\tlc0/n10_adj_49385 ), .A0(\tlc0/n14_adj_49358 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155097 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[49] ), .F0(\tlc0/n200 ));
  SLICE_76 SLICE_76( .DI0(\tlc0/n148424[0] ), .D0(\tlc0/n147908[0] ), 
    .C0(\tlc0/n13 ), .B0(\tlc0/n148421[0] ), .A0(\tlc0/n153856 ), 
    .CE(\tlc0/n153811 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[5] ), 
    .F0(\tlc0/n148424[0] ));
  SLICE_77 SLICE_77( .DI0(\tlc0/n200_adj_49085 ), .D0(\tlc0/data[50] ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/n14_adj_49358 ), 
    .A0(\tlc0/n10_adj_49317 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155096 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[50] ), 
    .F0(\tlc0/n200_adj_49085 ));
  SLICE_78 SLICE_78( .DI0(\tlc0/n248_adj_49088 ), .D0(\tlc0/n14_adj_49436 ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/data[187] ), .A0(\tlc0/n10 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155095 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[187] ), .F0(\tlc0/n248_adj_49088 ));
  SLICE_79 SLICE_79( .DI0(\tlc0/n190 ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/data[51] ), .A0(\tlc0/n14_adj_49358 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155094 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[51] ), .F0(\tlc0/n190 ));
  SLICE_80 SLICE_80( .DI0(\tlc0/n148475[0] ), .D0(\tlc0/n147908[0] ), 
    .C0(\tlc0/n148472[0] ), .B0(\tlc0/n158208 ), .A0(\tlc0/n4_adj_49864 ), 
    .CE(\tlc0/n153810 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[4] ), 
    .F0(\tlc0/n148475[0] ));
  SLICE_81 SLICE_81( .DI0(\tlc0/n258_adj_49089 ), .D0(\tlc0/n12_adj_49113 ), 
    .C0(\tlc0/data[188] ), .B0(\tlc0/n14_adj_49436 ), 
    .A0(\tlc0/n12_adj_49100 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155093 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[188] ), 
    .F0(\tlc0/n258_adj_49089 ));
  SLICE_82 SLICE_82( .DI0(\tlc0/n200_adj_49092 ), .D0(\tlc0/n14_adj_49358 ), 
    .C0(\tlc0/data[52] ), .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155092 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[52] ), .F0(\tlc0/n200_adj_49092 ));
  SLICE_83 SLICE_83( .DI0(\tlc0/n190_adj_49094 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/n9_adj_49361 ), .B0(\tlc0/data[53] ), .A0(\tlc0/n14_adj_49358 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155091 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[53] ), .F0(\tlc0/n190_adj_49094 ));
  SLICE_84 SLICE_84( .DI0(\tlc0/n248_adj_49095 ), .D0(\tlc0/data[189] ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n14_adj_49436 ), 
    .A0(\tlc0/n9_adj_49361 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155090 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[189] ), 
    .F0(\tlc0/n248_adj_49095 ));
  SLICE_86 SLICE_86( .DI0(\tlc0/n190_adj_49097 ), .D0(\tlc0/n10_adj_49317 ), 
    .C0(\tlc0/n9 ), .B0(\tlc0/data[54] ), .A0(\tlc0/n14_adj_49358 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155089 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[54] ), .F0(\tlc0/n190_adj_49097 ));
  SLICE_87 SLICE_87( .DI0(\tlc0/n180 ), .D0(\tlc0/n14_adj_49358 ), 
    .C0(\tlc0/data[55] ), .B0(\tlc0/n10 ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155088 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[55] ), .F0(\tlc0/n180 ));
  SLICE_88 SLICE_88( .DI0(\tlc0/n200_adj_49098 ), .D0(\tlc0/n8 ), 
    .C0(\tlc0/data[56] ), .B0(\tlc0/n14_adj_49358 ), .A0(\tlc0/n12_adj_49100 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155087 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[56] ), .F0(\tlc0/n200_adj_49098 ));
  SLICE_89 SLICE_89( .DI0(\tlc0/n190_adj_49099 ), .D0(\tlc0/n8 ), 
    .C0(\tlc0/n9_adj_49361 ), .B0(\tlc0/data[57] ), .A0(\tlc0/n14_adj_49358 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155086 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[57] ), .F0(\tlc0/n190_adj_49099 ));
  SLICE_91 SLICE_91( .DI0(\tlc0/n190_adj_49103 ), .D0(\tlc0/n10_adj_49317 ), 
    .C0(\tlc0/data[58] ), .B0(\tlc0/n8 ), .A0(\tlc0/n14_adj_49358 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155085 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[58] ), .F0(\tlc0/n190_adj_49103 ));
  SLICE_93 SLICE_93( .DI0(\tlc0/n180_adj_49104 ), .D0(\tlc0/n8 ), 
    .C0(\tlc0/data[59] ), .B0(\tlc0/n10 ), .A0(\tlc0/n14_adj_49358 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155084 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[59] ), .F0(\tlc0/n180_adj_49104 ));
  SLICE_94 SLICE_94( .DI0(\tlc0/n190_adj_49105 ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/data[60] ), .B0(\tlc0/n12_adj_49113 ), .A0(\tlc0/n14_adj_49358 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155083 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[60] ), .F0(\tlc0/n190_adj_49105 ));
  SLICE_95 SLICE_95( .DI0(\tlc0/n180_adj_49107 ), .D0(\tlc0/data[61] ), 
    .C0(\tlc0/n14_adj_49358 ), .B0(\tlc0/n12_adj_49113 ), 
    .A0(\tlc0/n9_adj_49361 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155082 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[61] ), 
    .F0(\tlc0/n180_adj_49107 ));
  SLICE_96 SLICE_96( .DI0(\tlc0/n248_adj_49109 ), .D0(\tlc0/n14_adj_49436 ), 
    .C0(\tlc0/data[190] ), .B0(\tlc0/n12_adj_49113 ), 
    .A0(\tlc0/n10_adj_49317 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155081 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[190] ), 
    .F0(\tlc0/n248_adj_49109 ));
  SLICE_97 SLICE_97( .DI0(\tlc0/n238_adj_49110 ), .C0(\tlc0/data[191] ), 
    .B0(\tlc0/n19_adj_49288 ), .A0(\tlc0/n14_adj_49436 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155080 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[191] ), .F0(\tlc0/n238_adj_49110 ));
  SLICE_100 SLICE_100( .DI0(\tlc0/n180_adj_49115 ), .D0(\tlc0/n10_adj_49317 ), 
    .C0(\tlc0/data[62] ), .B0(\tlc0/n12_adj_49113 ), .A0(\tlc0/n14_adj_49358 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155078 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[62] ), .F0(\tlc0/n180_adj_49115 ));
  SLICE_101 SLICE_101( .DI0(\tlc0/n245 ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/data[296] ), .B0(\tlc0/n10_adj_49101 ), 
    .A0(\tlc0/n11_adj_49102 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154768 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[296] ), 
    .F0(\tlc0/n245 ));
  SLICE_102 SLICE_102( .DI0(\tlc0/n170_adj_49119 ), .D0(\tlc0/n14_adj_49358 ), 
    .C0(\tlc0/n10 ), .B0(\tlc0/data[63] ), .A0(\tlc0/n12_adj_49113 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155077 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[63] ), .F0(\tlc0/n170_adj_49119 ));
  SLICE_104 SLICE_104( .DI0(\tlc0/n249 ), .D0(\tlc0/data[193] ), 
    .C0(\tlc0/n12_adj_49362 ), .B0(\tlc0/n16_adj_49365 ), 
    .A0(\tlc0/n9_adj_49361 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172064 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[193] ), 
    .F0(\tlc0/n249 ));
  SLICE_105 SLICE_105( .DI0(\tlc0/n193_adj_49123 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/data[65] ), .B0(\tlc0/n9_adj_49361 ), .A0(\tlc0/n154481 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155074 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[65] ), .F0(\tlc0/n193_adj_49123 ));
  SLICE_106 SLICE_106( .DI0(\tlc0/n193_adj_49126 ), .D0(\tlc0/n154481 ), 
    .C0(\tlc0/data[66] ), .B0(\tlc0/n10_adj_49385 ), .A0(\tlc0/n10_adj_49317 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155073 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[66] ), .F0(\tlc0/n193_adj_49126 ));
  SLICE_107 SLICE_107( .DI0(\tlc0/n183 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/n10 ), .B0(\tlc0/data[67] ), .A0(\tlc0/n154481 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155072 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[67] ), .F0(\tlc0/n183 ));
  SLICE_108 SLICE_108( .DI0(\tlc0/n225 ), .D0(\tlc0/n11_adj_49158 ), 
    .C0(\tlc0/data[295] ), .B0(\tlc0/n10 ), .A0(\tlc0/n10_adj_49101 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154767 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[295] ), .F0(\tlc0/n225 ));
  SLICE_109 SLICE_109( .DI0(\tlc0/n249_adj_49136 ), .D0(\tlc0/n16_adj_49365 ), 
    .C0(\tlc0/data[194] ), .B0(\tlc0/n12_adj_49362 ), 
    .A0(\tlc0/n10_adj_49317 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172040 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[194] ), 
    .F0(\tlc0/n249_adj_49136 ));
  SLICE_110 SLICE_110( .DI0(\tlc0/n193_adj_49141 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/data[68] ), .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/n154481 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155070 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[68] ), .F0(\tlc0/n193_adj_49141 ));
  SLICE_111 SLICE_111( .DI0(\tlc0/n183_adj_49144 ), .D0(\tlc0/data[69] ), 
    .C0(\tlc0/n154481 ), .B0(\tlc0/n9 ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155069 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[69] ), .F0(\tlc0/n183_adj_49144 ));
  SLICE_113 SLICE_113( .DI0(\tlc0/n239 ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/n12_adj_49362 ), .B0(\tlc0/data[195] ), 
    .A0(\tlc0/n16_adj_49365 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172016 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[195] ), 
    .F0(\tlc0/n239 ));
  SLICE_114 SLICE_114( .DI0(\tlc0/n183_adj_49155 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/data[70] ), .B0(\tlc0/n154481 ), .A0(\tlc0/n10_adj_49317 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155067 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[70] ), .F0(\tlc0/n183_adj_49155 ));
  SLICE_116 SLICE_116( .DI0(\tlc0/n173 ), .D0(\tlc0/n10 ), .C0(\tlc0/n154481 ), 
    .B0(\tlc0/n9 ), .A0(\tlc0/data[71] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155066 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[71] ), 
    .F0(\tlc0/n173 ));
  SLICE_118 SLICE_118( .DI0(\tlc0/n183_adj_49172 ), .D0(\tlc0/data[73] ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/n154481 ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155064 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[73] ), .F0(\tlc0/n183_adj_49172 ));
  SLICE_120 SLICE_120( .DI0(\tlc0/n185 ), .D0(\tlc0/data[125] ), 
    .C0(\tlc0/n318_adj_49112 ), .B0(\tlc0/n12_adj_49114 ), 
    .A0(\tlc0/n12_adj_49113 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172047 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[125] ), 
    .F0(\tlc0/n185 ));
  SLICE_121 SLICE_121( .DI0(\tlc0/n249_adj_49184 ), .D0(\tlc0/data[196] ), 
    .C0(\tlc0/n16_adj_49368 ), .B0(\tlc0/n12_adj_49362 ), 
    .A0(\tlc0/n12_adj_49100 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172087 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[196] ), 
    .F0(\tlc0/n249_adj_49184 ));
  SLICE_123 SLICE_123( .DI0(\tlc0/n173_adj_49187 ), .D0(\tlc0/n8 ), 
    .C0(\tlc0/n154481 ), .B0(\tlc0/data[75] ), .A0(\tlc0/n10 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155061 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[75] ), .F0(\tlc0/n173_adj_49187 ));
  SLICE_124 SLICE_124( .DI0(\tlc0/n183_adj_49189 ), .D0(\tlc0/data[76] ), 
    .C0(\tlc0/n154481 ), .B0(\tlc0/n12_adj_49113 ), .A0(\tlc0/n12_adj_49100 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155060 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[76] ), .F0(\tlc0/n183_adj_49189 ));
  SLICE_130 SLICE_130( .DI0(\tlc0/n173_adj_49197 ), .D0(\tlc0/n12_adj_49113 ), 
    .C0(\tlc0/n154481 ), .B0(\tlc0/n9_adj_49361 ), .A0(\tlc0/data[77] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155059 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[77] ), .F0(\tlc0/n173_adj_49197 ));
  SLICE_131 SLICE_131( .DI0(\tlc0/n173_adj_49198 ), .D0(\tlc0/n10_adj_49317 ), 
    .C0(\tlc0/data[78] ), .B0(\tlc0/n12_adj_49113 ), .A0(\tlc0/n154481 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155058 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[78] ), .F0(\tlc0/n173_adj_49198 ));
  SLICE_132 SLICE_132( .DI0(\tlc0/n239_adj_49200 ), .D0(\tlc0/n9_adj_49361 ), 
    .C0(\tlc0/data[197] ), .B0(\tlc0/n12_adj_49362 ), 
    .A0(\tlc0/n16_adj_49368 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172063 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[197] ), 
    .F0(\tlc0/n239_adj_49200 ));
  SLICE_133 SLICE_133( .DI0(\tlc0/n235_adj_49201 ), .D0(\tlc0/data[293] ), 
    .C0(\tlc0/n9_adj_49361 ), .B0(\tlc0/n11_adj_49158 ), 
    .A0(\tlc0/n10_adj_49101 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154764 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[293] ), 
    .F0(\tlc0/n235_adj_49201 ));
  SLICE_134 SLICE_134( .DI0(\tlc0/n232_adj_49203 ), .D0(\tlc0/n14_adj_49318 ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/data[158] ), 
    .A0(\tlc0/n10_adj_49317 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155056 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[158] ), 
    .F0(\tlc0/n232_adj_49203 ));
  SLICE_138 SLICE_138( .DI0(\tlc0/n239_adj_49223 ), .D0(\tlc0/n10_adj_49317 ), 
    .C0(\tlc0/n12_adj_49362 ), .B0(\tlc0/data[198] ), 
    .A0(\tlc0/n16_adj_49368 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172039 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[198] ), 
    .F0(\tlc0/n239_adj_49223 ));
  SLICE_142 SLICE_142( .DI0(\tlc0/n203_adj_49229 ), .D0(\tlc0/data[81] ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/n9_adj_49321 ), 
    .A0(\tlc0/n9_adj_49361 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155051 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[81] ), 
    .F0(\tlc0/n203_adj_49229 ));
  SLICE_146 SLICE_146( .DI0(\tlc0/n193_adj_49251 ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/n9_adj_49321 ), .B0(\tlc0/data[83] ), .A0(\tlc0/n10_adj_49385 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155048 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[83] ), .F0(\tlc0/n193_adj_49251 ));
  SLICE_148 SLICE_148( .DI0(\tlc0/n193_adj_49260 ), .D0(\tlc0/n9_adj_49361 ), 
    .C0(\tlc0/data[85] ), .B0(\tlc0/n9_adj_49321 ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155046 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[85] ), .F0(\tlc0/n193_adj_49260 ));
  SLICE_158 SLICE_158( .DI0(\tlc0/n203_adj_49341 ), .D0(\tlc0/n9_adj_49321 ), 
    .C0(\tlc0/data[88] ), .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/n8 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155043 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[88] ), .F0(\tlc0/n203_adj_49341 ));
  SLICE_160 SLICE_160( .DI0(\tlc0/n193_adj_49344 ), .D0(\tlc0/data[90] ), 
    .C0(\tlc0/n10_adj_49317 ), .B0(\tlc0/n8 ), .A0(\tlc0/n9_adj_49321 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155041 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[90] ), .F0(\tlc0/n193_adj_49344 ));
  SLICE_161 SLICE_161( .DI0(\tlc0/n239_adj_49346 ), .D0(\tlc0/data[201] ), 
    .C0(\tlc0/n9_adj_49361 ), .B0(\tlc0/n12_adj_49362 ), 
    .A0(\tlc0/n16_adj_49364 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172062 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[201] ), 
    .F0(\tlc0/n239_adj_49346 ));
  SLICE_162 SLICE_162( .DI0(\tlc0/n148628[0] ), .D0(\tlc0/n154124 ), 
    .C0(\tlc0/n11_adj_49208 ), .B0(\tlc0/n148625[0] ), .A0(\tlc0/n147908[0] ), 
    .CE(\tlc0/n167328 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[1] ), 
    .F0(\tlc0/n148628[0] ));
  SLICE_163 SLICE_163( .DI0(\tlc0/line_cdc[1]/sig_000/FeedThruLUT ), 
    .D0(\tlc0/line_cdc[1] ), .CLK(tlc_sclk_c), .Q0(line_sync_adj_50936), 
    .F0(\tlc0/line_cdc[1]/sig_000/FeedThruLUT ));
  SLICE_165 SLICE_165( .DI1(n155252), 
    .DI0(\line_sync_adj_50936/sig_001/FeedThruLUT ), .D1(line_prev), 
    .B1(line_sync_adj_50936), .A0(line_sync_adj_50936), .CLK(tlc_sclk_c), 
    .Q0(line_prev), .Q1(\tlc0/line_pulse ), 
    .F0(\line_sync_adj_50936/sig_001/FeedThruLUT ), .F1(n155252));
  SLICE_167 SLICE_167( .DI1(\tlc0/line_cdc[0]/sig_003/FeedThruLUT ), 
    .DI0(\line_sync_c/sig_002/FeedThruLUT ), .D1(\tlc0/line_cdc[0] ), 
    .B0(line_sync_c), .CLK(tlc_sclk_c), .Q0(\tlc0/line_cdc[0] ), 
    .Q1(\tlc0/line_cdc[1] ), .F0(\line_sync_c/sig_002/FeedThruLUT ), 
    .F1(\tlc0/line_cdc[0]/sig_003/FeedThruLUT ));
  SLICE_168 SLICE_168( .DI0(\tlc0/n232_adj_49350 ), .D0(\tlc0/n12_adj_49113 ), 
    .C0(\tlc0/data[157] ), .B0(\tlc0/n14_adj_49318 ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155038 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[157] ), .F0(\tlc0/n232_adj_49350 ));
  SLICE_170 SLICE_170( .DI0(\tlc0/n230_adj_49352 ), .D0(\tlc0/n16_adj_49314 ), 
    .C0(\tlc0/n9_adj_49361 ), .B0(\tlc0/data[325] ), .A0(\tlc0/n12_adj_49325 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172050 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[325] ), .F0(\tlc0/n230_adj_49352 ));
  SLICE_171 SLICE_171( .DI0(\tlc0/n240_adj_49353 ), .D0(\tlc0/data[322] ), 
    .C0(\tlc0/n16_adj_49326 ), .B0(\tlc0/n12_adj_49325 ), 
    .A0(\tlc0/n10_adj_49317 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172024 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[322] ), 
    .F0(\tlc0/n240_adj_49353 ));
  SLICE_173 SLICE_173( .DI0(\tlc0/n225_adj_49311 ), .D0(\tlc0/data[101] ), 
    .C0(\tlc0/n15_adj_49310 ), .B0(\tlc0/n154509 ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172045 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[101] ), .F0(\tlc0/n225_adj_49311 ));
  SLICE_174 SLICE_174( .DI0(\tlc0/n239_adj_49354 ), .D0(\tlc0/n16_adj_49138 ), 
    .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/n12_adj_49362 ), 
    .A0(\tlc0/data[204] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172085 ), 
    .CLK(tlc_sclk_c), .Q0(\tlc0/data[204] ), .F0(\tlc0/n239_adj_49354 ));
  SLICE_175 SLICE_175( .DI0(\tlc0/n242_adj_49355 ), .D0(\tlc0/n12_adj_49113 ), 
    .C0(\tlc0/data[156] ), .B0(\tlc0/n12_adj_49100 ), 
    .A0(\tlc0/n14_adj_49318 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155035 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[156] ), 
    .F0(\tlc0/n242_adj_49355 ));
  SLICE_176 SLICE_176( .DI0(\tlc0/n229_adj_49356 ), .D0(\tlc0/data[205] ), 
    .C0(\tlc0/n12_adj_49362 ), .B0(\tlc0/n9_adj_49361 ), 
    .A0(\tlc0/n16_adj_49138 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172061 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[205] ), 
    .F0(\tlc0/n229_adj_49356 ));
  SLICE_179 SLICE_179( .DI0(\tlc0/n183_adj_49363 ), .D0(\tlc0/n9_adj_49321 ), 
    .C0(\tlc0/n9_adj_49361 ), .B0(\tlc0/n12_adj_49113 ), .A0(\tlc0/data[93] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155031 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[93] ), .F0(\tlc0/n183_adj_49363 ));
  SLICE_180 SLICE_180( .DI0(\tlc0/n183_adj_49370 ), .D0(\tlc0/data[94] ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n10_adj_49317 ), 
    .A0(\tlc0/n9_adj_49321 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155030 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[94] ), 
    .F0(\tlc0/n183_adj_49370 ));
  SLICE_181 SLICE_181( .DI0(\tlc0/n205_adj_49373 ), .D0(\tlc0/n318_adj_49112 ), 
    .C0(\tlc0/n12_adj_49160 ), .B0(\tlc0/n8 ), .A0(\tlc0/data[120] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172084 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[120] ), .F0(\tlc0/n205_adj_49373 ));
  SLICE_182 SLICE_182( .DI0(\tlc0/n195_adj_49374 ), .D0(\tlc0/n8 ), 
    .C0(\tlc0/data[121] ), .B0(\tlc0/n12_adj_49114 ), 
    .A0(\tlc0/n318_adj_49112 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172060 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[121] ), 
    .F0(\tlc0/n195_adj_49374 ));
  SLICE_184 SLICE_184( .DI0(\tlc0/n219 ), .D0(\tlc0/data[207] ), 
    .C0(\tlc0/n12_adj_49362 ), .B0(\tlc0/n16_adj_49138 ), .A0(\tlc0/n10 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n171996 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[207] ), .F0(\tlc0/n219 ));
  SLICE_185 SLICE_185( .DI0(\tlc0/n268_adj_49376 ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/data[208] ), .B0(\tlc0/n10_adj_49385 ), 
    .A0(\tlc0/n380_adj_49683 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155025 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[208] ), 
    .F0(\tlc0/n268_adj_49376 ));
  SLICE_186 SLICE_186( .DI0(\tlc0/n232_adj_49377 ), .D0(\tlc0/n14_adj_49318 ), 
    .C0(\tlc0/data[155] ), .B0(\tlc0/n10 ), .A0(\tlc0/n8 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155024 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[155] ), .F0(\tlc0/n232_adj_49377 ));
  SLICE_187 SLICE_187( .DI0(\tlc0/n258_adj_49380 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/n380_adj_49683 ), .B0(\tlc0/data[209] ), 
    .A0(\tlc0/n9_adj_49361 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155023 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[209] ), 
    .F0(\tlc0/n258_adj_49380 ));
  SLICE_188 SLICE_188( .DI0(\tlc0/n258_adj_49381 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/n380_adj_49683 ), .B0(\tlc0/n10_adj_49317 ), 
    .A0(\tlc0/data[210] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155022 ), 
    .CLK(tlc_sclk_c), .Q0(\tlc0/data[210] ), .F0(\tlc0/n258_adj_49381 ));
  SLICE_189 SLICE_189( .DI0(\tlc0/n242_adj_49388 ), .D0(\tlc0/data[154] ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/n14_adj_49318 ), .A0(\tlc0/n10_adj_49317 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155021 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[154] ), .F0(\tlc0/n242_adj_49388 ));
  SLICE_190 SLICE_190( .DI0(\tlc0/n248_adj_49389 ), .D0(\tlc0/n380_adj_49683 ), 
    .C0(\tlc0/data[211] ), .B0(\tlc0/n10 ), .A0(\tlc0/n10_adj_49385 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155020 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[211] ), .F0(\tlc0/n248_adj_49389 ));
  SLICE_193 SLICE_193( .DI0(\tlc0/n258_adj_49392 ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/data[212] ), .B0(\tlc0/n9 ), .A0(\tlc0/n380_adj_49683 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155017 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[212] ), .F0(\tlc0/n258_adj_49392 ));
  SLICE_194 SLICE_194( .DI0(\tlc0/n248_adj_49393 ), .D0(\tlc0/n380_adj_49683 ), 
    .C0(\tlc0/data[213] ), .B0(\tlc0/n9 ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155016 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[213] ), .F0(\tlc0/n248_adj_49393 ));
  SLICE_195 SLICE_195( .DI0(\tlc0/n248_adj_49394 ), .D0(\tlc0/n10_adj_49317 ), 
    .C0(\tlc0/data[214] ), .B0(\tlc0/n380_adj_49683 ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155015 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[214] ), .F0(\tlc0/n248_adj_49394 ));
  SLICE_197 SLICE_197( .DI0(\tlc0/n242_adj_49395 ), .D0(\tlc0/data[153] ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/n9_adj_49361 ), .A0(\tlc0/n14_adj_49318 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155013 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[153] ), .F0(\tlc0/n242_adj_49395 ));
  SLICE_198 SLICE_198( .DI0(\tlc0/n238_adj_49396 ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/n9 ), .B0(\tlc0/data[215] ), .A0(\tlc0/n380_adj_49683 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155012 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[215] ), .F0(\tlc0/n238_adj_49396 ));
  SLICE_200 SLICE_200( .DI0(\tlc0/n252_adj_49397 ), .D0(\tlc0/n8 ), 
    .C0(\tlc0/data[152] ), .B0(\tlc0/n12_adj_49100 ), 
    .A0(\tlc0/n14_adj_49318 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155010 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[152] ), 
    .F0(\tlc0/n252_adj_49397 ));
  SLICE_201 SLICE_201( .DI0(\tlc0/n258_adj_49398 ), .D0(\tlc0/n380_adj_49683 ), 
    .C0(\tlc0/data[216] ), .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/n8 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155009 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[216] ), .F0(\tlc0/n258_adj_49398 ));
  SLICE_205 SLICE_205( .DI0(\tlc0/n248_adj_49400 ), .D0(\tlc0/data[217] ), 
    .C0(\tlc0/n380_adj_49683 ), .B0(\tlc0/n8 ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155006 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[217] ), .F0(\tlc0/n248_adj_49400 ));
  SLICE_208 SLICE_208( .DI0(\tlc0/n248_adj_49408 ), .D0(\tlc0/n8 ), 
    .C0(\tlc0/data[218] ), .B0(\tlc0/n10_adj_49317 ), 
    .A0(\tlc0/n380_adj_49683 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155003 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[218] ), 
    .F0(\tlc0/n248_adj_49408 ));
  SLICE_210 SLICE_210( .DI0(\tlc0/n232_adj_49409 ), .D0(\tlc0/data[151] ), 
    .C0(\tlc0/n9 ), .B0(\tlc0/n10 ), .A0(\tlc0/n14_adj_49318 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155001 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[151] ), .F0(\tlc0/n232_adj_49409 ));
  SLICE_214 SLICE_214( .DI0(\tlc0/n238_adj_49411 ), .D0(\tlc0/data[219] ), 
    .C0(\tlc0/n380_adj_49683 ), .B0(\tlc0/n10 ), .A0(\tlc0/n8 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154997 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[219] ), .F0(\tlc0/n238_adj_49411 ));
  SLICE_216 SLICE_216( .DI0(\tlc0/n248_adj_49417 ), .D0(\tlc0/n12_adj_49113 ), 
    .C0(\tlc0/data[220] ), .B0(\tlc0/n380_adj_49683 ), 
    .A0(\tlc0/n12_adj_49100 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154995 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[220] ), 
    .F0(\tlc0/n248_adj_49417 ));
  SLICE_218 SLICE_218( .DI0(\tlc0/n238_adj_49418 ), .D0(\tlc0/n12_adj_49113 ), 
    .C0(\tlc0/data[221] ), .B0(\tlc0/n9_adj_49361 ), 
    .A0(\tlc0/n380_adj_49683 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154993 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[221] ), 
    .F0(\tlc0/n238_adj_49418 ));
  SLICE_220 SLICE_220( .DI0(\tlc0/n242 ), .D0(\tlc0/n10_adj_49317 ), 
    .C0(\tlc0/data[150] ), .B0(\tlc0/n14_adj_49318 ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154991 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[150] ), .F0(\tlc0/n242 ));
  SLICE_222 SLICE_222( .DI0(\tlc0/n238_adj_49437 ), .D0(\tlc0/data[222] ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n380_adj_49683 ), 
    .A0(\tlc0/n10_adj_49317 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154989 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[222] ), 
    .F0(\tlc0/n238_adj_49437 ));
  SLICE_226 SLICE_226( .DI0(\tlc0/n174 ), .D0(\tlc0/n14_adj_49359 ), 
    .B0(\tlc0/data[463] ), .A0(\tlc0/n19_adj_49288 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154985 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[463] ), .F0(\tlc0/n174 ));
  SLICE_227 SLICE_227( .DI0(\tlc0/n242_adj_49457 ), .D0(\tlc0/n9_adj_49361 ), 
    .C0(\tlc0/data[149] ), .B0(\tlc0/n9 ), .A0(\tlc0/n14_adj_49318 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154984 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[149] ), .F0(\tlc0/n242_adj_49457 ));
  SLICE_229 SLICE_229( .DI0(\tlc0/n184_adj_49463 ), .D0(\tlc0/n12_adj_49113 ), 
    .C0(\tlc0/data[461] ), .B0(\tlc0/n9_adj_49361 ), .A0(\tlc0/n14_adj_49359 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154982 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[461] ), .F0(\tlc0/n184_adj_49463 ));
  SLICE_230 SLICE_230( .DI0(\tlc0/n228_adj_49464 ), .D0(\tlc0/n12_adj_49113 ), 
    .C0(\tlc0/n380_adj_49683 ), .B0(\tlc0/data[223] ), .A0(\tlc0/n10 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154981 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[223] ), .F0(\tlc0/n228_adj_49464 ));
  SLICE_231 SLICE_231( .DI0(\tlc0/n194_adj_49465 ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/data[460] ), .B0(\tlc0/n14_adj_49359 ), 
    .A0(\tlc0/n12_adj_49113 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154980 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[460] ), 
    .F0(\tlc0/n194_adj_49465 ));
  SLICE_232 SLICE_232( .DI0(\tlc0/n252_adj_49468 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/data[148] ), .B0(\tlc0/n12_adj_49100 ), 
    .A0(\tlc0/n14_adj_49318 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154979 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[148] ), 
    .F0(\tlc0/n252_adj_49468 ));
  SLICE_234 SLICE_234( .DI0(\tlc0/n194_adj_49471 ), .D0(\tlc0/n8 ), 
    .C0(\tlc0/n14_adj_49359 ), .B0(\tlc0/n10_adj_49317 ), 
    .A0(\tlc0/data[458] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154977 ), 
    .CLK(tlc_sclk_c), .Q0(\tlc0/data[458] ), .F0(\tlc0/n194_adj_49471 ));
  SLICE_236 SLICE_236( .DI0(\tlc0/n194_adj_49473 ), .D0(\tlc0/n14_adj_49359 ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/data[457] ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154975 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[457] ), .F0(\tlc0/n194_adj_49473 ));
  SLICE_240 SLICE_240( .DI0(\tlc0/n194 ), .D0(\tlc0/n10_adj_49317 ), 
    .C0(\tlc0/data[454] ), .B0(\tlc0/n9 ), .A0(\tlc0/n14_adj_49359 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154972 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[454] ), .F0(\tlc0/n194 ));
  SLICE_241 SLICE_241( .DI0(\tlc0/n194_adj_49477 ), .D0(\tlc0/data[453] ), 
    .C0(\tlc0/n9 ), .B0(\tlc0/n14_adj_49359 ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154971 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[453] ), .F0(\tlc0/n194_adj_49477 ));
  SLICE_242 SLICE_242( .DI0(\tlc0/n204_adj_49478 ), .D0(\tlc0/n14_adj_49359 ), 
    .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/n9 ), .A0(\tlc0/data[452] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154970 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[452] ), .F0(\tlc0/n204_adj_49478 ));
  SLICE_244 SLICE_244( .DI0(\tlc0/n282 ), .D0(\tlc0/n12_adj_49593 ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/n351 ), .A0(\tlc0/data[224] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154968 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[224] ), .F0(\tlc0/n282 ));
  SLICE_245 SLICE_245( .DI0(\tlc0/n204_adj_49495 ), .D0(\tlc0/n14_adj_49359 ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/data[450] ), 
    .A0(\tlc0/n10_adj_49317 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154967 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[450] ), 
    .F0(\tlc0/n204_adj_49495 ));
  SLICE_246 SLICE_246( .DI0(\tlc0/n204_adj_49496 ), .D0(\tlc0/n9_adj_49361 ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/data[449] ), 
    .A0(\tlc0/n14_adj_49359 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154966 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[449] ), 
    .F0(\tlc0/n204_adj_49496 ));
  SLICE_251 SLICE_251( .DI0(\tlc0/n272_adj_49531 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/data[228] ), .B0(\tlc0/n12_adj_49593 ), .A0(\tlc0/n351 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154961 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[228] ), .F0(\tlc0/n272_adj_49531 ));
  SLICE_253 SLICE_253( .DI0(\tlc0/n262_adj_49549 ), .D0(\tlc0/n12_adj_49594 ), 
    .C0(\tlc0/data[229] ), .B0(\tlc0/n351 ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154959 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[229] ), .F0(\tlc0/n262_adj_49549 ));
  SLICE_254 SLICE_254( .DI0(\tlc0/n262_adj_49559 ), .D0(\tlc0/n351 ), 
    .C0(\tlc0/data[230] ), .B0(\tlc0/n9 ), .A0(\tlc0/n12_adj_49598 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154958 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[230] ), .F0(\tlc0/n262_adj_49559 ));
  SLICE_255 SLICE_255( .DI0(\tlc0/n178_adj_49577 ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/data[431] ), .B0(\tlc0/n12_adj_49113 ), 
    .A0(\tlc0/n14_adj_49366 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172013 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[431] ), 
    .F0(\tlc0/n178_adj_49577 ));
  SLICE_257 SLICE_257( .DI0(\tlc0/n188_adj_49605 ), .D0(\tlc0/data[429] ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n14_adj_49366 ), 
    .A0(\tlc0/n9_adj_49361 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172059 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[429] ), 
    .F0(\tlc0/n188_adj_49605 ));
  SLICE_258 SLICE_258( .DI0(\tlc0/n242_adj_49606 ), .D0(\tlc0/n14_adj_49318 ), 
    .C0(\tlc0/data[147] ), .B0(\tlc0/n10_adj_49385 ), .A0(\tlc0/n10 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154954 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[147] ), .F0(\tlc0/n242_adj_49606 ));
  SLICE_259 SLICE_259( .DI0(\tlc0/n198_adj_49609 ), .D0(\tlc0/data[428] ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n14_adj_49366 ), 
    .A0(\tlc0/n12_adj_49100 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172083 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[428] ), 
    .F0(\tlc0/n198_adj_49609 ));
  SLICE_261 SLICE_261( .DI0(\tlc0/n198_adj_49637 ), .D0(\tlc0/data[426] ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/n14_adj_49366 ), .A0(\tlc0/n10_adj_49317 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172018 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[426] ), .F0(\tlc0/n198_adj_49637 ));
  SLICE_262 SLICE_262( .DI0(\tlc0/n198_adj_49642 ), .D0(\tlc0/n14_adj_49366 ), 
    .C0(\tlc0/data[425] ), .B0(\tlc0/n9_adj_49361 ), .A0(\tlc0/n8 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172042 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[425] ), .F0(\tlc0/n198_adj_49642 ));
  SLICE_265 SLICE_265( .DI0(\tlc0/n272_adj_49659 ), .D0(\tlc0/data[232] ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/n351 ), .A0(\tlc0/n12_adj_49593 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154947 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[232] ), .F0(\tlc0/n272_adj_49659 ));
  SLICE_267 SLICE_267( .DI0(\tlc0/n252_adj_49670 ), .D0(\tlc0/data[146] ), 
    .C0(\tlc0/n10_adj_49317 ), .B0(\tlc0/n10_adj_49385 ), 
    .A0(\tlc0/n14_adj_49318 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154945 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[146] ), 
    .F0(\tlc0/n252_adj_49670 ));
  SLICE_268 SLICE_268( .DI0(\tlc0/n198_adj_49367 ), .D0(\tlc0/n10_adj_49317 ), 
    .C0(\tlc0/n9 ), .B0(\tlc0/data[422] ), .A0(\tlc0/n14_adj_49366 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172035 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[422] ), .F0(\tlc0/n198_adj_49367 ));
  SLICE_270 SLICE_270( .DI0(\tlc0/n198_adj_49677 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/data[421] ), .B0(\tlc0/n14_adj_49366 ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172058 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[421] ), .F0(\tlc0/n198_adj_49677 ));
  SLICE_271 SLICE_271( .DI0(\tlc0/n208_adj_49679 ), .D0(\tlc0/data[420] ), 
    .C0(\tlc0/n9 ), .B0(\tlc0/n14_adj_49366 ), .A0(\tlc0/n12_adj_49100 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172081 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[420] ), .F0(\tlc0/n208_adj_49679 ));
  SLICE_272 SLICE_272( .DI0(\tlc0/n198_adj_49684 ), .D0(\tlc0/n14_adj_49366 ), 
    .C0(\tlc0/data[419] ), .B0(\tlc0/n10_adj_49385 ), .A0(\tlc0/n10 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172011 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[419] ), .F0(\tlc0/n198_adj_49684 ));
  SLICE_274 SLICE_274( .DI0(\tlc0/n208_adj_49688 ), .D0(\tlc0/n9_adj_49361 ), 
    .C0(\tlc0/data[417] ), .B0(\tlc0/n14_adj_49366 ), 
    .A0(\tlc0/n10_adj_49385 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172057 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[417] ), 
    .F0(\tlc0/n208_adj_49688 ));
  SLICE_275 SLICE_275( .DI0(\tlc0/n252_adj_49693 ), .D0(\tlc0/n14_adj_49318 ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/data[145] ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154937 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[145] ), .F0(\tlc0/n252_adj_49693 ));
  SLICE_276 SLICE_276( .DI0(\tlc0/n262_adj_49697 ), .D0(\tlc0/n8 ), 
    .C0(\tlc0/n12_adj_49598 ), .B0(\tlc0/data[234] ), .A0(\tlc0/n351 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154936 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[234] ), .F0(\tlc0/n262_adj_49697 ));
  SLICE_278 SLICE_278( .DI0(\tlc0/n173_adj_49703 ), .D0(\tlc0/data[415] ), 
    .C0(\tlc0/n154465 ), .B0(\tlc0/n12_adj_49113 ), .A0(\tlc0/n15_adj_49291 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172010 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[415] ), .F0(\tlc0/n173_adj_49703 ));
  SLICE_279 SLICE_279( .DI0(\tlc0/n262_adj_49705 ), .D0(\tlc0/n14_adj_49318 ), 
    .C0(\tlc0/data[144] ), .B0(\tlc0/n10_adj_49385 ), 
    .A0(\tlc0/n12_adj_49100 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154933 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[144] ), 
    .F0(\tlc0/n262_adj_49705 ));
  SLICE_281 SLICE_281( .DI0(\tlc0/n183_adj_49708 ), .D0(\tlc0/data[413] ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n15_adj_49297 ), .A0(\tlc0/n154465 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172056 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[413] ), .F0(\tlc0/n183_adj_49708 ));
  SLICE_283 SLICE_283( .DI0(\tlc0/n193_adj_49719 ), .D0(\tlc0/n15_adj_49299 ), 
    .C0(\tlc0/data[412] ), .B0(\tlc0/n12_adj_49113 ), .A0(\tlc0/n154465 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172079 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[412] ), .F0(\tlc0/n193_adj_49719 ));
  SLICE_284 SLICE_284( .DI0(\tlc0/n183_adj_49733 ), .D0(\tlc0/n154465 ), 
    .C0(\tlc0/data[411] ), .B0(\tlc0/n8 ), .A0(\tlc0/n15_adj_49291 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172009 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[411] ), .F0(\tlc0/n183_adj_49733 ));
  SLICE_285 SLICE_285( .DI0(\tlc0/n193_adj_49737 ), .D0(\tlc0/data[410] ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/n154465 ), .A0(\tlc0/n15_adj_49295 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172032 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[410] ), .F0(\tlc0/n193_adj_49737 ));
  SLICE_286 SLICE_286( .DI0(\tlc0/n193_adj_49742 ), .D0(\tlc0/n15_adj_49297 ), 
    .C0(\tlc0/data[409] ), .B0(\tlc0/n154465 ), .A0(\tlc0/n8 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172055 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[409] ), .F0(\tlc0/n193_adj_49742 ));
  SLICE_287 SLICE_287( .DI0(\tlc0/n235_adj_49768 ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/data[291] ), .B0(\tlc0/n10_adj_49101 ), 
    .A0(\tlc0/n11_adj_49177 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154762 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[291] ), 
    .F0(\tlc0/n235_adj_49768 ));
  SLICE_288 SLICE_288( .DI0(\tlc0/n203_adj_49779 ), .D0(\tlc0/n154465 ), 
    .C0(\tlc0/data[408] ), .B0(\tlc0/n15_adj_49299 ), .A0(\tlc0/n8 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172078 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[408] ), .F0(\tlc0/n203_adj_49779 ));
  SLICE_290 SLICE_290( .DI0(\tlc0/n262_adj_49654 ), .D0(\tlc0/data[236] ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n351 ), .A0(\tlc0/n12_adj_49593 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154924 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[236] ), .F0(\tlc0/n262_adj_49654 ));
  SLICE_291 SLICE_291( .DI0(\tlc0/n183_adj_49292 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/n15_adj_49291 ), .B0(\tlc0/data[407] ), .A0(\tlc0/n154465 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172008 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[407] ), .F0(\tlc0/n183_adj_49292 ));
  SLICE_297 SLICE_297( .DI0(\tlc0/n193_adj_49298 ), .D0(\tlc0/data[405] ), 
    .C0(\tlc0/n15_adj_49297 ), .B0(\tlc0/n154465 ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172054 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[405] ), .F0(\tlc0/n193_adj_49298 ));
  SLICE_300 SLICE_300( .DI0(\tlc0/n203_adj_49300 ), .D0(\tlc0/n154465 ), 
    .C0(\tlc0/data[404] ), .B0(\tlc0/n9 ), .A0(\tlc0/n15_adj_49299 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172077 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[404] ), .F0(\tlc0/n203_adj_49300 ));
  SLICE_304 SLICE_304( .DI0(\tlc0/n213_adj_49916 ), .D0(\tlc0/n15_adj_49299 ), 
    .C0(\tlc0/data[400] ), .B0(\tlc0/n10_adj_49385 ), .A0(\tlc0/n154465 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172067 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[400] ), .F0(\tlc0/n213_adj_49916 ));
  SLICE_305 SLICE_305( .DI0(\tlc0/n215_adj_49405 ), .D0(\tlc0/n15_adj_49404 ), 
    .C0(\tlc0/data[103] ), .B0(\tlc0/n9 ), .A0(\tlc0/n154509 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172000 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[103] ), .F0(\tlc0/n215_adj_49405 ));
  SLICE_307 SLICE_307( .DI0(\tlc0/n235_adj_49920 ), .D0(\tlc0/n154509 ), 
    .C0(\tlc0/data[104] ), .B0(\tlc0/n15_adj_49268 ), .A0(\tlc0/n8 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172071 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[104] ), .F0(\tlc0/n235_adj_49920 ));
  SLICE_308 SLICE_308( .DI0(\tlc0/n187_adj_49924 ), .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/n14_adj_50545 ), .B0(\tlc0/n158178 ), .A0(\tlc0/bank_offset[9] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154910 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[399] ), .F0(\tlc0/n187_adj_49924 ));
  SLICE_311 SLICE_311( .DI0(\tlc0/n284 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/n14_adj_49416 ), .B0(\tlc0/data[240] ), 
    .A0(\tlc0/n12_adj_49100 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154907 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[240] ), 
    .F0(\tlc0/n284 ));
  SLICE_312 SLICE_312( .DI0(\tlc0/n197_adj_49941 ), .D0(\tlc0/bank_offset[9] ), 
    .C0(\tlc0/n14_adj_50009 ), .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/n158178 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154906 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[398] ), .F0(\tlc0/n197_adj_49941 ));
  SLICE_314 SLICE_314( .DI0(\tlc0/n207_adj_49778 ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/n13_adj_49108 ), .B0(\tlc0/n226_adj_49777 ), 
    .A0(\tlc0/n14_adj_49207 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154904 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[396] ), 
    .F0(\tlc0/n207_adj_49778 ));
  SLICE_319 SLICE_319( .DI0(\tlc0/n207_adj_49981 ), .D0(\tlc0/n13_adj_49108 ), 
    .C0(\tlc0/n158206 ), .B0(\tlc0/n226_adj_49777 ), 
    .A0(\tlc0/bank_offset[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154900 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[393] ), 
    .F0(\tlc0/n207_adj_49981 ));
  SLICE_320 SLICE_320( .DI0(\tlc0/n274_adj_49982 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/n10_adj_49317 ), .B0(\tlc0/data[242] ), 
    .A0(\tlc0/n14_adj_49416 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154899 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[242] ), 
    .F0(\tlc0/n274_adj_49982 ));
  SLICE_321 SLICE_321( .DI0(\tlc0/n217_adj_49983 ), .D0(\tlc0/n13_adj_49108 ), 
    .A0(\tlc0/n14_adj_50517 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154898 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[392] ), 
    .F0(\tlc0/n217_adj_49983 ));
  SLICE_324 SLICE_324( .DI0(\tlc0/n274_adj_50000 ), .D0(\tlc0/data[244] ), 
    .C0(\tlc0/n9 ), .B0(\tlc0/n14_adj_49416 ), .A0(\tlc0/n12_adj_49100 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154895 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[244] ), .F0(\tlc0/n274_adj_50000 ));
  SLICE_326 SLICE_326( .DI0(\tlc0/n264_adj_49690 ), .D0(\tlc0/n14_adj_49416 ), 
    .C0(\tlc0/n9 ), .B0(\tlc0/data[245] ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154893 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[245] ), .F0(\tlc0/n264_adj_49690 ));
  SLICE_330 SLICE_330( .DI0(\tlc0/n264 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/data[246] ), .B0(\tlc0/n14_adj_49416 ), 
    .A0(\tlc0/n10_adj_49317 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154889 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[246] ), 
    .F0(\tlc0/n264 ));
  SLICE_333 SLICE_333( .DI0(\tlc0/n227_adj_50052 ), .D0(\tlc0/n158380 ), 
    .B0(\tlc0/n14_adj_50517 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154886 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[384] ), 
    .F0(\tlc0/n227_adj_50052 ));
  SLICE_334 SLICE_334( .DI0(\tlc0/n203_adj_50055 ), .D0(\tlc0/n14_adj_49432 ), 
    .C0(\tlc0/data[383] ), .B0(\tlc0/n19_adj_49288 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154885 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[383] ), .F0(\tlc0/n203_adj_50055 ));
  SLICE_336 SLICE_336( .DI0(\tlc0/n213_adj_50057 ), .D0(\tlc0/n12_adj_49113 ), 
    .C0(\tlc0/data[382] ), .B0(\tlc0/n10_adj_49317 ), 
    .A0(\tlc0/n14_adj_49432 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154883 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[382] ), 
    .F0(\tlc0/n213_adj_50057 ));
  SLICE_338 SLICE_338( .DI0(\tlc0/n213_adj_50069 ), .D0(\tlc0/n9_adj_49361 ), 
    .C0(\tlc0/data[381] ), .B0(\tlc0/n12_adj_49113 ), 
    .A0(\tlc0/n14_adj_49432 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154881 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[381] ), 
    .F0(\tlc0/n213_adj_50069 ));
  SLICE_339 SLICE_339( .DI0(\tlc0/n264_adj_50079 ), .D0(\tlc0/n14_adj_49416 ), 
    .C0(\tlc0/n9_adj_49361 ), .B0(\tlc0/data[249] ), .A0(\tlc0/n8 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154880 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[249] ), .F0(\tlc0/n264_adj_50079 ));
  SLICE_342 SLICE_342( .DI0(\tlc0/n213_adj_50090 ), .D0(\tlc0/data[379] ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/n14_adj_49432 ), .A0(\tlc0/n10 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154877 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[379] ), .F0(\tlc0/n213_adj_50090 ));
  SLICE_343 SLICE_343( .DI0(\tlc0/n223_adj_50096 ), .D0(\tlc0/n8 ), 
    .C0(\tlc0/data[378] ), .B0(\tlc0/n14_adj_49432 ), 
    .A0(\tlc0/n10_adj_49317 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154876 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[378] ), 
    .F0(\tlc0/n223_adj_50096 ));
  SLICE_344 SLICE_344( .DI0(\tlc0/n223_adj_50097 ), .D0(\tlc0/data[377] ), 
    .C0(\tlc0/n14_adj_49432 ), .B0(\tlc0/n8 ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154875 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[377] ), .F0(\tlc0/n223_adj_50097 ));
  SLICE_345 SLICE_345( .DI0(\tlc0/n233_adj_50099 ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/data[376] ), .A0(\tlc0/n14_adj_49432 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154874 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[376] ), .F0(\tlc0/n233_adj_50099 ));
  SLICE_346 SLICE_346( .DI0(\tlc0/n213_adj_50100 ), .D0(\tlc0/data[375] ), 
    .C0(\tlc0/n9 ), .B0(\tlc0/n10 ), .A0(\tlc0/n14_adj_49432 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154873 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[375] ), .F0(\tlc0/n213_adj_50100 ));
  SLICE_347 SLICE_347( .DI0(\tlc0/n264_adj_50104 ), .D0(\tlc0/n10_adj_49317 ), 
    .C0(\tlc0/n14_adj_49416 ), .B0(\tlc0/data[250] ), .A0(\tlc0/n8 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154872 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[250] ), .F0(\tlc0/n264_adj_50104 ));
  SLICE_348 SLICE_348( .DI0(\tlc0/n223_adj_49433 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/n10_adj_49317 ), .B0(\tlc0/n14_adj_49432 ), 
    .A0(\tlc0/data[374] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154871 ), 
    .CLK(tlc_sclk_c), .Q0(\tlc0/data[374] ), .F0(\tlc0/n223_adj_49433 ));
  SLICE_349 SLICE_349( .DI0(\tlc0/n223_adj_49691 ), .D0(\tlc0/data[373] ), 
    .C0(\tlc0/n9_adj_49361 ), .B0(\tlc0/n14_adj_49432 ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154870 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[373] ), .F0(\tlc0/n223_adj_49691 ));
  SLICE_350 SLICE_350( .DI0(\tlc0/n233_adj_50109 ), .D0(\tlc0/n14_adj_49432 ), 
    .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/data[372] ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154869 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[372] ), .F0(\tlc0/n233_adj_50109 ));
  SLICE_351 SLICE_351( .DI0(\tlc0/n223_adj_50110 ), .D0(\tlc0/n14_adj_49432 ), 
    .C0(\tlc0/n10 ), .B0(\tlc0/data[371] ), .A0(\tlc0/n10_adj_49385 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154868 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[371] ), .F0(\tlc0/n223_adj_50110 ));
  SLICE_353 SLICE_353( .DI0(\tlc0/n233_adj_50174 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/data[370] ), .B0(\tlc0/n14_adj_49432 ), 
    .A0(\tlc0/n10_adj_49317 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154866 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[370] ), 
    .F0(\tlc0/n233_adj_50174 ));
  SLICE_354 SLICE_354( .DI0(\tlc0/n233_adj_50116 ), .D0(\tlc0/n14_adj_49432 ), 
    .C0(\tlc0/data[369] ), .B0(\tlc0/n10_adj_49385 ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154865 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[369] ), .F0(\tlc0/n233_adj_50116 ));
  SLICE_355 SLICE_355( .DI0(\tlc0/n243_adj_50209 ), .D0(\tlc0/n14_adj_49432 ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/n12_adj_49100 ), 
    .A0(\tlc0/data[368] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154864 ), 
    .CLK(tlc_sclk_c), .Q0(\tlc0/data[368] ), .F0(\tlc0/n243_adj_50209 ));
  SLICE_356 SLICE_356( .DI0(\tlc0/n264_adj_50226 ), .D0(\tlc0/n14_adj_49416 ), 
    .C0(\tlc0/data[252] ), .B0(\tlc0/n12_adj_49100 ), 
    .A0(\tlc0/n12_adj_49113 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154863 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[252] ), 
    .F0(\tlc0/n264_adj_50226 ));
  SLICE_357 SLICE_357( .DI0(\tlc0/n188_adj_50280 ), .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/n14_adj_49273 ), .B0(\tlc0/bank_offset[9] ), .A0(\tlc0/n158178 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154862 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[367] ), .F0(\tlc0/n188_adj_50280 ));
  SLICE_363 SLICE_363( .DI0(\tlc0/n254_adj_50372 ), .D0(\tlc0/n14_adj_49416 ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/data[253] ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154856 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[253] ), .F0(\tlc0/n254_adj_50372 ));
  SLICE_365 SLICE_365( .DI0(\tlc0/n225_adj_50395 ), .D0(\tlc0/n15_adj_49275 ), 
    .C0(\tlc0/n154509 ), .B0(\tlc0/data[106] ), .A0(\tlc0/n8 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172020 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[106] ), .F0(\tlc0/n225_adj_50395 ));
  SLICE_370 SLICE_370( .DI0(\tlc0/n218_adj_49505 ), .D0(\tlc0/n158206 ), 
    .C0(\tlc0/n13_adj_49108 ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/n217_adj_49272 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154852 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[360] ), 
    .F0(\tlc0/n218_adj_49505 ));
  SLICE_371 SLICE_371( .DI0(\tlc0/n198_adj_50031 ), .D0(\tlc0/n217_adj_49272 ), 
    .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/n158380 ), .A0(\tlc0/n11_adj_49157 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154851 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[359] ), .F0(\tlc0/n198_adj_50031 ));
  SLICE_376 SLICE_376( .DI0(\tlc0/n232_adj_50146 ), .D0(\tlc0/n406 ), 
    .C0(\tlc0/data[318] ), .B0(\tlc0/n12_adj_49621 ), 
    .A0(\tlc0/n12_adj_49113 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154798 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[318] ), 
    .F0(\tlc0/n232_adj_50146 ));
  SLICE_377 SLICE_377( .DI0(\tlc0/n232_adj_50108 ), .D0(\tlc0/n12_adj_49584 ), 
    .C0(\tlc0/n406 ), .B0(\tlc0/data[317] ), .A0(\tlc0/n12_adj_49113 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154797 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[317] ), .F0(\tlc0/n232_adj_50108 ));
  SLICE_378 SLICE_378( .DI0(\tlc0/n230_adj_50467 ), .D0(\tlc0/n16_adj_49314 ), 
    .C0(\tlc0/n10_adj_49317 ), .B0(\tlc0/data[326] ), 
    .A0(\tlc0/n12_adj_49325 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172025 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[326] ), 
    .F0(\tlc0/n230_adj_50467 ));
  SLICE_379 SLICE_379( .DI0(\tlc0/n240_adj_50064 ), .D0(\tlc0/n16_adj_49314 ), 
    .C0(\tlc0/n12_adj_49325 ), .B0(\tlc0/data[324] ), 
    .A0(\tlc0/n12_adj_49100 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172073 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[324] ), 
    .F0(\tlc0/n240_adj_50064 ));
  SLICE_380 SLICE_380( .DI0(\tlc0/n242_adj_50107 ), .D0(\tlc0/n12_adj_49113 ), 
    .C0(\tlc0/data[316] ), .B0(\tlc0/n406 ), .A0(\tlc0/n12_adj_49521 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154796 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[316] ), .F0(\tlc0/n242_adj_50107 ));
  SLICE_381 SLICE_381( .DI0(\tlc0/n232_adj_50470 ), .D0(\tlc0/data[315] ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/n12_adj_49710 ), .A0(\tlc0/n406 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154795 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[315] ), .F0(\tlc0/n232_adj_50470 ));
  SLICE_385 SLICE_385( .DI0(\tlc0/n221_adj_49573 ), .D0(\tlc0/n7_adj_49236 ), 
    .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/n11_adj_49157 ), 
    .A0(\tlc0/n230_adj_49238 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154793 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[142] ), 
    .F0(\tlc0/n221_adj_49573 ));
  SLICE_388 SLICE_388( .DI0(\tlc0/n218_adj_49510 ), .D0(\tlc0/n158380 ), 
    .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/n14_adj_49207 ), 
    .A0(\tlc0/n217_adj_49272 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154848 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[356] ), 
    .F0(\tlc0/n218_adj_49510 ));
  SLICE_389 SLICE_389( .DI0(\tlc0/n242_adj_50487 ), .D0(\tlc0/data[313] ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/n406 ), .A0(\tlc0/n12_adj_49584 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154790 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[313] ), .F0(\tlc0/n242_adj_50487 ));
  SLICE_390 SLICE_390( .DI0(\tlc0/n175 ), .D0(\tlc0/n318_adj_49112 ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/data[127] ), 
    .A0(\tlc0/n12_adj_49121 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172006 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[127] ), 
    .F0(\tlc0/n175 ));
  SLICE_392 SLICE_392( .DI0(\tlc0/n235_adj_49492 ), .D0(\tlc0/n10_adj_49317 ), 
    .C0(\tlc0/n10_adj_49101 ), .B0(\tlc0/data[298] ), 
    .A0(\tlc0/n11_adj_49102 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154771 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[298] ), 
    .F0(\tlc0/n235_adj_49492 ));
  SLICE_394 SLICE_394( .DI0(\tlc0/n218_adj_49503 ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/n158380 ), .B0(\tlc0/n217_adj_49272 ), .A0(\tlc0/n11_adj_49237 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154845 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[354] ), .F0(\tlc0/n218_adj_49503 ));
  SLICE_395 SLICE_395( .DI0(\tlc0/n244 ), .D0(\tlc0/data[255] ), 
    .C0(\tlc0/n19_adj_49288 ), .A0(\tlc0/n14_adj_49416 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154844 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[255] ), .F0(\tlc0/n244 ));
  SLICE_397 SLICE_397( .DI0(\tlc0/n231 ), .D0(\tlc0/n230_adj_49238 ), 
    .C0(\tlc0/n11_adj_49237 ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/n7_adj_49236 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154842 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[138] ), 
    .F0(\tlc0/n231 ));
  SLICE_399 SLICE_399( .DI0(\tlc0/n228_adj_49504 ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/n158380 ), .B0(\tlc0/n158206 ), .A0(\tlc0/n217_adj_49272 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154841 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[352] ), .F0(\tlc0/n228_adj_49504 ));
  SLICE_400 SLICE_400( .DI0(\tlc0/n215_adj_50503 ), .D0(\tlc0/data[107] ), 
    .C0(\tlc0/n15_adj_49404 ), .B0(\tlc0/n154509 ), .A0(\tlc0/n8 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n171999 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[107] ), .F0(\tlc0/n215_adj_50503 ));
  SLICE_407 SLICE_407( .DI0(\tlc0/n131028[0] ), .D0(\tlc0/n57359[0] ), 
    .C0(\tlc0/n17_adj_49743 ), .B0(\tlc0/n57356[0] ), 
    .A0(\tlc0/n18_adj_49763 ), .CE(\tlc0/n154330 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[437] ), .F0(\tlc0/n131028[0] ));
  SLICE_416 SLICE_416( .DI0(\tlc0/n130636[0] ), .D0(\tlc0/n18_adj_49763 ), 
    .C0(\tlc0/n57356[0] ), .B0(\tlc0/n17_adj_49927 ), .A0(\tlc0/n57359[0] ), 
    .CE(\tlc0/n154168 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[445] ), 
    .F0(\tlc0/n130636[0] ));
  SLICE_421 SLICE_421( .DI0(\tlc0/n129209[0] ), .D0(\tlc0/n54943[0] ), 
    .C0(\tlc0/n158574 ), .B0(\tlc0/n54937[0] ), .A0(\tlc0/n16_adj_50149 ), 
    .CE(\tlc0/n154409 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[480] ), 
    .F0(\tlc0/n129209[0] ));
  SLICE_427 SLICE_427( .DI0(\tlc0/n128964[0] ), .D0(\tlc0/n16_adj_50160 ), 
    .C0(\tlc0/n54937[0] ), .B0(\tlc0/n15_adj_50496 ), .A0(\tlc0/n54943[0] ), 
    .CE(\tlc0/n154320 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[485] ), 
    .F0(\tlc0/n128964[0] ));
  SLICE_431 SLICE_431( .DI0(\tlc0/n128768[0] ), .D0(\tlc0/n54937[0] ), 
    .C0(\tlc0/n15_adj_50513 ), .B0(\tlc0/n54943[0] ), 
    .A0(\tlc0/n16_adj_50160 ), .CE(\tlc0/n154103 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[489] ), .F0(\tlc0/n128768[0] ));
  SLICE_438 SLICE_438( .DI0(\tlc0/n128425[0] ), .D0(\tlc0/n54159[0] ), 
    .C0(\tlc0/n16_adj_50536 ), .B0(\tlc0/n158568 ), .A0(\tlc0/n54153[0] ), 
    .CE(\tlc0/n154408 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[496] ), 
    .F0(\tlc0/n128425[0] ));
  SLICE_439 SLICE_439( .DI0(\tlc0/n128376[0] ), .D0(\tlc0/n158568 ), 
    .C0(\tlc0/n16_adj_50549 ), .B0(\tlc0/n54153[0] ), .A0(\tlc0/n54159[0] ), 
    .CE(\tlc0/n167278 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[497] ), 
    .F0(\tlc0/n128376[0] ));
  SLICE_440 SLICE_440( .DI0(\tlc0/n225_adj_49438 ), .D0(\tlc0/n15_adj_49268 ), 
    .C0(\tlc0/data[108] ), .B0(\tlc0/n12_adj_49113 ), .A0(\tlc0/n154509 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172070 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[108] ), .F0(\tlc0/n225_adj_49438 ));
  SLICE_443 SLICE_443( .DI0(\tlc0/n128229[0] ), .D0(\tlc0/n54159[0] ), 
    .C0(\tlc0/n15_adj_49731 ), .B0(\tlc0/n16_adj_50536 ), 
    .A0(\tlc0/n54153[0] ), .CE(\tlc0/n154322 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[500] ), .F0(\tlc0/n128229[0] ));
  SLICE_444 SLICE_444( .DI0(\tlc0/n215_adj_49455 ), .D0(\tlc0/n154509 ), 
    .C0(\tlc0/data[109] ), .B0(\tlc0/n12_adj_49113 ), 
    .A0(\tlc0/n15_adj_49310 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172044 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[109] ), 
    .F0(\tlc0/n215_adj_49455 ));
  SLICE_445 SLICE_445( .DI0(\tlc0/n128180[0] ), .D0(\tlc0/n54159[0] ), 
    .C0(\tlc0/n15_adj_49731 ), .B0(\tlc0/n16_adj_50549 ), 
    .A0(\tlc0/n54153[0] ), .CE(\tlc0/n154323 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[501] ), .F0(\tlc0/n128180[0] ));
  SLICE_457 SLICE_457( .DI0(\tlc0/n127641[0] ), .D0(\tlc0/n78831[0] ), 
    .C0(\tlc0/n78825[0] ), .B0(\tlc0/n158380 ), .A0(\tlc0/n14_adj_50383 ), 
    .CE(\tlc0/n167323 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[512] ), 
    .F0(\tlc0/n127641[0] ));
  SLICE_460 SLICE_460( .DI0(\tlc0/n127494[0] ), .D0(\tlc0/n78831[0] ), 
    .C0(\tlc0/n158380 ), .B0(\tlc0/n78825[0] ), .A0(\tlc0/n14_adj_50411 ), 
    .CE(\tlc0/n153975 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[515] ), 
    .F0(\tlc0/n127494[0] ));
  SLICE_461 SLICE_461( .DI0(\tlc0/n127445[0] ), .D0(\tlc0/n158380 ), 
    .C0(\tlc0/n14_adj_50397 ), .B0(\tlc0/n78825[0] ), .A0(\tlc0/n78831[0] ), 
    .CE(\tlc0/n154087 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[516] ), 
    .F0(\tlc0/n127445[0] ));
  SLICE_462 SLICE_462( .DI0(\tlc0/n211 ), .D0(\tlc0/n7_adj_49236 ), 
    .C0(\tlc0/n11_adj_49157 ), .B0(\tlc0/n230_adj_49238 ), 
    .A0(\tlc0/bank_offset[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154834 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[143] ), 
    .F0(\tlc0/n211 ));
  SLICE_464 SLICE_464( .DI0(\tlc0/n127396[0] ), .D0(\tlc0/n14_adj_50398 ), 
    .C0(\tlc0/n158380 ), .B0(\tlc0/n78831[0] ), .A0(\tlc0/n78825[0] ), 
    .CE(\tlc0/n154088 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[517] ), 
    .F0(\tlc0/n127396[0] ));
  SLICE_465 SLICE_465( .DI0(\tlc0/n127347[0] ), .D0(\tlc0/n158380 ), 
    .C0(\tlc0/n14_adj_50389 ), .B0(\tlc0/n78831[0] ), .A0(\tlc0/n78825[0] ), 
    .CE(\tlc0/n177139 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[518] ), 
    .F0(\tlc0/n127347[0] ));
  SLICE_469 SLICE_469( .DI0(\tlc0/n215_adj_49460 ), .D0(\tlc0/n12_adj_49113 ), 
    .C0(\tlc0/data[110] ), .B0(\tlc0/n15_adj_49275 ), .A0(\tlc0/n154509 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172022 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[110] ), .F0(\tlc0/n215_adj_49460 ));
  SLICE_477 SLICE_477( .DI0(\tlc0/n245_adj_49498 ), .D0(\tlc0/n11_adj_49177 ), 
    .C0(\tlc0/data[290] ), .B0(\tlc0/n10_adj_49101 ), 
    .A0(\tlc0/n10_adj_49317 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154760 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[290] ), 
    .F0(\tlc0/n245_adj_49498 ));
  SLICE_478 SLICE_478( .DI0(\tlc0/n127151[0] ), .D0(\tlc0/n13_adj_49108 ), 
    .C0(\tlc0/n78825[0] ), .B0(\tlc0/n14_adj_50355 ), .A0(\tlc0/n78831[0] ), 
    .CE(\tlc0/n154303 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[522] ), 
    .F0(\tlc0/n127151[0] ));
  SLICE_487 SLICE_487( .DI0(\tlc0/n195_adj_50497 ), .D0(\tlc0/n12_adj_49139 ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/data[122] ), .A0(\tlc0/n318_adj_49112 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172029 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[122] ), .F0(\tlc0/n195_adj_50497 ));
  SLICE_488 SLICE_488( .DI0(\tlc0/n185_adj_49140 ), .D0(\tlc0/data[126] ), 
    .C0(\tlc0/n318_adj_49112 ), .B0(\tlc0/n12_adj_49139 ), 
    .A0(\tlc0/n12_adj_49113 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172028 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[126] ), 
    .F0(\tlc0/n185_adj_49140 ));
  SLICE_490 SLICE_490( .DI0(\tlc0/n126857[0] ), .D0(\tlc0/n78041[0] ), 
    .C0(\tlc0/n158357 ), .B0(\tlc0/n16_adj_49216 ), .A0(\tlc0/n78047[0] ), 
    .CE(\tlc0/n167315 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[528] ), 
    .F0(\tlc0/n126857[0] ));
  SLICE_491 SLICE_491( .DI0(\tlc0/n126808[0] ), .D0(\tlc0/n78041[0] ), 
    .C0(\tlc0/n158357 ), .B0(\tlc0/n78047[0] ), .A0(\tlc0/n16 ), 
    .CE(\tlc0/n154419 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[529] ), 
    .F0(\tlc0/n126808[0] ));
  SLICE_492 SLICE_492( .DI0(\tlc0/n126759[0] ), .D0(\tlc0/n158357 ), 
    .C0(\tlc0/n16_adj_49173 ), .B0(\tlc0/n78041[0] ), .A0(\tlc0/n78047[0] ), 
    .CE(\tlc0/n167314 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[530] ), 
    .F0(\tlc0/n126759[0] ));
  SLICE_497 SLICE_497( .DI0(\tlc0/n245_adj_50556 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/n15_adj_49268 ), .B0(\tlc0/data[96] ), .A0(\tlc0/n154509 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172076 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[96] ), .F0(\tlc0/n245_adj_50556 ));
  SLICE_499 SLICE_499( .DI0(\tlc0/n246_adj_50558 ), .D0(\tlc0/n352 ), 
    .C0(\tlc0/data[336] ), .B0(\tlc0/n10_adj_49385 ), 
    .A0(\tlc0/n12_adj_49262 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154816 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[336] ), 
    .F0(\tlc0/n246_adj_50558 ));
  SLICE_500 SLICE_500( .DI0(\tlc0/n126661[0] ), .D0(\tlc0/n16_adj_49216 ), 
    .C0(\tlc0/n78041[0] ), .B0(\tlc0/n15_adj_49129 ), .A0(\tlc0/n78047[0] ), 
    .CE(\tlc0/n167345 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[532] ), 
    .F0(\tlc0/n126661[0] ));
  SLICE_502 SLICE_502( .DI0(\tlc0/n126612[0] ), .D0(\tlc0/n16 ), 
    .C0(\tlc0/n15_adj_49129 ), .B0(\tlc0/n78041[0] ), .A0(\tlc0/n78047[0] ), 
    .CE(\tlc0/n154170 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[533] ), 
    .F0(\tlc0/n126612[0] ));
  SLICE_503 SLICE_503( .DI0(\tlc0/n220_adj_50559 ), .D0(\tlc0/n12_adj_49325 ), 
    .C0(\tlc0/data[334] ), .B0(\tlc0/n10_adj_49317 ), 
    .A0(\tlc0/n16_adj_49327 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172027 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[334] ), 
    .F0(\tlc0/n220_adj_50559 ));
  SLICE_504 SLICE_504( .DI0(\tlc0/n220_adj_50560 ), .D0(\tlc0/n9_adj_49361 ), 
    .C0(\tlc0/data[333] ), .B0(\tlc0/n16_adj_49327 ), 
    .A0(\tlc0/n12_adj_49325 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172052 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[333] ), 
    .F0(\tlc0/n220_adj_50560 ));
  SLICE_506 SLICE_506( .DI0(\tlc0/n126563[0] ), .D0(\tlc0/n15_adj_49129 ), 
    .C0(\tlc0/n16_adj_49173 ), .B0(\tlc0/n78047[0] ), .A0(\tlc0/n78041[0] ), 
    .CE(\tlc0/n154301 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[534] ), 
    .F0(\tlc0/n126563[0] ));
  SLICE_508 SLICE_508( .DI0(\tlc0/n230_adj_50562 ), .D0(\tlc0/n10_adj_49317 ), 
    .C0(\tlc0/data[330] ), .B0(\tlc0/n16_adj_49338 ), 
    .A0(\tlc0/n12_adj_49325 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172026 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[330] ), 
    .F0(\tlc0/n230_adj_50562 ));
  SLICE_513 SLICE_513( .DI0(\tlc0/n242_adj_50241 ), .D0(\tlc0/n406 ), 
    .C0(\tlc0/n9 ), .B0(\tlc0/data[309] ), .A0(\tlc0/n12_adj_49584 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154786 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[309] ), .F0(\tlc0/n242_adj_50241 ));
  SLICE_515 SLICE_515( .DI0(\tlc0/n126465[0] ), .D0(\tlc0/n78047[0] ), 
    .C0(\tlc0/n16_adj_49216 ), .B0(\tlc0/n78041[0] ), 
    .A0(\tlc0/n15_adj_49215 ), .CE(\tlc0/n167311 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[536] ), .F0(\tlc0/n126465[0] ));
  SLICE_517 SLICE_517( .DI0(\tlc0/n126367[0] ), .D0(\tlc0/n78041[0] ), 
    .C0(\tlc0/n15_adj_49215 ), .B0(\tlc0/n16_adj_49173 ), 
    .A0(\tlc0/n78047[0] ), .CE(\tlc0/n154298 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[538] ), .F0(\tlc0/n126367[0] ));
  SLICE_521 SLICE_521( .DI0(\tlc0/n252_adj_50235 ), .D0(\tlc0/n12_adj_49521 ), 
    .C0(\tlc0/n406 ), .B0(\tlc0/data[308] ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154785 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[308] ), .F0(\tlc0/n252_adj_50235 ));
  SLICE_524 SLICE_524( .DI0(\tlc0/n250_adj_49939 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/data[261] ), .B0(\tlc0/n9_adj_49361 ), .A0(\tlc0/n387 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154784 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[261] ), .F0(\tlc0/n250_adj_49939 ));
  SLICE_526 SLICE_526( .DI0(\tlc0/n215_adj_50575 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/data[112] ), .B0(\tlc0/n318_adj_49112 ), 
    .A0(\tlc0/n12_adj_49160 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n171989 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[112] ), 
    .F0(\tlc0/n215_adj_50575 ));
  SLICE_527 SLICE_527( .DI0(\tlc0/n205_adj_50577 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/n12_adj_49114 ), .B0(\tlc0/data[113] ), 
    .A0(\tlc0/n318_adj_49112 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n171992 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[113] ), 
    .F0(\tlc0/n205_adj_50577 ));
  SLICE_528 SLICE_528( .DI0(\tlc0/n205_adj_50579 ), .D0(\tlc0/n318_adj_49112 ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/data[114] ), 
    .A0(\tlc0/n12_adj_49139 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n171990 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[114] ), 
    .F0(\tlc0/n205_adj_50579 ));
  SLICE_529 SLICE_529( .DI0(\tlc0/n195_adj_50585 ), .D0(\tlc0/n12_adj_49121 ), 
    .C0(\tlc0/data[115] ), .B0(\tlc0/n10_adj_49385 ), 
    .A0(\tlc0/n318_adj_49112 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n171991 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[115] ), 
    .F0(\tlc0/n195_adj_50585 ));
  SLICE_530 SLICE_530( .DI0(\tlc0/n185_adj_50498 ), .D0(\tlc0/n318_adj_49112 ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/data[123] ), .A0(\tlc0/n12_adj_49121 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n171997 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[123] ), .F0(\tlc0/n185_adj_50498 ));
  SLICE_532 SLICE_532( .DI0(\tlc0/n195_adj_49161 ), .D0(\tlc0/n12_adj_49160 ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/data[124] ), 
    .A0(\tlc0/n318_adj_49112 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172069 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[124] ), 
    .F0(\tlc0/n195_adj_49161 ));
  SLICE_536 SLICE_536( .DI0(\tlc0/n245_adj_50603 ), .D0(\tlc0/n11_adj_49177 ), 
    .C0(\tlc0/data[289] ), .B0(\tlc0/n9_adj_49361 ), .A0(\tlc0/n10_adj_49101 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154759 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[289] ), .F0(\tlc0/n245_adj_50603 ));
  SLICE_542 SLICE_542( .DI0(\tlc0/n215_adj_50644 ), .D0(\tlc0/n10_adj_49101 ), 
    .C0(\tlc0/n11_adj_49181 ), .B0(\tlc0/n10 ), .A0(\tlc0/data[303] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154777 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[303] ), .F0(\tlc0/n215_adj_50644 ));
  SLICE_555 SLICE_555( .DI0(\tlc0/n235_adj_49182 ), .D0(\tlc0/n10_adj_49101 ), 
    .C0(\tlc0/data[300] ), .B0(\tlc0/n11_adj_49181 ), 
    .A0(\tlc0/n12_adj_49100 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154774 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[300] ), 
    .F0(\tlc0/n235_adj_49182 ));
  SLICE_567 SLICE_567( .DI0(\tlc0/n230_adj_49694 ), .D0(\tlc0/n9_adj_49361 ), 
    .C0(\tlc0/data[165] ), .B0(\tlc0/n14_adj_49525 ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155170 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[165] ), .F0(\tlc0/n230_adj_49694 ));
  SLICE_568 SLICE_568( .DI0(\tlc0/n230_adj_50800 ), .D0(\tlc0/n8 ), 
    .C0(\tlc0/data[170] ), .B0(\tlc0/n14_adj_49525 ), 
    .A0(\tlc0/n10_adj_49317 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155154 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[170] ), 
    .F0(\tlc0/n230_adj_50800 ));
  SLICE_570 SLICE_570( .DI0(\tlc0/n268_adj_50142 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/n14_adj_49436 ), .B0(\tlc0/data[177] ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155139 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[177] ), .F0(\tlc0/n268_adj_50142 ));
  SLICE_571 SLICE_571( .DI0(\tlc0/n210_adj_50015 ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/data[175] ), .B0(\tlc0/n12_adj_49113 ), 
    .A0(\tlc0/n14_adj_49525 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155141 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[175] ), 
    .F0(\tlc0/n210_adj_50015 ));
  SLICE_572 SLICE_572( .DI0(\tlc0/n240_adj_50154 ), .D0(\tlc0/data[161] ), 
    .C0(\tlc0/n9_adj_49361 ), .B0(\tlc0/n14_adj_49525 ), 
    .A0(\tlc0/n10_adj_49385 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155136 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[161] ), 
    .F0(\tlc0/n240_adj_50154 ));
  SLICE_574 SLICE_574( .DI0(\tlc0/n230_adj_49526 ), .D0(\tlc0/data[166] ), 
    .C0(\tlc0/n10_adj_49317 ), .B0(\tlc0/n14_adj_49525 ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155169 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[166] ), .F0(\tlc0/n230_adj_49526 ));
  SLICE_575 SLICE_575( .DI0(\tlc0/n220_adj_50823 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/n10 ), .B0(\tlc0/data[167] ), .A0(\tlc0/n14_adj_49525 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155168 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[167] ), .F0(\tlc0/n220_adj_50823 ));
  SLICE_576 SLICE_576( .DI0(\tlc0/n240_adj_50493 ), .D0(\tlc0/data[168] ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/n14_adj_49525 ), .A0(\tlc0/n12_adj_49100 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155167 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[168] ), .F0(\tlc0/n240_adj_50493 ));
  SLICE_577 SLICE_577( .DI0(\tlc0/n241_adj_50463 ), .D0(\tlc0/n230_adj_49238 ), 
    .C0(\tlc0/n11_adj_49237 ), .B0(\tlc0/n158332 ), .A0(\tlc0/bank_offset[0] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155165 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[130] ), .F0(\tlc0/n241_adj_50463 ));
  SLICE_578 SLICE_578( .DI0(\tlc0/n230_adj_50260 ), .D0(\tlc0/n8 ), 
    .C0(\tlc0/data[169] ), .B0(\tlc0/n9_adj_49361 ), .A0(\tlc0/n14_adj_49525 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155164 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[169] ), .F0(\tlc0/n230_adj_50260 ));
  SLICE_580 SLICE_580( .DI0(\tlc0/n240_adj_50158 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/n14_adj_49525 ), 
    .A0(\tlc0/data[164] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155153 ), 
    .CLK(tlc_sclk_c), .Q0(\tlc0/data[164] ), .F0(\tlc0/n240_adj_50158 ));
  SLICE_581 SLICE_581( .DI0(\tlc0/n230_adj_50741 ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/n14_adj_49525 ), .B0(\tlc0/data[163] ), 
    .A0(\tlc0/n10_adj_49385 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155152 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[163] ), 
    .F0(\tlc0/n230_adj_50741 ));
  SLICE_582 SLICE_582( .DI0(\tlc0/n220_adj_50756 ), .D0(\tlc0/n8 ), 
    .C0(\tlc0/n14_adj_49525 ), .B0(\tlc0/n10 ), .A0(\tlc0/data[171] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155151 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[171] ), .F0(\tlc0/n220_adj_50756 ));
  SLICE_583 SLICE_583( .DI0(\tlc0/n160_adj_50537 ), .D0(\tlc0/n187 ), 
    .C0(\tlc0/data[17] ), .B0(\tlc0/n158694 ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155149 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[17] ), .F0(\tlc0/n160_adj_50537 ));
  SLICE_588 SLICE_588( .DI0(\tlc0/n230_adj_50731 ), .D0(\tlc0/data[172] ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n14_adj_49525 ), 
    .A0(\tlc0/n12_adj_49100 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155144 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[172] ), 
    .F0(\tlc0/n230_adj_50731 ));
  SLICE_589 SLICE_589( .DI0(\tlc0/n220_adj_50615 ), .D0(\tlc0/data[173] ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n14_adj_49525 ), 
    .A0(\tlc0/n9_adj_49361 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155143 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[173] ), 
    .F0(\tlc0/n220_adj_50615 ));
  SLICE_590 SLICE_590( .DI0(\tlc0/n220_adj_50573 ), .D0(\tlc0/n12_adj_49113 ), 
    .C0(\tlc0/data[174] ), .B0(\tlc0/n10_adj_49317 ), 
    .A0(\tlc0/n14_adj_49525 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155142 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[174] ), 
    .F0(\tlc0/n220_adj_50573 ));
  SLICE_591 SLICE_591( .DI0(\tlc0/n278 ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/data[176] ), .B0(\tlc0/n10_adj_49385 ), 
    .A0(\tlc0/n14_adj_49436 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155140 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[176] ), 
    .F0(\tlc0/n278 ));
  SLICE_592 SLICE_592( .DI0(\tlc0/n240_adj_50763 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/data[162] ), .B0(\tlc0/n14_adj_49525 ), 
    .A0(\tlc0/n10_adj_49317 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155138 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[162] ), 
    .F0(\tlc0/n240_adj_50763 ));
  SLICE_593 SLICE_593( .DI0(\tlc0/n268_adj_50764 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/data[178] ), .B0(\tlc0/n10_adj_49317 ), 
    .A0(\tlc0/n14_adj_49436 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155137 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[178] ), 
    .F0(\tlc0/n268_adj_50764 ));
  SLICE_594 SLICE_594( .DI0(\tlc0/n258_adj_50742 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/data[179] ), .B0(\tlc0/n14_adj_49436 ), .A0(\tlc0/n10 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155135 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[179] ), .F0(\tlc0/n258_adj_50742 ));
  SLICE_598 SLICE_598( .DI0(\tlc0/n268_adj_50173 ), .D0(\tlc0/data[180] ), 
    .C0(\tlc0/n9 ), .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/n14_adj_49436 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155129 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[180] ), .F0(\tlc0/n268_adj_50173 ));
  SLICE_604 SLICE_604( .DI0(\tlc0/n258_adj_49700 ), .D0(\tlc0/n9_adj_49361 ), 
    .C0(\tlc0/data[181] ), .B0(\tlc0/n9 ), .A0(\tlc0/n14_adj_49436 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155123 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[181] ), .F0(\tlc0/n258_adj_49700 ));
  SLICE_606 SLICE_606( .DI0(\tlc0/n198_adj_49597 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/data[32] ), .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/n14_adj_49544 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155121 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[32] ), .F0(\tlc0/n198_adj_49597 ));
  SLICE_607 SLICE_607( .DI0(\tlc0/n188_adj_50187 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/data[33] ), .B0(\tlc0/n9_adj_49361 ), .A0(\tlc0/n14_adj_49544 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155120 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[33] ), .F0(\tlc0/n188_adj_50187 ));
  SLICE_608 SLICE_608( .DI0(\tlc0/n188_adj_50765 ), .D0(\tlc0/n14_adj_49544 ), 
    .C0(\tlc0/data[34] ), .B0(\tlc0/n10_adj_49317 ), .A0(\tlc0/n10_adj_49385 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155119 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[34] ), .F0(\tlc0/n188_adj_50765 ));
  SLICE_609 SLICE_609( .DI0(\tlc0/n178_adj_50745 ), .D0(\tlc0/n14_adj_49544 ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/data[35] ), .A0(\tlc0/n10 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155118 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[35] ), .F0(\tlc0/n178_adj_50745 ));
  SLICE_610 SLICE_610( .DI0(\tlc0/n188_adj_50207 ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/data[36] ), .B0(\tlc0/n9 ), .A0(\tlc0/n14_adj_49544 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155117 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[36] ), .F0(\tlc0/n188_adj_50207 ));
  SLICE_611 SLICE_611( .DI0(\tlc0/n178_adj_49702 ), .D0(\tlc0/n14_adj_49544 ), 
    .C0(\tlc0/n9_adj_49361 ), .B0(\tlc0/data[37] ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155116 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[37] ), .F0(\tlc0/n178_adj_49702 ));
  SLICE_612 SLICE_612( .DI0(\tlc0/n178_adj_49545 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/n14_adj_49544 ), .B0(\tlc0/data[38] ), .A0(\tlc0/n10_adj_49317 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155115 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[38] ), .F0(\tlc0/n178_adj_49545 ));
  SLICE_613 SLICE_613( .DI0(\tlc0/n168_adj_50824 ), .D0(\tlc0/n14_adj_49544 ), 
    .C0(\tlc0/data[39] ), .B0(\tlc0/n10 ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155114 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[39] ), .F0(\tlc0/n168_adj_50824 ));
  SLICE_614 SLICE_614( .DI0(\tlc0/n188_adj_50494 ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/n8 ), .B0(\tlc0/data[40] ), .A0(\tlc0/n14_adj_49544 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155113 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[40] ), .F0(\tlc0/n188_adj_50494 ));
  SLICE_615 SLICE_615( .DI0(\tlc0/n258_adj_49600 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/n10_adj_49317 ), .B0(\tlc0/data[182] ), 
    .A0(\tlc0/n14_adj_49436 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155112 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[182] ), 
    .F0(\tlc0/n258_adj_49600 ));
  SLICE_616 SLICE_616( .DI0(\tlc0/n250_adj_49574 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/data[160] ), .B0(\tlc0/n12_adj_49100 ), 
    .A0(\tlc0/n14_adj_49525 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155111 ), .CLK(tlc_sclk_c), .Q0(\tlc0/data[160] ), 
    .F0(\tlc0/n250_adj_49574 ));
  SLICE_621 SLICE_621( .DI0(\tlc0/n248 ), .D0(\tlc0/n14_adj_49436 ), 
    .C0(\tlc0/data[183] ), .B0(\tlc0/n10 ), .A0(\tlc0/n9 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155110 ), .CLK(tlc_sclk_c), 
    .Q0(\tlc0/data[183] ), .F0(\tlc0/n248 ));
  SLICE_622 SLICE_622( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[8] ), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[9] ), 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[8]_2 ), 
    .C1(t_rd_fifo_en_w), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] ), 
    .A1(\rd_encode_grey_o.genblk1[2].bin_val[1] ), 
    .D0(\rd_encode_grey_o.genblk1[2].bin_val[1] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[10]_2 ), 
    .B0(\rd_addr_r[10] ), .A0(t_rd_fifo_en_w), .LSR(global_rst), 
    .CLK(tlc_sclk_c), .Q0(\rd_grey_sync_r[9] ), .Q1(\rd_grey_sync_r[8] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[9] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[8] ));
  SLICE_623 SLICE_623( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[4] ), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[2] ), .D1(full_o), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[4] ), 
    .B1(\wr_encode_grey_o.genblk1[1].bin_val[1] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[4] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[3] ), .C0(full_o), 
    .B0(\wr_encode_grey_o.genblk1[0].bin_val[2] ), .A0(\wr_addr_r[3] ), 
    .LSR(global_rst), .CLK(smi_nwe_pi_c), .Q0(\wr_grey_sync_r[2] ), 
    .Q1(\wr_grey_sync_r[4] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[2] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[4] ));
  SLICE_624 SLICE_624( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[9] ), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[8] ), 
    .D1(\wr_encode_grey_o.genblk1[2].bin_val[1] ), .C1(\wr_addr_r[10] ), 
    .B1(full_o), .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[10] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[8] ), .C0(full_o), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[8] ), 
    .A0(\wr_encode_grey_o.genblk1[2].bin_val[1] ), .LSR(global_rst), 
    .CLK(smi_nwe_pi_c), .Q0(\wr_grey_sync_r[8] ), .Q1(\wr_grey_sync_r[9] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[8] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[9] ));
  SLICE_625 SLICE_625( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[2] ), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[4] ), 
    .D1(t_rd_fifo_en_w), .C1(\rd_sig_rd_p_w[3] ), 
    .B1(\rd_encode_grey_o.genblk1[0].bin_val[2] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[3]_2 ), 
    .D0(\rd_encode_grey_o.genblk1[1].bin_val[1] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[4]_2 ), 
    .B0(t_rd_fifo_en_w), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] ), 
    .LSR(global_rst), .CLK(tlc_sclk_c), .Q0(\rd_grey_sync_r[4] ), 
    .Q1(\rd_grey_sync_r[2] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[4] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[2] ));
  SLICE_626 SLICE_626( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[0] ), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[1] ), 
    .D1(t_rd_fifo_en_w), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[1]_2 ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_nxt_r[0] ), 
    .D0(\rd_encode_grey_o.genblk1[0].bin_val[2] ), .C0(t_rd_fifo_en_w), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[1]_2 ), 
    .LSR(global_rst), .CLK(tlc_sclk_c), .Q0(\rd_grey_sync_r[1] ), 
    .Q1(\rd_grey_sync_r[0] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[1] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[0] ));
  SLICE_627 SLICE_627( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[5] ), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[6] ), 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[6] ), 
    .C1(\wr_encode_grey_o.genblk1[1].bin_val[1] ), .B1(full_o), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[6] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[6] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[6] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_encode_grey_o.genblk1[1].bin_val[3] )
    , .A0(full_o), .LSR(global_rst), .CLK(smi_nwe_pi_c), 
    .Q0(\wr_grey_sync_r[6] ), .Q1(\wr_grey_sync_r[5] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[6] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[5] ));
  SLICE_628 SLICE_628( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[0] ), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[1] ), .D1(full_o), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[1] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_nxt_r[0] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[1] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[1] ), .C0(full_o), 
    .B0(\wr_encode_grey_o.genblk1[0].bin_val[2] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[1] ), .LSR(global_rst), 
    .CLK(smi_nwe_pi_c), .Q0(\wr_grey_sync_r[1] ), .Q1(\wr_grey_sync_r[0] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[1] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_w[0] ));
  SLICE_631 SLICE_631( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[5] ), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[6] ), 
    .B1(\rd_encode_grey_o.genblk1[1].bin_val[2] ), 
    .A1(\rd_encode_grey_o.genblk1[1].bin_val[1] ), .D0(\rd_sig_rd_p_w[7] ), 
    .C0(t_rd_fifo_en_w), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[7]_2 ), 
    .A0(\rd_encode_grey_o.genblk1[1].bin_val[2] ), .LSR(global_rst), 
    .CLK(tlc_sclk_c), .Q0(\rd_grey_sync_r[6] ), .Q1(\rd_grey_sync_r[5] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[6] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_w[5] ));
  SLICE_640 SLICE_640( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155215 ), 
    .DI0(n171948), .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[3] ), 
    .C1(\wr_addr_r[3] ), .B1(global_rst), .A1(full_o), .D0(\wr_addr_p1_r[0] ), 
    .C0(global_rst), .B0(full_o), .A0(\wr_addr_r[0] ), .CLK(smi_nwe_pi_c), 
    .Q0(\wr_addr_r[0] ), .Q1(\wr_addr_r[3] ), .F0(n171948), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155215 ));
  SLICE_641 SLICE_641( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n171934 ), 
    .DI0(n171936), .D1(global_rst), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[1] ), .B1(full_o), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[1] ), .D0(full_o), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[2] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[2] ), .A0(global_rst), 
    .CLK(smi_nwe_pi_c), .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[2] ), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[1] ), .F0(n171936), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n171934 ));
  SLICE_642 SLICE_642( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n171766 ), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n171672 ), .D1(full_o), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[6] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[6] ), .A1(global_rst), 
    .D0(global_rst), .C0(full_o), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[8] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[8] ), .CLK(smi_nwe_pi_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[8] ), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[6] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n171672 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n171766 ));
  SLICE_645 SLICE_645( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n171850 ), 
    .DI0(n171768), .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[4] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[4] ), .B1(global_rst), 
    .A1(full_o), .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[5] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[5] ), .B0(full_o), 
    .A0(global_rst), .CLK(smi_nwe_pi_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[5] ), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[4] ), .F0(n171768), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n171850 ));
  SLICE_648 SLICE_648( .DI1(n155268), .DI0(n155276), .D1(\rd_grey_sync_r[1] ), 
    .B1(global_rst), .B0(\rd_grey_sync_r[0] ), .A0(global_rst), 
    .CLK(smi_nwe_pi_c), .Q0(\rp_sync1_r[0] ), .Q1(\rp_sync1_r[1] ), 
    .F0(n155276), .F1(n155268));
  SLICE_650 SLICE_650( .DI1(n155253), .DI0(n155254), .D1(\rd_sig_rd_p_w[3] ), 
    .B1(global_rst), .D0(\rd_grey_sync_r[2] ), .A0(global_rst), 
    .CLK(smi_nwe_pi_c), .Q0(\rp_sync1_r[2] ), .Q1(\rp_sync1_r[3] ), 
    .F0(n155254), .F1(n155253));
  SLICE_652 SLICE_652( .DI1(n155248), .DI0(n155249), .C1(\rd_grey_sync_r[5] ), 
    .A1(global_rst), .D0(global_rst), .C0(\rd_grey_sync_r[4] ), 
    .CLK(smi_nwe_pi_c), .Q0(\rp_sync1_r[4] ), .Q1(\rp_sync1_r[5] ), 
    .F0(n155249), .F1(n155248));
  SLICE_654 SLICE_654( .DI1(n155227), .DI0(n155246), .D1(\rd_addr_r[10] ), 
    .A1(global_rst), .D0(\rp_sync1_r[10] ), .B0(global_rst), 
    .CLK(smi_nwe_pi_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_sig_rd_p_w_10__N_206 ), 
    .Q1(\rp_sync1_r[10] ), .F0(n155246), .F1(n155227));
  SLICE_655 SLICE_655( .DI1(n155240), .DI0(n155245), .C1(global_rst), 
    .B1(\rp_sync1_r[4] ), .B0(global_rst), .A0(\rp_sync1_r[5] ), 
    .CLK(smi_nwe_pi_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[1] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[0] )
    , .F0(n155245), .F1(n155240));
  SLICE_656 SLICE_656( .DI1(n155238), .DI0(n155244), .D1(\rp_sync1_r[7] ), 
    .B1(global_rst), .C0(global_rst), .A0(\rp_sync1_r[6] ), .CLK(smi_nwe_pi_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .F0(n155244), .F1(n155238));
  SLICE_657 SLICE_657( .DI1(n155237), .DI0(n155243), .C1(\rp_sync1_r[3] ), 
    .B1(global_rst), .B0(\rp_sync1_r[2] ), .A0(global_rst), .CLK(smi_nwe_pi_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .F0(n155243), .F1(n155237));
  SLICE_658 SLICE_658( .DI1(n155241), .DI0(n155242), .D1(\rp_sync1_r[9] ), 
    .C1(global_rst), .D0(\rp_sync1_r[8] ), .B0(global_rst), .CLK(smi_nwe_pi_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[2].g_val_z_w[0] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[2].g_val_z_w[1] )
    , .F0(n155242), .F1(n155241));
  SLICE_661 SLICE_661( .DI1(n155229), .DI0(n155239), .D1(\rp_sync1_r[0] ), 
    .B1(global_rst), .C0(\rp_sync1_r[1] ), .A0(global_rst), .CLK(smi_nwe_pi_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[1] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[0] )
    , .F0(n155239), .F1(n155229));
  SLICE_664 SLICE_664( .DI1(n155235), .DI0(n155236), .D1(\rd_sig_rd_p_w[7] ), 
    .A1(global_rst), .D0(\rd_grey_sync_r[6] ), .B0(global_rst), 
    .CLK(smi_nwe_pi_c), .Q0(\rp_sync1_r[6] ), .Q1(\rp_sync1_r[7] ), 
    .F0(n155236), .F1(n155235));
  SLICE_666 SLICE_666( .DI1(n155228), .DI0(n155234), .C1(global_rst), 
    .A1(\rd_grey_sync_r[9] ), .D0(\rd_grey_sync_r[8] ), .B0(global_rst), 
    .CLK(smi_nwe_pi_c), .Q0(\rp_sync1_r[8] ), .Q1(\rp_sync1_r[9] ), 
    .F0(n155234), .F1(n155228));
  SLICE_667 SLICE_667( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155174 ), 
    .DI0(n155233), .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[3]_2 ), 
    .C1(\rd_sig_rd_p_w[3] ), .B1(t_rd_fifo_en_w), .A1(global_rst), 
    .D0(global_rst), .C0(\rd_sig_rd_p_w[0] ), .B0(t_rd_fifo_en_w), 
    .A0(\rd_addr_p1_r[0] ), .CLK(tlc_sclk_c), .Q0(\rd_sig_rd_p_w[0] ), 
    .Q1(\rd_sig_rd_p_w[3] ), .F0(n155233), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155174 ));
  SLICE_668 SLICE_668( .DI1(n155204), .DI0(n155231), .C1(global_rst), 
    .A1(\wp_sync1_r[1] ), .D0(\wp_sync1_r[0] ), .B0(global_rst), 
    .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[0] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[1] )
    , .F0(n155231), .F1(n155204));
  SLICE_669 SLICE_669( .DI1(n155182), .DI0(n155230), .C1(global_rst), 
    .A1(\wr_grey_sync_r[1] ), .D0(global_rst), .B0(\wr_grey_sync_r[0] ), 
    .CLK(tlc_sclk_c), .Q0(\wp_sync1_r[0] ), .Q1(\wp_sync1_r[1] ), .F0(n155230), 
    .F1(n155182));
  SLICE_673 SLICE_673( .DI1(n155198), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155221 ), 
    .C1(\rd_encode_grey_o.genblk1[1].bin_val[2] ), .B1(global_rst), 
    .D0(t_rd_fifo_en_w), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[8]_2 ), 
    .A0(global_rst), .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] ), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155221 ), .F1(n155198));
  SLICE_674 SLICE_674( .DI1(n155206), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155220 ), .C1(global_rst), 
    .B1(\rd_encode_grey_o.genblk1[1].bin_val[1] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[4]_2 ), 
    .C0(t_rd_fifo_en_w), .B0(global_rst), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] ), 
    .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] ), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[5] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155220 ), .F1(n155206));
  SLICE_675 SLICE_675( .DI1(n155173), .DI0(n155219), .D1(global_rst), 
    .B1(\wp_sync1_r[6] ), .D0(\wp_sync1_r[7] ), .A0(global_rst), 
    .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , .F0(n155219), .F1(n155173));
  SLICE_676 SLICE_676( .DI1(n155196), .DI0(n155217), .C1(global_rst), 
    .A1(\wp_sync1_r[9] ), .C0(\wp_sync1_r[8] ), .B0(global_rst), 
    .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[2].g_val_z_w[0] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[2].g_val_z_w[1] )
    , .F0(n155217), .F1(n155196));
  SLICE_677 SLICE_677( .DI1(n155203), .DI0(n155216), .C1(global_rst), 
    .B1(\wr_grey_sync_r[8] ), .B0(global_rst), .A0(\wr_grey_sync_r[9] ), 
    .CLK(tlc_sclk_c), .Q0(\wp_sync1_r[9] ), .Q1(\wp_sync1_r[8] ), .F0(n155216), 
    .F1(n155203));
  SLICE_679 SLICE_679( .DI1(n155187), .DI0(n155212), .C1(global_rst), 
    .B1(\wp_sync1_r[10] ), .B0(global_rst), .A0(\wr_addr_r[10] ), 
    .CLK(tlc_sclk_c), .Q0(\wp_sync1_r[10] ), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[10] ), .F0(n155212), 
    .F1(n155187));
  SLICE_680 SLICE_680( .DI1(n155171), .DI0(n155211), .D1(\wr_grey_sync_r[5] ), 
    .B1(global_rst), .D0(\wr_grey_sync_r[4] ), .C0(global_rst), 
    .CLK(tlc_sclk_c), .Q0(\wp_sync1_r[4] ), .Q1(\wp_sync1_r[5] ), .F0(n155211), 
    .F1(n155171));
  SLICE_683 SLICE_683( .DI1(n155172), .DI0(n155205), .D1(global_rst), 
    .B1(\wp_sync1_r[4] ), .D0(\wp_sync1_r[5] ), .C0(global_rst), 
    .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[1] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[0] )
    , .F0(n155205), .F1(n155172));
  SLICE_686 SLICE_686( .DI1(n155184), .DI0(n155202), .C1(global_rst), 
    .B1(\wr_addr_r[7] ), .D0(global_rst), .C0(\wr_grey_sync_r[6] ), 
    .CLK(tlc_sclk_c), .Q0(\wp_sync1_r[6] ), .Q1(\wp_sync1_r[7] ), .F0(n155202), 
    .F1(n155184));
  SLICE_687 SLICE_687( .DI1(n155183), .DI0(n155201), .C1(\wr_addr_r[3] ), 
    .A1(global_rst), .D0(global_rst), .B0(\wr_grey_sync_r[2] ), 
    .CLK(tlc_sclk_c), .Q0(\wp_sync1_r[2] ), .Q1(\wp_sync1_r[3] ), .F0(n155201), 
    .F1(n155183));
  SLICE_690 SLICE_690( .DI1(n155177), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155197 ), .C1(global_rst), 
    .A1(\rd_encode_grey_o.genblk1[0].bin_val[2] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[1]_2 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] ), .B0(global_rst), 
    .A0(t_rd_fifo_en_w), .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] ), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155197 ), .F1(n155177));
  SLICE_692 SLICE_692( .DI1(n155178), 
    .DI0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155195 ), .D1(\wr_addr_r[7] ), 
    .C1(\wr_addr_p1_r[7] ), .B1(full_o), .A1(global_rst), .D0(full_o), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[10] ), .B0(global_rst), 
    .A0(\wr_addr_r[10] ), .CLK(smi_nwe_pi_c), .Q0(\wr_addr_r[10] ), 
    .Q1(\wr_addr_r[7] ), .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155195 ), 
    .F1(n155178));
  SLICE_695 SLICE_695( .DI1(n155176), .DI0(n155185), .D1(global_rst), 
    .B1(\wp_sync1_r[3] ), .C0(global_rst), .A0(\wp_sync1_r[2] ), 
    .CLK(tlc_sclk_c), 
    .Q0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .F0(n155185), .F1(n155176));
  SLICE_708 SLICE_708( .DI1(n155189), .DI0(n155269), .C1(\line_time[1] ), 
    .B1(n44899), .A1(\frame_time_counter[1] ), .D0(n44899), 
    .C0(\frame_time_counter[0] ), .A0(\line_time[0] ), .CLK(sys_clk), 
    .Q0(\line_time[0] ), .Q1(\line_time[1] ), .F0(n155269), .F1(n155189));
  SLICE_710 SLICE_710( .DI1(n155247), .DI0(n155250), .D1(\frame_cdc[0] ), 
    .C1(global_rst), .A1(\frame_cdc[1] ), .D0(global_rst), .C0(\frame_cdc[1] ), 
    .B0(frame_sync), .CLK(sys_clk), .Q0(frame_sync), .Q1(\frame_cdc[1] ), 
    .F0(n155250), .F1(n155247));
  SLICE_713 SLICE_713( .DI1(n155194), .DI0(n155226), .D1(\line_time[21] ), 
    .C1(n44899), .A1(\frame_time_counter[21] ), .D0(n44899), 
    .B0(\line_time[20] ), .A0(\frame_time_counter[20] ), .CLK(sys_clk), 
    .Q0(\line_time[20] ), .Q1(\line_time[21] ), .F0(n155226), .F1(n155194));
  SLICE_714 SLICE_714( .DI1(n155210), .DI0(n155225), .D1(\line_time[22] ), 
    .C1(\frame_time_counter[22] ), .B1(n44899), .C0(\line_time[23] ), 
    .B0(\frame_time_counter[23] ), .A0(n44899), .CLK(sys_clk), 
    .Q0(\line_time[23] ), .Q1(\line_time[22] ), .F0(n155225), .F1(n155210));
  SLICE_715 SLICE_715( .DI1(n155218), .DI0(n155224), .D1(\line_time[17] ), 
    .C1(\frame_time_counter[17] ), .A1(n44899), .D0(n44899), 
    .C0(\line_time[16] ), .B0(\frame_time_counter[16] ), .CLK(sys_clk), 
    .Q0(\line_time[16] ), .Q1(\line_time[17] ), .F0(n155224), .F1(n155218));
  SLICE_716 SLICE_716( .DI1(n155190), .DI0(n155223), .D1(n44899), 
    .C1(\line_time[3] ), .A1(\frame_time_counter[3] ), 
    .D0(\frame_time_counter[2] ), .C0(\line_time[2] ), .A0(n44899), 
    .CLK(sys_clk), .Q0(\line_time[2] ), .Q1(\line_time[3] ), .F0(n155223), 
    .F1(n155190));
  SLICE_717 SLICE_717( .DI1(n155208), .DI0(n155222), .D1(n44899), 
    .C1(\line_time[4] ), .B1(\frame_time_counter[4] ), .D0(\line_time[5] ), 
    .C0(\frame_time_counter[5] ), .A0(n44899), .CLK(sys_clk), 
    .Q0(\line_time[5] ), .Q1(\line_time[4] ), .F0(n155222), .F1(n155208));
  SLICE_719 SLICE_719( .DI1(n155180), .DI0(n155214), 
    .D1(\frame_time_counter[10] ), .C1(\line_time[10] ), .B1(n44899), 
    .D0(\frame_time_counter[11] ), .C0(n44899), .B0(\line_time[11] ), 
    .CLK(sys_clk), .Q0(\line_time[11] ), .Q1(\line_time[10] ), .F0(n155214), 
    .F1(n155180));
  SLICE_720 SLICE_720( .DI1(n155192), .DI0(n155213), .D1(\line_time[15] ), 
    .C1(n44899), .A1(\frame_time_counter[15] ), .D0(n44899), 
    .B0(\line_time[14] ), .A0(\frame_time_counter[14] ), .CLK(sys_clk), 
    .Q0(\line_time[14] ), .Q1(\line_time[15] ), .F0(n155213), .F1(n155192));
  SLICE_722 SLICE_722( .DI1(n155179), .DI0(n155209), .D1(n44899), 
    .C1(\line_time[7] ), .A1(\frame_time_counter[7] ), .C0(\line_time[6] ), 
    .B0(\frame_time_counter[6] ), .A0(n44899), .CLK(sys_clk), 
    .Q0(\line_time[6] ), .Q1(\line_time[7] ), .F0(n155209), .F1(n155179));
  SLICE_724 SLICE_724( .DI1(n155175), .DI0(n155200), .D1(\line_time[8] ), 
    .B1(n44899), .A1(\frame_time_counter[8] ), .C0(\line_time[9] ), 
    .B0(\frame_time_counter[9] ), .A0(n44899), .CLK(sys_clk), 
    .Q0(\line_time[9] ), .Q1(\line_time[8] ), .F0(n155200), .F1(n155175));
  SLICE_727 SLICE_727( .DI1(n155186), .DI0(n155193), 
    .D1(\frame_time_counter[18] ), .C1(n44899), .B1(\line_time[18] ), 
    .D0(n44899), .C0(\frame_time_counter[19] ), .A0(\line_time[19] ), 
    .CLK(sys_clk), .Q0(\line_time[19] ), .Q1(\line_time[18] ), .F0(n155193), 
    .F1(n155186));
  SLICE_729 SLICE_729( .DI1(n155181), .DI0(n155191), .D1(\line_time[12] ), 
    .C1(\frame_time_counter[12] ), .B1(n44899), .D0(\line_time[13] ), 
    .C0(n44899), .A0(\frame_time_counter[13] ), .CLK(sys_clk), 
    .Q0(\line_time[13] ), .Q1(\line_time[12] ), .F0(n155191), .F1(n155181));
  SLICE_737 SLICE_737( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/bank_offset[6] ), 
    .B1(\tlc0/n53 ), .A1(\tlc0/n4_adj_49760 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/bank_offset[8] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n53 ), .F1(\tlc0/n63_adj_50542 ));
  SLICE_739 SLICE_739( .D1(\tlc_data[3] ), .C1(\tlc0/n236_adj_49322 ), 
    .B1(\tlc_data[4] ), .A1(\tlc_data[2] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[3] ), .B0(\tlc_data[2] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n236_adj_49322 ), .F1(\tlc0/n173292 ));
  SLICE_741 SLICE_741( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/bank_offset[5] ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n359 ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/n279_adj_50229 ), .A0(\tlc0/n173754 ), .F0(\tlc0/n359 ), 
    .F1(\tlc0/n173759 ));
  SLICE_743 SLICE_743( .D1(\tlc0/n4_adj_49153 ), .C1(\tlc0/n36_adj_50702 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n36_adj_50702 ), .F1(\tlc0/n51_adj_50387 ));
  SLICE_745 SLICE_745( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n37_2 ), 
    .B1(\tlc0/n174595 ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n37_2 ), .F1(\tlc0/n67_adj_49445 ));
  SLICE_746 SLICE_746( .D1(\tlc0/n37_2 ), .C1(\tlc0/bank_offset[7] ), 
    .B1(\tlc0/n37_adj_50884 ), .A1(\tlc0/n38_adj_49257 ), 
    .C0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n38_adj_49257 ), .F1(\tlc0/n36_adj_50880 ));
  SLICE_747 SLICE_747( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n173343 ), 
    .B1(\tlc0/n206 ), .A1(\tlc0/bank_offset[8] ), .D0(\tlc0/bank_offset[8] ), 
    .C0(\tlc0/n55_adj_49286 ), .B0(\tlc0/n68_adj_49185 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n173343 ), .F1(\tlc0/n153 ));
  SLICE_748 SLICE_748( .D1(\tlc0/bank_offset[3] ), .C1(\tlc0/n190_adj_49220 ), 
    .A1(\tlc0/bank_offset[2] ), .D0(\tlc0/n4_adj_49713 ), .C0(\tlc0/n153 ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/n153591 ), 
    .F0(\tlc0/n190_adj_49220 ), .F1(\tlc0/n8_adj_49221 ));
  SLICE_749 SLICE_749( .D0(\tlc0/n170 ), .C0(\tlc0/n193 ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n220 ));
  SLICE_750 SLICE_750( .D1(\tlc0/n12_adj_49100 ), .C1(\tlc0/n223_adj_49343 ), 
    .B1(\tlc0/n12_adj_49113 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n220 ), 
    .C0(\tlc0/n217 ), .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/n154127 ), 
    .F0(\tlc0/n223_adj_49343 ), .F1(\tlc0/n172069 ));
  SLICE_751 SLICE_751( .D1(\tlc0/data[368] ), .C1(\tlc0/n105 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n158330 ), .D0(\tlc0/n18_adj_49135 ), 
    .A0(\tlc0/n17_adj_49118 ), .F0(\tlc0/n105 ), .F1(\tlc0/n258 ));
  SLICE_752 SLICE_752( .D1(\tlc0/n8_adj_50400 ), .C1(\tlc0/n210_adj_50473 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n12_adj_49100 ), 
    .D0(\tlc0/n7_adj_49795 ), .C0(\tlc0/n258 ), .B0(\tlc0/n158436 ), 
    .A0(\tlc0/data[368] ), .F0(\tlc0/n210_adj_50473 ), .F1(\tlc0/n154864 ));
  SLICE_753 SLICE_753( .C1(\tlc0/n386 ), .B1(\tlc0/bank_offset[6] ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/bank_offset[10] ), 
    .C0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n386 ), .F1(\tlc0/n173827 ));
  SLICE_754 SLICE_754( .D1(\tlc0/n317 ), .C1(\tlc0/bank_offset[6] ), 
    .A1(\tlc0/n408 ), .D0(\tlc0/bank_offset[8] ), .C0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/n386 ), .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n317 ), 
    .F1(\tlc0/n4_adj_50169 ));
  SLICE_755 SLICE_755( .D1(\tlc0/n8_adj_49087 ), .C1(\tlc0/n203 ), 
    .B1(\tlc0/n10 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/data[183] ), 
    .C0(\tlc0/n266 ), .B0(\tlc0/n158273 ), .A0(\tlc0/n160 ), .F0(\tlc0/n203 ), 
    .F1(\tlc0/n155110 ));
  SLICE_756 SLICE_756( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n62_adj_49202 ), 
    .B1(\tlc0/data[183] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/n15_adj_50162 ), .C0(\tlc0/data_2111__N_2568[4] ), 
    .B0(\tlc0/n10 ), .A0(\tlc0/n5 ), .F0(\tlc0/n62_adj_49202 ), 
    .F1(\tlc0/n266 ));
  SLICE_757 SLICE_757( .D1(\tlc0/n274 ), .C1(\tlc0/bank_offset[6] ), 
    .B1(\tlc0/n4_adj_49627 ), .A1(\tlc0/n386 ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/n318 ), .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n274 ), .F1(\tlc0/n173624 ));
  SLICE_758 SLICE_758( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n318 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n250 ), .D0(\tlc0/n225_adj_49131 ), 
    .C0(\tlc0/bank_offset[8] ), .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n318 ), 
    .F1(\tlc0/n173558 ));
  SLICE_759 SLICE_759( .D1(\tlc0/n184 ), .C1(\tlc0/n187_adj_49096 ), 
    .B1(\tlc0/n172402 ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/n174167 ), .B0(\tlc0/n55 ), 
    .A0(\tlc0/n4_adj_49153 ), .F0(\tlc0/n187_adj_49096 ), .F1(\tlc0/n217 ));
  SLICE_760 SLICE_760( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n184 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n168_adj_49835 ), 
    .D0(\tlc0/data_2111__N_2568[1] ), .C0(\tlc0/data_2111__N_2568[2] ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n184 ), 
    .F1(\tlc0/n240_adj_50770 ));
  SLICE_761 SLICE_761( .D1(\tlc0/data[540] ), .C1(\tlc0/n176822 ), 
    .B1(\tlc0/data[541] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/data[542] ), .C0(\tlc0/data[543] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/sr_bit_counter[0] ), 
    .F0(\tlc0/n176822 ), .F1(\tlc0/n176825 ));
  SLICE_763 SLICE_763( .D1(\tlc0/n68 ), .C1(\tlc0/n173797 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/data_2111__N_2568[10] ), .B0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n173797 ), .F1(\tlc0/n232 ));
  SLICE_764 SLICE_764( .D1(\tlc0/n232 ), .C1(\tlc0/n253_adj_50665 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/data_2111__N_2568[9] ), .C0(\tlc0/data_2111__N_2568[7] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n253_adj_50665 ), .F1(\tlc0/n206_adj_50908 ));
  SLICE_765 SLICE_765( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n173523 ), 
    .B1(\tlc0/data[220] ), .A1(\tlc0/n318 ), .D0(\tlc0/n74 ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/n158198 ), .A0(\tlc0/data[220] ), 
    .F0(\tlc0/n173523 ), .F1(\tlc0/n277 ));
  SLICE_767 SLICE_767( .D1(\tlc0/n6 ), .C1(\tlc0/n276 ), .B1(\tlc0/n158273 ), 
    .A1(\tlc0/data[249] ), .D0(\tlc0/data[249] ), .C0(\tlc0/n158225 ), 
    .B0(\tlc0/n80_adj_49133 ), .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n276 ), 
    .F1(\tlc0/n243 ));
  SLICE_769 SLICE_769( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/bank_offset[9] ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/bank_offset[10] ), 
    .D0(\tlc0/bank_offset[10] ), .B0(\tlc0/bank_offset[9] ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n158326 ), .F1(\tlc0/n173588 ));
  SLICE_770 SLICE_770( .D1(\tlc0/n403 ), .C1(\tlc0/n173776 ), 
    .B1(\tlc0/n173773 ), .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/n158326 ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/n225_adj_49131 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n403 ), .F1(\tlc0/n406 ));
  SLICE_771 SLICE_771( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n150623 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/n17_adj_49145 ), 
    .C0(\tlc0/bank_offset[4] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n150623 ), .F1(\tlc0/n67 ));
  SLICE_772 SLICE_772( .D1(\tlc0/n38_adj_49257 ), .C1(\tlc0/bank_offset[7] ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n17_adj_49145 ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n17_adj_49145 ), 
    .F1(\tlc0/n43_adj_50617 ));
  SLICE_773 SLICE_773( .D1(\tlc0/bank_offset[10] ), .C1(\tlc0/n62 ), 
    .B1(\tlc0/bank_offset[0] ), .A1(\tlc0/n154220 ), .D0(\tlc0/n53_adj_50541 ), 
    .C0(\tlc0/n63_adj_50542 ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n62 ), .F1(\tlc0/n51 ));
  SLICE_774 SLICE_774( .D1(\tlc0/bank_offset[2] ), .C1(\tlc0/bank_offset[10] ), 
    .B1(\tlc0/n154220 ), .A1(\tlc0/n62 ), .D0(\tlc0/bank_offset[10] ), 
    .C0(\tlc0/n67 ), .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n154220 ), 
    .F1(\tlc0/n51_adj_49528 ));
  SLICE_775 SLICE_775( .D1(\tlc0/n8_adj_49163 ), .C1(\tlc0/n221 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n257 ), .B0(\tlc0/data[310] ), 
    .A0(\tlc0/n281 ), .F0(\tlc0/n221 ), .F1(\tlc0/n154787 ));
  SLICE_776 SLICE_776( .D1(\tlc0/n158198 ), .C1(\tlc0/n82 ), .B1(\tlc0/n7 ), 
    .A1(\tlc0/data[310] ), .D0(\tlc0/n153658 ), 
    .B0(\tlc0/data_2111__N_2568[7] ), .A0(\tlc0/n17_adj_49917 ), 
    .F0(\tlc0/n82 ), .F1(\tlc0/n257 ));
  SLICE_777 SLICE_777( .D1(\tlc0/bank_offset[1] ), .C1(\tlc0/n170_adj_49170 ), 
    .B1(\tlc0/bank_offset[0] ), .A1(\tlc0/bank_offset[2] ), .D0(\tlc0/n253 ), 
    .C0(\tlc0/n201 ), .B0(\tlc0/n210_adj_49169 ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n170_adj_49170 ), .F1(\tlc0/n14_adj_49294 ));
  SLICE_778 SLICE_778( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n174146 ), 
    .B1(\tlc0/n174145 ), .A1(\tlc0/n5_adj_49171 ), .D0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/data_2111__N_2568[3] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n174146 ), .F1(\tlc0/n210_adj_49169 ));
  SLICE_779 SLICE_779( .D1(\tlc0/data[169] ), .C1(\tlc0/sr_bit_counter[1] ), 
    .B1(\tlc0/data[168] ), .A1(\tlc0/n176486 ), .D0(\tlc0/sr_bit_counter[1] ), 
    .C0(\tlc0/data[171] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[170] ), .F0(\tlc0/n176486 ), .F1(\tlc0/n176489 ));
  SLICE_781 SLICE_781( .D1(\tlc0/n101 ), .C1(\tlc0/n172 ), .B1(\tlc_data[4] ), 
    .A1(\tlc0/n176828 ), .D0(\tlc_data[1] ), .C0(\tlc_data[0] ), 
    .B0(\tlc_data[2] ), .F0(\tlc0/n172 ), .F1(\tlc0/n176831 ));
  SLICE_782 SLICE_782( .D1(\tlc_data[3] ), .C1(\tlc_data[4] ), 
    .B1(\tlc_data[2] ), .A1(\tlc0/n158835 ), .D0(\tlc_data[4] ), 
    .C0(\tlc_data[3] ), .B0(\tlc_data[1] ), .A0(\tlc_data[2] ), 
    .F0(\tlc0/n176828 ), .F1(\tlc0/n94 ));
  SLICE_783 SLICE_783( .D1(\tlc0/n8_adj_49163 ), .C1(\tlc0/n221_adj_49183 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), .D0(\tlc0/data[309] ), 
    .C0(\tlc0/n257_adj_49188 ), .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/n281 ), 
    .F0(\tlc0/n221_adj_49183 ), .F1(\tlc0/n154786 ));
  SLICE_784 SLICE_784( .D1(\tlc0/n7 ), .C1(\tlc0/n82_adj_49196 ), 
    .B1(\tlc0/n158198 ), .A1(\tlc0/data[309] ), .D0(\tlc0/n17_adj_49934 ), 
    .B0(\tlc0/data_2111__N_2568[7] ), .A0(\tlc0/n153611 ), 
    .F0(\tlc0/n82_adj_49196 ), .F1(\tlc0/n257_adj_49188 ));
  SLICE_785 SLICE_785( .D1(\tlc0/data[252] ), .C1(\tlc0/n276_adj_49191 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/n158273 ), .D0(\tlc0/n79 ), .C0(\tlc0/n158225 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/data[252] ), 
    .F0(\tlc0/n276_adj_49191 ), .F1(\tlc0/n243_adj_49175 ));
  SLICE_787 SLICE_787( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n101_adj_49205 ), 
    .B1(\tlc0/data[272] ), .A1(\tlc0/n158198 ), .D0(\tlc0/n17_adj_49118 ), 
    .B0(\tlc0/n153658 ), .A0(\tlc0/data_2111__N_2568[6] ), 
    .F0(\tlc0/n101_adj_49205 ), .F1(\tlc0/n173682 ));
  SLICE_788 SLICE_788( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n295 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/n173684 ), .D0(\tlc0/data[272] ), 
    .C0(\tlc0/n173682 ), .B0(\tlc0/n286 ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n295 ), .F1(\tlc0/n236_adj_49607 ));
  SLICE_789 SLICE_789( .D1(\tlc0/n318 ), .C1(\tlc0/n173532 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/data[221] ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/n63 ), .B0(\tlc0/data[221] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n173532 ), .F1(\tlc0/n267_adj_49699 ));
  SLICE_791 SLICE_791( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/bank_offset[10] ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/bank_offset[8] ), .C0(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/bank_offset[10] ), .A0(\tlc0/bank_offset[9] ), 
    .F0(\tlc0/n246_adj_49231 ), .F1(\tlc0/n16_adj_50295 ));
  SLICE_792 SLICE_792( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n174512 ), 
    .B1(\tlc0/n178360 ), .A1(\tlc0/n158170 ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n4 ), .B0(\tlc0/n246_adj_49231 ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n174512 ), .F1(\tlc0/n407_adj_50139 ));
  SLICE_793 SLICE_793( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n285 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n173708 ), .D0(\tlc0/n286 ), 
    .C0(\tlc0/n173706 ), .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/data[276] ), 
    .F0(\tlc0/n285 ), .F1(\tlc0/n226_adj_49245 ));
  SLICE_794 SLICE_794( .D1(\tlc0/data[276] ), .C1(\tlc0/n91_adj_49490 ), 
    .B1(\tlc0/n158198 ), .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n17_adj_49934 ), 
    .C0(\tlc0/n153658 ), .A0(\tlc0/data_2111__N_2568[6] ), 
    .F0(\tlc0/n91_adj_49490 ), .F1(\tlc0/n173706 ));
  SLICE_795 SLICE_795( .D1(\tlc0/n172777 ), .C1(\tlc0/sout_N_49040[4] ), 
    .B1(\tlc0/n176240 ), .A1(\tlc0/n172825 ), .D0(\tlc0/sr_bit_counter[2] ), 
    .C0(\tlc0/n176627 ), .A0(\tlc0/n176327 ), .F0(\tlc0/n172777 ), 
    .F1(\tlc0/n172888 ));
  SLICE_796 SLICE_796( .D1(\tlc0/sr_bit_counter[3] ), 
    .C1(\tlc0/sout_N_49040[4] ), .B1(\tlc0/n176189 ), .A1(\tlc0/n176057 ), 
    .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176054 ), .B0(\tlc0/n309 ), 
    .A0(\tlc0/n310_adj_50331 ), .F0(\tlc0/n176057 ), .F1(\tlc0/n176240 ));
  SLICE_797 SLICE_797( .D1(\tlc0/n176501 ), .C1(\tlc0/n173259 ), 
    .B1(\tlc_data[6] ), .A1(\tlc_data[7] ), .C0(\tlc0/n176777 ), 
    .B0(\tlc0/n153352 ), .A0(\tlc_data[5] ), .F0(\tlc0/n173259 ), 
    .F1(\tlc0/n176510 ));
  SLICE_798 SLICE_798( .C1(\tlc0/data_2111__N_2568[3] ), 
    .B1(\tlc0/bank_offset[6] ), .D0(\tlc0/n176510 ), .C0(\tlc0/n176477 ), 
    .B0(\tlc_data[7] ), .A0(\tlc0/n173250 ), .F0(\tlc0/data_2111__N_2568[3] ), 
    .F1(\tlc0/n55_adj_49286 ));
  SLICE_799 SLICE_799( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n313 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/n173827 ), .B0(\tlc0/n4 ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n313 ), .F1(\tlc0/n173818 ));
  SLICE_801 SLICE_801( .D1(\tlc0/n8_adj_49287 ), .C1(\tlc0/n214 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), .D0(\tlc0/n6 ), 
    .C0(\tlc0/n247 ), .B0(\tlc0/n158273 ), .A0(\tlc0/data[297] ), 
    .F0(\tlc0/n214 ), .F1(\tlc0/n154770 ));
  SLICE_802 SLICE_802( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n82_adj_49304 ), 
    .B1(\tlc0/data[297] ), .A1(\tlc0/n158198 ), .D0(\tlc0/n158206 ), 
    .C0(\tlc0/n10_adj_49156 ), .B0(\tlc0/data_2111__N_2568[7] ), 
    .A0(\tlc0/n153611 ), .F0(\tlc0/n82_adj_49304 ), .F1(\tlc0/n247 ));
  SLICE_803 SLICE_803( .D1(\tlc0/data_2111__N_2568[7] ), .C1(\tlc0/n176018 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/data_2111__N_2568[5] ), 
    .D0(\tlc0/data_2111__N_2568[6] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/data_2111__N_2568[4] ), 
    .F0(\tlc0/n176018 ), .F1(\tlc0/n176021 ));
  SLICE_805 SLICE_805( .D1(\tlc0/data[282] ), .C1(\tlc0/n173730 ), 
    .B1(\tlc0/n286 ), .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/data[282] ), 
    .C0(\tlc0/n79_adj_50247 ), .B0(\tlc0/n158198 ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n173730 ), .F1(\tlc0/n275 ));
  SLICE_807 SLICE_807( .D1(\tlc0/n158273 ), .C1(\tlc0/n257_adj_49330 ), 
    .B1(\tlc0/n8_adj_49331 ), .A1(\tlc0/data[153] ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n73 ), .B0(\tlc0/data[153] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n257_adj_49330 ), 
    .F1(\tlc0/n203_adj_49305 ));
  SLICE_809 SLICE_809( .D1(\tlc0/n172801 ), .C1(\tlc0/n176123 ), 
    .B1(\tlc0/n176492 ), .A1(\tlc0/sout_N_49040[4] ), .D0(\tlc0/n176345 ), 
    .C0(\tlc0/sr_bit_counter[2] ), .B0(\tlc0/n176531 ), .F0(\tlc0/n172801 ), 
    .F1(\tlc0/n172804 ));
  SLICE_810 SLICE_810( .D1(\tlc0/sout_N_49040[4] ), .C1(\tlc0/n176009 ), 
    .B1(\tlc0/sr_bit_counter[3] ), .A1(\tlc0/n176051 ), 
    .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176006 ), .B0(\tlc0/n87 ), 
    .A0(\tlc0/n86 ), .F0(\tlc0/n176009 ), .F1(\tlc0/n176492 ));
  SLICE_811 SLICE_811( .D1(\tlc0/bank_offset[5] ), .B1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/n173700 ), 
    .B0(\tlc0/n187_adj_49154 ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n176066 ), .F1(\tlc0/n4_adj_49760 ));
  SLICE_812 SLICE_812( .D1(\tlc0/n176066 ), .C1(\tlc0/n213_adj_49283 ), 
    .B1(\tlc0/n174291 ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/data_2111__N_2568[2] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n174291 ), .F1(\tlc0/n217_adj_49272 ));
  SLICE_813 SLICE_813( .D1(\tlc0/n173196 ), .C1(\tlc0/n173195 ), 
    .B1(\tlc_data[5] ), .A1(\tlc0/n176516 ), .D0(\tlc_data[2] ), 
    .C0(\tlc_data[3] ), .B0(\tlc_data[1] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n173195 ), .F1(\tlc0/n176519 ));
  SLICE_814 SLICE_814( .D1(\tlc_data[5] ), .C1(\tlc0/n46 ), .B1(\tlc_data[4] ), 
    .A1(\tlc0/n78_adj_49953 ), .D0(\tlc_data[0] ), .C0(\tlc_data[2] ), 
    .B0(\tlc_data[3] ), .A0(\tlc_data[1] ), .F0(\tlc0/n46 ), 
    .F1(\tlc0/n176516 ));
  SLICE_815 SLICE_815( .D1(\tlc0/data[532] ), .C1(\tlc0/n176876 ), 
    .B1(\tlc0/data[533] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/data[535] ), .C0(\tlc0/data[534] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/sr_bit_counter[0] ), 
    .F0(\tlc0/n176876 ), .F1(\tlc0/n176879 ));
  SLICE_817 SLICE_817( .D1(\tlc0/data_2111__N_2568[10] ), .C1(\tlc0/n176108 ), 
    .B1(\tlc0/data_2111__N_2568[5] ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/data_2111__N_2568[4] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/data_2111__N_2568[9] ), 
    .F0(\tlc0/n176108 ), .F1(\tlc0/n176111 ));
  SLICE_819 SLICE_819( .D1(\tlc0/n73_adj_49403 ), .C1(\tlc0/n174137 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/data_2111__N_2568[7] ), .B0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n174137 ), .F1(\tlc0/n212 ));
  SLICE_820 SLICE_820( .D1(\tlc0/n212 ), .C1(\tlc0/n218_adj_50660 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/data_2111__N_2568[8] ), 
    .B0(\tlc0/data_2111__N_2568[4] ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n218_adj_50660 ), .F1(\tlc0/n188_adj_49830 ));
  SLICE_821 SLICE_821( .D1(\tlc0/n154127 ), .C1(\tlc0/n237 ), 
    .B1(\tlc0/n240_adj_49412 ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/n186 ), .B0(\tlc0/n172400 ), 
    .A0(\tlc0/n173_adj_49443 ), .F0(\tlc0/n237 ), .F1(\tlc0/n243_adj_49371 ));
  SLICE_822 SLICE_822( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n271_adj_49421 ), 
    .B1(\tlc0/n153505 ), .A1(\tlc0/n199_adj_49420 ), .D0(\tlc0/n192 ), 
    .C0(\tlc0/n205_adj_49807 ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n271_adj_49421 ), 
    .F1(\tlc0/n240_adj_49412 ));
  SLICE_823 SLICE_823( .D1(\tlc_data[4] ), .C1(\tlc0/n236_adj_49422 ), 
    .B1(\tlc0/n173185 ), .A1(\tlc_data[5] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[0] ), .B0(\tlc_data[2] ), .A0(\tlc_data[3] ), 
    .F0(\tlc0/n236_adj_49422 ), .F1(\tlc0/n173274 ));
  SLICE_824 SLICE_824( .D1(\tlc0/n176435 ), .C1(\tlc0/n173184 ), 
    .A1(\tlc_data[4] ), .D0(\tlc_data[2] ), .C0(\tlc_data[1] ), 
    .B0(\tlc_data[0] ), .A0(\tlc_data[3] ), .F0(\tlc0/n173184 ), 
    .F1(\tlc0/n173185 ));
  SLICE_825 SLICE_825( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n229_adj_49435 ), 
    .B1(\tlc0/n6_adj_49434 ), .A1(\tlc0/n167316 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n229_adj_49435 ), 
    .F1(\tlc0/n14_adj_49436 ));
  SLICE_826 SLICE_826( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/bank_offset[6] ), 
    .B1(\tlc0/n200_adj_49212 ), .A1(\tlc0/n154127 ), 
    .D0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n200_adj_49212 ), .F1(\tlc0/n167316 ));
  SLICE_828 SLICE_828( .D1(\tlc0/data_2111__N_2568[1] ), 
    .C1(\tlc0/data_2111__N_2568[0] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/data_2111__N_2568[2] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/data_2111__N_2568[1] ), 
    .F0(\tlc0/n173_adj_49443 ), .F1(\tlc0/n57329[0] ));
  SLICE_829 SLICE_829( .D1(\tlc0/n8_adj_49331 ), .C1(\tlc0/n245_adj_49453 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n225_adj_49131 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n245_adj_49453 ), .F1(\tlc0/n404 ));
  SLICE_832 SLICE_832( .D1(\tlc0/bank_offset[7] ), .B1(\tlc0/bank_offset[5] ), 
    .A1(\tlc0/bank_offset[8] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/bank_offset[8] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n174595 ), .F1(\tlc0/n271 ));
  SLICE_833 SLICE_833( .D1(\tlc0/n8_adj_49456 ), .C1(\tlc0/n204 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), .D0(\tlc0/n6 ), 
    .C0(\tlc0/n237_adj_49458 ), .B0(\tlc0/n158273 ), .A0(\tlc0/data[301] ), 
    .F0(\tlc0/n204 ), .F1(\tlc0/n154775 ));
  SLICE_834 SLICE_834( .D1(\tlc0/data[301] ), .C1(\tlc0/n71 ), 
    .B1(\tlc0/n158198 ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/data_2111__N_2568[7] ), .C0(\tlc0/n153611 ), 
    .B0(\tlc0/n14_adj_49207 ), .A0(\tlc0/n10_adj_49156 ), .F0(\tlc0/n71 ), 
    .F1(\tlc0/n237_adj_49458 ));
  SLICE_835 SLICE_835( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n146 ), 
    .B1(\tlc0/n4_adj_49479 ), .A1(\tlc0/data_2111__N_2568[1] ), 
    .D0(\tlc0/data_2111__N_2568[4] ), .C0(\tlc0/data_2111__N_2568[5] ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n146 ), 
    .F1(\tlc0/n182 ));
  SLICE_836 SLICE_836( .D1(\tlc0/n248_adj_50793 ), .C1(\tlc0/n251_adj_50792 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/n4_adj_49480 ), .C0(\tlc0/n182 ), .B0(\tlc0/bank_offset[8] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n251_adj_50792 ), 
    .F1(\tlc0/n272_adj_50789 ));
  SLICE_837 SLICE_837( .D1(\tlc0/data[313] ), .C1(\tlc0/n257_adj_49485 ), 
    .B1(\tlc0/n281 ), .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/n82_adj_49304 ), .B0(\tlc0/data[313] ), .A0(\tlc0/n7 ), 
    .F0(\tlc0/n257_adj_49485 ), .F1(\tlc0/n221_adj_49483 ));
  SLICE_839 SLICE_839( .D1(\tlc0/n318 ), .C1(\tlc0/n173627 ), 
    .B1(\tlc0/data[260] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/n91_adj_49490 ), 
    .B0(\tlc0/data[260] ), .A0(\tlc0/n158198 ), .F0(\tlc0/n173627 ), 
    .F1(\tlc0/n289_adj_50614 ));
  SLICE_841 SLICE_841( .D1(\tlc0/n142 ), .C1(\tlc0/n174441 ), 
    .B1(\tlc_data[5] ), .A1(\tlc0/n176840 ), .D0(\tlc_data[0] ), 
    .C0(\tlc_data[1] ), .B0(\tlc_data[3] ), .A0(\tlc_data[2] ), 
    .F0(\tlc0/n174441 ), .F1(\tlc0/n176843 ));
  SLICE_842 SLICE_842( .D1(\tlc_data[4] ), .C1(\tlc0/n188_adj_49663 ), 
    .B1(\tlc_data[5] ), .A1(\tlc0/n173_adj_49662 ), .D0(\tlc_data[3] ), 
    .C0(\tlc_data[2] ), .B0(\tlc_data[1] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n188_adj_49663 ), .F1(\tlc0/n176840 ));
  SLICE_843 SLICE_843( .D1(\tlc0/data[264] ), .C1(\tlc0/n173643 ), 
    .B1(\tlc0/n318 ), .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/n90_adj_49500 ), 
    .C0(\tlc0/n158198 ), .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/data[264] ), 
    .F0(\tlc0/n173643 ), .F1(\tlc0/n289_adj_50442 ));
  SLICE_845 SLICE_845( .D1(\tlc0/data[219] ), .C1(\tlc0/n173514 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/n318 ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/data[219] ), .B0(\tlc0/n63_adj_49501 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n173514 ), 
    .F1(\tlc0/n267_adj_50581 ));
  SLICE_847 SLICE_847( .D1(\tlc0/data[381] ), .C1(\tlc0/n176312 ), 
    .B1(\tlc0/data[380] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/sr_bit_counter[1] ), .C0(\tlc0/sr_bit_counter[0] ), 
    .B0(\tlc0/data[382] ), .A0(\tlc0/data[383] ), .F0(\tlc0/n176312 ), 
    .F1(\tlc0/n176315 ));
  SLICE_849 SLICE_849( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n173619 ), 
    .B1(\tlc0/data[259] ), .A1(\tlc0/n318 ), .D0(\tlc0/n80_adj_49511 ), 
    .C0(\tlc0/data[259] ), .B0(\tlc0/n158198 ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n173619 ), .F1(\tlc0/n279_adj_50625 ));
  SLICE_851 SLICE_851( .D1(\tlc0/sr_bit_counter[3] ), .C1(\tlc0/n176075 ), 
    .B1(\tlc0/n176099 ), .A1(\tlc0/sout_N_49040[4] ), .D0(\tlc0/n499 ), 
    .C0(\tlc0/n176072 ), .B0(\tlc0/sr_bit_counter[2] ), .A0(\tlc0/n500 ), 
    .F0(\tlc0/n176075 ), .F1(\tlc0/n176594 ));
  SLICE_852 SLICE_852( .D1(\tlc0/sr_bit_counter[2] ), .C1(\tlc0/n502 ), 
    .B1(\tlc0/n503 ), .A1(\tlc0/sr_bit_counter[1] ), .C0(\tlc0/data[508] ), 
    .B0(\tlc0/data[509] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n502 ), 
    .F1(\tlc0/n176072 ));
  SLICE_853 SLICE_853( .D1(\tlc0/n318 ), .C1(\tlc0/n173474 ), 
    .B1(\tlc0/data[215] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/data[215] ), 
    .B0(\tlc0/n63_adj_49539 ), .A0(\tlc0/n158198 ), .F0(\tlc0/n173474 ), 
    .F1(\tlc0/n267 ));
  SLICE_856 SLICE_856( .D1(\tlc0/n176129 ), .C1(\tlc0/n176147 ), 
    .B1(\tlc0/n176594 ), .A1(\tlc0/sout_N_49040[4] ), .D0(\tlc0/n477 ), 
    .C0(\tlc0/n176144 ), .B0(\tlc0/n478 ), .A0(\tlc0/sr_bit_counter[2] ), 
    .F0(\tlc0/n176147 ), .F1(\tlc0/n172795 ));
  SLICE_857 SLICE_857( .D1(\tlc0/n14_adj_49512 ), .C1(\tlc0/n70 ), 
    .B1(\tlc_data[3] ), .A1(\tlc_data[4] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[2] ), .A0(\tlc_data[0] ), .F0(\tlc0/n70 ), 
    .F1(\tlc0/n176396 ));
  SLICE_858 SLICE_858( .D1(\tlc0/n176366 ), .C1(\tlc0/n173144 ), 
    .B1(\tlc0/n173145 ), .A1(\tlc_data[6] ), .D0(\tlc0/n7_adj_50550 ), 
    .C0(\tlc0/n176396 ), .B0(\tlc_data[4] ), .A0(\tlc0/n175687 ), 
    .F0(\tlc0/n173144 ), .F1(\tlc0/n176369 ));
  SLICE_859 SLICE_859( .D1(\tlc0/n286 ), .C1(\tlc0/n173691 ), 
    .B1(\tlc0/data[273] ), .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/data[273] ), 
    .C0(\tlc0/n91_adj_49513 ), .B0(\tlc0/n158198 ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n173691 ), .F1(\tlc0/n285_adj_50594 ));
  SLICE_861 SLICE_861( .D1(\tlc0/n136 ), .C1(\tlc0/bank_offset[8] ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n414_adj_50214 ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n136 ), 
    .F1(\tlc0/n269_adj_50212 ));
  SLICE_863 SLICE_863( .D1(\tlc0/data[265] ), .C1(\tlc0/n175916 ), 
    .B1(\tlc0/data[264] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/data[267] ), .C0(\tlc0/data[266] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/sr_bit_counter[0] ), 
    .F0(\tlc0/n175916 ), .F1(\tlc0/n175919 ));
  SLICE_865 SLICE_865( .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176150 ), 
    .B0(\tlc0/n327 ), .A0(\tlc0/n326 ), .F0(\tlc0/n176153 ));
  SLICE_866 SLICE_866( .D1(\tlc0/n330 ), .C1(\tlc0/sr_bit_counter[1] ), 
    .B1(\tlc0/n329 ), .A1(\tlc0/sr_bit_counter[2] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[332] ), 
    .A0(\tlc0/data[333] ), .F0(\tlc0/n329 ), .F1(\tlc0/n176150 ));
  SLICE_867 SLICE_867( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n69 ), 
    .B1(\tlc0/n158198 ), .A1(\tlc0/data[263] ), 
    .D0(\tlc0/data_2111__N_2568[6] ), .C0(\tlc0/n17_adj_49917 ), 
    .B0(\tlc0/n153611 ), .F0(\tlc0/n69 ), .F1(\tlc0/n173639 ));
  SLICE_868 SLICE_868( .D1(\tlc0/n173642 ), .C1(\tlc0/n269_adj_50873 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/data[263] ), .C0(\tlc0/n173639 ), .B0(\tlc0/n318 ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n269_adj_50873 ), 
    .F1(\tlc0/n231_adj_50872 ));
  SLICE_869 SLICE_869( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176600 ), 
    .B1(\tlc0/data[277] ), .A1(\tlc0/data[276] ), .D0(\tlc0/data[278] ), 
    .C0(\tlc0/data[279] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n176600 ), .F1(\tlc0/n176603 ));
  SLICE_871 SLICE_871( .D1(\tlc0/data[353] ), .C1(\tlc0/n175922 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[352] ), 
    .D0(\tlc0/data[355] ), .C0(\tlc0/sr_bit_counter[1] ), 
    .B0(\tlc0/data[354] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n175922 ), 
    .F1(\tlc0/n175925 ));
  SLICE_873 SLICE_873( .D1(\tlc0/n173762 ), .C1(\tlc0/n212_adj_49537 ), 
    .B1(\tlc0/n173767 ), .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n192 ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n212_adj_49537 ), 
    .F1(\tlc0/n173766 ));
  SLICE_874 SLICE_874( .D1(\tlc0/n5_adj_49171 ), .C1(\tlc0/n16_adj_49714 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n29_2 ), .D0(\tlc0/n173112 ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/n176369 ), .A0(\tlc_data[7] ), 
    .F0(\tlc0/n16_adj_49714 ), .F1(\tlc0/n173767 ));
  SLICE_875 SLICE_875( .D1(\tlc0/n8_adj_49533 ), .C1(\tlc0/n183_adj_49532 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n10 ), .D0(\tlc0/n8_adj_49331 ), 
    .C0(\tlc0/n237_adj_49540 ), .B0(\tlc0/n158273 ), .A0(\tlc0/data[159] ), 
    .F0(\tlc0/n183_adj_49532 ), .F1(\tlc0/n155109 ));
  SLICE_876 SLICE_876( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n51_adj_49570 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/data[159] ), .D0(\tlc0/n5 ), 
    .C0(\tlc0/data_2111__N_2568[4] ), .B0(\tlc0/n15_adj_49824 ), 
    .A0(\tlc0/n10 ), .F0(\tlc0/n51_adj_49570 ), .F1(\tlc0/n237_adj_49540 ));
  SLICE_877 SLICE_877( .D1(\tlc0/n8_adj_49287 ), .C1(\tlc0/n214_adj_49538 ), 
    .B1(\tlc0/n13_adj_49082 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n6 ), 
    .C0(\tlc0/n247_adj_49542 ), .B0(\tlc0/data[298] ), .A0(\tlc0/n158273 ), 
    .F0(\tlc0/n214_adj_49538 ), .F1(\tlc0/n154771 ));
  SLICE_878 SLICE_878( .D1(\tlc0/n158198 ), .C1(\tlc0/n82_adj_49543 ), 
    .B1(\tlc0/data[298] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/data_2111__N_2568[7] ), .C0(\tlc0/n10_adj_49156 ), 
    .B0(\tlc0/n11_adj_49237 ), .A0(\tlc0/n153658 ), .F0(\tlc0/n82_adj_49543 ), 
    .F1(\tlc0/n247_adj_49542 ));
  SLICE_879 SLICE_879( .D1(\tlc0/n8_adj_49484 ), .C1(\tlc0/n231_adj_49546 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n267_adj_49552 ), 
    .B0(\tlc0/data[312] ), .A0(\tlc0/n281 ), .F0(\tlc0/n231_adj_49546 ), 
    .F1(\tlc0/n154789 ));
  SLICE_880 SLICE_880( .D1(\tlc0/n7 ), .C1(\tlc0/n93_adj_49553 ), 
    .B1(\tlc0/n158198 ), .A1(\tlc0/data[312] ), .D0(\tlc0/n158206 ), 
    .C0(\tlc0/n153658 ), .B0(\tlc0/n10_adj_49156 ), 
    .A0(\tlc0/data_2111__N_2568[7] ), .F0(\tlc0/n93_adj_49553 ), 
    .F1(\tlc0/n267_adj_49552 ));
  SLICE_881 SLICE_881( .D1(\tlc0/n225_adj_49131 ), .C1(\tlc0/n152296 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n254 ), .D0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/n136 ), .A0(\tlc0/n225_adj_49131 ), .F0(\tlc0/n152296 ), 
    .F1(\tlc0/n10_adj_49816 ));
  SLICE_883 SLICE_883( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n237_adj_49565 ), 
    .B1(\tlc0/n13 ), .A1(\tlc0/n8_adj_49566 ), .D0(\tlc0/data[237] ), 
    .C0(\tlc0/n267_adj_49568 ), .B0(\tlc0/n305 ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n237_adj_49565 ), .F1(\tlc0/n154921 ));
  SLICE_884 SLICE_884( .D1(\tlc0/n160 ), .C1(\tlc0/n63 ), .B1(\tlc0/n158225 ), 
    .A1(\tlc0/data[237] ), .D0(\tlc0/n14_adj_49207 ), 
    .C0(\tlc0/n10_adj_49156 ), .B0(\tlc0/data_2111__N_2568[5] ), 
    .A0(\tlc0/n153611 ), .F0(\tlc0/n63 ), .F1(\tlc0/n267_adj_49568 ));
  SLICE_885 SLICE_885( .D1(\tlc0/n6 ), .C1(\tlc0/n256_adj_49569 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/data[255] ), .D0(\tlc0/data[255] ), 
    .C0(\tlc0/n158225 ), .B0(\tlc0/n57 ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n256_adj_49569 ), .F1(\tlc0/n223_adj_49564 ));
  SLICE_887 SLICE_887( .D1(\tlc0/bit_offset[4] ), .C1(\tlc0/n175931 ), 
    .B1(\tlc0/sr_bit_counter[4] ), .A1(\tlc0/n173090 ), .D0(\tlc0/n175928 ), 
    .C0(\tlc0/n172940 ), .B0(\tlc0/sr_bit_counter[3] ), .A0(\tlc0/n172941 ), 
    .F0(\tlc0/n175931 ), .F1(\tlc0/n173092 ));
  SLICE_888 SLICE_888( .D0(\tlc0/n172982 ), .C0(\tlc0/n172983 ), 
    .B0(\tlc0/sr_bit_counter[3] ), .A0(\tlc0/sr_bit_counter[2] ), 
    .F0(\tlc0/n175928 ));
  SLICE_889 SLICE_889( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n173742 ), 
    .B1(\tlc0/n286 ), .A1(\tlc0/data[285] ), .D0(\tlc0/data[285] ), 
    .C0(\tlc0/n158198 ), .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/n68_adj_49222 ), 
    .F0(\tlc0/n173742 ), .F1(\tlc0/n265_adj_50822 ));
  SLICE_891 SLICE_891( .D1(\tlc0/n175934 ), .C1(\tlc0/sr_bit_counter[1] ), 
    .B1(\tlc0/data[521] ), .A1(\tlc0/data[520] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[522] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/data[523] ), .F0(\tlc0/n175934 ), 
    .F1(\tlc0/n175937 ));
  SLICE_893 SLICE_893( .D1(\tlc0/data[185] ), .C1(\tlc0/n276_adj_49599 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/n158273 ), .D0(\tlc0/n73 ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/data[185] ), .F0(\tlc0/n276_adj_49599 ), 
    .F1(\tlc0/n213_adj_49595 ));
  SLICE_895 SLICE_895( .D1(\tlc0/n176183 ), .C1(\tlc0/n176159 ), 
    .B1(\tlc0/sout_N_49040[4] ), .A1(\tlc0/sr_bit_counter[3] ), 
    .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176156 ), .B0(\tlc0/n469 ), 
    .A0(\tlc0/n468 ), .F0(\tlc0/n176159 ), .F1(\tlc0/n176636 ));
  SLICE_896 SLICE_896( .D1(\tlc0/n472 ), .C1(\tlc0/n471 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/sr_bit_counter[2] ), 
    .D0(\tlc0/data[477] ), .C0(\tlc0/data[476] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n471 ), .F1(\tlc0/n176156 ));
  SLICE_897 SLICE_897( .D1(\tlc0/n172663 ), .C1(\tlc0/n176564 ), 
    .B1(\tlc0/sout_N_49040[4] ), .A1(\tlc0/n175943 ), 
    .D0(\tlc0/n256_adj_49623 ), .C0(\tlc0/n175940 ), 
    .B0(\tlc0/sr_bit_counter[2] ), .A0(\tlc0/n257_adj_49622 ), 
    .F0(\tlc0/n175943 ), .F1(\tlc0/n172798 ));
  SLICE_898 SLICE_898( .D1(\tlc0/sr_bit_counter[2] ), 
    .C1(\tlc0/n259_adj_49630 ), .B1(\tlc0/n260_adj_49631 ), 
    .A1(\tlc0/sr_bit_counter[1] ), .C0(\tlc0/data[260] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[261] ), 
    .F0(\tlc0/n259_adj_49630 ), .F1(\tlc0/n175940 ));
  SLICE_899 SLICE_899( .D1(\tlc0/data[404] ), .C1(\tlc0/n176606 ), 
    .B1(\tlc0/data[405] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/sr_bit_counter[1] ), .C0(\tlc0/data[407] ), 
    .B0(\tlc0/data[406] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176606 ), 
    .F1(\tlc0/n176609 ));
  SLICE_901 SLICE_901( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n173427 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n173426 ), .D0(\tlc0/n153594 ), 
    .C0(\tlc0/n181_adj_49634 ), .B0(\tlc0/n13_adj_49635 ), 
    .A0(\tlc0/n14_adj_49636 ), .F0(\tlc0/n173427 ), .F1(\tlc0/n155096 ));
  SLICE_902 SLICE_902( .D1(\tlc0/n13_adj_49635 ), .C1(\tlc0/n14_adj_49643 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/data[50] ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/data_2111__N_2568[2] ), 
    .F0(\tlc0/n14_adj_49643 ), .F1(\tlc0/n181_adj_49634 ));
  SLICE_903 SLICE_903( .D1(\tlc_data[4] ), .C1(\tlc0/n124 ), 
    .B1(\tlc0/n158798 ), .A1(\tlc_data[2] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[3] ), .B0(\tlc_data[2] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n124 ), .F1(\tlc0/n173154 ));
  SLICE_905 SLICE_905( .D1(\tlc0/n176153 ), .C1(\tlc0/n172918 ), 
    .B1(\tlc0/sout_N_49040[4] ), .A1(\tlc0/n176162 ), .D0(\tlc0/n319 ), 
    .C0(\tlc0/n176204 ), .B0(\tlc0/n320 ), .A0(\tlc0/sr_bit_counter[2] ), 
    .F0(\tlc0/n172918 ), .F1(\tlc0/n176165 ));
  SLICE_906 SLICE_906( .D1(\tlc0/n176141 ), .C1(\tlc0/n176039 ), 
    .B1(\tlc0/sout_N_49040[4] ), .A1(\tlc0/sr_bit_counter[3] ), 
    .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176036 ), .B0(\tlc0/n342 ), 
    .A0(\tlc0/n341 ), .F0(\tlc0/n176039 ), .F1(\tlc0/n176162 ));
  SLICE_907 SLICE_907( .D1(\tlc0/n172879 ), .C1(\tlc0/n172864 ), 
    .B1(\tlc0/sout_N_49040[8] ), .A1(\tlc0/n176078 ), .D0(\tlc0/n172660 ), 
    .C0(\tlc0/n173239 ), .B0(\tlc0/n176114 ), .A0(\tlc0/sout_N_49040[6] ), 
    .F0(\tlc0/n172864 ), .F1(\tlc0/n176081 ));
  SLICE_908 SLICE_908( .D1(\tlc0/sout_N_49040[7] ), .C1(\tlc0/n172912 ), 
    .B1(\tlc0/sout_N_49040[8] ), .A1(\tlc0/n172891 ), 
    .D0(\tlc0/sout_N_49040[6] ), .C0(\tlc0/n172693 ), .B0(\tlc0/n176216 ), 
    .A0(\tlc0/n172735 ), .F0(\tlc0/n172912 ), .F1(\tlc0/n176078 ));
  SLICE_909 SLICE_909( .D0(\tlc0/n295_adj_49649 ), 
    .C0(\tlc0/sr_bit_counter[2] ), .B0(\tlc0/n176318 ), .A0(\tlc0/n294 ), 
    .F0(\tlc0/n172825 ));
  SLICE_910 SLICE_910( .D1(\tlc0/sr_bit_counter[2] ), .C1(\tlc0/n297 ), 
    .B1(\tlc0/n298 ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[301] ), 
    .B0(\tlc0/data[300] ), .F0(\tlc0/n297 ), .F1(\tlc0/n176318 ));
  SLICE_911 SLICE_911( .D1(\tlc0/n173149 ), .C1(\tlc0/n175949 ), 
    .B1(\tlc0/n176228 ), .A1(\tlc0/sout_N_49040[4] ), .D0(\tlc0/n96 ), 
    .C0(\tlc0/n175946 ), .B0(\tlc0/n95 ), .A0(\tlc0/sr_bit_counter[2] ), 
    .F0(\tlc0/n175949 ), .F1(\tlc0/n172897 ));
  SLICE_912 SLICE_912( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n98 ), 
    .B1(\tlc0/sr_bit_counter[2] ), .A1(\tlc0/n99_adj_49680 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[100] ), 
    .A0(\tlc0/data[101] ), .F0(\tlc0/n98 ), .F1(\tlc0/n175946 ));
  SLICE_913 SLICE_913( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n173714 ), 
    .B1(\tlc0/n286 ), .A1(\tlc0/data[278] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n158198 ), .B0(\tlc0/data[278] ), .A0(\tlc0/n79_adj_49658 ), 
    .F0(\tlc0/n173714 ), .F1(\tlc0/n275_adj_50735 ));
  SLICE_915 SLICE_915( .D1(\tlc0/data[32] ), .C1(\tlc0/sr_bit_counter[1] ), 
    .B1(\tlc0/n176612 ), .A1(\tlc0/data[33] ), .D0(\tlc0/sr_bit_counter[0] ), 
    .C0(\tlc0/data[35] ), .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/data[34] ), 
    .F0(\tlc0/n176612 ), .F1(\tlc0/n176615 ));
  SLICE_917 SLICE_917( .D1(\tlc0/n429 ), .C1(\tlc0/n176168 ), 
    .B1(\tlc0/sr_bit_counter[2] ), .A1(\tlc0/n430 ), .D0(\tlc0/data[432] ), 
    .B0(\tlc0/data[433] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n429 ), 
    .F1(\tlc0/n176171 ));
  SLICE_918 SLICE_918( .D1(\tlc0/sr_bit_counter[2] ), .C1(\tlc0/n432 ), 
    .B1(\tlc0/n433 ), .A1(\tlc0/sr_bit_counter[1] ), 
    .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[436] ), 
    .A0(\tlc0/data[437] ), .F0(\tlc0/n432 ), .F1(\tlc0/n176168 ));
  SLICE_919 SLICE_919( .D1(\tlc0/data[397] ), .C1(\tlc0/sr_bit_counter[1] ), 
    .B1(\tlc0/n176618 ), .A1(\tlc0/data[396] ), .D0(\tlc0/sr_bit_counter[0] ), 
    .C0(\tlc0/data[399] ), .B0(\tlc0/sr_bit_counter[1] ), 
    .A0(\tlc0/data[398] ), .F0(\tlc0/n176618 ), .F1(\tlc0/n172779 ));
  SLICE_921 SLICE_921( .D1(\tlc0/n8_adj_49667 ), .C1(\tlc0/n204_adj_49666 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n10 ), .D0(\tlc0/n158273 ), 
    .C0(\tlc0/n237_adj_49687 ), .B0(\tlc0/n6 ), .A0(\tlc0/data[295] ), 
    .F0(\tlc0/n204_adj_49666 ), .F1(\tlc0/n154767 ));
  SLICE_922 SLICE_922( .D1(\tlc0/n158198 ), .C1(\tlc0/n71_adj_49761 ), 
    .B1(\tlc0/data[295] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/n17_adj_49917 ), .C0(\tlc0/data_2111__N_2568[7] ), 
    .A0(\tlc0/n153611 ), .F0(\tlc0/n71_adj_49761 ), .F1(\tlc0/n237_adj_49687 ));
  SLICE_923 SLICE_923( .D1(\tlc0/sout_N_49040[4] ), .C1(\tlc0/n176084 ), 
    .B1(\tlc0/n172708 ), .A1(\tlc0/n172666 ), .C0(\tlc0/n175925 ), 
    .B0(\tlc0/n176933 ), .A0(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n172666 ), 
    .F1(\tlc0/n176087 ));
  SLICE_924 SLICE_924( .D1(\tlc0/n172741 ), .C1(\tlc0/n172723 ), 
    .B1(\tlc0/sout_N_49040[4] ), .A1(\tlc0/sr_bit_counter[3] ), 
    .D0(\tlc0/n176291 ), .C0(\tlc0/n176315 ), .A0(\tlc0/sr_bit_counter[2] ), 
    .F0(\tlc0/n172741 ), .F1(\tlc0/n176084 ));
  SLICE_925 SLICE_925( .D1(\tlc0/data[293] ), .C1(\tlc0/sr_bit_counter[1] ), 
    .B1(\tlc0/data[292] ), .A1(\tlc0/n176624 ), .D0(\tlc0/data[294] ), 
    .C0(\tlc0/data[295] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n176624 ), .F1(\tlc0/n176627 ));
  SLICE_927 SLICE_927( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n175952 ), 
    .B1(\tlc0/data[40] ), .A1(\tlc0/data[41] ), .D0(\tlc0/data[42] ), 
    .C0(\tlc0/sr_bit_counter[1] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[43] ), .F0(\tlc0/n175952 ), .F1(\tlc0/n175955 ));
  SLICE_929 SLICE_929( .D1(\tlc0/data[288] ), .C1(\tlc0/n176324 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[289] ), 
    .D0(\tlc0/data[290] ), .C0(\tlc0/data[291] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/sr_bit_counter[1] ), 
    .F0(\tlc0/n176324 ), .F1(\tlc0/n176327 ));
  SLICE_931 SLICE_931( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n154127 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n238_adj_49712 ), 
    .C0(\tlc0/bank_offset[8] ), .B0(\tlc0/n225_adj_49131 ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n238_adj_49712 ), 
    .F1(\tlc0/n214_adj_49976 ));
  SLICE_933 SLICE_933( .D0(\tlc0/n172888 ), .C0(\tlc0/n172798 ), 
    .B0(\tlc0/sout_N_49040[6] ), .A0(\tlc0/n176234 ), .F0(\tlc0/n172891 ));
  SLICE_934 SLICE_934( .D0(\tlc0/sout_N_49040[5] ), .C0(\tlc0/n176087 ), 
    .B0(\tlc0/sout_N_49040[6] ), .A0(\tlc0/n176165 ), .F0(\tlc0/n176234 ));
  SLICE_935 SLICE_935( .D1(\tlc0/data[392] ), .C1(\tlc0/n176330 ), 
    .B1(\tlc0/data[393] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/sr_bit_counter[1] ), .C0(\tlc0/data[395] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[394] ), .F0(\tlc0/n176330 ), 
    .F1(\tlc0/n172778 ));
  SLICE_937 SLICE_937( .D1(\tlc0/data[300] ), .C1(\tlc0/n247_adj_49735 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/n158273 ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n158198 ), .B0(\tlc0/n82_adj_49240 ), .A0(\tlc0/data[300] ), 
    .F0(\tlc0/n247_adj_49735 ), .F1(\tlc0/n214_adj_49734 ));
  SLICE_939 SLICE_939( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n173746 ), 
    .B1(\tlc0/n286 ), .A1(\tlc0/data[286] ), .D0(\tlc0/n68_adj_49741 ), 
    .C0(\tlc0/n158198 ), .B0(\tlc0/data[286] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n173746 ), .F1(\tlc0/n265_adj_50534 ));
  SLICE_941 SLICE_941( .D1(\tlc0/data[372] ), .C1(\tlc0/n176630 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[373] ), 
    .D0(\tlc0/sr_bit_counter[1] ), .C0(\tlc0/data[374] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[375] ), .F0(\tlc0/n176630 ), 
    .F1(\tlc0/n176633 ));
  SLICE_943 SLICE_943( .D1(\tlc0/n8_adj_49725 ), .C1(\tlc0/n203_adj_49724 ), 
    .B1(\tlc0/n10 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n8_adj_49331 ), 
    .C0(\tlc0/n257_adj_49746 ), .B0(\tlc0/n158273 ), .A0(\tlc0/data[147] ), 
    .F0(\tlc0/n203_adj_49724 ), .F1(\tlc0/n154954 ));
  SLICE_944 SLICE_944( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n73_adj_49749 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/data[147] ), .D0(\tlc0/n5 ), 
    .C0(\tlc0/n10 ), .B0(\tlc0/data_2111__N_2568[4] ), 
    .A0(\tlc0/n15_adj_50760 ), .F0(\tlc0/n73_adj_49749 ), 
    .F1(\tlc0/n257_adj_49746 ));
  SLICE_945 SLICE_945( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176174 ), 
    .B1(\tlc0/data[212] ), .A1(\tlc0/data[213] ), .D0(\tlc0/data[215] ), 
    .C0(\tlc0/data[214] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n176174 ), .F1(\tlc0/n172941 ));
  SLICE_947 SLICE_947( .D0(\tlc0/n462 ), .C0(\tlc0/n176180 ), 
    .B0(\tlc0/sr_bit_counter[2] ), .A0(\tlc0/n461 ), .F0(\tlc0/n176183 ));
  SLICE_948 SLICE_948( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n464 ), 
    .B1(\tlc0/sr_bit_counter[2] ), .A1(\tlc0/n465 ), .D0(\tlc0/data[468] ), 
    .C0(\tlc0/data[469] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n464 ), 
    .F1(\tlc0/n176180 ));
  SLICE_949 SLICE_949( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176336 ), 
    .B1(\tlc0/data[400] ), .A1(\tlc0/data[401] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/sr_bit_counter[1] ), 
    .B0(\tlc0/data[402] ), .A0(\tlc0/data[403] ), .F0(\tlc0/n176336 ), 
    .F1(\tlc0/n176339 ));
  SLICE_951 SLICE_951( .D1(\tlc0/data[536] ), .C1(\tlc0/n176090 ), 
    .B1(\tlc0/data[537] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/sr_bit_counter[1] ), .C0(\tlc0/data[539] ), 
    .B0(\tlc0/data[538] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176090 ), 
    .F1(\tlc0/n176093 ));
  SLICE_953 SLICE_953( .D1(\tlc0/bank_offset[9] ), .C1(\tlc0/n47 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n64 ), 
    .D0(\tlc0/n52 ), .C0(\tlc0/n44_adj_49759 ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[10] ), .F0(\tlc0/n64 ), .F1(\tlc0/n55_adj_49736 ));
  SLICE_954 SLICE_954( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n4_adj_49479 ), 
    .B1(\tlc0/n158174 ), .A1(\tlc0/n4_adj_49760 ), .C0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n4_adj_49479 ), 
    .F1(\tlc0/n44_adj_49759 ));
  SLICE_955 SLICE_955( .D1(\tlc0/data[65] ), .C1(\tlc0/n176342 ), 
    .B1(\tlc0/data[64] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/sr_bit_counter[1] ), .C0(\tlc0/data[66] ), .B0(\tlc0/data[67] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176342 ), .F1(\tlc0/n176345 ));
  SLICE_957 SLICE_957( .D1(\tlc0/data[156] ), .C1(\tlc0/n257_adj_49762 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/n8_adj_49331 ), .D0(\tlc0/data[156] ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/n73_adj_49764 ), .F0(\tlc0/n257_adj_49762 ), 
    .F1(\tlc0/n203_adj_49757 ));
  SLICE_959 SLICE_959( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n173697 ), 
    .B1(\tlc0/n286 ), .A1(\tlc0/data[274] ), .D0(\tlc0/data[274] ), 
    .C0(\tlc0/n158198 ), .B0(\tlc0/n90_adj_49770 ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n173697 ), .F1(\tlc0/n285_adj_50526 ));
  SLICE_961 SLICE_961( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176348 ), 
    .B1(\tlc0/data[408] ), .A1(\tlc0/data[409] ), .D0(\tlc0/data[411] ), 
    .C0(\tlc0/sr_bit_counter[1] ), .B0(\tlc0/data[410] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176348 ), .F1(\tlc0/n176351 ));
  SLICE_963 SLICE_963( .D1(\tlc0/n176225 ), .C1(\tlc0/sout_N_49040[4] ), 
    .B1(\tlc0/n176213 ), .A1(\tlc0/n176636 ), .D0(\tlc0/n447 ), 
    .C0(\tlc0/n176222 ), .B0(\tlc0/sr_bit_counter[2] ), .A0(\tlc0/n446 ), 
    .F0(\tlc0/n176225 ), .F1(\tlc0/n172768 ));
  SLICE_965 SLICE_965( .D1(\tlc0/n8_adj_49596 ), .C1(\tlc0/n203_adj_49780 ), 
    .B1(\tlc0/n10 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n158273 ), 
    .C0(\tlc0/n266_adj_49786 ), .B0(\tlc0/data[187] ), .A0(\tlc0/n160 ), 
    .F0(\tlc0/n203_adj_49780 ), .F1(\tlc0/n155095 ));
  SLICE_966 SLICE_966( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n62_adj_49788 ), 
    .B1(\tlc0/data[187] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/data_2111__N_2568[4] ), .C0(\tlc0/n10 ), 
    .B0(\tlc0/n15_adj_49618 ), .A0(\tlc0/n5 ), .F0(\tlc0/n62_adj_49788 ), 
    .F1(\tlc0/n266_adj_49786 ));
  SLICE_967 SLICE_967( .D1(\tlc0/n13_adj_49791 ), .C1(\tlc0/n171 ), 
    .B1(\tlc0/n153594 ), .A1(\tlc0/n14_adj_49636 ), .D0(\tlc0/n14_adj_49643 ), 
    .C0(\tlc0/data[58] ), .B0(\tlc0/n13_adj_49791 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n171 ), .F1(\tlc0/n173528 ));
  SLICE_969 SLICE_969( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n213_adj_49782 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/n8_adj_49306 ), .D0(\tlc0/n158273 ), 
    .C0(\tlc0/n267_adj_49792 ), .B0(\tlc0/n8_adj_49331 ), 
    .A0(\tlc0/data[152] ), .F0(\tlc0/n213_adj_49782 ), .F1(\tlc0/n155010 ));
  SLICE_970 SLICE_970( .D1(\tlc0/data[152] ), .C1(\tlc0/n84 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/n12_adj_49100 ), .C0(\tlc0/n5 ), .B0(\tlc0/n15_adj_49618 ), 
    .A0(\tlc0/data_2111__N_2568[4] ), .F0(\tlc0/n84 ), 
    .F1(\tlc0/n267_adj_49792 ));
  SLICE_971 SLICE_971( .D1(\tlc0/n158436 ), .C1(\tlc0/n238_adj_49794 ), 
    .B1(\tlc0/n7_adj_49795 ), .A1(\tlc0/data[380] ), .D0(\tlc0/data[380] ), 
    .C0(\tlc0/n83 ), .B0(\tlc0/n158330 ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n238_adj_49794 ), .F1(\tlc0/n190_adj_49771 ));
  SLICE_973 SLICE_973( .D1(\tlc_data[2] ), .C1(\tlc0/n174607 ), 
    .B1(\tlc0/n142_adj_49796 ), .A1(\tlc_data[4] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][3] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][3] )
    , .F0(\tlc0/n174607 ), .F1(\tlc0/n173145 ));
  SLICE_974 SLICE_974( .D1(\tlc_data[0] ), .C1(\tlc_data[1] ), 
    .B1(\tlc_data[2] ), .A1(\tlc_data[3] ), .D0(\tlc_data[3] ), 
    .C0(\tlc_data[2] ), .B0(\tlc_data[1] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n142_adj_49796 ), .F1(\tlc0/n176435 ));
  SLICE_975 SLICE_975( .D1(\tlc0/n6 ), .C1(\tlc0/n266_adj_49798 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/data[253] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n68_adj_49222 ), .B0(\tlc0/data[253] ), .A0(\tlc0/n158225 ), 
    .F0(\tlc0/n266_adj_49798 ), .F1(\tlc0/n233_adj_49797 ));
  SLICE_978 SLICE_978( .D1(\tlc0/n7 ), .C1(\tlc0/n174159 ), 
    .B1(\tlc0/data_2111__N_2568[4] ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/data_2111__N_2568[3] ), .F0(\tlc0/n174159 ), 
    .F1(\tlc0/n205_adj_49807 ));
  SLICE_979 SLICE_979( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n173438 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/n173437 ), .D0(\tlc0/n153594 ), 
    .C0(\tlc0/n171_adj_49809 ), .B0(\tlc0/n13_adj_49635 ), 
    .A0(\tlc0/n14_adj_49810 ), .F0(\tlc0/n173438 ), .F1(\tlc0/n155094 ));
  SLICE_980 SLICE_980( .D1(\tlc0/data[51] ), .C1(\tlc0/n14_adj_49815 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n13_adj_49635 ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/data_2111__N_2568[2] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n14_adj_49815 ), .F1(\tlc0/n171_adj_49809 ));
  SLICE_981 SLICE_981( .D1(\tlc_data[3] ), .C1(\tlc0/n78_adj_49820 ), 
    .B1(\tlc_data[4] ), .A1(\tlc0/n151997 ), .D0(\tlc0/n152000 ), 
    .C0(\tlc_data[0] ), .B0(\tlc0/n101 ), .A0(\tlc_data[3] ), 
    .F0(\tlc0/n78_adj_49820 ), .F1(\tlc0/n94_adj_50410 ));
  SLICE_982 SLICE_982( .D1(\tlc_data[1] ), .B1(\tlc_data[2] ), 
    .A1(\tlc_data[0] ), .C0(\tlc_data[1] ), .B0(\tlc_data[0] ), 
    .A0(\tlc_data[2] ), .F0(\tlc0/n101 ), .F1(\tlc0/n14_adj_50177 ));
  SLICE_983 SLICE_983( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176642 ), 
    .B1(\tlc0/data[37] ), .A1(\tlc0/data[36] ), .D0(\tlc0/data[39] ), 
    .C0(\tlc0/sr_bit_counter[1] ), .B0(\tlc0/data[38] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176642 ), .F1(\tlc0/n176645 ));
  SLICE_985 SLICE_985( .D1(\tlc0/n254_adj_49826 ), .C1(\tlc0/n257_adj_49827 ), 
    .B1(\tlc0/n154127 ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/n157_adj_49335 ), .C0(\tlc0/n168_adj_49835 ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n257_adj_49827 ), .F1(\tlc0/n260_adj_49828 ));
  SLICE_986 SLICE_986( .D1(\tlc0/data_2111__N_2568[5] ), .C1(\tlc0/n173383 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n158174 ), 
    .D0(\tlc0/data_2111__N_2568[6] ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n173383 ), 
    .F1(\tlc0/n168_adj_49835 ));
  SLICE_987 SLICE_987( .D1(\tlc0/n8_adj_49838 ), .C1(\tlc0/n267_adj_49837 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n305 ), 
    .C0(\tlc0/n297_adj_49846 ), .B0(\tlc0/data[224] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n267_adj_49837 ), 
    .F1(\tlc0/n154968 ));
  SLICE_988 SLICE_988( .D1(\tlc0/n158225 ), .C1(\tlc0/n97 ), .B1(\tlc0/n160 ), 
    .A1(\tlc0/data[224] ), .D0(\tlc0/data_2111__N_2568[5] ), 
    .B0(\tlc0/n17_adj_49118 ), .A0(\tlc0/n153658 ), .F0(\tlc0/n97 ), 
    .F1(\tlc0/n297_adj_49846 ));
  SLICE_989 SLICE_989( .D1(\tlc0/n8_adj_49566 ), .C1(\tlc0/n227_adj_49834 ), 
    .B1(\tlc0/n10 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n305 ), 
    .C0(\tlc0/n257_adj_49847 ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/data[239] ), .F0(\tlc0/n227_adj_49834 ), .F1(\tlc0/n154911 ));
  SLICE_990 SLICE_990( .D1(\tlc0/n158225 ), .C1(\tlc0/n52_adj_49848 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/data[239] ), .D0(\tlc0/data_2111__N_2568[5] ), 
    .C0(\tlc0/n11_adj_49157 ), .B0(\tlc0/n153611 ), .A0(\tlc0/n10_adj_49156 ), 
    .F0(\tlc0/n52_adj_49848 ), .F1(\tlc0/n257_adj_49847 ));
  SLICE_991 SLICE_991( .D1(\tlc0/data[254] ), .C1(\tlc0/n266_adj_49851 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/n6 ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/data[254] ), .B0(\tlc0/n158225 ), .A0(\tlc0/n68_adj_49741 ), 
    .F0(\tlc0/n266_adj_49851 ), .F1(\tlc0/n233_adj_49819 ));
  SLICE_993 SLICE_993( .D1(\tlc0/n8_adj_49163 ), .C1(\tlc0/n231_adj_49849 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n281 ), 
    .C0(\tlc0/n267_adj_49853 ), .B0(\tlc0/data[308] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n231_adj_49849 ), 
    .F1(\tlc0/n154785 ));
  SLICE_994 SLICE_994( .D1(\tlc0/n7 ), .C1(\tlc0/n93_adj_49854 ), 
    .B1(\tlc0/n158198 ), .A1(\tlc0/data[308] ), .D0(\tlc0/n153658 ), 
    .B0(\tlc0/data_2111__N_2568[7] ), .A0(\tlc0/n17_adj_49934 ), 
    .F0(\tlc0/n93_adj_49854 ), .F1(\tlc0/n267_adj_49853 ));
  SLICE_995 SLICE_995( .D1(\tlc0/data[209] ), .C1(\tlc0/n176354 ), 
    .B1(\tlc0/data[208] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/data[210] ), .C0(\tlc0/data[211] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/sr_bit_counter[0] ), 
    .F0(\tlc0/n176354 ), .F1(\tlc0/n172940 ));
  SLICE_997 SLICE_997( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/bank_offset[5] ), 
    .B1(\tlc0/n298_adj_49857 ), .A1(\tlc0/n158881 ), .D0(\tlc0/n153798 ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n158881 ), 
    .F1(\tlc0/n305 ));
  SLICE_999 SLICE_999( .D1(\tlc0/data[29] ), .C1(\tlc0/n176648 ), 
    .B1(\tlc0/data[28] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/sr_bit_counter[1] ), .C0(\tlc0/data[31] ), .B0(\tlc0/data[30] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176648 ), .F1(\tlc0/n176651 ));
  SLICE_1001 SLICE_1001( .D1(\tlc0/n176921 ), .C1(\tlc0/n190_adj_49859 ), 
    .B1(\tlc_data[6] ), .A1(\tlc_data[7] ), .D0(\tlc_data[4] ), 
    .C0(\tlc0/n167458 ), .B0(\tlc_data[5] ), .A0(\tlc0/n142_adj_49796 ), 
    .F0(\tlc0/n190_adj_49859 ), .F1(\tlc0/data_2111__N_2568[7] ));
  SLICE_1002 SLICE_1002( .D1(\tlc0/n176918 ), .C1(\tlc0/n176813 ), 
    .B1(\tlc0/n172399 ), .A1(\tlc_data[6] ), .D0(\tlc0/n14_adj_49512 ), 
    .C0(\tlc0/n176810 ), .B0(\tlc_data[4] ), .A0(\tlc0/n7_adj_50706 ), 
    .F0(\tlc0/n176813 ), .F1(\tlc0/n176921 ));
  SLICE_1003 SLICE_1003( .D1(\tlc0/n173724 ), .C1(\tlc0/n285_adj_49860 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/n173722 ), .B0(\tlc0/n286 ), 
    .A0(\tlc0/data[280] ), .F0(\tlc0/n285_adj_49860 ), 
    .F1(\tlc0/n226_adj_49855 ));
  SLICE_1004 SLICE_1004( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n90_adj_49500 ), 
    .B1(\tlc0/data[280] ), .A1(\tlc0/n158198 ), .D0(\tlc0/n10_adj_49156 ), 
    .C0(\tlc0/n153658 ), .B0(\tlc0/n158206 ), .A0(\tlc0/data_2111__N_2568[6] ), 
    .F0(\tlc0/n90_adj_49500 ), .F1(\tlc0/n173722 ));
  SLICE_1005 SLICE_1005( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n418 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n292 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n173590 ), .B0(\tlc0/n250_adj_49873 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n418 ), .F1(\tlc0/n173585 ));
  SLICE_1007 SLICE_1007( .D1(\tlc0/n282_adj_49872 ), 
    .C1(\tlc0/sr_bit_counter[1] ), .B1(\tlc0/n281_adj_49871 ), 
    .A1(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/sr_bit_counter[0] ), 
    .B0(\tlc0/data[285] ), .A0(\tlc0/data[284] ), .F0(\tlc0/n281_adj_49871 ), 
    .F1(\tlc0/n176102 ));
  SLICE_1008 SLICE_1008( .D1(\tlc0/n176105 ), .C1(\tlc0/n172729 ), 
    .B1(\tlc0/sr_bit_counter[3] ), .A1(\tlc0/sout_N_49040[4] ), 
    .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176102 ), 
    .B0(\tlc0/n278_adj_50012 ), .A0(\tlc0/n279_adj_50011 ), 
    .F0(\tlc0/n176105 ), .F1(\tlc0/n176564 ));
  SLICE_1009 SLICE_1009( .D1(\tlc0/data[151] ), .C1(\tlc0/n247_adj_49879 ), 
    .B1(\tlc0/n8_adj_49331 ), .A1(\tlc0/n158273 ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/data[151] ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/n62_adj_49202 ), .F0(\tlc0/n247_adj_49879 ), 
    .F1(\tlc0/n193_adj_49516 ));
  SLICE_1011 SLICE_1011( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n279 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/n173654 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/n173651 ), .B0(\tlc0/data[266] ), 
    .A0(\tlc0/n318 ), .F0(\tlc0/n279 ), .F1(\tlc0/n241_adj_49876 ));
  SLICE_1012 SLICE_1012( .D1(\tlc0/n158198 ), .C1(\tlc0/n79_adj_50247 ), 
    .B1(\tlc0/data[266] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/n11_adj_49237 ), .C0(\tlc0/n10_adj_49156 ), .B0(\tlc0/n153658 ), 
    .A0(\tlc0/data_2111__N_2568[6] ), .F0(\tlc0/n79_adj_50247 ), 
    .F1(\tlc0/n173651 ));
  SLICE_1013 SLICE_1013( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/data_2111__N_2568[8] ), .B1(\tlc0/data_2111__N_2568[7] ), 
    .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/n176903 ), .C0(\tlc0/n174387 ), 
    .B0(\tlc_data[6] ), .A0(\tlc_data[7] ), .F0(\tlc0/data_2111__N_2568[8] ), 
    .F1(\tlc0/n157_adj_49335 ));
  SLICE_1014 SLICE_1014( .D0(\tlc0/n176900 ), .C0(\tlc0/n31_adj_50396 ), 
    .B0(\tlc0/n154633 ), .A0(\tlc_data[6] ), .F0(\tlc0/n176903 ));
  SLICE_1015 SLICE_1015( .D1(\tlc0/data[197] ), .C1(\tlc0/n176654 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[196] ), 
    .D0(\tlc0/data[199] ), .C0(\tlc0/sr_bit_counter[0] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/data[198] ), .F0(\tlc0/n176654 ), 
    .F1(\tlc0/n176657 ));
  SLICE_1017 SLICE_1017( .D1(\tlc0/data[269] ), .C1(\tlc0/n173663 ), 
    .B1(\tlc0/n318 ), .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n68_adj_49222 ), .B0(\tlc0/data[269] ), .A0(\tlc0/n158198 ), 
    .F0(\tlc0/n173663 ), .F1(\tlc0/n269 ));
  SLICE_1019 SLICE_1019( .D1(\tlc0/data[216] ), .C1(\tlc0/n173489 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/n318 ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/n85_adj_50439 ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/data[216] ), .F0(\tlc0/n173489 ), .F1(\tlc0/n287 ));
  SLICE_1021 SLICE_1021( .D1(\tlc0/n44_adj_49448 ), .C1(\tlc0/bank_offset[5] ), 
    .B1(\tlc0/bank_offset[10] ), .A1(\tlc0/n174485 ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/bank_offset[10] ), 
    .B0(\tlc0/bank_offset[9] ), .A0(\tlc0/n35_adj_50580 ), .F0(\tlc0/n174485 ), 
    .F1(\tlc0/n42_adj_49881 ));
  SLICE_1023 SLICE_1023( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n173805 ), 
    .B1(\tlc0/n195_adj_49180 ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/n248_adj_49179 ), .C0(\tlc0/n173808 ), .B0(\tlc0/n173807 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n173805 ), 
    .F1(\tlc0/n238_adj_49900 ));
  SLICE_1025 SLICE_1025( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/n279_adj_49905 ), .B1(\tlc0/bank_offset[6] ), 
    .A1(\tlc0/n173662 ), .D0(\tlc0/data[268] ), .C0(\tlc0/n173659 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n318 ), .F0(\tlc0/n279_adj_49905 ), 
    .F1(\tlc0/n241_adj_49902 ));
  SLICE_1026 SLICE_1026( .D1(\tlc0/n158198 ), .C1(\tlc0/n79 ), 
    .B1(\tlc0/data[268] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/n10_adj_49156 ), .C0(\tlc0/data_2111__N_2568[6] ), 
    .B0(\tlc0/n153658 ), .A0(\tlc0/n14_adj_49207 ), .F0(\tlc0/n79 ), 
    .F1(\tlc0/n173659 ));
  SLICE_1027 SLICE_1027( .D1(\tlc0/n8_adj_49596 ), .C1(\tlc0/n213_adj_49895 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/data[186] ), .C0(\tlc0/n276_adj_49929 ), .B0(\tlc0/n158273 ), 
    .A0(\tlc0/n160 ), .F0(\tlc0/n213_adj_49895 ), .F1(\tlc0/n155099 ));
  SLICE_1028 SLICE_1028( .D1(\tlc0/data[186] ), .C1(\tlc0/n73_adj_49931 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n5 ), 
    .C0(\tlc0/n13_adj_49082 ), .B0(\tlc0/data_2111__N_2568[4] ), 
    .A0(\tlc0/n15_adj_49618 ), .F0(\tlc0/n73_adj_49931 ), 
    .F1(\tlc0/n276_adj_49929 ));
  SLICE_1030 SLICE_1030( .D1(\tlc0/sr_bit_counter[2] ), .C1(\tlc0/n89 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/n90 ), .D0(\tlc0/data[92] ), 
    .B0(\tlc0/data[93] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n89 ), 
    .F1(\tlc0/n176006 ));
  SLICE_1031 SLICE_1031( .D1(\tlc0/n158273 ), .C1(\tlc0/n286_adj_49937 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/data[184] ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n84 ), .B0(\tlc0/data[184] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n286_adj_49937 ), .F1(\tlc0/n223_adj_49930 ));
  SLICE_1033 SLICE_1033( .D1(\tlc0/n173634 ), .C1(\tlc0/n279_adj_49933 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/n318 ), 
    .C0(\tlc0/n173631 ), .B0(\tlc0/data[261] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n279_adj_49933 ), .F1(\tlc0/n241_adj_49932 ));
  SLICE_1034 SLICE_1034( .D1(\tlc0/data[261] ), .C1(\tlc0/n80_adj_50535 ), 
    .B1(\tlc0/n158198 ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/data_2111__N_2568[6] ), .C0(\tlc0/n17_adj_49934 ), 
    .B0(\tlc0/n153611 ), .F0(\tlc0/n80_adj_50535 ), .F1(\tlc0/n173631 ));
  SLICE_1035 SLICE_1035( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/bank_offset[8] ), .B1(\tlc0/n251_adj_49940 ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/bank_offset[10] ), 
    .C0(\tlc0/bank_offset[9] ), .B0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n251_adj_49940 ), .F1(\tlc0/n171_adj_50820 ));
  SLICE_1037 SLICE_1037( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n175958 ), 
    .B1(\tlc0/data[48] ), .A1(\tlc0/data[49] ), .D0(\tlc0/data[50] ), 
    .C0(\tlc0/data[51] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n175958 ), .F1(\tlc0/n175961 ));
  SLICE_1039 SLICE_1039( .D1(\tlc0/n176849 ), .C1(\tlc0/bit_offset[4] ), 
    .B1(\tlc0/n176063 ), .A1(\tlc0/sr_bit_counter[4] ), .D0(\tlc0/n176846 ), 
    .C0(\tlc0/sr_bit_counter[3] ), .B0(\tlc0/n176339 ), .A0(\tlc0/n176609 ), 
    .F0(\tlc0/n176849 ), .F1(\tlc0/n172693 ));
  SLICE_1040 SLICE_1040( .D0(\tlc0/sr_bit_counter[3] ), .C0(\tlc0/n176405 ), 
    .B0(\tlc0/sr_bit_counter[2] ), .A0(\tlc0/n176351 ), .F0(\tlc0/n176846 ));
  SLICE_1041 SLICE_1041( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/n269_adj_49951 ), .B1(\tlc0/n173658 ), 
    .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n173655 ), .B0(\tlc0/n318 ), .A0(\tlc0/data[267] ), 
    .F0(\tlc0/n269_adj_49951 ), .F1(\tlc0/n231_adj_49942 ));
  SLICE_1042 SLICE_1042( .D1(\tlc0/n158198 ), .C1(\tlc0/n66_adj_50191 ), 
    .B1(\tlc0/data[267] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/data_2111__N_2568[6] ), .C0(\tlc0/n10_adj_49156 ), 
    .B0(\tlc0/n11_adj_49237 ), .A0(\tlc0/n153611 ), .F0(\tlc0/n66_adj_50191 ), 
    .F1(\tlc0/n173655 ));
  SLICE_1043 SLICE_1043( .D1(\tlc0/sr_bit_counter[3] ), .C1(\tlc0/n176171 ), 
    .B1(\tlc0/sout_N_49040[4] ), .A1(\tlc0/n176249 ), .D0(\tlc0/n437 ), 
    .C0(\tlc0/n176246 ), .B0(\tlc0/n436 ), .A0(\tlc0/sr_bit_counter[2] ), 
    .F0(\tlc0/n176249 ), .F1(\tlc0/n176390 ));
  SLICE_1044 SLICE_1044( .D1(\tlc0/sr_bit_counter[2] ), .C1(\tlc0/n439 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/n440 ), .D0(\tlc0/data[445] ), 
    .C0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[444] ), .F0(\tlc0/n439 ), 
    .F1(\tlc0/n176246 ));
  SLICE_1045 SLICE_1045( .D1(\tlc0/n158273 ), .C1(\tlc0/n247_adj_49958 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/data[293] ), .D0(\tlc0/n82_adj_49196 ), 
    .C0(\tlc0/data[293] ), .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n158198 ), 
    .F0(\tlc0/n247_adj_49958 ), .F1(\tlc0/n214_adj_49948 ));
  SLICE_1047 SLICE_1047( .D1(\tlc0/n8_adj_49960 ), .C1(\tlc0/n221_adj_49959 ), 
    .B1(\tlc0/n10 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n257_adj_49962 ), .B0(\tlc0/n281 ), .A0(\tlc0/data[307] ), 
    .F0(\tlc0/n221_adj_49959 ), .F1(\tlc0/n154783 ));
  SLICE_1048 SLICE_1048( .D1(\tlc0/data[307] ), .C1(\tlc0/n82_adj_49896 ), 
    .B1(\tlc0/n158198 ), .A1(\tlc0/n7 ), .D0(\tlc0/n17 ), .C0(\tlc0/n153611 ), 
    .A0(\tlc0/data_2111__N_2568[7] ), .F0(\tlc0/n82_adj_49896 ), 
    .F1(\tlc0/n257_adj_49962 ));
  SLICE_1049 SLICE_1049( .D1(\tlc0/n8_adj_49964 ), .C1(\tlc0/n213_adj_49963 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n158273 ), .C0(\tlc0/n276_adj_49965 ), .B0(\tlc0/n160 ), 
    .A0(\tlc0/data[188] ), .F0(\tlc0/n213_adj_49963 ), .F1(\tlc0/n155093 ));
  SLICE_1050 SLICE_1050( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n73_adj_49764 ), 
    .B1(\tlc0/data[188] ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/n15_adj_49824 ), .C0(\tlc0/n12_adj_49100 ), 
    .B0(\tlc0/data_2111__N_2568[4] ), .A0(\tlc0/n5 ), 
    .F0(\tlc0/n73_adj_49764 ), .F1(\tlc0/n276_adj_49965 ));
  SLICE_1051 SLICE_1051( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/n277_adj_49969 ), .B1(\tlc0/bank_offset[4] ), 
    .A1(\tlc0/n217_adj_49968 ), .D0(\tlc0/n13_adj_49282 ), 
    .C0(\tlc0/bank_offset[8] ), .B0(\tlc0/n225_adj_49131 ), .A0(\tlc0/n265 ), 
    .F0(\tlc0/n277_adj_49969 ), .F1(\tlc0/n10_adj_49970 ));
  SLICE_1052 SLICE_1052( .D1(\tlc0/n271 ), .C1(\tlc0/n154498 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n254 ), .D0(\tlc0/bank_offset[9] ), 
    .C0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A0(\tlc0/bank_offset[10] ), .F0(\tlc0/n154498 ), 
    .F1(\tlc0/n217_adj_49968 ));
  SLICE_1053 SLICE_1053( .D1(\tlc0/n13_adj_49791 ), .C1(\tlc0/n14_adj_49886 ), 
    .B1(\tlc0/n153594 ), .A1(\tlc0/n181_adj_49974 ), .D0(\tlc0/n14_adj_50042 ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/n13_adj_49791 ), 
    .A0(\tlc0/data[56] ), .F0(\tlc0/n181_adj_49974 ), .F1(\tlc0/n173505 ));
  SLICE_1055 SLICE_1055( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176882 ), 
    .B1(\tlc0/data[53] ), .A1(\tlc0/data[52] ), .D0(\tlc0/data[54] ), 
    .C0(\tlc0/sr_bit_counter[1] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[55] ), .F0(\tlc0/n176882 ), .F1(\tlc0/n176885 ));
  SLICE_1057 SLICE_1057( .D1(\tlc0/data[216] ), .C1(\tlc0/n176360 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[217] ), 
    .D0(\tlc0/sr_bit_counter[1] ), .C0(\tlc0/data[219] ), 
    .B0(\tlc0/data[218] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176360 ), 
    .F1(\tlc0/n172982 ));
  SLICE_1059 SLICE_1059( .D1(\tlc0/data[20] ), .C1(\tlc0/n176660 ), 
    .B1(\tlc0/data[21] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[22] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/data[23] ), .F0(\tlc0/n176660 ), 
    .F1(\tlc0/n176663 ));
  SLICE_1061 SLICE_1061( .D1(\tlc0/data[176] ), .C1(\tlc0/n176570 ), 
    .B1(\tlc0/data[177] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/data[178] ), .C0(\tlc0/data[179] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/sr_bit_counter[0] ), 
    .F0(\tlc0/n176570 ), .F1(\tlc0/n176573 ));
  SLICE_1064 SLICE_1064( .D1(\tlc0/n173141 ), .C1(\tlc0/n173142 ), 
    .B1(\tlc_data[6] ), .A1(\tlc_data[5] ), .D0(\tlc0/n174506 ), 
    .C0(\tlc0/n176888 ), .B0(\tlc_data[4] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n173142 ), .F1(\tlc0/n176366 ));
  SLICE_1065 SLICE_1065( .D1(\tlc_data[4] ), .C1(\tlc0/n165_adj_49993 ), 
    .B1(\tlc_data[3] ), .A1(\tlc0/n70_adj_49994 ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[0] ), .A0(\tlc_data[2] ), .F0(\tlc0/n165_adj_49993 ), 
    .F1(\tlc0/n176888 ));
  SLICE_1067 SLICE_1067( .D1(\tlc0/n158759 ), .C1(\tlc0/bank_offset[4] ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/n199_adj_49998 ), 
    .D0(\tlc0/bank_offset[8] ), .C0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n199_adj_49998 ), .F1(\tlc0/n407 ));
  SLICE_1069 SLICE_1069( .D1(\tlc_data[5] ), .C1(\tlc0/n173225 ), 
    .B1(\tlc0/n173226 ), .A1(\tlc0/n176498 ), .D0(\tlc_data[2] ), 
    .C0(\tlc_data[1] ), .B0(\tlc_data[3] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n173225 ), .F1(\tlc0/n176501 ));
  SLICE_1070 SLICE_1070( .D1(\tlc0/n173222 ), .C1(\tlc0/n173223 ), 
    .B1(\tlc_data[5] ), .A1(\tlc_data[4] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[0] ), .B0(\tlc_data[3] ), .A0(\tlc_data[2] ), 
    .F0(\tlc0/n173223 ), .F1(\tlc0/n176498 ));
  SLICE_1071 SLICE_1071( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176282 ), 
    .B1(\tlc0/data[272] ), .A1(\tlc0/data[273] ), .D0(\tlc0/data[274] ), 
    .C0(\tlc0/data[275] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n176282 ), .F1(\tlc0/n176285 ));
  SLICE_1073 SLICE_1073( .D1(\tlc0/data[269] ), .C1(\tlc0/n176936 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[268] ), 
    .D0(\tlc0/data[271] ), .C0(\tlc0/sr_bit_counter[1] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[270] ), .F0(\tlc0/n176936 ), 
    .F1(\tlc0/n176939 ));
  SLICE_1075 SLICE_1075( .D1(\tlc0/data[13] ), .C1(\tlc0/n176666 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[12] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[14] ), .B0(\tlc0/data[15] ), 
    .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n176666 ), .F1(\tlc0/n173310 ));
  SLICE_1077 SLICE_1077( .D1(\tlc0/bank_offset[3] ), .C1(\tlc0/n172121 ), 
    .B1(\tlc0/bank_offset[0] ), .A1(\tlc0/bank_offset[2] ), 
    .D0(\tlc0/state_3__N_2519 ), .C0(\tlc0/n154242 ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/n55_adj_49736 ), .F0(\tlc0/n172121 ), 
    .F1(\tlc0/n154111 ));
  SLICE_1078 SLICE_1078( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n158384 ), 
    .B1(\tlc0/n4_adj_49152 ), .A1(\tlc0/bank_offset[1] ), 
    .D0(\tlc0/bank_offset[7] ), .A0(\tlc0/bank_offset[10] ), 
    .F0(\tlc0/n158384 ), .F1(\tlc0/n154242 ));
  SLICE_1079 SLICE_1079( .D1(\tlc0/data[117] ), .C1(\tlc0/n176852 ), 
    .B1(\tlc0/data[116] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/data[118] ), .C0(\tlc0/data[119] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/sr_bit_counter[0] ), 
    .F0(\tlc0/n176852 ), .F1(\tlc0/n176855 ));
  SLICE_1081 SLICE_1081( .D1(\tlc0/bank_offset[4] ), 
    .C1(\tlc0/n235_adj_50013 ), .B1(\tlc0/n225_adj_49131 ), .A1(\tlc0/n349 ), 
    .D0(\tlc0/bank_offset[8] ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n235_adj_50013 ), 
    .F1(\tlc0/n204_adj_50014 ));
  SLICE_1082 SLICE_1082( .D1(\tlc0/data[399] ), .C1(\tlc0/n10_adj_49561 ), 
    .B1(\tlc0/n10 ), .A1(\tlc0/n11_adj_49562 ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n204_adj_50014 ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/n225_adj_49131 ), .F0(\tlc0/n10_adj_49561 ), 
    .F1(\tlc0/n184_adj_49883 ));
  SLICE_1083 SLICE_1083( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n173388 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/n173387 ), .D0(\tlc0/n13_adj_49635 ), 
    .C0(\tlc0/n191_adj_50016 ), .B0(\tlc0/n14_adj_49886 ), .A0(\tlc0/n153594 ), 
    .F0(\tlc0/n173388 ), .F1(\tlc0/n155098 ));
  SLICE_1084 SLICE_1084( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n14_adj_50042 ), 
    .B1(\tlc0/n13_adj_49635 ), .A1(\tlc0/data[48] ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/data_2111__N_2568[2] ), 
    .F0(\tlc0/n14_adj_50042 ), .F1(\tlc0/n191_adj_50016 ));
  SLICE_1085 SLICE_1085( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n173726 ), 
    .B1(\tlc0/data[281] ), .A1(\tlc0/n286 ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/data[281] ), .B0(\tlc0/n80_adj_49133 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n173726 ), 
    .F1(\tlc0/n275_adj_50018 ));
  SLICE_1087 SLICE_1087( .D1(\tlc0/n488 ), .C1(\tlc0/n487 ), 
    .B1(\tlc0/sr_bit_counter[2] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .C0(\tlc0/data[493] ), .B0(\tlc0/data[492] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n487 ), .F1(\tlc0/n176126 ));
  SLICE_1088 SLICE_1088( .D1(\tlc0/sr_bit_counter[2] ), .C1(\tlc0/n485 ), 
    .B1(\tlc0/n484 ), .A1(\tlc0/n176126 ), .D0(\tlc0/data[490] ), 
    .B0(\tlc0/data[491] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n485 ), 
    .F1(\tlc0/n176129 ));
  SLICE_1089 SLICE_1089( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n312 ), 
    .B1(\tlc0/n313_adj_50023 ), .A1(\tlc0/sr_bit_counter[2] ), 
    .D0(\tlc0/data[316] ), .C0(\tlc0/sr_bit_counter[0] ), 
    .B0(\tlc0/data[317] ), .F0(\tlc0/n312 ), .F1(\tlc0/n176054 ));
  SLICE_1091 SLICE_1091( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/bank_offset[7] ), .B1(\tlc0/bank_offset[4] ), 
    .A1(\tlc0/bank_offset[8] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/bank_offset[8] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n258_adj_50024 ), 
    .F1(\tlc0/n223_adj_50569 ));
  SLICE_1092 SLICE_1092( .D1(\tlc0/n154127 ), .C1(\tlc0/bank_offset[8] ), 
    .B1(\tlc0/n258_adj_50024 ), .A1(\tlc0/n201_adj_50263 ), 
    .D0(\tlc0/bank_offset[10] ), .C0(\tlc0/bank_offset[9] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n154127 ), 
    .F1(\tlc0/n171973 ));
  SLICE_1093 SLICE_1093( .D1(\tlc0/n8_adj_49910 ), .C1(\tlc0/n247_adj_49909 ), 
    .B1(\tlc0/n13 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/data[229] ), 
    .C0(\tlc0/n277_adj_50027 ), .B0(\tlc0/n305 ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n247_adj_49909 ), .F1(\tlc0/n154959 ));
  SLICE_1094 SLICE_1094( .D1(\tlc0/n158225 ), .C1(\tlc0/n74_adj_50230 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/data[229] ), .C0(\tlc0/data_2111__N_2568[5] ), 
    .B0(\tlc0/n17_adj_49934 ), .A0(\tlc0/n153611 ), .F0(\tlc0/n74_adj_50230 ), 
    .F1(\tlc0/n277_adj_50027 ));
  SLICE_1095 SLICE_1095( .D1(\tlc0/n4_adj_50032 ), .C1(\tlc0/bank_offset[6] ), 
    .B1(\tlc0/n202_adj_50636 ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n4_adj_50032 ), 
    .F1(\tlc0/n12_adj_49325 ));
  SLICE_1097 SLICE_1097( .D1(\tlc_data[7] ), .C1(\tlc0/n176027 ), 
    .A1(\tlc0/n173263 ), .D0(\tlc0/n176024 ), .C0(\tlc0/n158_adj_50038 ), 
    .B0(\tlc_data[6] ), .A0(\tlc0/n189_adj_50037 ), .F0(\tlc0/n176027 ), 
    .F1(\tlc0/data_2111__N_2568[2] ));
  SLICE_1098 SLICE_1098( .D1(\tlc_data[6] ), .C1(\tlc0/n173440 ), 
    .B1(\tlc_data[5] ), .A1(\tlc0/n173203 ), .D0(\tlc_data[4] ), 
    .C0(\tlc_data[1] ), .B0(\tlc_data[3] ), .A0(\tlc_data[2] ), 
    .F0(\tlc0/n173440 ), .F1(\tlc0/n176024 ));
  SLICE_1099 SLICE_1099( .D1(\tlc0/n173638 ), .C1(\tlc0/n279_adj_50040 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/data[262] ), .C0(\tlc0/n173635 ), .B0(\tlc0/n318 ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n279_adj_50040 ), 
    .F1(\tlc0/n241_adj_50036 ));
  SLICE_1100 SLICE_1100( .D1(\tlc0/n158198 ), .C1(\tlc0/n79_adj_49658 ), 
    .B1(\tlc0/data[262] ), .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n153658 ), 
    .B0(\tlc0/n17_adj_49917 ), .A0(\tlc0/data_2111__N_2568[6] ), 
    .F0(\tlc0/n79_adj_49658 ), .F1(\tlc0/n173635 ));
  SLICE_1101 SLICE_1101( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n193_adj_50039 ), .B1(\tlc0/n13_adj_49082 ), 
    .A1(\tlc0/n8_adj_49533 ), .D0(\tlc0/n158273 ), .C0(\tlc0/n247_adj_50044 ), 
    .B0(\tlc0/n8_adj_49331 ), .A0(\tlc0/data[158] ), 
    .F0(\tlc0/n193_adj_50039 ), .F1(\tlc0/n155056 ));
  SLICE_1102 SLICE_1102( .D1(\tlc0/data[158] ), .C1(\tlc0/n62_adj_50046 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/n5 ), 
    .C0(\tlc0/n13_adj_49082 ), .B0(\tlc0/n15_adj_49824 ), 
    .A0(\tlc0/data_2111__N_2568[4] ), .F0(\tlc0/n62_adj_50046 ), 
    .F1(\tlc0/n247_adj_50044 ));
  SLICE_1103 SLICE_1103( .D1(\tlc0/n215_adj_50033 ), .C1(\tlc0/n173931 ), 
    .B1(\tlc0/n262_adj_50034 ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n173933 ), .B0(\tlc0/n254 ), 
    .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n173931 ), 
    .F1(\tlc0/n313_adj_50035 ));
  SLICE_1104 SLICE_1104( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n5 ), 
    .B1(\tlc0/bank_offset[9] ), .A1(\tlc0/n13_adj_49282 ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A0(\tlc0/bank_offset[10] ), .F0(\tlc0/n5 ), .F1(\tlc0/n173933 ));
  SLICE_1105 SLICE_1105( .D1(\tlc0/data[287] ), .C1(\tlc0/n173750 ), 
    .B1(\tlc0/n286 ), .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/data[287] ), .B0(\tlc0/n158198 ), .A0(\tlc0/n57 ), 
    .F0(\tlc0/n173750 ), .F1(\tlc0/n255_adj_50061 ));
  SLICE_1107 SLICE_1107( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176672 ), 
    .B1(\tlc0/data[389] ), .A1(\tlc0/data[388] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[391] ), 
    .B0(\tlc0/data[390] ), .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n176672 ), 
    .F1(\tlc0/n172755 ));
  SLICE_1109 SLICE_1109( .D1(\tlc0/n176522 ), .C1(\tlc0/n174447 ), 
    .B1(\tlc0/n157_adj_50059 ), .A1(\tlc_data[5] ), .D0(\tlc_data[0] ), 
    .C0(\tlc_data[1] ), .B0(\tlc_data[3] ), .A0(\tlc_data[2] ), 
    .F0(\tlc0/n174447 ), .F1(\tlc0/n176525 ));
  SLICE_1110 SLICE_1110( .D1(\tlc0/n173187 ), .C1(\tlc0/n173186 ), 
    .B1(\tlc_data[4] ), .A1(\tlc_data[5] ), .D0(\tlc_data[2] ), 
    .C0(\tlc_data[1] ), .B0(\tlc_data[3] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n173186 ), .F1(\tlc0/n176522 ));
  SLICE_1111 SLICE_1111( .D1(\tlc0/n14_adj_49810 ), .C1(\tlc0/n161 ), 
    .B1(\tlc0/n153594 ), .A1(\tlc0/n13_adj_49791 ), .D0(\tlc0/n13_adj_49791 ), 
    .C0(\tlc0/n14_adj_49815 ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/data[59] ), .F0(\tlc0/n161 ), .F1(\tlc0/n173537 ));
  SLICE_1113 SLICE_1113( .D1(\tlc0/n173471 ), .C1(\tlc0/n229_adj_50063 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/data_2111__N_2568[6] ), .C0(\tlc0/data_2111__N_2568[10] ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n229_adj_50063 ), .F1(\tlc0/n173_adj_50019 ));
  SLICE_1114 SLICE_1114( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n55_adj_50070 ), 
    .B1(\tlc0/n51_adj_49149 ), .A1(\tlc0/bank_offset[8] ), .D0(\tlc0/n173118 ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc_data[7] ), .A0(\tlc0/n176381 ), 
    .F0(\tlc0/n55_adj_50070 ), .F1(\tlc0/n173471 ));
  SLICE_1115 SLICE_1115( .D1(\tlc0/n318 ), .C1(\tlc0/n173600 ), 
    .B1(\tlc0/data[256] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/data[256] ), .B0(\tlc0/n158198 ), 
    .A0(\tlc0/n101_adj_49205 ), .F0(\tlc0/n173600 ), .F1(\tlc0/n299 ));
  SLICE_1117 SLICE_1117( .D1(\tlc0/n173674 ), .C1(\tlc0/n259_adj_50066 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/data[271] ), .C0(\tlc0/n173671 ), .B0(\tlc0/n318 ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n259_adj_50066 ), 
    .F1(\tlc0/n221_adj_50065 ));
  SLICE_1118 SLICE_1118( .D1(\tlc0/data[271] ), .C1(\tlc0/n57 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n158198 ), .D0(\tlc0/n153611 ), 
    .C0(\tlc0/data_2111__N_2568[6] ), .B0(\tlc0/n11_adj_49157 ), 
    .A0(\tlc0/n10_adj_49156 ), .F0(\tlc0/n57 ), .F1(\tlc0/n173671 ));
  SLICE_1119 SLICE_1119( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176294 ), 
    .B1(\tlc0/data[385] ), .A1(\tlc0/data[384] ), .D0(\tlc0/data[386] ), 
    .C0(\tlc0/sr_bit_counter[1] ), .B0(\tlc0/data[387] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176294 ), .F1(\tlc0/n172754 ));
  SLICE_1121 SLICE_1121( .D1(\tlc0/n8_adj_49960 ), .C1(\tlc0/n231_adj_50074 ), 
    .B1(\tlc0/n13_adj_49082 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n267_adj_50075 ), .B0(\tlc0/n281 ), 
    .A0(\tlc0/data[306] ), .F0(\tlc0/n231_adj_50074 ), .F1(\tlc0/n154781 ));
  SLICE_1122 SLICE_1122( .D1(\tlc0/n7 ), .C1(\tlc0/n93 ), 
    .B1(\tlc0/data[306] ), .A1(\tlc0/n158198 ), .D0(\tlc0/n17 ), 
    .C0(\tlc0/n153658 ), .A0(\tlc0/data_2111__N_2568[7] ), .F0(\tlc0/n93 ), 
    .F1(\tlc0/n267_adj_50075 ));
  SLICE_1123 SLICE_1123( .D1(\tlc0/n173254 ), .C1(\tlc0/n175964 ), 
    .B1(\tlc0/n173257 ), .A1(\tlc0/sout_N_49040[4] ), 
    .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176741 ), .B0(\tlc0/n176483 ), 
    .F0(\tlc0/n173254 ), .F1(\tlc0/n175967 ));
  SLICE_1124 SLICE_1124( .D1(\tlc0/n173305 ), .C1(\tlc0/n172711 ), 
    .B1(\tlc0/sr_bit_counter[3] ), .A1(\tlc0/sout_N_49040[4] ), 
    .D0(\tlc0/n176273 ), .C0(\tlc0/n176711 ), .B0(\tlc0/sr_bit_counter[2] ), 
    .F0(\tlc0/n172711 ), .F1(\tlc0/n175964 ));
  SLICE_1125 SLICE_1125( .D1(\tlc0/n158436 ), .C1(\tlc0/n228_adj_50088 ), 
    .B1(\tlc0/n7_adj_49795 ), .A1(\tlc0/data[379] ), .D0(\tlc0/data[379] ), 
    .C0(\tlc0/n72_adj_50095 ), .B0(\tlc0/n158330 ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n228_adj_50088 ), .F1(\tlc0/n180_adj_50082 ));
  SLICE_1127 SLICE_1127( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176858 ), 
    .B1(\tlc0/data[60] ), .A1(\tlc0/data[61] ), .D0(\tlc0/sr_bit_counter[0] ), 
    .C0(\tlc0/data[63] ), .B0(\tlc0/data[62] ), .A0(\tlc0/sr_bit_counter[1] ), 
    .F0(\tlc0/n176858 ), .F1(\tlc0/n176861 ));
  SLICE_1129 SLICE_1129( .D0(\tlc0/n303_adj_49754 ), .C0(\tlc0/n176186 ), 
    .B0(\tlc0/n302 ), .A0(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n176189 ));
  SLICE_1130 SLICE_1130( .D1(\tlc0/n305_adj_49718 ), 
    .C1(\tlc0/sr_bit_counter[2] ), .B1(\tlc0/n306 ), 
    .A1(\tlc0/sr_bit_counter[1] ), .C0(\tlc0/data[309] ), 
    .B0(\tlc0/data[308] ), .A0(\tlc0/sr_bit_counter[0] ), 
    .F0(\tlc0/n305_adj_49718 ), .F1(\tlc0/n176186 ));
  SLICE_1131 SLICE_1131( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n173738 ), 
    .B1(\tlc0/n286 ), .A1(\tlc0/data[284] ), .D0(\tlc0/n79 ), 
    .C0(\tlc0/n158198 ), .B0(\tlc0/data[284] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n173738 ), .F1(\tlc0/n275_adj_50084 ));
  SLICE_1133 SLICE_1133( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n173393 ), 
    .B1(\tlc0/data[208] ), .A1(\tlc0/n318 ), .D0(\tlc0/data[208] ), 
    .C0(\tlc0/n158198 ), .B0(\tlc0/n97 ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n173393 ), .F1(\tlc0/n297_adj_50094 ));
  SLICE_1135 SLICE_1135( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176678 ), 
    .B1(\tlc0/data[181] ), .A1(\tlc0/data[180] ), .D0(\tlc0/data[182] ), 
    .C0(\tlc0/data[183] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n176678 ), .F1(\tlc0/n176681 ));
  SLICE_1137 SLICE_1137( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n173903 ), 
    .B1(\tlc0/n172_adj_50123 ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/n173915 ), .C0(\tlc0/n173916 ), .B0(\tlc0/n173905 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n173903 ), 
    .F1(\tlc0/n226_adj_49777 ));
  SLICE_1139 SLICE_1139( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n176375 ), 
    .B1(\tlc_data[7] ), .A1(\tlc0/n173115 ), .D0(\tlc0/n176372 ), 
    .C0(\tlc0/n173236 ), .B0(\tlc0/n154653 ), .A0(\tlc_data[6] ), 
    .F0(\tlc0/n176375 ), .F1(\tlc0/n173329 ));
  SLICE_1140 SLICE_1140( .D0(\tlc0/n173153 ), .C0(\tlc0/n173154 ), 
    .B0(\tlc_data[5] ), .A0(\tlc_data[6] ), .F0(\tlc0/n176372 ));
  SLICE_1141 SLICE_1141( .D1(\tlc0/n8_adj_50122 ), .C1(\tlc0/n224_adj_50121 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), .D0(\tlc0/n6 ), 
    .C0(\tlc0/n257_adj_50124 ), .B0(\tlc0/data[289] ), .A0(\tlc0/n158273 ), 
    .F0(\tlc0/n224_adj_50121 ), .F1(\tlc0/n154759 ));
  SLICE_1142 SLICE_1142( .D1(\tlc0/data[289] ), .C1(\tlc0/n93_adj_49887 ), 
    .B1(\tlc0/n158198 ), .A1(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/data_2111__N_2568[7] ), .B0(\tlc0/n17_adj_49118 ), 
    .A0(\tlc0/n153611 ), .F0(\tlc0/n93_adj_49887 ), .F1(\tlc0/n257_adj_50124 ));
  SLICE_1143 SLICE_1143( .D1(\tlc0/bank_offset[1] ), 
    .C1(\tlc0/n195_adj_49874 ), .B1(\tlc0/bank_offset[2] ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/n185_adj_49938 ), 
    .C0(\tlc0/n158_adj_50128 ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n195_adj_49874 ), 
    .F1(\tlc0/n14_adj_49875 ));
  SLICE_1144 SLICE_1144( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n33_adj_50161 ), 
    .B1(\tlc0/n4_adj_49479 ), .A1(\tlc0/data_2111__N_2568[4] ), 
    .D0(\tlc0/data_2111__N_2568[3] ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n33_adj_50161 ), 
    .F1(\tlc0/n158_adj_50128 ));
  SLICE_1145 SLICE_1145( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n173546 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n173545 ), 
    .D0(\tlc0/n14_adj_49882 ), .C0(\tlc0/n171_adj_50135 ), 
    .B0(\tlc0/n13_adj_49791 ), .A0(\tlc0/n153594 ), .F0(\tlc0/n173546 ), 
    .F1(\tlc0/n155083 ));
  SLICE_1146 SLICE_1146( .D1(\tlc0/data[60] ), .C1(\tlc0/n14_adj_50138 ), 
    .B1(\tlc0/n13_adj_49791 ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/data_2111__N_2568[2] ), .C0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n14_adj_50138 ), .F1(\tlc0/n171_adj_50135 ));
  SLICE_1147 SLICE_1147( .D1(\tlc0/n13_adj_49635 ), .C1(\tlc0/n181_adj_50137 ), 
    .B1(\tlc0/n153594 ), .A1(\tlc0/n14_adj_49882 ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n13_adj_49635 ), .B0(\tlc0/n14_adj_50138 ), .A0(\tlc0/data[52] ), 
    .F0(\tlc0/n181_adj_50137 ), .F1(\tlc0/n173451 ));
  SLICE_1149 SLICE_1149( .D1(\tlc0/data[5] ), .C1(\tlc0/n176684 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[4] ), .D0(\tlc0/data[7] ), 
    .C0(\tlc0/sr_bit_counter[1] ), .B0(\tlc0/data[6] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176684 ), .F1(\tlc0/n173301 ));
  SLICE_1151 SLICE_1151( .D1(\tlc0/n172438 ), .C1(\tlc0/n8_adj_50113 ), 
    .B1(\tlc0/n233_adj_50111 ), .A1(\tlc0/n180_adj_50112 ), 
    .D0(\tlc0/n219_adj_50140 ), .C0(\tlc0/n287_adj_50141 ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/n167529 ), .F0(\tlc0/n8_adj_50113 ), 
    .F1(\tlc0/n154481 ));
  SLICE_1152 SLICE_1152( .D1(\tlc0/bank_offset[4] ), 
    .C1(\tlc0/bank_offset[5] ), .B1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/n251_adj_49940 ), 
    .F0(\tlc0/n167529 ), .F1(\tlc0/n194_adj_50668 ));
  SLICE_1153 SLICE_1153( .D1(\tlc0/n14_adj_50166 ), .C1(\tlc0/n161_adj_50165 ), 
    .B1(\tlc0/n13_adj_49791 ), .A1(\tlc0/n153594 ), .D0(\tlc0/n14_adj_50170 ), 
    .C0(\tlc0/n13_adj_49791 ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/data[61] ), .F0(\tlc0/n161_adj_50165 ), .F1(\tlc0/n173563 ));
  SLICE_1155 SLICE_1155( .D1(\tlc0/n173118 ), .C1(\tlc0/n176381 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc_data[7] ), .D0(\tlc0/n176378 ), 
    .C0(\tlc0/n173135 ), .B0(\tlc_data[6] ), .A0(\tlc0/n173136 ), 
    .F0(\tlc0/n176381 ), .F1(\tlc0/n71_adj_50175 ));
  SLICE_1156 SLICE_1156( .D1(\tlc0/n173245 ), .C1(\tlc0/n175973 ), 
    .B1(\tlc_data[5] ), .A1(\tlc_data[6] ), .D0(\tlc_data[1] ), 
    .C0(\tlc0/n175970 ), .B0(\tlc_data[4] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n175973 ), .F1(\tlc0/n176378 ));
  SLICE_1157 SLICE_1157( .D1(\tlc0/data[277] ), .C1(\tlc0/n173710 ), 
    .B1(\tlc0/n286 ), .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/n80_adj_50535 ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/n158198 ), .A0(\tlc0/data[277] ), 
    .F0(\tlc0/n173710 ), .F1(\tlc0/n275_adj_50147 ));
  SLICE_1159 SLICE_1159( .D0(\tlc0/n173481 ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/n386 ), .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n173479 ));
  SLICE_1160 SLICE_1160( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n158225 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/n318 ), .C0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/n158198 ), .F0(\tlc0/n158225 ), .F1(\tlc0/n173481 ));
  SLICE_1161 SLICE_1161( .D1(\tlc0/n8_adj_50083 ), .C1(\tlc0/n190_adj_50163 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n7_adj_49795 ), .C0(\tlc0/n238_adj_50172 ), .B0(\tlc0/n158436 ), 
    .A0(\tlc0/data[378] ), .F0(\tlc0/n190_adj_50163 ), .F1(\tlc0/n154876 ));
  SLICE_1162 SLICE_1162( .D1(\tlc0/data[378] ), .C1(\tlc0/n83_adj_50199 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n158330 ), .D0(\tlc0/n18_adj_49135 ), 
    .C0(\tlc0/bank_offset[1] ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/n10_adj_49156 ), .F0(\tlc0/n83_adj_50199 ), 
    .F1(\tlc0/n238_adj_50172 ));
  SLICE_1163 SLICE_1163( .D1(\tlc0/n176690 ), .C1(\tlc0/n173288 ), 
    .B1(\tlc0/n173289 ), .A1(\tlc_data[6] ), .D0(\tlc_data[4] ), 
    .C0(\tlc0/n158861 ), .A0(\tlc0/n142_adj_49585 ), .F0(\tlc0/n173288 ), 
    .F1(\tlc0/n176693 ));
  SLICE_1164 SLICE_1164( .D0(\tlc_data[6] ), .C0(\tlc0/n173292 ), 
    .B0(\tlc0/n176549 ), .A0(\tlc_data[5] ), .F0(\tlc0/n176690 ));
  SLICE_1165 SLICE_1165( .D1(\tlc0/n176258 ), .C1(\tlc0/n176033 ), 
    .B1(\tlc0/sout_N_49040[4] ), .A1(\tlc0/n172669 ), .D0(\tlc0/n513 ), 
    .C0(\tlc0/n176030 ), .B0(\tlc0/n512 ), .A0(\tlc0/sr_bit_counter[2] ), 
    .F0(\tlc0/n176033 ), .F1(\tlc0/n176261 ));
  SLICE_1166 SLICE_1166( .D1(\tlc0/sr_bit_counter[2] ), .C1(\tlc0/n515 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/n516 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[516] ), 
    .A0(\tlc0/data[517] ), .F0(\tlc0/n515 ), .F1(\tlc0/n176030 ));
  SLICE_1167 SLICE_1167( .D1(\tlc_data[4] ), .C1(\tlc0/n141_adj_50178 ), 
    .B1(\tlc0/n176384 ), .A1(\tlc0/n14_adj_50177 ), .D0(\tlc_data[2] ), 
    .C0(\tlc_data[1] ), .A0(\tlc_data[0] ), .F0(\tlc0/n141_adj_50178 ), 
    .F1(\tlc0/n173135 ));
  SLICE_1168 SLICE_1168( .D1(\tlc_data[4] ), .C1(\tlc0/n172_adj_50185 ), 
    .B1(\tlc_data[3] ), .A1(\tlc0/n22_adj_50184 ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[0] ), .A0(\tlc_data[2] ), .F0(\tlc0/n172_adj_50185 ), 
    .F1(\tlc0/n176384 ));
  SLICE_1169 SLICE_1169( .D1(\tlc0/bank_offset[4] ), 
    .C1(\tlc0/n315_adj_50179 ), .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n4 ), 
    .D0(\tlc0/n153798 ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/n298_adj_50188 ), .F0(\tlc0/n315_adj_50179 ), .F1(\tlc0/n408 ));
  SLICE_1171 SLICE_1171( .D1(\tlc0/n45_adj_50182 ), .C1(\tlc0/n85_adj_50183 ), 
    .B1(\tlc_data[4] ), .A1(\tlc0/n176696 ), .D0(\tlc_data[2] ), 
    .C0(\tlc_data[1] ), .A0(\tlc_data[0] ), .F0(\tlc0/n85_adj_50183 ), 
    .F1(\tlc0/n173289 ));
  SLICE_1172 SLICE_1172( .D1(\tlc_data[4] ), .C1(\tlc0/n173241 ), 
    .B1(\tlc_data[3] ), .A1(\tlc0/n173240 ), .D0(\tlc_data[2] ), 
    .B0(\tlc_data[1] ), .A0(\tlc_data[0] ), .F0(\tlc0/n173241 ), 
    .F1(\tlc0/n176696 ));
  SLICE_1173 SLICE_1173( .D1(\tlc0/bank_offset[4] ), 
    .C1(\tlc0/n275_adj_50151 ), .B1(\tlc0/n173704 ), 
    .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/data[275] ), .C0(\tlc0/n173702 ), 
    .B0(\tlc0/n286 ), .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n275_adj_50151 ), 
    .F1(\tlc0/n216_adj_50150 ));
  SLICE_1174 SLICE_1174( .D1(\tlc0/data[275] ), .C1(\tlc0/n80_adj_49511 ), 
    .B1(\tlc0/n158198 ), .A1(\tlc0/bank_offset[7] ), .C0(\tlc0/n153611 ), 
    .B0(\tlc0/n17 ), .A0(\tlc0/data_2111__N_2568[6] ), 
    .F0(\tlc0/n80_adj_49511 ), .F1(\tlc0/n173702 ));
  SLICE_1175 SLICE_1175( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/n267_adj_50202 ), .B1(\tlc0/n281 ), .A1(\tlc0/data[305] ), 
    .D0(\tlc0/n7 ), .C0(\tlc0/data[305] ), .B0(\tlc0/n93_adj_49887 ), 
    .A0(\tlc0/n158198 ), .F0(\tlc0/n267_adj_50202 ), 
    .F1(\tlc0/n231_adj_50200 ));
  SLICE_1178 SLICE_1178( .D1(\tlc0/sr_bit_counter[2] ), .C1(\tlc0/n344 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/n345 ), .D0(\tlc0/data[349] ), 
    .B0(\tlc0/data[348] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n344 ), 
    .F1(\tlc0/n176036 ));
  SLICE_1179 SLICE_1179( .D1(\tlc0/n176894 ), .C1(\tlc0/n154649 ), 
    .B1(\tlc0/n157 ), .A1(\tlc_data[5] ), .D0(\tlc_data[0] ), 
    .C0(\tlc_data[3] ), .B0(\tlc_data[1] ), .A0(\tlc_data[2] ), 
    .F0(\tlc0/n154649 ), .F1(\tlc0/n176897 ));
  SLICE_1180 SLICE_1180( .D1(\tlc_data[6] ), .C1(\tlc0/n221_adj_50925 ), 
    .B1(\tlc_data[5] ), .A1(\tlc0/n176897 ), .C0(\tlc0/n220_adj_49486 ), 
    .B0(\tlc_data[4] ), .A0(\tlc0/n205_adj_50227 ), .F0(\tlc0/n221_adj_50925 ), 
    .F1(\tlc0/n173112 ));
  SLICE_1181 SLICE_1181( .D1(\tlc0/n286 ), .C1(\tlc0/n173734 ), 
    .B1(\tlc0/data[283] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/data[283] ), .B0(\tlc0/n158198 ), 
    .A0(\tlc0/n66_adj_50191 ), .F0(\tlc0/n173734 ), .F1(\tlc0/n265_adj_50205 ));
  SLICE_1183 SLICE_1183( .D1(\tlc0/n8_adj_50083 ), .C1(\tlc0/n190_adj_50221 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), .D0(\tlc0/data[377] ), 
    .C0(\tlc0/n238_adj_50222 ), .B0(\tlc0/n158436 ), .A0(\tlc0/n7_adj_49795 ), 
    .F0(\tlc0/n190_adj_50221 ), .F1(\tlc0/n154875 ));
  SLICE_1184 SLICE_1184( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n83_adj_50020 ), 
    .B1(\tlc0/n158330 ), .A1(\tlc0/data[377] ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/n18_adj_49117 ), 
    .A0(\tlc0/n10_adj_49156 ), .F0(\tlc0/n83_adj_50020 ), 
    .F1(\tlc0/n238_adj_50222 ));
  SLICE_1185 SLICE_1185( .D1(\tlc0/data[155] ), .C1(\tlc0/n247_adj_50225 ), 
    .B1(\tlc0/n8_adj_49331 ), .A1(\tlc0/n158273 ), .D0(\tlc0/n62_adj_49788 ), 
    .C0(\tlc0/data[155] ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n247_adj_50225 ), 
    .F1(\tlc0/n193_adj_50223 ));
  SLICE_1187 SLICE_1187( .D1(\tlc0/n318 ), .C1(\tlc0/n173498 ), 
    .B1(\tlc0/data[217] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/n158198 ), .B0(\tlc0/n74_adj_50303 ), 
    .A0(\tlc0/data[217] ), .F0(\tlc0/n173498 ), .F1(\tlc0/n277_adj_50219 ));
  SLICE_1189 SLICE_1189( .D1(\tlc0/n205_adj_50227 ), .C1(\tlc0/n174436 ), 
    .B1(\tlc_data[5] ), .A1(\tlc0/n176864 ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[3] ), .B0(\tlc_data[2] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n174436 ), .F1(\tlc0/n176867 ));
  SLICE_1190 SLICE_1190( .D1(\tlc_data[5] ), .C1(\tlc0/n173_adj_50237 ), 
    .B1(\tlc_data[4] ), .A1(\tlc0/n142_adj_49796 ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[0] ), .B0(\tlc_data[3] ), .A0(\tlc_data[2] ), 
    .F0(\tlc0/n173_adj_50237 ), .F1(\tlc0/n176864 ));
  SLICE_1191 SLICE_1191( .D1(\tlc0/n176390 ), .C1(\tlc0/n176309 ), 
    .B1(\tlc0/sout_N_49040[4] ), .A1(\tlc0/n176201 ), 
    .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176306 ), .B0(\tlc0/n414 ), 
    .A0(\tlc0/n415 ), .F0(\tlc0/n176309 ), .F1(\tlc0/n172735 ));
  SLICE_1193 SLICE_1193( .D0(\tlc0/n158225 ), .C0(\tlc0/n173558 ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n413 ));
  SLICE_1195 SLICE_1195( .D1(\tlc0/n38 ), .C1(\tlc0/n173406 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/n225_adj_49131 ), .C0(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n173406 ), .F1(\tlc0/n331_adj_50475 ));
  SLICE_1197 SLICE_1197( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n173409 ), 
    .B1(\tlc0/n318 ), .A1(\tlc0/data[209] ), .D0(\tlc0/data[209] ), 
    .C0(\tlc0/n158198 ), .B0(\tlc0/n86_adj_50255 ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n173409 ), .F1(\tlc0/n287_adj_50245 ));
  SLICE_1199 SLICE_1199( .D1(\tlc0/n176702 ), .C1(\tlc0/n174314 ), 
    .B1(\tlc0/n108 ), .A1(\tlc_data[4] ), .C0(\tlc_data[1] ), 
    .B0(\tlc_data[0] ), .A0(\tlc_data[2] ), .F0(\tlc0/n174314 ), 
    .F1(\tlc0/n173283 ));
  SLICE_1200 SLICE_1200( .D1(\tlc_data[3] ), .C1(\tlc0/n123_adj_50266 ), 
    .B1(\tlc_data[4] ), .A1(\tlc0/n116 ), .D0(\tlc_data[2] ), 
    .C0(\tlc_data[0] ), .B0(\tlc_data[1] ), .F0(\tlc0/n123_adj_50266 ), 
    .F1(\tlc0/n176702 ));
  SLICE_1201 SLICE_1201( .D1(\tlc0/n6 ), .C1(\tlc0/n257_adj_50256 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/data[292] ), .D0(\tlc0/data[292] ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/n158198 ), .A0(\tlc0/n93_adj_49854 ), 
    .F0(\tlc0/n257_adj_50256 ), .F1(\tlc0/n224_adj_50246 ));
  SLICE_1203 SLICE_1203( .D1(\tlc_data[5] ), .C1(\tlc0/n173216 ), 
    .B1(\tlc0/n176504 ), .A1(\tlc0/n173217 ), .D0(\tlc_data[3] ), 
    .C0(\tlc_data[0] ), .B0(\tlc_data[1] ), .A0(\tlc_data[2] ), 
    .F0(\tlc0/n173216 ), .F1(\tlc0/n176507 ));
  SLICE_1204 SLICE_1204( .D1(\tlc0/n173213 ), .C1(\tlc0/n173214 ), 
    .B1(\tlc_data[4] ), .A1(\tlc_data[5] ), .D0(\tlc_data[3] ), 
    .C0(\tlc_data[2] ), .B0(\tlc_data[1] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n173214 ), .F1(\tlc0/n176504 ));
  SLICE_1205 SLICE_1205( .D1(\tlc0/data[190] ), .C1(\tlc0/n266_adj_50257 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/n158273 ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n62_adj_50046 ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/data[190] ), .F0(\tlc0/n266_adj_50257 ), 
    .F1(\tlc0/n203_adj_50249 ));
  SLICE_1207 SLICE_1207( .D1(\tlc0/n8_adj_50122 ), .C1(\tlc0/n234_adj_50258 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n12_adj_49100 ), 
    .D0(\tlc0/data[288] ), .C0(\tlc0/n267_adj_50259 ), .B0(\tlc0/n158273 ), 
    .A0(\tlc0/n6 ), .F0(\tlc0/n234_adj_50258 ), .F1(\tlc0/n154758 ));
  SLICE_1208 SLICE_1208( .D1(\tlc0/n158198 ), .C1(\tlc0/n104 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/data[288] ), 
    .D0(\tlc0/n17_adj_49118 ), .B0(\tlc0/data_2111__N_2568[7] ), 
    .A0(\tlc0/n153658 ), .F0(\tlc0/n104 ), .F1(\tlc0/n267_adj_50259 ));
  SLICE_1209 SLICE_1209( .D1(\tlc0/n176045 ), .C1(\tlc0/sout_N_49040[4] ), 
    .B1(\tlc0/n176003 ), .A1(\tlc0/n176786 ), .D0(\tlc0/n222_adj_49624 ), 
    .C0(\tlc0/n176042 ), .B0(\tlc0/n223_adj_49620 ), 
    .A0(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n176045 ), .F1(\tlc0/n172702 ));
  SLICE_1210 SLICE_1210( .D1(\tlc0/sr_bit_counter[2] ), 
    .C1(\tlc0/sr_bit_counter[1] ), .B1(\tlc0/n226_adj_50345 ), 
    .A1(\tlc0/n225_adj_50344 ), .D0(\tlc0/data[228] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[229] ), 
    .F0(\tlc0/n225_adj_50344 ), .F1(\tlc0/n176042 ));
  SLICE_1211 SLICE_1211( .D1(\tlc0/n173206 ), .C1(\tlc0/n176012 ), 
    .B1(\tlc0/sout_N_49040[4] ), .A1(\tlc0/n173200 ), .D0(\tlc0/n176441 ), 
    .C0(\tlc0/n176807 ), .B0(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n173200 ), 
    .F1(\tlc0/n176015 ));
  SLICE_1212 SLICE_1212( .D1(\tlc0/n173230 ), .C1(\tlc0/n173212 ), 
    .B1(\tlc0/sr_bit_counter[3] ), .A1(\tlc0/sout_N_49040[4] ), 
    .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176771 ), .B0(\tlc0/n176459 ), 
    .F0(\tlc0/n173230 ), .F1(\tlc0/n176012 ));
  SLICE_1213 SLICE_1213( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176708 ), 
    .B1(\tlc0/data[189] ), .A1(\tlc0/data[188] ), .D0(\tlc0/data[190] ), 
    .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/sr_bit_counter[1] ), 
    .A0(\tlc0/data[191] ), .F0(\tlc0/n176708 ), .F1(\tlc0/n176711 ));
  SLICE_1215 SLICE_1215( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/n269_adj_50271 ), .B1(\tlc0/n173670 ), 
    .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/n318 ), .C0(\tlc0/n173667 ), 
    .B0(\tlc0/data[270] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n269_adj_50271 ), .F1(\tlc0/n231_adj_50264 ));
  SLICE_1216 SLICE_1216( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n68_adj_49741 ), 
    .B1(\tlc0/n158198 ), .A1(\tlc0/data[270] ), .D0(\tlc0/n153658 ), 
    .C0(\tlc0/n11_adj_49157 ), .B0(\tlc0/data_2111__N_2568[6] ), 
    .A0(\tlc0/n10_adj_49156 ), .F0(\tlc0/n68_adj_49741 ), .F1(\tlc0/n173667 ));
  SLICE_1217 SLICE_1217( .D1(\tlc0/n8_adj_50083 ), .C1(\tlc0/n200_adj_50265 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n12_adj_49100 ), 
    .D0(\tlc0/n7_adj_49795 ), .C0(\tlc0/n248_adj_50277 ), 
    .B0(\tlc0/data[376] ), .A0(\tlc0/n158436 ), .F0(\tlc0/n200_adj_50265 ), 
    .F1(\tlc0/n154874 ));
  SLICE_1218 SLICE_1218( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n94_adj_50073 ), 
    .B1(\tlc0/n158330 ), .A1(\tlc0/data[376] ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/n18_adj_49135 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/n10_adj_49156 ), .F0(\tlc0/n94_adj_50073 ), 
    .F1(\tlc0/n248_adj_50277 ));
  SLICE_1219 SLICE_1219( .D0(\tlc0/n175967 ), .C0(\tlc0/n176015 ), 
    .B0(\tlc0/sout_N_49040[6] ), .A0(\tlc0/n176252 ), .F0(\tlc0/n172879 ));
  SLICE_1220 SLICE_1220( .D0(\tlc0/sout_N_49040[6] ), .C0(\tlc0/n172702 ), 
    .B0(\tlc0/sout_N_49040[5] ), .A0(\tlc0/n173092 ), .F0(\tlc0/n176252 ));
  SLICE_1221 SLICE_1221( .D1(\tlc0/n160 ), .C1(\tlc0/n286_adj_50279 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/data[177] ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/data[177] ), 
    .A0(\tlc0/n84_adj_50284 ), .F0(\tlc0/n286_adj_50279 ), 
    .F1(\tlc0/n223_adj_50278 ));
  SLICE_1223 SLICE_1223( .D1(\tlc0/n318 ), .C1(\tlc0/n173420 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/data[210] ), .D0(\tlc0/data[210] ), 
    .C0(\tlc0/n158198 ), .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/n86_adj_50297 ), 
    .F0(\tlc0/n173420 ), .F1(\tlc0/n287_adj_50275 ));
  SLICE_1225 SLICE_1225( .D1(\tlc0/sr_bit_counter[3] ), .C1(\tlc0/n176195 ), 
    .A1(\tlc0/n172759 ), .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176192 ), 
    .B0(\tlc0/n198_adj_49410 ), .A0(\tlc0/n199 ), .F0(\tlc0/n176195 ), 
    .F1(\tlc0/n173090 ));
  SLICE_1226 SLICE_1226( .D1(\tlc0/n202 ), .C1(\tlc0/n201_adj_49316 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/sr_bit_counter[2] ), 
    .C0(\tlc0/data[204] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[205] ), .F0(\tlc0/n201_adj_49316 ), .F1(\tlc0/n176192 ));
  SLICE_1227 SLICE_1227( .D1(\tlc0/n151997 ), .C1(\tlc0/n134 ), 
    .B1(\tlc_data[3] ), .A1(\tlc_data[0] ), .D0(\tlc_data[2] ), 
    .C0(\tlc_data[0] ), .B0(\tlc_data[1] ), .F0(\tlc0/n134 ), 
    .F1(\tlc0/n93_adj_50288 ));
  SLICE_1229 SLICE_1229( .D1(\tlc0/data[304] ), .C1(\tlc0/n277_adj_50294 ), 
    .B1(\tlc0/n281 ), .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/n7 ), 
    .C0(\tlc0/n104 ), .B0(\tlc0/n158198 ), .A0(\tlc0/data[304] ), 
    .F0(\tlc0/n277_adj_50294 ), .F1(\tlc0/n241_adj_50289 ));
  SLICE_1231 SLICE_1231( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n149 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/n157_adj_49335 ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/n173454 ), .B0(\tlc0/n158174 ), 
    .A0(\tlc0/data_2111__N_2568[9] ), .F0(\tlc0/n149 ), 
    .F1(\tlc0/n237_adj_50262 ));
  SLICE_1233 SLICE_1233( .D1(\tlc0/n176714 ), .C1(\tlc0/n173449 ), 
    .B1(\tlc_data[4] ), .A1(\tlc0/n69_adj_50302 ), .D0(\tlc_data[0] ), 
    .C0(\tlc_data[3] ), .A0(\tlc_data[1] ), .F0(\tlc0/n173449 ), 
    .F1(\tlc0/n173280 ));
  SLICE_1234 SLICE_1234( .D1(\tlc_data[2] ), .C1(\tlc0/n176 ), 
    .B1(\tlc_data[4] ), .A1(\tlc0/n158410 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][0] )
    , .C0(\tlc_data[1] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0] )
    , .F0(\tlc0/n176 ), .F1(\tlc0/n176714 ));
  SLICE_1235 SLICE_1235( .D1(\tlc0/n158436 ), .C1(\tlc0/n228_adj_50307 ), 
    .B1(\tlc0/n7_adj_49795 ), .A1(\tlc0/data[375] ), .D0(\tlc0/data[375] ), 
    .C0(\tlc0/n72_adj_50314 ), .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n158330 ), 
    .F0(\tlc0/n228_adj_50307 ), .F1(\tlc0/n180_adj_50305 ));
  SLICE_1237 SLICE_1237( .D1(\tlc0/n176720 ), .C1(\tlc0/n174451 ), 
    .B1(\tlc_data[5] ), .A1(\tlc0/n78_adj_49953 ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[2] ), .B0(\tlc_data[3] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n174451 ), .F1(\tlc0/n173271 ));
  SLICE_1238 SLICE_1238( .D1(\tlc_data[4] ), .C1(\tlc0/n173193 ), 
    .B1(\tlc0/n173192 ), .A1(\tlc_data[5] ), .D0(\tlc_data[2] ), 
    .C0(\tlc_data[0] ), .B0(\tlc_data[1] ), .A0(\tlc_data[3] ), 
    .F0(\tlc0/n173193 ), .F1(\tlc0/n176720 ));
  SLICE_1239 SLICE_1239( .D1(\tlc0/n8_adj_49456 ), .C1(\tlc0/n194_adj_50316 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n10 ), .D0(\tlc0/n6 ), 
    .C0(\tlc0/n227_adj_50317 ), .B0(\tlc0/n158273 ), .A0(\tlc0/data[303] ), 
    .F0(\tlc0/n194_adj_50316 ), .F1(\tlc0/n154777 ));
  SLICE_1240 SLICE_1240( .D1(\tlc0/data[303] ), .C1(\tlc0/n60_adj_49253 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n158198 ), 
    .D0(\tlc0/data_2111__N_2568[7] ), .C0(\tlc0/n11_adj_49157 ), 
    .B0(\tlc0/n153611 ), .A0(\tlc0/n10_adj_49156 ), .F0(\tlc0/n60_adj_49253 ), 
    .F1(\tlc0/n227_adj_50317 ));
  SLICE_1241 SLICE_1241( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n153798 ), 
    .A1(\tlc0/bank_offset[4] ), .C0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/bank_offset[10] ), .A0(\tlc0/bank_offset[9] ), 
    .F0(\tlc0/n153798 ), .F1(\tlc0/n315_adj_49426 ));
  SLICE_1242 SLICE_1242( .D1(\tlc0/n331 ), .C1(\tlc0/bank_offset[6] ), 
    .B1(\tlc0/n173594 ), .A1(\tlc0/n258_adj_49423 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/n318 ), 
    .A0(\tlc0/n315_adj_49426 ), .F0(\tlc0/n173594 ), .F1(\tlc0/n6_adj_49413 ));
  SLICE_1243 SLICE_1243( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n173508 ), 
    .B1(\tlc0/n318 ), .A1(\tlc0/data[218] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n158198 ), .B0(\tlc0/data[218] ), .A0(\tlc0/n74_adj_50443 ), 
    .F0(\tlc0/n173508 ), .F1(\tlc0/n277_adj_50320 ));
  SLICE_1245 SLICE_1245( .D1(\tlc0/n6 ), .C1(\tlc0/n276_adj_50323 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/data[250] ), .D0(\tlc0/n158225 ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/data[250] ), 
    .A0(\tlc0/n79_adj_50247 ), .F0(\tlc0/n276_adj_50323 ), 
    .F1(\tlc0/n243_adj_50322 ));
  SLICE_1247 SLICE_1247( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n173468 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/n173467 ), .D0(\tlc0/n14_adj_50166 ), 
    .C0(\tlc0/n171_adj_50325 ), .B0(\tlc0/n153594 ), .A0(\tlc0/n13_adj_49635 ), 
    .F0(\tlc0/n173468 ), .F1(\tlc0/n155091 ));
  SLICE_1248 SLICE_1248( .D1(\tlc0/n13_adj_49635 ), .C1(\tlc0/n14_adj_50170 ), 
    .B1(\tlc0/data[53] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/data_2111__N_2568[2] ), 
    .F0(\tlc0/n14_adj_50170 ), .F1(\tlc0/n171_adj_50325 ));
  SLICE_1249 SLICE_1249( .D1(\tlc0/n8_adj_50306 ), .C1(\tlc0/n190_adj_50332 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/data[374] ), .C0(\tlc0/n238_adj_50336 ), .B0(\tlc0/n158436 ), 
    .A0(\tlc0/n7_adj_49795 ), .F0(\tlc0/n190_adj_50332 ), .F1(\tlc0/n154871 ));
  SLICE_1250 SLICE_1250( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n83_adj_50337 ), 
    .B1(\tlc0/n158330 ), .A1(\tlc0/data[374] ), .D0(\tlc0/n17_adj_49917 ), 
    .B0(\tlc0/n18_adj_49135 ), .F0(\tlc0/n83_adj_50337 ), 
    .F1(\tlc0/n238_adj_50336 ));
  SLICE_1251 SLICE_1251( .D1(\tlc0/n158835 ), .C1(\tlc0/n180_adj_49866 ), 
    .B1(\tlc_data[3] ), .A1(\tlc_data[2] ), .D0(\tlc0/n180_adj_49866 ), 
    .C0(\tlc0/n158835 ), .B0(\tlc_data[2] ), .A0(\tlc_data[3] ), 
    .F0(\tlc0/n205_adj_50227 ), .F1(\tlc0/n15_adj_50753 ));
  SLICE_1252 SLICE_1252( .D1(\tlc_data[3] ), .C1(\tlc0/n180_adj_49866 ), 
    .B1(\tlc_data[4] ), .A1(\tlc_data[5] ), .C0(\tlc_data[0] ), 
    .B0(\tlc_data[1] ), .A0(\tlc_data[2] ), .F0(\tlc0/n180_adj_49866 ), 
    .F1(\tlc0/n174387 ));
  SLICE_1253 SLICE_1253( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/n238_adj_49712 ), .B1(\tlc0/bank_offset[4] ), 
    .A1(\tlc0/n173779 ), .D0(\tlc0/n154127 ), .C0(\tlc0/n4_adj_50350 ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n173779 ), .F1(\tlc0/n202_adj_50636 ));
  SLICE_1254 SLICE_1254( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/bank_offset[10] ), .B1(\tlc0/bank_offset[9] ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/bank_offset[9] ), .B0(\tlc0/bank_offset[10] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n4_adj_50350 ), 
    .F1(\tlc0/n4_adj_49648 ));
  SLICE_1255 SLICE_1255( .D1(\tlc0/n8_adj_49838 ), .C1(\tlc0/n257_adj_50340 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n287_adj_50351 ), .B0(\tlc0/n305 ), .A0(\tlc0/data[225] ), 
    .F0(\tlc0/n257_adj_50340 ), .F1(\tlc0/n154964 ));
  SLICE_1256 SLICE_1256( .D1(\tlc0/n160 ), .C1(\tlc0/n86_adj_50255 ), 
    .B1(\tlc0/data[225] ), .A1(\tlc0/n158225 ), 
    .D0(\tlc0/data_2111__N_2568[5] ), .B0(\tlc0/n153611 ), 
    .A0(\tlc0/n17_adj_49118 ), .F0(\tlc0/n86_adj_50255 ), 
    .F1(\tlc0/n287_adj_50351 ));
  SLICE_1257 SLICE_1257( .D1(\tlc0/n158436 ), .C1(\tlc0/n238_adj_50354 ), 
    .B1(\tlc0/n7_adj_49795 ), .A1(\tlc0/data[373] ), .D0(\tlc0/data[373] ), 
    .C0(\tlc0/n83_adj_50357 ), .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n158330 ), 
    .F0(\tlc0/n238_adj_50354 ), .F1(\tlc0/n190_adj_50346 ));
  SLICE_1259 SLICE_1259( .D1(\tlc0/data[191] ), .C1(\tlc0/n256_adj_50358 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/n160 ), .D0(\tlc0/data[191] ), 
    .C0(\tlc0/n51_adj_49570 ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n256_adj_50358 ), 
    .F1(\tlc0/n193_adj_50347 ));
  SLICE_1261 SLICE_1261( .D1(\tlc0/n8_adj_49838 ), .C1(\tlc0/n257_adj_50365 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/data[226] ), .C0(\tlc0/n287_adj_50367 ), .B0(\tlc0/n305 ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n257_adj_50365 ), 
    .F1(\tlc0/n154963 ));
  SLICE_1262 SLICE_1262( .D1(\tlc0/n158225 ), .C1(\tlc0/n86_adj_50297 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/data[226] ), .D0(\tlc0/n17 ), 
    .B0(\tlc0/n153658 ), .A0(\tlc0/data_2111__N_2568[5] ), 
    .F0(\tlc0/n86_adj_50297 ), .F1(\tlc0/n287_adj_50367 ));
  SLICE_1263 SLICE_1263( .D1(\tlc0/n8_adj_50306 ), .C1(\tlc0/n200_adj_50370 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n7_adj_49795 ), .C0(\tlc0/n248_adj_50373 ), 
    .B0(\tlc0/data[372] ), .A0(\tlc0/n158436 ), .F0(\tlc0/n200_adj_50370 ), 
    .F1(\tlc0/n154869 ));
  SLICE_1264 SLICE_1264( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n94_adj_50385 ), 
    .B1(\tlc0/n158330 ), .A1(\tlc0/data[372] ), .B0(\tlc0/n18_adj_49135 ), 
    .A0(\tlc0/n17_adj_49934 ), .F0(\tlc0/n94_adj_50385 ), 
    .F1(\tlc0/n248_adj_50373 ));
  SLICE_1265 SLICE_1265( .D1(\tlc0/n8_adj_49331 ), .C1(\tlc0/n257_adj_50374 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/data[154] ), .D0(\tlc0/data[154] ), 
    .C0(\tlc0/n73_adj_49931 ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n257_adj_50374 ), 
    .F1(\tlc0/n203_adj_50366 ));
  SLICE_1268 SLICE_1268( .D1(\tlc0/sout_N_49040[4] ), .C1(\tlc0/n172699 ), 
    .B1(\tlc0/sr_bit_counter[3] ), .A1(\tlc0/n172684 ), .C0(\tlc0/n176825 ), 
    .B0(\tlc0/n176093 ), .A0(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n172699 ), 
    .F1(\tlc0/n176258 ));
  SLICE_1269 SLICE_1269( .D1(\tlc0/data[279] ), .C1(\tlc0/n173718 ), 
    .B1(\tlc0/n286 ), .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/data[279] ), .B0(\tlc0/n69 ), .A0(\tlc0/n158198 ), 
    .F0(\tlc0/n173718 ), .F1(\tlc0/n265_adj_50368 ));
  SLICE_1271 SLICE_1271( .D1(\tlc0/n93_adj_50381 ), .C1(\tlc0/n174478 ), 
    .B1(\tlc0/n176726 ), .A1(\tlc_data[5] ), .D0(\tlc_data[3] ), 
    .C0(\tlc_data[2] ), .B0(\tlc_data[0] ), .A0(\tlc_data[1] ), 
    .F0(\tlc0/n174478 ), .F1(\tlc0/n176729 ));
  SLICE_1272 SLICE_1272( .D1(\tlc0/n173207 ), .C1(\tlc0/n173208 ), 
    .B1(\tlc_data[5] ), .A1(\tlc_data[4] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[3] ), .B0(\tlc_data[2] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n173208 ), .F1(\tlc0/n176726 ));
  SLICE_1273 SLICE_1273( .D1(\tlc_data[2] ), .C1(\tlc_data[0] ), 
    .B1(\tlc_data[1] ), .A1(\tlc_data[3] ), .D0(\tlc_data[3] ), 
    .C0(\tlc0/n61_adj_50349 ), .B0(\tlc_data[5] ), .A0(\tlc_data[4] ), 
    .F0(\tlc0/n63_adj_50224 ), .F1(\tlc0/n61_adj_50349 ));
  SLICE_1275 SLICE_1275( .D1(\tlc0/n42_adj_50148 ), .C1(\tlc0/n57_adj_50330 ), 
    .B1(\tlc0/bank_offset[8] ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/n51_adj_50387 ), .B0(\tlc0/bank_offset[8] ), 
    .A0(\tlc0/n61_adj_50386 ), .F0(\tlc0/n57_adj_50330 ), .F1(\tlc0/n152019 ));
  SLICE_1276 SLICE_1276( .C1(\tlc0/bank_offset[8] ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n61_adj_50386 ), .F1(\tlc0/n210_adj_50458 ));
  SLICE_1277 SLICE_1277( .D1(\tlc0/n6 ), .C1(\tlc0/n237_adj_50390 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/data[302] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/data[302] ), .B0(\tlc0/n71_adj_50392 ), .A0(\tlc0/n158198 ), 
    .F0(\tlc0/n237_adj_50390 ), .F1(\tlc0/n204_adj_50384 ));
  SLICE_1279 SLICE_1279( .D1(\tlc0/data[211] ), .C1(\tlc0/n173433 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/n318 ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n158198 ), .B0(\tlc0/n75 ), .A0(\tlc0/data[211] ), 
    .F0(\tlc0/n173433 ), .F1(\tlc0/n277_adj_50394 ));
  SLICE_1281 SLICE_1281( .D1(\tlc0/data[109] ), .C1(\tlc0/n176870 ), 
    .B1(\tlc0/data[108] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/data[110] ), .C0(\tlc0/sr_bit_counter[0] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/data[111] ), .F0(\tlc0/n176870 ), 
    .F1(\tlc0/n176873 ));
  SLICE_1283 SLICE_1283( .D1(\tlc0/data[68] ), .C1(\tlc0/n176528 ), 
    .B1(\tlc0/data[69] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/sr_bit_counter[1] ), .C0(\tlc0/data[70] ), .B0(\tlc0/data[71] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176528 ), .F1(\tlc0/n176531 ));
  SLICE_1285 SLICE_1285( .D1(\tlc0/n158436 ), .C1(\tlc0/n238_adj_50408 ), 
    .B1(\tlc0/n7_adj_49795 ), .A1(\tlc0/data[371] ), .D0(\tlc0/data[371] ), 
    .C0(\tlc0/n83_adj_50409 ), .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n158330 ), 
    .F0(\tlc0/n238_adj_50408 ), .F1(\tlc0/n190_adj_50399 ));
  SLICE_1287 SLICE_1287( .D1(\tlc0/data[173] ), .C1(\tlc0/n176732 ), 
    .B1(\tlc0/data[172] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[175] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/data[174] ), .F0(\tlc0/n176732 ), 
    .F1(\tlc0/n176735 ));
  SLICE_1289 SLICE_1289( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176402 ), 
    .B1(\tlc0/data[413] ), .A1(\tlc0/data[412] ), .D0(\tlc0/data[414] ), 
    .C0(\tlc0/sr_bit_counter[1] ), .B0(\tlc0/data[415] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176402 ), .F1(\tlc0/n176405 ));
  SLICE_1291 SLICE_1291( .D1(\tlc0/n158273 ), .C1(\tlc0/n266_adj_50424 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/data[251] ), .D0(\tlc0/data[251] ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/n158225 ), .A0(\tlc0/n66_adj_50191 ), 
    .F0(\tlc0/n266_adj_50424 ), .F1(\tlc0/n233_adj_50423 ));
  SLICE_1293 SLICE_1293( .D1(\tlc0/sr_bit_counter[2] ), .C1(\tlc0/n492 ), 
    .B1(\tlc0/n176096 ), .A1(\tlc0/n493 ), .D0(\tlc0/data[496] ), 
    .C0(\tlc0/data[497] ), .B0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n492 ), 
    .F1(\tlc0/n176099 ));
  SLICE_1294 SLICE_1294( .D1(\tlc0/n496 ), .C1(\tlc0/n495 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/sr_bit_counter[2] ), 
    .D0(\tlc0/data[500] ), .B0(\tlc0/data[501] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n495 ), .F1(\tlc0/n176096 ));
  SLICE_1295 SLICE_1295( .D1(\tlc0/n8_adj_49838 ), .C1(\tlc0/n247_adj_50422 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n10 ), .D0(\tlc0/data[227] ), 
    .C0(\tlc0/n277_adj_50427 ), .B0(\tlc0/n305 ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n247_adj_50422 ), .F1(\tlc0/n154962 ));
  SLICE_1296 SLICE_1296( .D1(\tlc0/n160 ), .C1(\tlc0/n75 ), 
    .B1(\tlc0/n158225 ), .A1(\tlc0/data[227] ), .D0(\tlc0/n17 ), 
    .C0(\tlc0/data_2111__N_2568[5] ), .A0(\tlc0/n153611 ), .F0(\tlc0/n75 ), 
    .F1(\tlc0/n277_adj_50427 ));
  SLICE_1297 SLICE_1297( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176738 ), 
    .B1(\tlc0/data[165] ), .A1(\tlc0/data[164] ), .D0(\tlc0/data[166] ), 
    .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[167] ), 
    .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n176738 ), .F1(\tlc0/n176741 ));
  SLICE_1299 SLICE_1299( .D1(\tlc0/n8_adj_49910 ), .C1(\tlc0/n247_adj_50428 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), .D0(\tlc0/n305 ), 
    .C0(\tlc0/n277_adj_50430 ), .B0(\tlc0/data[230] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n247_adj_50428 ), 
    .F1(\tlc0/n154958 ));
  SLICE_1300 SLICE_1300( .D1(\tlc0/n158225 ), .C1(\tlc0/n74_adj_50433 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/data[230] ), .D0(\tlc0/n153658 ), 
    .C0(\tlc0/n17_adj_49917 ), .B0(\tlc0/data_2111__N_2568[5] ), 
    .F0(\tlc0/n74_adj_50433 ), .F1(\tlc0/n277_adj_50430 ));
  SLICE_1301 SLICE_1301( .D1(\tlc0/n176744 ), .C1(\tlc0/n78_adj_50435 ), 
    .B1(\tlc_data[5] ), .A1(\tlc0/n93_adj_50022 ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[3] ), .B0(\tlc_data[0] ), .A0(\tlc_data[2] ), 
    .F0(\tlc0/n78_adj_50435 ), .F1(\tlc0/n173250 ));
  SLICE_1302 SLICE_1302( .D1(\tlc_data[5] ), .C1(\tlc0/n124_adj_50393 ), 
    .B1(\tlc_data[4] ), .A1(\tlc0/n174488 ), .D0(\tlc_data[0] ), 
    .C0(\tlc_data[2] ), .B0(\tlc_data[1] ), .A0(\tlc_data[3] ), 
    .F0(\tlc0/n124_adj_50393 ), .F1(\tlc0/n176744 ));
  SLICE_1303 SLICE_1303( .D1(\tlc0/n318 ), .C1(\tlc0/n173444 ), 
    .B1(\tlc0/data[212] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/n85_adj_50441 ), .C0(\tlc0/n158198 ), .B0(\tlc0/data[212] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n173444 ), 
    .F1(\tlc0/n287_adj_50434 ));
  SLICE_1305 SLICE_1305( .D1(\tlc0/n8_adj_50400 ), .C1(\tlc0/n200_adj_50437 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n7_adj_49795 ), .C0(\tlc0/n248_adj_50438 ), .B0(\tlc0/n158436 ), 
    .A0(\tlc0/data[370] ), .F0(\tlc0/n200_adj_50437 ), .F1(\tlc0/n154866 ));
  SLICE_1306 SLICE_1306( .D1(\tlc0/data[370] ), .C1(\tlc0/n94_adj_50440 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n158330 ), .C0(\tlc0/n17 ), 
    .A0(\tlc0/n18_adj_49135 ), .F0(\tlc0/n94_adj_50440 ), 
    .F1(\tlc0/n248_adj_50438 ));
  SLICE_1307 SLICE_1307( .D1(\tlc0/n158273 ), .C1(\tlc0/n296 ), .B1(\tlc0/n6 ), 
    .A1(\tlc0/data[240] ), .D0(\tlc0/data[240] ), .C0(\tlc0/n158225 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n101_adj_49205 ), .F0(\tlc0/n296 ), 
    .F1(\tlc0/n263 ));
  SLICE_1309 SLICE_1309( .D1(\tlc0/n8_adj_49910 ), .C1(\tlc0/n257_adj_50444 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n287_adj_50445 ), 
    .B0(\tlc0/data[228] ), .A0(\tlc0/n305 ), .F0(\tlc0/n257_adj_50444 ), 
    .F1(\tlc0/n154961 ));
  SLICE_1310 SLICE_1310( .D1(\tlc0/n160 ), .C1(\tlc0/n85_adj_50441 ), 
    .B1(\tlc0/n158225 ), .A1(\tlc0/data[228] ), .D0(\tlc0/n17_adj_49934 ), 
    .C0(\tlc0/data_2111__N_2568[5] ), .A0(\tlc0/n153658 ), 
    .F0(\tlc0/n85_adj_50441 ), .F1(\tlc0/n287_adj_50445 ));
  SLICE_1311 SLICE_1311( .D1(\tlc0/data[105] ), .C1(\tlc0/n176408 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[104] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[106] ), 
    .B0(\tlc0/data[107] ), .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n176408 ), 
    .F1(\tlc0/n176411 ));
  SLICE_1313 SLICE_1313( .D1(\tlc0/data[369] ), .C1(\tlc0/n248_adj_50456 ), 
    .B1(\tlc0/n7_adj_49795 ), .A1(\tlc0/n158436 ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n94_adj_50469 ), .B0(\tlc0/n158330 ), .A0(\tlc0/data[369] ), 
    .F0(\tlc0/n248_adj_50456 ), .F1(\tlc0/n200_adj_50455 ));
  SLICE_1315 SLICE_1315( .D1(\tlc0/n235_adj_50459 ), 
    .C1(\tlc0/n123_adj_50460 ), .B1(\tlc_data[4] ), .A1(\tlc_data[3] ), 
    .D0(\tlc_data[1] ), .B0(\tlc_data[2] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n123_adj_50460 ), .F1(\tlc0/n175970 ));
  SLICE_1317 SLICE_1317( .D1(\tlc0/data[525] ), .C1(\tlc0/n176924 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[524] ), 
    .D0(\tlc0/data[526] ), .C0(\tlc0/sr_bit_counter[0] ), 
    .B0(\tlc0/data[527] ), .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n176924 ), 
    .F1(\tlc0/n176927 ));
  SLICE_1319 SLICE_1319( .D1(\tlc0/n8_adj_49566 ), .C1(\tlc0/n237_adj_50461 ), 
    .B1(\tlc0/n13_adj_49082 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/data[238] ), .C0(\tlc0/n267_adj_50462 ), .B0(\tlc0/n305 ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n237_adj_50461 ), 
    .F1(\tlc0/n154917 ));
  SLICE_1320 SLICE_1320( .D1(\tlc0/n158225 ), .C1(\tlc0/n63_adj_50452 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/data[238] ), .D0(\tlc0/n153658 ), 
    .C0(\tlc0/n11_adj_49157 ), .B0(\tlc0/data_2111__N_2568[5] ), 
    .A0(\tlc0/n10_adj_49156 ), .F0(\tlc0/n63_adj_50452 ), 
    .F1(\tlc0/n267_adj_50462 ));
  SLICE_1321 SLICE_1321( .D1(\tlc0/n160 ), .C1(\tlc0/n266_adj_50478 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/data[189] ), .D0(\tlc0/data[189] ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/n62_adj_50446 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n266_adj_50478 ), 
    .F1(\tlc0/n203_adj_50432 ));
  SLICE_1323 SLICE_1323( .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176198 ), 
    .B0(\tlc0/n421 ), .A0(\tlc0/n422 ), .F0(\tlc0/n176201 ));
  SLICE_1324 SLICE_1324( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n424 ), 
    .B1(\tlc0/n425 ), .A1(\tlc0/sr_bit_counter[2] ), .D0(\tlc0/data[429] ), 
    .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[428] ), .F0(\tlc0/n424 ), 
    .F1(\tlc0/n176198 ));
  SLICE_1325 SLICE_1325( .D1(\tlc0/data[241] ), .C1(\tlc0/n286_adj_50490 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/n158273 ), .D0(\tlc0/n158225 ), 
    .C0(\tlc0/data[241] ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/n91_adj_49513 ), .F0(\tlc0/n286_adj_50490 ), 
    .F1(\tlc0/n253_adj_50486 ));
  SLICE_1327 SLICE_1327( .D1(\tlc0/n204_adj_49750 ), .C1(\tlc0/n70_adj_50453 ), 
    .B1(\tlc0/n176414 ), .A1(\tlc_data[4] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[0] ), .A0(\tlc_data[2] ), .F0(\tlc0/n70_adj_50453 ), 
    .F1(\tlc0/n173153 ));
  SLICE_1328 SLICE_1328( .D1(\tlc0/n149_adj_50500 ), .C1(\tlc0/n85 ), 
    .B1(\tlc_data[4] ), .A1(\tlc_data[3] ), .D0(\tlc_data[2] ), 
    .C0(\tlc_data[1] ), .B0(\tlc_data[0] ), .F0(\tlc0/n85 ), 
    .F1(\tlc0/n176414 ));
  SLICE_1329 SLICE_1329( .D1(\tlc0/data[529] ), .C1(\tlc0/n175976 ), 
    .B1(\tlc0/data[528] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/data[530] ), .C0(\tlc0/data[531] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/sr_bit_counter[0] ), 
    .F0(\tlc0/n175976 ), .F1(\tlc0/n175979 ));
  SLICE_1331 SLICE_1331( .D1(\tlc0/sr_bit_counter[3] ), .C1(\tlc0/n175985 ), 
    .B1(\tlc0/n175997 ), .A1(\tlc0/sout_N_49040[4] ), 
    .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n175982 ), 
    .B0(\tlc0/n244_adj_50472 ), .A0(\tlc0/n245_adj_50471 ), 
    .F0(\tlc0/n175985 ), .F1(\tlc0/n176786 ));
  SLICE_1332 SLICE_1332( .D1(\tlc0/n248_adj_50468 ), 
    .C1(\tlc0/n247_adj_50466 ), .B1(\tlc0/sr_bit_counter[1] ), 
    .A1(\tlc0/sr_bit_counter[2] ), .D0(\tlc0/data[252] ), 
    .C0(\tlc0/data[253] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .F0(\tlc0/n247_adj_50466 ), .F1(\tlc0/n175982 ));
  SLICE_1333 SLICE_1333( .D1(\tlc0/data[57] ), .C1(\tlc0/sr_bit_counter[1] ), 
    .B1(\tlc0/data[56] ), .A1(\tlc0/n175988 ), .D0(\tlc0/sr_bit_counter[1] ), 
    .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[59] ), .A0(\tlc0/data[58] ), 
    .F0(\tlc0/n175988 ), .F1(\tlc0/n175991 ));
  SLICE_1335 SLICE_1335( .D1(\tlc0/state[1] ), .C1(\tlc0/n11_adj_49279 ), 
    .B1(\tlc0/n12_adj_49142 ), .A1(\tlc0/state[0] ), .D0(\tlc0/n158525 ), 
    .C0(\tlc0/n48_adj_50509 ), .B0(\tlc0/n43_adj_50328 ), 
    .A0(\tlc0/bank_offset[10] ), .F0(\tlc0/n11_adj_49279 ), 
    .F1(\tlc0/n154096 ));
  SLICE_1336 SLICE_1336( .D1(\tlc0/bank_offset[10] ), 
    .C1(\tlc0/n42_adj_50148 ), .B1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n42_adj_50148 ), .F1(\tlc0/n43_adj_50328 ));
  SLICE_1337 SLICE_1337( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n51_adj_50510 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/n54_adj_50511 ), .C0(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n51_adj_50510 ), .F1(\tlc0/n48_adj_50509 ));
  SLICE_1339 SLICE_1339( .D1(\tlc0/data[242] ), .C1(\tlc0/n286_adj_50516 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/n158273 ), .D0(\tlc0/n90_adj_49770 ), 
    .C0(\tlc0/n158225 ), .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/data[242] ), 
    .F0(\tlc0/n286_adj_50516 ), .F1(\tlc0/n253_adj_50514 ));
  SLICE_1341 SLICE_1341( .D1(\tlc0/sout_N_49040[4] ), .C1(\tlc0/n172678 ), 
    .B1(\tlc0/n173323 ), .A1(\tlc0/n176942 ), .D0(\tlc0/n176615 ), 
    .C0(\tlc0/n176645 ), .B0(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n173323 ), 
    .F1(\tlc0/n172660 ));
  SLICE_1342 SLICE_1342( .D1(\tlc0/sr_bit_counter[3] ), .C1(\tlc0/n172690 ), 
    .B1(\tlc0/sout_N_49040[4] ), .A1(\tlc0/n172681 ), .D0(\tlc0/n175991 ), 
    .C0(\tlc0/n176861 ), .A0(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n172690 ), 
    .F1(\tlc0/n176942 ));
  SLICE_1343 SLICE_1343( .D1(\tlc0/data[221] ), .C1(\tlc0/n176132 ), 
    .B1(\tlc0/data[220] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/data[222] ), .C0(\tlc0/sr_bit_counter[1] ), 
    .B0(\tlc0/data[223] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176132 ), 
    .F1(\tlc0/n172983 ));
  SLICE_1345 SLICE_1345( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176264 ), 
    .B1(\tlc0/data[360] ), .A1(\tlc0/data[361] ), .D0(\tlc0/data[363] ), 
    .C0(\tlc0/sr_bit_counter[1] ), .B0(\tlc0/data[362] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176264 ), .F1(\tlc0/n176267 ));
  SLICE_1347 SLICE_1347( .C1(\tlc0/data_2111__N_2568[1] ), 
    .B1(\tlc0/bank_offset[6] ), .D0(\tlc0/n173271 ), .C0(\tlc0/n176519 ), 
    .B0(\tlc_data[7] ), .A0(\tlc0/n176534 ), .F0(\tlc0/data_2111__N_2568[1] ), 
    .F1(\tlc0/n97_adj_50734 ));
  SLICE_1348 SLICE_1348( .D1(\tlc0/n173118 ), .C1(\tlc_data[7] ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/n176381 ), .D0(\tlc0/n176525 ), 
    .C0(\tlc0/n173274 ), .B0(\tlc_data[7] ), .A0(\tlc_data[6] ), 
    .F0(\tlc0/n176534 ), .F1(\tlc0/n49 ));
  SLICE_1350 SLICE_1350( .D0(\tlc0/n172897 ), .C0(\tlc0/n172804 ), 
    .B0(\tlc0/sout_N_49040[6] ), .A0(\tlc0/sout_N_49040[5] ), 
    .F0(\tlc0/n176114 ));
  SLICE_1352 SLICE_1352( .D1(\tlc0/bank_offset[4] ), 
    .C1(\tlc0/bank_offset[5] ), .B1(\tlc0/bank_offset[8] ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n53_adj_50541 ), .F1(\tlc0/n174101 ));
  SLICE_1353 SLICE_1353( .D1(\tlc0/n158273 ), .C1(\tlc0/n276_adj_50544 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/data[243] ), .D0(\tlc0/data[243] ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/n158225 ), .A0(\tlc0/n80_adj_49511 ), 
    .F0(\tlc0/n276_adj_50544 ), .F1(\tlc0/n243_adj_50543 ));
  SLICE_1355 SLICE_1355( .D1(\tlc0/n204_adj_49750 ), .C1(\tlc0/n176774 ), 
    .B1(\tlc_data[4] ), .A1(\tlc0/n7_adj_50706 ), .D0(\tlc_data[2] ), 
    .C0(\tlc_data[4] ), .B0(\tlc_data[1] ), .A0(\tlc_data[3] ), 
    .F0(\tlc0/n176774 ), .F1(\tlc0/n176777 ));
  SLICE_1357 SLICE_1357( .D0(\tlc0/n176060 ), .C0(\tlc0/n172754 ), 
    .B0(\tlc0/sr_bit_counter[3] ), .A0(\tlc0/n172755 ), .F0(\tlc0/n176063 ));
  SLICE_1358 SLICE_1358( .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n172779 ), 
    .B0(\tlc0/sr_bit_counter[3] ), .A0(\tlc0/n172778 ), .F0(\tlc0/n176060 ));
  SLICE_1359 SLICE_1359( .D1(\tlc0/bank_offset[4] ), 
    .C1(\tlc0/n215_adj_50033 ), .B1(\tlc0/n346 ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/n386 ), .F0(\tlc0/n215_adj_50033 ), 
    .F1(\tlc0/n326_adj_50870 ));
  SLICE_1361 SLICE_1361( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n173569 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/n173568 ), .D0(\tlc0/n13_adj_49791 ), 
    .C0(\tlc0/n14_adj_49875 ), .B0(\tlc0/n153594 ), .A0(\tlc0/n161_adj_50553 ), 
    .F0(\tlc0/n173569 ), .F1(\tlc0/n155078 ));
  SLICE_1362 SLICE_1362( .D1(\tlc0/data[62] ), .C1(\tlc0/n14_adj_50477 ), 
    .B1(\tlc0/n13_adj_49791 ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/data_2111__N_2568[2] ), 
    .F0(\tlc0/n14_adj_50477 ), .F1(\tlc0/n161_adj_50553 ));
  SLICE_1363 SLICE_1363( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176420 ), 
    .B1(\tlc0/data[113] ), .A1(\tlc0/data[112] ), .D0(\tlc0/data[115] ), 
    .C0(\tlc0/sr_bit_counter[1] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[114] ), .F0(\tlc0/n176420 ), .F1(\tlc0/n176423 ));
  SLICE_1365 SLICE_1365( .D1(\tlc0/n6 ), .C1(\tlc0/n286_adj_50576 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/data[244] ), .D0(\tlc0/n91_adj_49490 ), 
    .C0(\tlc0/n158225 ), .B0(\tlc0/data[244] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n286_adj_50576 ), .F1(\tlc0/n253_adj_50566 ));
  SLICE_1368 SLICE_1368( .D1(\tlc0/sr_bit_counter[2] ), 
    .C1(\tlc0/sr_bit_counter[1] ), .B1(\tlc0/n322 ), .A1(\tlc0/n323 ), 
    .D0(\tlc0/data[324] ), .C0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[325] ), .F0(\tlc0/n322 ), .F1(\tlc0/n176204 ));
  SLICE_1369 SLICE_1369( .D1(\tlc0/data[8] ), .C1(\tlc0/n176576 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[9] ), .D0(\tlc0/data[10] ), 
    .C0(\tlc0/sr_bit_counter[1] ), .B0(\tlc0/data[11] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176576 ), .F1(\tlc0/n173309 ));
  SLICE_1371 SLICE_1371( .D1(\tlc0/n6 ), .C1(\tlc0/n276_adj_50596 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/data[245] ), .D0(\tlc0/data[245] ), 
    .C0(\tlc0/n158225 ), .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n80_adj_50535 ), 
    .F0(\tlc0/n276_adj_50596 ), .F1(\tlc0/n243_adj_50595 ));
  SLICE_1373 SLICE_1373( .D1(\tlc0/data[193] ), .C1(\tlc0/n176300 ), 
    .B1(\tlc0/data[192] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/data[195] ), .C0(\tlc0/sr_bit_counter[0] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/data[194] ), .F0(\tlc0/n176300 ), 
    .F1(\tlc0/n176303 ));
  SLICE_1375 SLICE_1375( .D1(\tlc0/data[121] ), .C1(\tlc0/n176426 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[120] ), 
    .D0(\tlc0/data[123] ), .C0(\tlc0/data[122] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/sr_bit_counter[1] ), 
    .F0(\tlc0/n176426 ), .F1(\tlc0/n176429 ));
  SLICE_1378 SLICE_1378( .D1(\tlc0/sr_bit_counter[2] ), .C1(\tlc0/n480 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/n481 ), .C0(\tlc0/data[484] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[485] ), .F0(\tlc0/n480 ), 
    .F1(\tlc0/n176144 ));
  SLICE_1379 SLICE_1379( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n174214 ), 
    .B1(\tlc0/n183_adj_50620 ), .A1(\tlc0/n235_adj_50619 ), .D0(\tlc0/n357 ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/n254 ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n174214 ), .F1(\tlc0/n4_adj_50598 ));
  SLICE_1380 SLICE_1380( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/bank_offset[5] ), .B1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n235_adj_50619 ), .F1(\tlc0/n153594 ));
  SLICE_1381 SLICE_1381( .D1(\tlc0/data[176] ), .C1(\tlc0/n296_adj_50622 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/n158273 ), .D0(\tlc0/data[176] ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/n95_adj_50623 ), .F0(\tlc0/n296_adj_50622 ), 
    .F1(\tlc0/n233_adj_50621 ));
  SLICE_1383 SLICE_1383( .D1(\tlc0/n176750 ), .C1(\tlc0/n77_adj_50627 ), 
    .B1(\tlc0/n70_adj_49994 ), .A1(\tlc_data[4] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[0] ), .A0(\tlc_data[2] ), .F0(\tlc0/n77_adj_50627 ), 
    .F1(\tlc0/n173245 ));
  SLICE_1384 SLICE_1384( .D1(\tlc0/n141_adj_50261 ), .C1(\tlc0/n92 ), 
    .B1(\tlc_data[3] ), .A1(\tlc_data[4] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[2] ), .A0(\tlc_data[0] ), .F0(\tlc0/n92 ), 
    .F1(\tlc0/n176750 ));
  SLICE_1385 SLICE_1385( .D1(\tlc0/n7_adj_50198 ), .C1(\tlc0/n6 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n48_adj_50628 ), 
    .C0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n6 ), 
    .F1(\tlc0/n58_adj_50624 ));
  SLICE_1386 SLICE_1386( .D1(\tlc0/bank_offset[8] ), 
    .C1(\tlc0/bank_offset[7] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/bank_offset[7] ), .F0(\tlc0/n48_adj_50628 ), .F1(\tlc0/n173554 ));
  SLICE_1387 SLICE_1387( .D1(\tlc0/bank_offset[4] ), 
    .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/n298_adj_50188 ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n216_adj_50626 ), 
    .F1(\tlc0/n5_adj_49171 ));
  SLICE_1388 SLICE_1388( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/n298_adj_50188 ), .B1(\tlc0/n158257 ), 
    .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[10] ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n298_adj_50188 ), 
    .F1(\tlc0/n201_adj_49213 ));
  SLICE_1389 SLICE_1389( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/n237_adj_50635 ), .B1(\tlc0/n281 ), .A1(\tlc0/data[319] ), 
    .D0(\tlc0/n60_adj_49253 ), .C0(\tlc0/data[319] ), .B0(\tlc0/n7 ), 
    .A0(\tlc0/n158198 ), .F0(\tlc0/n237_adj_50635 ), 
    .F1(\tlc0/n201_adj_50630 ));
  SLICE_1391 SLICE_1391( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176558 ), 
    .B1(\tlc0/data[1] ), .A1(\tlc0/data[0] ), .D0(\tlc0/sr_bit_counter[0] ), 
    .C0(\tlc0/data[3] ), .B0(\tlc0/data[2] ), .A0(\tlc0/sr_bit_counter[1] ), 
    .F0(\tlc0/n176558 ), .F1(\tlc0/n173300 ));
  SLICE_1393 SLICE_1393( .D1(\tlc0/data[377] ), .C1(\tlc0/n176288 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[376] ), 
    .D0(\tlc0/data[379] ), .C0(\tlc0/sr_bit_counter[1] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[378] ), .F0(\tlc0/n176288 ), 
    .F1(\tlc0/n176291 ));
  SLICE_1395 SLICE_1395( .D1(\tlc0/data[150] ), .C1(\tlc0/n257_adj_50646 ), 
    .B1(\tlc0/n8_adj_49331 ), .A1(\tlc0/n158273 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n73_adj_50653 ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/data[150] ), .F0(\tlc0/n257_adj_50646 ), 
    .F1(\tlc0/n203_adj_50645 ));
  SLICE_1397 SLICE_1397( .D1(\tlc0/data[178] ), .C1(\tlc0/n286_adj_50648 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/n158273 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/data[178] ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/n84_adj_50649 ), .F0(\tlc0/n286_adj_50648 ), 
    .F1(\tlc0/n223_adj_50647 ));
  SLICE_1399 SLICE_1399( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176582 ), 
    .B1(\tlc0/data[17] ), .A1(\tlc0/data[16] ), .D0(\tlc0/data[19] ), 
    .C0(\tlc0/sr_bit_counter[1] ), .B0(\tlc0/data[18] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176582 ), .F1(\tlc0/n176585 ));
  SLICE_1401 SLICE_1401( .D1(\tlc0/data[365] ), .C1(\tlc0/n176756 ), 
    .B1(\tlc0/data[364] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[366] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/data[367] ), .F0(\tlc0/n176756 ), 
    .F1(\tlc0/n176759 ));
  SLICE_1403 SLICE_1403( .D1(\tlc0/data[179] ), .C1(\tlc0/n276_adj_50657 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/n158273 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n73_adj_49749 ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/data[179] ), .F0(\tlc0/n276_adj_50657 ), 
    .F1(\tlc0/n213_adj_50650 ));
  SLICE_1405 SLICE_1405( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176438 ), 
    .B1(\tlc0/data[129] ), .A1(\tlc0/data[128] ), .D0(\tlc0/data[130] ), 
    .C0(\tlc0/data[131] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n176438 ), .F1(\tlc0/n176441 ));
  SLICE_1407 SLICE_1407( .D1(\tlc0/data[246] ), .C1(\tlc0/n276_adj_50663 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/n6 ), .D0(\tlc0/n158225 ), 
    .C0(\tlc0/data[246] ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/n79_adj_49658 ), .F0(\tlc0/n276_adj_50663 ), 
    .F1(\tlc0/n243_adj_50662 ));
  SLICE_1409 SLICE_1409( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n174142 ), 
    .B1(\tlc0/n199_adj_50669 ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n174142 ), .F1(\tlc0/n332 ));
  SLICE_1411 SLICE_1411( .D0(\tlc0/n453 ), .C0(\tlc0/n176210 ), 
    .B0(\tlc0/sr_bit_counter[2] ), .A0(\tlc0/n454 ), .F0(\tlc0/n176213 ));
  SLICE_1412 SLICE_1412( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n456 ), 
    .B1(\tlc0/n457 ), .A1(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/data[460] ), 
    .B0(\tlc0/data[461] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n456 ), 
    .F1(\tlc0/n176210 ));
  SLICE_1413 SLICE_1413( .D1(\tlc0/n318 ), .C1(\tlc0/n173540 ), 
    .B1(\tlc0/data[222] ), .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/n63_adj_50452 ), .B0(\tlc0/data[222] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n173540 ), 
    .F1(\tlc0/n267_adj_50673 ));
  SLICE_1415 SLICE_1415( .D1(\tlc0/data[223] ), .C1(\tlc0/n173549 ), 
    .B1(\tlc0/n318 ), .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/data[223] ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/n52_adj_49848 ), .F0(\tlc0/n173549 ), .F1(\tlc0/n257_adj_50916 ));
  SLICE_1417 SLICE_1417( .D1(\tlc0/data[136] ), .C1(\tlc0/n176444 ), 
    .B1(\tlc0/data[137] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/data[139] ), .C0(\tlc0/sr_bit_counter[1] ), 
    .B0(\tlc0/data[138] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176444 ), 
    .F1(\tlc0/n176447 ));
  SLICE_1419 SLICE_1419( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/n226_adj_50676 ), .B1(\tlc0/n174174 ), 
    .A1(\tlc0/n228_adj_50640 ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n226_adj_50676 ), 
    .F1(\tlc0/n174171 ));
  SLICE_1421 SLICE_1421( .D0(\tlc0/n238_adj_50416 ), .C0(\tlc0/n175994 ), 
    .B0(\tlc0/n237_adj_50417 ), .A0(\tlc0/sr_bit_counter[2] ), 
    .F0(\tlc0/n175997 ));
  SLICE_1422 SLICE_1422( .D1(\tlc0/sr_bit_counter[1] ), 
    .C1(\tlc0/n240_adj_50413 ), .B1(\tlc0/sr_bit_counter[2] ), 
    .A1(\tlc0/n241_adj_50414 ), .D0(\tlc0/sr_bit_counter[0] ), 
    .C0(\tlc0/data[244] ), .A0(\tlc0/data[245] ), .F0(\tlc0/n240_adj_50413 ), 
    .F1(\tlc0/n175994 ));
  SLICE_1423 SLICE_1423( .D1(\tlc0/n8_adj_49910 ), .C1(\tlc0/n237_adj_50678 ), 
    .B1(\tlc0/n10 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/data[231] ), 
    .C0(\tlc0/n267_adj_50679 ), .B0(\tlc0/n305 ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n237_adj_50678 ), .F1(\tlc0/n154949 ));
  SLICE_1424 SLICE_1424( .D1(\tlc0/n158225 ), .C1(\tlc0/n63_adj_49539 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/data[231] ), .D0(\tlc0/n17_adj_49917 ), 
    .C0(\tlc0/n153611 ), .A0(\tlc0/data_2111__N_2568[5] ), 
    .F0(\tlc0/n63_adj_49539 ), .F1(\tlc0/n267_adj_50679 ));
  SLICE_1425 SLICE_1425( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n173402 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n173401 ), 
    .D0(\tlc0/n13_adj_49635 ), .C0(\tlc0/n181_adj_50682 ), .B0(\tlc0/n153594 ), 
    .A0(\tlc0/n14_adj_50523 ), .F0(\tlc0/n173402 ), .F1(\tlc0/n155097 ));
  SLICE_1426 SLICE_1426( .D1(\tlc0/data[49] ), .C1(\tlc0/n14_adj_50505 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n13_adj_49635 ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/data_2111__N_2568[2] ), 
    .F0(\tlc0/n14_adj_50505 ), .F1(\tlc0/n181_adj_50682 ));
  SLICE_1427 SLICE_1427( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/bank_offset[8] ), .B1(\tlc0/bank_offset[4] ), 
    .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/bank_offset[8] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n39_adj_50691 ), .F1(\tlc0/n52 ));
  SLICE_1428 SLICE_1428( .D1(\tlc0/n39_adj_50691 ), .C1(\tlc0/bank_offset[8] ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n27 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/bank_offset[4] ), .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n27 ), 
    .F1(\tlc0/n48_adj_50492 ));
  SLICE_1429 SLICE_1429( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/n289_adj_50693 ), .B1(\tlc0/n173612 ), 
    .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n173609 ), .B0(\tlc0/data[257] ), .A0(\tlc0/n318 ), 
    .F0(\tlc0/n289_adj_50693 ), .F1(\tlc0/n251_adj_50692 ));
  SLICE_1430 SLICE_1430( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n91_adj_49513 ), 
    .B1(\tlc0/data[257] ), .A1(\tlc0/n158198 ), .D0(\tlc0/n153611 ), 
    .B0(\tlc0/data_2111__N_2568[6] ), .A0(\tlc0/n17_adj_49118 ), 
    .F0(\tlc0/n91_adj_49513 ), .F1(\tlc0/n173609 ));
  SLICE_1431 SLICE_1431( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/n289_adj_50696 ), .B1(\tlc0/n173618 ), 
    .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n173615 ), .B0(\tlc0/n318 ), .A0(\tlc0/data[258] ), 
    .F0(\tlc0/n289_adj_50696 ), .F1(\tlc0/n251_adj_50695 ));
  SLICE_1432 SLICE_1432( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n90_adj_49770 ), 
    .B1(\tlc0/n158198 ), .A1(\tlc0/data[258] ), .C0(\tlc0/n17 ), 
    .B0(\tlc0/n153658 ), .A0(\tlc0/data_2111__N_2568[6] ), 
    .F0(\tlc0/n90_adj_49770 ), .F1(\tlc0/n173615 ));
  SLICE_1434 SLICE_1434( .D1(\tlc0/n172795 ), .C1(\tlc0/sout_N_49040[6] ), 
    .B1(\tlc0/sout_N_49040[5] ), .A1(\tlc0/n172768 ), .B0(\tlc0/n8_adj_49704 ), 
    .A0(\tlc0/bit_offset[6] ), .F0(\tlc0/sout_N_49040[6] ), 
    .F1(\tlc0/n176216 ));
  SLICE_1435 SLICE_1435( .D1(\tlc0/data[144] ), .C1(\tlc0/n176450 ), 
    .B1(\tlc0/data[145] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/data[146] ), .C0(\tlc0/data[147] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/sr_bit_counter[0] ), 
    .F0(\tlc0/n176450 ), .F1(\tlc0/n176453 ));
  SLICE_1437 SLICE_1437( .D1(\tlc0/n8_adj_49772 ), .C1(\tlc0/n170_adj_50707 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n10 ), .D0(\tlc0/n7_adj_49795 ), 
    .C0(\tlc0/n218_adj_50712 ), .B0(\tlc0/n158436 ), .A0(\tlc0/data[383] ), 
    .F0(\tlc0/n170_adj_50707 ), .F1(\tlc0/n154885 ));
  SLICE_1438 SLICE_1438( .D1(\tlc0/data[383] ), .C1(\tlc0/n61 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n158330 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/n11_adj_49157 ), 
    .B0(\tlc0/n18_adj_49117 ), .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n61 ), 
    .F1(\tlc0/n218_adj_50712 ));
  SLICE_1439 SLICE_1439( .D1(\tlc0/n264_adj_50713 ), 
    .C1(\tlc0/n257_adj_50714 ), .B1(\tlc0/n225_adj_49131 ), 
    .A1(\tlc0/bank_offset[8] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n173769 ), .B0(\tlc0/n227 ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n257_adj_50714 ), .F1(\tlc0/n260_adj_49518 ));
  SLICE_1440 SLICE_1440( .D1(\tlc0/n158_adj_50128 ), 
    .C1(\tlc0/n211_adj_50715 ), .B1(\tlc0/bank_offset[5] ), 
    .A1(\tlc0/bank_offset[8] ), .D0(\tlc0/n236_adj_49461 ), 
    .C0(\tlc0/n263_adj_50639 ), .B0(\tlc0/bank_offset[8] ), 
    .A0(\tlc0/n97_adj_50734 ), .F0(\tlc0/n211_adj_50715 ), 
    .F1(\tlc0/n264_adj_50713 ));
  SLICE_1441 SLICE_1441( .D1(\tlc0/n8_adj_50718 ), .C1(\tlc0/n257_adj_50717 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n287_adj_50721 ), 
    .B0(\tlc0/data[232] ), .A0(\tlc0/n305 ), .F0(\tlc0/n257_adj_50717 ), 
    .F1(\tlc0/n154947 ));
  SLICE_1442 SLICE_1442( .D1(\tlc0/n158225 ), .C1(\tlc0/n85_adj_50439 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/data[232] ), .D0(\tlc0/n158206 ), 
    .C0(\tlc0/data_2111__N_2568[5] ), .B0(\tlc0/n10_adj_49156 ), 
    .A0(\tlc0/n153658 ), .F0(\tlc0/n85_adj_50439 ), .F1(\tlc0/n287_adj_50721 ));
  SLICE_1443 SLICE_1443( .D1(\tlc0/bit_offset[4] ), .C1(\tlc0/n176765 ), 
    .B1(\tlc0/sr_bit_counter[4] ), .A1(\tlc0/n176471 ), 
    .D0(\tlc0/sr_bit_counter[3] ), .C0(\tlc0/n176585 ), .B0(\tlc0/n176762 ), 
    .A0(\tlc0/n176663 ), .F0(\tlc0/n176765 ), .F1(\tlc0/n173239 ));
  SLICE_1444 SLICE_1444( .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176651 ), 
    .B0(\tlc0/n176591 ), .A0(\tlc0/sr_bit_counter[3] ), .F0(\tlc0/n176762 ));
  SLICE_1445 SLICE_1445( .D1(\tlc0/n149_adj_50500 ), 
    .C1(\tlc0/n142_adj_50722 ), .B1(\tlc_data[4] ), .A1(\tlc_data[3] ), 
    .D0(\tlc_data[0] ), .C0(\tlc_data[2] ), .B0(\tlc_data[3] ), 
    .A0(\tlc_data[1] ), .F0(\tlc0/n142_adj_50722 ), .F1(\tlc0/n158_adj_50038 ));
  SLICE_1447 SLICE_1447( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n174009 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/n174008 ), .D0(\tlc0/n14_adj_50520 ), 
    .C0(\tlc0/n151 ), .B0(\tlc0/n13_adj_49791 ), .A0(\tlc0/n153594 ), 
    .F0(\tlc0/n174009 ), .F1(\tlc0/n155077 ));
  SLICE_1448 SLICE_1448( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n14_adj_50507 ), 
    .B1(\tlc0/n13_adj_49791 ), .A1(\tlc0/data[63] ), 
    .D0(\tlc0/data_2111__N_2568[2] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n14_adj_50507 ), .F1(\tlc0/n151 ));
  SLICE_1449 SLICE_1449( .D1(\tlc0/n158884 ), .C1(\tlc0/n158851 ), 
    .B1(\tlc_data[4] ), .A1(\tlc0/n176540 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][2] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][2] )
    , .A0(\tlc_data[0] ), .F0(\tlc0/n158851 ), .F1(\tlc0/n176543 ));
  SLICE_1450 SLICE_1450( .D1(\tlc_data[4] ), .C1(\tlc0/n174317 ), 
    .B1(\tlc_data[3] ), .A1(\tlc0/n174316 ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[0] ), .A0(\tlc_data[2] ), .F0(\tlc0/n174317 ), 
    .F1(\tlc0/n176540 ));
  SLICE_1451 SLICE_1451( .D1(\tlc0/data[311] ), .C1(\tlc0/n247_adj_50727 ), 
    .B1(\tlc0/n281 ), .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/n71_adj_49761 ), .B0(\tlc0/n7 ), .A0(\tlc0/data[311] ), 
    .F0(\tlc0/n247_adj_50727 ), .F1(\tlc0/n211_adj_50724 ));
  SLICE_1453 SLICE_1453( .D1(\tlc0/n8_adj_49725 ), .C1(\tlc0/n213_adj_50726 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n158273 ), .C0(\tlc0/n267_adj_50728 ), .B0(\tlc0/data[146] ), 
    .A0(\tlc0/n8_adj_49331 ), .F0(\tlc0/n213_adj_50726 ), .F1(\tlc0/n154945 ));
  SLICE_1454 SLICE_1454( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n84_adj_50649 ), 
    .B1(\tlc0/data[146] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/n15_adj_50760 ), .C0(\tlc0/n13_adj_49082 ), .B0(\tlc0/n5 ), 
    .A0(\tlc0/data_2111__N_2568[4] ), .F0(\tlc0/n84_adj_50649 ), 
    .F1(\tlc0/n267_adj_50728 ));
  SLICE_1455 SLICE_1455( .D1(\tlc0/data[265] ), .C1(\tlc0/n173647 ), 
    .B1(\tlc0/n318 ), .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/n80_adj_49133 ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/data[265] ), .F0(\tlc0/n173647 ), .F1(\tlc0/n279_adj_50835 ));
  SLICE_1457 SLICE_1457( .D1(\tlc0/n13 ), .C1(\tlc0/n247_adj_50729 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n8_adj_50718 ), 
    .D0(\tlc0/data[233] ), .C0(\tlc0/n277_adj_50730 ), .B0(\tlc0/n305 ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n247_adj_50729 ), 
    .F1(\tlc0/n154943 ));
  SLICE_1458 SLICE_1458( .D1(\tlc0/n158225 ), .C1(\tlc0/n74_adj_50303 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/data[233] ), .D0(\tlc0/data_2111__N_2568[5] ), 
    .C0(\tlc0/n158206 ), .B0(\tlc0/n10_adj_49156 ), .A0(\tlc0/n153611 ), 
    .F0(\tlc0/n74_adj_50303 ), .F1(\tlc0/n277_adj_50730 ));
  SLICE_1459 SLICE_1459( .D1(\tlc0/data[180] ), .C1(\tlc0/n286_adj_50733 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/n160 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/data[180] ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/n84_adj_50738 ), .F0(\tlc0/n286_adj_50733 ), 
    .F1(\tlc0/n223_adj_50732 ));
  SLICE_1461 SLICE_1461( .D1(\tlc_data[4] ), .C1(\tlc0/n188_adj_50740 ), 
    .B1(\tlc_data[1] ), .A1(\tlc0/n152076 ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[0] ), .B0(\tlc_data[3] ), .A0(\tlc_data[2] ), 
    .F0(\tlc0/n188_adj_50740 ), .F1(\tlc0/n189_adj_50037 ));
  SLICE_1463 SLICE_1463( .D1(\tlc0/n158273 ), .C1(\tlc0/n247_adj_50743 ), 
    .B1(\tlc0/n8_adj_49331 ), .A1(\tlc0/data[157] ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n62_adj_50446 ), 
    .B0(\tlc0/data[157] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n247_adj_50743 ), .F1(\tlc0/n193_adj_50725 ));
  SLICE_1465 SLICE_1465( .D1(\tlc0/n6 ), .C1(\tlc0/n257_adj_50747 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/data[290] ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/data[290] ), .A0(\tlc0/n93 ), 
    .F0(\tlc0/n257_adj_50747 ), .F1(\tlc0/n224_adj_50746 ));
  SLICE_1467 SLICE_1467( .D1(\tlc0/n158273 ), .C1(\tlc0/n267_adj_50750 ), 
    .B1(\tlc0/n8_adj_49331 ), .A1(\tlc0/data[145] ), .D0(\tlc0/data[145] ), 
    .C0(\tlc0/n84_adj_50284 ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n267_adj_50750 ), 
    .F1(\tlc0/n213_adj_50748 ));
  SLICE_1469 SLICE_1469( .D1(\tlc0/data[356] ), .C1(\tlc0/sr_bit_counter[1] ), 
    .B1(\tlc0/data[357] ), .A1(\tlc0/n176930 ), .D0(\tlc0/data[359] ), 
    .C0(\tlc0/data[358] ), .B0(\tlc0/sr_bit_counter[1] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176930 ), .F1(\tlc0/n176933 ));
  SLICE_1471 SLICE_1471( .D1(\tlc0/n8_adj_50718 ), .C1(\tlc0/n247_adj_50752 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), .D0(\tlc0/n305 ), 
    .C0(\tlc0/n277_adj_50754 ), .B0(\tlc0/data[234] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n247_adj_50752 ), 
    .F1(\tlc0/n154936 ));
  SLICE_1472 SLICE_1472( .D1(\tlc0/n158225 ), .C1(\tlc0/n74_adj_50443 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/data[234] ), .D0(\tlc0/data_2111__N_2568[5] ), 
    .C0(\tlc0/n10_adj_49156 ), .B0(\tlc0/n11_adj_49237 ), .A0(\tlc0/n153658 ), 
    .F0(\tlc0/n74_adj_50443 ), .F1(\tlc0/n277_adj_50754 ));
  SLICE_1473 SLICE_1473( .D1(\tlc0/data[153] ), .C1(\tlc0/n176456 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[152] ), 
    .D0(\tlc0/data[155] ), .C0(\tlc0/data[154] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/sr_bit_counter[1] ), 
    .F0(\tlc0/n176456 ), .F1(\tlc0/n176459 ));
  SLICE_1475 SLICE_1475( .D1(\tlc0/n6 ), .C1(\tlc0/n257_adj_50758 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/data[296] ), .D0(\tlc0/data[296] ), 
    .C0(\tlc0/n93_adj_49553 ), .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n158198 ), 
    .F0(\tlc0/n257_adj_50758 ), .F1(\tlc0/n224_adj_50757 ));
  SLICE_1477 SLICE_1477( .D1(\tlc0/n4_adj_49467 ), .C1(\tlc0/n176909 ), 
    .B1(\tlc_data[6] ), .A1(\tlc_data[7] ), .D0(\tlc0/n176906 ), 
    .C0(\tlc0/n31_adj_50050 ), .B0(\tlc0/n175692 ), .A0(\tlc_data[6] ), 
    .F0(\tlc0/n176909 ), .F1(\tlc0/data_2111__N_2568[9] ));
  SLICE_1479 SLICE_1479( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176588 ), 
    .B1(\tlc0/data[25] ), .A1(\tlc0/data[24] ), .D0(\tlc0/data[27] ), 
    .C0(\tlc0/data[26] ), .B0(\tlc0/sr_bit_counter[1] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176588 ), .F1(\tlc0/n176591 ));
  SLICE_1481 SLICE_1481( .B1(\tlc0/data_2111__N_2568[8] ), 
    .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n167369 ), .B0(\tlc0/n339 ), .A0(\tlc0/n247_adj_50766 ), 
    .F0(\tlc0/n154465 ), .F1(\tlc0/n47_adj_49888 ));
  SLICE_1482 SLICE_1482( .D1(\tlc0/bank_offset[4] ), 
    .C1(\tlc0/bank_offset[5] ), .B1(\tlc0/n233_adj_50111 ), 
    .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/bank_offset[9] ), 
    .A0(\tlc0/bank_offset[10] ), .F0(\tlc0/n233_adj_50111 ), 
    .F1(\tlc0/n167369 ));
  SLICE_1483 SLICE_1483( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n173978 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/n210_adj_50458 ), 
    .D0(\tlc0/n235_adj_50013 ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/n225_adj_49131 ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n173978 ), .F1(\tlc0/n339 ));
  SLICE_1485 SLICE_1485( .D1(\tlc0/bank_offset[8] ), 
    .C1(\tlc0/n209_adj_50767 ), .B1(\tlc0/bank_offset[4] ), 
    .A1(\tlc0/n225_adj_49131 ), .D0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n209_adj_50767 ), .F1(\tlc0/n247_adj_50766 ));
  SLICE_1487 SLICE_1487( .D1(\tlc0/n8_adj_49725 ), .C1(\tlc0/n223_adj_50773 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n158273 ), .C0(\tlc0/n277_adj_50774 ), .B0(\tlc0/n8_adj_49331 ), 
    .A0(\tlc0/data[144] ), .F0(\tlc0/n223_adj_50773 ), .F1(\tlc0/n154933 ));
  SLICE_1488 SLICE_1488( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n95_adj_50623 ), 
    .B1(\tlc0/data[144] ), .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n5 ), 
    .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/data_2111__N_2568[4] ), 
    .A0(\tlc0/n15_adj_50760 ), .F0(\tlc0/n95_adj_50623 ), 
    .F1(\tlc0/n277_adj_50774 ));
  SLICE_1489 SLICE_1489( .D1(\tlc0/data[45] ), .C1(\tlc0/sr_bit_counter[1] ), 
    .B1(\tlc0/n176912 ), .A1(\tlc0/data[44] ), .D0(\tlc0/sr_bit_counter[1] ), 
    .C0(\tlc0/data[46] ), .B0(\tlc0/data[47] ), .A0(\tlc0/sr_bit_counter[0] ), 
    .F0(\tlc0/n176912 ), .F1(\tlc0/n176915 ));
  SLICE_1491 SLICE_1491( .D1(\tlc0/n70 ), .C1(\tlc0/n197_adj_50776 ), 
    .B1(\tlc_data[4] ), .A1(\tlc0/n176546 ), .D0(\tlc_data[1] ), 
    .B0(\tlc_data[2] ), .A0(\tlc_data[0] ), .F0(\tlc0/n197_adj_50776 ), 
    .F1(\tlc0/n176549 ));
  SLICE_1492 SLICE_1492( .D1(\tlc0/n180_adj_49866 ), .C1(\tlc0/n174307 ), 
    .B1(\tlc_data[4] ), .A1(\tlc_data[3] ), .D0(\tlc_data[2] ), 
    .C0(\tlc_data[0] ), .B0(\tlc_data[1] ), .F0(\tlc0/n174307 ), 
    .F1(\tlc0/n176546 ));
  SLICE_1493 SLICE_1493( .D1(\tlc0/n8_adj_50718 ), .C1(\tlc0/n237_adj_50777 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n10 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n267_adj_50778 ), .B0(\tlc0/n305 ), .A0(\tlc0/data[235] ), 
    .F0(\tlc0/n237_adj_50777 ), .F1(\tlc0/n154930 ));
  SLICE_1494 SLICE_1494( .D1(\tlc0/data[235] ), .C1(\tlc0/n63_adj_49501 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/n158225 ), .D0(\tlc0/data_2111__N_2568[5] ), 
    .C0(\tlc0/n10_adj_49156 ), .B0(\tlc0/n11_adj_49237 ), .A0(\tlc0/n153611 ), 
    .F0(\tlc0/n63_adj_49501 ), .F1(\tlc0/n267_adj_50778 ));
  SLICE_1495 SLICE_1495( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176270 ), 
    .B1(\tlc0/data[184] ), .A1(\tlc0/data[185] ), .D0(\tlc0/data[186] ), 
    .C0(\tlc0/data[187] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n176270 ), .F1(\tlc0/n176273 ));
  SLICE_1497 SLICE_1497( .D0(\tlc0/n230_adj_50208 ), .C0(\tlc0/n176000 ), 
    .B0(\tlc0/sr_bit_counter[2] ), .A0(\tlc0/n229_adj_50220 ), 
    .F0(\tlc0/n176003 ));
  SLICE_1498 SLICE_1498( .D1(\tlc0/n233_adj_49907 ), 
    .C1(\tlc0/sr_bit_counter[2] ), .B1(\tlc0/n232_adj_49899 ), 
    .A1(\tlc0/sr_bit_counter[1] ), .D0(\tlc0/data[236] ), 
    .C0(\tlc0/data[237] ), .A0(\tlc0/sr_bit_counter[0] ), 
    .F0(\tlc0/n232_adj_49899 ), .F1(\tlc0/n176000 ));
  SLICE_1499 SLICE_1499( .D0(\tlc0/n72_adj_49972 ), .C0(\tlc0/n176120 ), 
    .B0(\tlc0/sr_bit_counter[2] ), .A0(\tlc0/n71_adj_49979 ), 
    .F0(\tlc0/n176123 ));
  SLICE_1500 SLICE_1500( .D1(\tlc0/sr_bit_counter[1] ), 
    .C1(\tlc0/n74_adj_50807 ), .B1(\tlc0/n75_adj_50808 ), 
    .A1(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/data[76] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[77] ), 
    .F0(\tlc0/n74_adj_50807 ), .F1(\tlc0/n176120 ));
  SLICE_1501 SLICE_1501( .D1(\tlc0/n318 ), .C1(\tlc0/n173457 ), 
    .B1(\tlc0/data[213] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/n74_adj_50230 ), .C0(\tlc0/data[213] ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/n158198 ), .F0(\tlc0/n173457 ), 
    .F1(\tlc0/n277_adj_50780 ));
  SLICE_1503 SLICE_1503( .D1(\tlc0/data[291] ), .C1(\tlc0/n247_adj_50784 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/n158273 ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/data[291] ), .B0(\tlc0/n158198 ), .A0(\tlc0/n82_adj_49896 ), 
    .F0(\tlc0/n247_adj_50784 ), .F1(\tlc0/n214_adj_50783 ));
  SLICE_1505 SLICE_1505( .D1(\tlc0/data[294] ), .C1(\tlc0/n247_adj_50786 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/n6 ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n82 ), .B0(\tlc0/n158198 ), .A0(\tlc0/data[294] ), 
    .F0(\tlc0/n247_adj_50786 ), .F1(\tlc0/n214_adj_50781 ));
  SLICE_1507 SLICE_1507( .D1(\tlc0/n8_adj_49722 ), .C1(\tlc0/n211_adj_50779 ), 
    .B1(\tlc0/n13_adj_49082 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n247_adj_50787 ), .B0(\tlc0/n281 ), 
    .A0(\tlc0/data[318] ), .F0(\tlc0/n211_adj_50779 ), .F1(\tlc0/n154798 ));
  SLICE_1508 SLICE_1508( .D1(\tlc0/data[318] ), .C1(\tlc0/n71_adj_50392 ), 
    .B1(\tlc0/n158198 ), .A1(\tlc0/n7 ), .D0(\tlc0/n10_adj_49156 ), 
    .C0(\tlc0/n153658 ), .B0(\tlc0/n11_adj_49157 ), 
    .A0(\tlc0/data_2111__N_2568[7] ), .F0(\tlc0/n71_adj_50392 ), 
    .F1(\tlc0/n247_adj_50787 ));
  SLICE_1509 SLICE_1509( .D1(\tlc0/n13_adj_49635 ), .C1(\tlc0/n171_adj_50788 ), 
    .B1(\tlc0/n153594 ), .A1(\tlc0/n14_adj_49875 ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n14_adj_50477 ), .B0(\tlc0/data[54] ), .A0(\tlc0/n13_adj_49635 ), 
    .F0(\tlc0/n171_adj_50788 ), .F1(\tlc0/n173483 ));
  SLICE_1511 SLICE_1511( .D1(\tlc_data[1] ), .C1(\tlc0/n158896 ), 
    .B1(\tlc_data[4] ), .A1(\tlc_data[3] ), .C0(\tlc_data[2] ), 
    .B0(\tlc_data[0] ), .A0(\tlc_data[1] ), .F0(\tlc0/n158896 ), 
    .F1(\tlc0/n176798 ));
  SLICE_1513 SLICE_1513( .D1(\tlc0/n8_adj_49566 ), .C1(\tlc0/n247_adj_50794 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n12_adj_49100 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n277_adj_50795 ), 
    .B0(\tlc0/data[236] ), .A0(\tlc0/n305 ), .F0(\tlc0/n247_adj_50794 ), 
    .F1(\tlc0/n154924 ));
  SLICE_1514 SLICE_1514( .D1(\tlc0/n160 ), .C1(\tlc0/n74 ), 
    .B1(\tlc0/n158225 ), .A1(\tlc0/data[236] ), .D0(\tlc0/n10_adj_49156 ), 
    .C0(\tlc0/n153658 ), .B0(\tlc0/n14_adj_49207 ), 
    .A0(\tlc0/data_2111__N_2568[5] ), .F0(\tlc0/n74 ), 
    .F1(\tlc0/n277_adj_50795 ));
  SLICE_1515 SLICE_1515( .D1(\tlc0/data[368] ), .C1(\tlc0/n176276 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[369] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[370] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/data[371] ), .F0(\tlc0/n176276 ), 
    .F1(\tlc0/n176279 ));
  SLICE_1517 SLICE_1517( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176768 ), 
    .B1(\tlc0/data[157] ), .A1(\tlc0/data[156] ), .D0(\tlc0/data[158] ), 
    .C0(\tlc0/sr_bit_counter[1] ), .B0(\tlc0/data[159] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176768 ), .F1(\tlc0/n176771 ));
  SLICE_1519 SLICE_1519( .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176048 ), 
    .B0(\tlc0/n80_adj_49921 ), .A0(\tlc0/n79_adj_49926 ), .F0(\tlc0/n176051 ));
  SLICE_1520 SLICE_1520( .D1(\tlc0/sr_bit_counter[1] ), 
    .C1(\tlc0/n82_adj_49915 ), .B1(\tlc0/n83_adj_49918 ), 
    .A1(\tlc0/sr_bit_counter[2] ), .D0(\tlc0/sr_bit_counter[0] ), 
    .C0(\tlc0/data[84] ), .A0(\tlc0/data[85] ), .F0(\tlc0/n82_adj_49915 ), 
    .F1(\tlc0/n176048 ));
  SLICE_1522 SLICE_1522( .D1(\tlc0/sr_bit_counter[1] ), 
    .C1(\tlc0/sr_bit_counter[2] ), .B1(\tlc0/n418_adj_49996 ), 
    .A1(\tlc0/n417 ), .D0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[421] ), 
    .A0(\tlc0/data[420] ), .F0(\tlc0/n417 ), .F1(\tlc0/n176306 ));
  SLICE_1525 SLICE_1525( .D1(\tlc0/data[181] ), .C1(\tlc0/n276_adj_50802 ), 
    .B1(\tlc0/n158273 ), .A1(\tlc0/n160 ), .D0(\tlc0/n73_adj_50803 ), 
    .C0(\tlc0/data[181] ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n276_adj_50802 ), 
    .F1(\tlc0/n213_adj_50801 ));
  SLICE_1527 SLICE_1527( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/n306_adj_50813 ), .B1(\tlc0/n158198 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n171_adj_50820 ), 
    .B0(\tlc0/n41_adj_50380 ), .A0(\tlc0/n158198 ), .F0(\tlc0/n306_adj_50813 ), 
    .F1(\tlc0/n174134 ));
  SLICE_1529 SLICE_1529( .D1(\tlc0/n173_adj_50642 ), .C1(\tlc0/n174092 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/n97_adj_50734 ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/n55_adj_50070 ), .F0(\tlc0/n174092 ), 
    .F1(\tlc0/n306_adj_50810 ));
  SLICE_1531 SLICE_1531( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/n247_adj_50825 ), .B1(\tlc0/n281 ), .A1(\tlc0/data[317] ), 
    .D0(\tlc0/data[317] ), .C0(\tlc0/n158198 ), .B0(\tlc0/n71 ), 
    .A0(\tlc0/n7 ), .F0(\tlc0/n247_adj_50825 ), .F1(\tlc0/n211_adj_50814 ));
  SLICE_1534 SLICE_1534( .D1(\tlc0/n207 ), .C1(\tlc0/n174618 ), 
    .B1(\tlc0/n154127 ), .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n7_adj_49211 ), 
    .C0(\tlc0/n201_adj_49213 ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n174618 ), .F1(\tlc0/n13_adj_49148 ));
  SLICE_1535 SLICE_1535( .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176138 ), 
    .B0(\tlc0/n334 ), .A0(\tlc0/n335 ), .F0(\tlc0/n176141 ));
  SLICE_1536 SLICE_1536( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n337 ), 
    .B1(\tlc0/sr_bit_counter[2] ), .A1(\tlc0/n338 ), .C0(\tlc0/data[341] ), 
    .B0(\tlc0/data[340] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n337 ), 
    .F1(\tlc0/n176138 ));
  SLICE_1537 SLICE_1537( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176780 ), 
    .B1(\tlc0/data[148] ), .A1(\tlc0/data[149] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[151] ), 
    .B0(\tlc0/data[150] ), .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n176780 ), 
    .F1(\tlc0/n176783 ));
  SLICE_1539 SLICE_1539( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n176555 ), 
    .B1(\tlc0/n176693 ), .A1(\tlc_data[7] ), .D0(\tlc0/n176552 ), 
    .C0(\tlc0/n176543 ), .B0(\tlc0/n173280 ), .A0(\tlc_data[6] ), 
    .F0(\tlc0/n176555 ), .F1(\tlc0/n173892 ));
  SLICE_1540 SLICE_1540( .D1(\tlc0/n173282 ), .C1(\tlc_data[6] ), 
    .B1(\tlc_data[5] ), .A1(\tlc0/n173283 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][6] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][6] )
    , .F0(\tlc_data[6] ), .F1(\tlc0/n176552 ));
  SLICE_1541 SLICE_1541( .D1(\tlc0/n153594 ), .C1(\tlc0/n171_adj_50832 ), 
    .B1(\tlc0/n14_adj_50523 ), .A1(\tlc0/n13_adj_49791 ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/n14_adj_50505 ), 
    .B0(\tlc0/n13_adj_49791 ), .A0(\tlc0/data[57] ), 
    .F0(\tlc0/n171_adj_50832 ), .F1(\tlc0/n173519 ));
  SLICE_1543 SLICE_1543( .D0(\tlc0/n173301 ), .C0(\tlc0/n173300 ), 
    .B0(\tlc0/n176468 ), .A0(\tlc0/sr_bit_counter[3] ), .F0(\tlc0/n176471 ));
  SLICE_1544 SLICE_1544( .D0(\tlc0/n173310 ), .C0(\tlc0/sr_bit_counter[3] ), 
    .B0(\tlc0/sr_bit_counter[2] ), .A0(\tlc0/n173309 ), .F0(\tlc0/n176468 ));
  SLICE_1545 SLICE_1545( .D1(\tlc0/n8_adj_49087 ), .C1(\tlc0/n213_adj_50849 ), 
    .B1(\tlc0/n13_adj_49082 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n158273 ), .C0(\tlc0/n276_adj_50850 ), .B0(\tlc0/data[182] ), 
    .A0(\tlc0/n160 ), .F0(\tlc0/n213_adj_50849 ), .F1(\tlc0/n155112 ));
  SLICE_1546 SLICE_1546( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n73_adj_50653 ), 
    .B1(\tlc0/data[182] ), .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/n5 ), 
    .C0(\tlc0/n13_adj_49082 ), .B0(\tlc0/n15_adj_50162 ), 
    .A0(\tlc0/data_2111__N_2568[4] ), .F0(\tlc0/n73_adj_50653 ), 
    .F1(\tlc0/n276_adj_50850 ));
  SLICE_1547 SLICE_1547( .D1(\tlc0/n161_adj_50859 ), .C1(\tlc0/n14_adj_50520 ), 
    .B1(\tlc0/n153594 ), .A1(\tlc0/n13_adj_49635 ), .D0(\tlc0/n13_adj_49635 ), 
    .C0(\tlc0/data[55] ), .B0(\tlc0/n14_adj_50507 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n161_adj_50859 ), 
    .F1(\tlc0/n173494 ));
  SLICE_1549 SLICE_1549( .D1(\tlc0/n6 ), .C1(\tlc0/n237_adj_50861 ), 
    .B1(\tlc0/data[299] ), .A1(\tlc0/n158273 ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/n71_adj_50436 ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/data[299] ), .F0(\tlc0/n237_adj_50861 ), 
    .F1(\tlc0/n204_adj_50860 ));
  SLICE_1551 SLICE_1551( .D1(\tlc0/n8_adj_49722 ), .C1(\tlc0/n221_adj_50865 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n257_adj_50867 ), .B0(\tlc0/n281 ), 
    .A0(\tlc0/data[316] ), .F0(\tlc0/n221_adj_50865 ), .F1(\tlc0/n154796 ));
  SLICE_1552 SLICE_1552( .D1(\tlc0/data[316] ), .C1(\tlc0/n82_adj_49240 ), 
    .B1(\tlc0/n7 ), .A1(\tlc0/n158198 ), .D0(\tlc0/data_2111__N_2568[7] ), 
    .C0(\tlc0/n10_adj_49156 ), .B0(\tlc0/n153658 ), .A0(\tlc0/n14_adj_49207 ), 
    .F0(\tlc0/n82_adj_49240 ), .F1(\tlc0/n257_adj_50867 ));
  SLICE_1554 SLICE_1554( .D1(\tlc0/n450 ), .C1(\tlc0/sr_bit_counter[2] ), 
    .B1(\tlc0/n449 ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[452] ), 
    .B0(\tlc0/data[453] ), .F0(\tlc0/n449 ), .F1(\tlc0/n176222 ));
  SLICE_1557 SLICE_1557( .D1(\tlc0/data[140] ), .C1(\tlc0/n176792 ), 
    .B1(\tlc0/data[141] ), .A1(\tlc0/sr_bit_counter[1] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[143] ), 
    .B0(\tlc0/sr_bit_counter[1] ), .A0(\tlc0/data[142] ), .F0(\tlc0/n176792 ), 
    .F1(\tlc0/n176795 ));
  SLICE_1559 SLICE_1559( .D1(\tlc0/data[149] ), .C1(\tlc0/n257_adj_50886 ), 
    .B1(\tlc0/n8_adj_49331 ), .A1(\tlc0/n158273 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n73_adj_50803 ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/data[149] ), .F0(\tlc0/n257_adj_50886 ), 
    .F1(\tlc0/n203_adj_50885 ));
  SLICE_1561 SLICE_1561( .D1(\tlc0/data[247] ), .C1(\tlc0/n266_adj_50889 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/n158273 ), .D0(\tlc0/n158225 ), 
    .C0(\tlc0/data[247] ), .B0(\tlc0/n69 ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n266_adj_50889 ), .F1(\tlc0/n233_adj_50887 ));
  SLICE_1563 SLICE_1563( .D1(\tlc_data[5] ), .C1(\tlc0/n173231 ), 
    .B1(\tlc0/n173232 ), .A1(\tlc0/n176474 ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[2] ), .B0(\tlc_data[0] ), .A0(\tlc_data[3] ), 
    .F0(\tlc0/n173231 ), .F1(\tlc0/n176477 ));
  SLICE_1564 SLICE_1564( .D1(\tlc0/n174498 ), .C1(\tlc0/n175694 ), 
    .B1(\tlc_data[5] ), .A1(\tlc_data[4] ), .D0(\tlc_data[2] ), 
    .C0(\tlc_data[3] ), .B0(\tlc_data[1] ), .F0(\tlc0/n175694 ), 
    .F1(\tlc0/n176474 ));
  SLICE_1565 SLICE_1565( .D1(\tlc0/data[214] ), .C1(\tlc0/n173463 ), 
    .B1(\tlc0/n318 ), .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/data[214] ), .B0(\tlc0/n74_adj_50433 ), .A0(\tlc0/n158198 ), 
    .F0(\tlc0/n173463 ), .F1(\tlc0/n277_adj_50892 ));
  SLICE_1567 SLICE_1567( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n158198 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/bank_offset[10] ), .C0(\tlc0/bank_offset[9] ), 
    .B0(\tlc0/bank_offset[8] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n158198 ), 
    .F1(\tlc0/n274_adj_49524 ));
  SLICE_1569 SLICE_1569( .D1(\tlc0/n7_adj_49795 ), .C1(\tlc0/n228_adj_50896 ), 
    .B1(\tlc0/data[382] ), .A1(\tlc0/n158436 ), .D0(\tlc0/n158330 ), 
    .C0(\tlc0/n72 ), .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/data[382] ), 
    .F0(\tlc0/n228_adj_50896 ), .F1(\tlc0/n180_adj_50895 ));
  SLICE_1571 SLICE_1571( .D1(\tlc0/n8_adj_49484 ), .C1(\tlc0/n211_adj_50899 ), 
    .B1(\tlc0/n10 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/data[315] ), 
    .C0(\tlc0/n247_adj_50902 ), .B0(\tlc0/n281 ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n211_adj_50899 ), .F1(\tlc0/n154795 ));
  SLICE_1572 SLICE_1572( .D1(\tlc0/data[315] ), .C1(\tlc0/n71_adj_50436 ), 
    .B1(\tlc0/n158198 ), .A1(\tlc0/n7 ), .D0(\tlc0/n11_adj_49237 ), 
    .C0(\tlc0/n10_adj_49156 ), .B0(\tlc0/data_2111__N_2568[7] ), 
    .A0(\tlc0/n153611 ), .F0(\tlc0/n71_adj_50436 ), .F1(\tlc0/n247_adj_50902 ));
  SLICE_1573 SLICE_1573( .D1(\tlc0/n176480 ), .C1(\tlc0/sr_bit_counter[1] ), 
    .B1(\tlc0/data[160] ), .A1(\tlc0/data[161] ), 
    .D0(\tlc0/sr_bit_counter[1] ), .C0(\tlc0/data[163] ), 
    .B0(\tlc0/data[162] ), .A0(\tlc0/sr_bit_counter[0] ), .F0(\tlc0/n176480 ), 
    .F1(\tlc0/n176483 ));
  SLICE_1576 SLICE_1576( .D1(\tlc0/sr_bit_counter[3] ), .C1(\tlc0/n173179 ), 
    .B1(\tlc0/sout_N_49040[4] ), .A1(\tlc0/n173161 ), .D0(\tlc0/n176429 ), 
    .C0(\tlc0/n176819 ), .A0(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n173179 ), 
    .F1(\tlc0/n176228 ));
  SLICE_1577 SLICE_1577( .D1(\tlc0/data[248] ), .C1(\tlc0/n286_adj_50914 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/n158273 ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/data[248] ), .B0(\tlc0/n90_adj_49500 ), .A0(\tlc0/n158225 ), 
    .F0(\tlc0/n286_adj_50914 ), .F1(\tlc0/n253_adj_50913 ));
  SLICE_1579 SLICE_1579( .D1(\tlc0/data[133] ), .C1(\tlc0/n176804 ), 
    .B1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/data[132] ), 
    .D0(\tlc0/sr_bit_counter[1] ), .C0(\tlc0/data[135] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[134] ), .F0(\tlc0/n176804 ), 
    .F1(\tlc0/n176807 ));
  SLICE_1582 SLICE_1582( .D1(\tlc0/n22_adj_50704 ), .C1(\tlc0/n174601 ), 
    .B1(\tlc_data[3] ), .A1(\tlc_data[4] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[0] ), .A0(\tlc_data[2] ), .F0(\tlc0/n174601 ), 
    .F1(\tlc0/n176810 ));
  SLICE_1583 SLICE_1583( .D1(\tlc0/data[314] ), .C1(\tlc0/n257_adj_50924 ), 
    .B1(\tlc0/n281 ), .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/n82_adj_49543 ), 
    .C0(\tlc0/data[314] ), .B0(\tlc0/n7 ), .A0(\tlc0/n158198 ), 
    .F0(\tlc0/n257_adj_50924 ), .F1(\tlc0/n221_adj_50897 ));
  SLICE_1585 SLICE_1585( .D1(\tlc0/sr_bit_counter[1] ), .C1(\tlc0/n176816 ), 
    .B1(\tlc0/data[125] ), .A1(\tlc0/data[124] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[127] ), 
    .B0(\tlc0/data[126] ), .A0(\tlc0/sr_bit_counter[1] ), .F0(\tlc0/n176816 ), 
    .F1(\tlc0/n176819 ));
  SLICE_1587 SLICE_1587( .D1(\tlc0/n8_adj_49517 ), .C1(\tlc0/n213_adj_50929 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n12_adj_49100 ), 
    .D0(\tlc0/n8_adj_49331 ), .C0(\tlc0/n267_adj_50931 ), .B0(\tlc0/n158273 ), 
    .A0(\tlc0/data[148] ), .F0(\tlc0/n213_adj_50929 ), .F1(\tlc0/n154979 ));
  SLICE_1588 SLICE_1588( .D1(\tlc0/data[148] ), .C1(\tlc0/n84_adj_50738 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n5 ), 
    .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/n15_adj_50162 ), 
    .A0(\tlc0/data_2111__N_2568[4] ), .F0(\tlc0/n84_adj_50738 ), 
    .F1(\tlc0/n267_adj_50931 ));
  SLICE_1589 SLICE_1589( .D1(\tlc0/n158436 ), .C1(\tlc0/n228_adj_50932 ), 
    .B1(\tlc0/data[381] ), .A1(\tlc0/n7_adj_49795 ), .D0(\tlc0/data[381] ), 
    .C0(\tlc0/n72_adj_49219 ), .B0(\tlc0/n158330 ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n228_adj_50932 ), .F1(\tlc0/n180_adj_50926 ));
  SLICE_1591 SLICE_1591( .D1(tlc_rd), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49063 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[6] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172444 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[6] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n167378 ), .B0(tlc_empty), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[7] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49063 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n44 ));
  SLICE_1593 SLICE_1593( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[6] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49064 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172448 ), .A1(tlc_rd), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[7] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n167377 ), .B0(tlc_empty), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[6] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n4_adj_49064 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n47 ));
  SLICE_1595 SLICE_1595( .D1(\wr_addr_p1_r[0] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172164 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[3] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[1] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[0] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172164 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172368 ));
  SLICE_1597 SLICE_1597( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , .C1(\tlc_data[2] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][3] )
    , 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][3] )
    , 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][2] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][2] )
    , .F0(\tlc_data[2] ), .F1(\tlc0/n151909 ));
  SLICE_1599 SLICE_1599( .D1(\tlc_data[1] ), .C1(\tlc_data[2] ), 
    .B1(\tlc_data[3] ), .A1(\tlc_data[0] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][0] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0] )
    , .F0(\tlc_data[0] ), .F1(\tlc0/n158861 ));
  SLICE_1600 SLICE_1600( .DI1(\tlc0/n241 ), .D1(\tlc0/n7_adj_49236 ), 
    .C1(\tlc0/bank_offset[0] ), .B1(\tlc0/n230_adj_49238 ), 
    .A1(\tlc0/n158206 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][2] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][2] )
    , .A0(\tlc_data[0] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154835 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[136] ), .F0(\tlc0/n108 ), 
    .F1(\tlc0/n241 ));
  SLICE_1601 SLICE_1601( .D1(\tlc_data[3] ), .C1(\tlc_data[1] ), 
    .B1(\tlc_data[2] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][1] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][1] )
    , .F0(\tlc_data[1] ), .F1(\tlc0/n220_adj_49486 ));
  SLICE_1602 SLICE_1602( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0] )
    , 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , .B1(\tlc_data[1] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][0] )
    , 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][0] )
    , .A0(\tlc_data[1] ), .F0(\tlc0/n175687 ), .F1(\tlc0/n69_adj_50302 ));
  SLICE_1603 SLICE_1603( .D1(\line_time_counter[22] ), .C1(n44), 
    .B1(\line_time[22] ), .D0(\line_time_counter[21] ), .C0(n42), 
    .B0(\line_time[21] ), .F0(n44), .F1(n46));
  SLICE_1604 SLICE_1604( .D1(n46), .C1(\line_time_counter[23] ), 
    .B1(\line_time[16] ), .A1(\line_time[23] ), .D0(\line_time_counter[23] ), 
    .C0(n46), .B0(\line_time[23] ), .A0(\line_time[22] ), .F0(n45072), 
    .F1(n45078));
  SLICE_1606 SLICE_1606( .D1(\tlc0/bank_offset[10] ), 
    .C1(\tlc0/n11_adj_49415 ), .B1(\tlc0/bank_offset[0] ), 
    .A1(\tlc0/bank_offset[9] ), .D0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n11_adj_49415 ), 
    .F1(\tlc0/n153658 ));
  SLICE_1607 SLICE_1607( .D1(\tlc0/n154514 ), .C1(\tlc0/n15 ), .B1(\tlc0/n8 ), 
    .A1(\tlc0/data[138] ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/n12_adj_50388 ), .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n15 ), 
    .F1(\tlc0/n228 ));
  SLICE_1608 SLICE_1608( .D1(\tlc0/n154127 ), .C1(\tlc0/n287_adj_50599 ), 
    .B1(\tlc0/n5_adj_49171 ), .A1(\tlc0/n4_adj_50598 ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/bank_offset[4] ), .F0(\tlc0/n287_adj_50599 ), 
    .F1(\tlc0/n154514 ));
  SLICE_1609 SLICE_1609( .D1(\tlc0/n8 ), .C1(\tlc0/n15_adj_49075 ), 
    .B1(\tlc0/data[136] ), .A1(\tlc0/n154514 ), .C0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/n12_adj_50388 ), .A0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n15_adj_49075 ), .F1(\tlc0/n238 ));
  SLICE_1610 SLICE_1610( .D1(\tlc0/n238 ), .C1(\tlc0/n243_adj_50589 ), 
    .B1(\tlc0/state_3__N_2519 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/n174351 ), .B0(\tlc0/n19_adj_49894 ), 
    .A0(\tlc0/n11_adj_49165 ), .F0(\tlc0/n243_adj_50589 ), .F1(\tlc0/n154835 ));
  SLICE_1611 SLICE_1611( .D1(\tlc0/n14_adj_49776 ), .C1(\tlc0/n153897 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49108 ), 
    .D0(\tlc0/n154127 ), .C0(\tlc0/n80 ), .B0(\tlc0/n153891 ), 
    .A0(\tlc0/data[459] ), .F0(\tlc0/n153897 ), .F1(\tlc0/n154978 ));
  SLICE_1613 SLICE_1613( .D1(\tlc0/data_2111__N_2568[6] ), 
    .C1(\tlc0/bank_offset[6] ), .B1(\tlc0/data_2111__N_2568[5] ), 
    .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n38 ), .F1(\tlc0/n185_adj_49938 ));
  SLICE_1614 SLICE_1614( .D1(\tlc0/bank_offset[8] ), 
    .C1(\tlc0/n183_adj_50878 ), .B1(\tlc0/n38 ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/n154127 ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n183_adj_50878 ), 
    .F1(\tlc0/n257_adj_50871 ));
  SLICE_1615 SLICE_1615( .D1(\tlc0/n13 ), .C1(\tlc0/n11 ), 
    .B1(\tlc0/bank_offset[3] ), .A1(\tlc0/bank_offset[2] ), .D0(\tlc0/n4 ), 
    .C0(\tlc0/n159 ), .B0(\tlc0/n150_adj_50236 ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n11 ), .F1(\tlc0/n187 ));
  SLICE_1616 SLICE_1616( .D1(\tlc0/n14_adj_49323 ), .C1(\tlc0/n13 ), 
    .B1(\tlc0/n9_adj_49301 ), .A1(\tlc0/n4 ), .C0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n13 ), .F1(\tlc0/n173844 ));
  SLICE_1617 SLICE_1617( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/data[287] ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/n158198 ), .D0(\tlc0/data[281] ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/n158198 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n173728 ), .F1(\tlc0/n173752 ));
  SLICE_1618 SLICE_1618( .D1(\tlc0/n8_adj_49856 ), .C1(\tlc0/n216_adj_50010 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), .D0(\tlc0/n173728 ), 
    .C0(\tlc0/n275_adj_50018 ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n216_adj_50010 ), 
    .F1(\tlc0/n154746 ));
  SLICE_1619 SLICE_1619( .D1(\tlc0/n55_adj_49736 ), .C1(\tlc0/n154241 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[2] ), .D0(\tlc0/n19 ), 
    .C0(\tlc0/bank_offset[10] ), .B0(\tlc0/n158525 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n154241 ), .F1(\tlc0/n58 ));
  SLICE_1621 SLICE_1621( .DI1(\tlc0/n160_adj_50561 ), .D1(\tlc0/data[18] ), 
    .C1(\tlc0/n187_adj_49083 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n158694 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/n11 ), 
    .A0(\tlc0/n13_adj_49082 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155148 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[18] ), 
    .F0(\tlc0/n187_adj_49083 ), .F1(\tlc0/n160_adj_50561 ));
  SLICE_1623 SLICE_1623( .D1(\tlc0/n11_adj_49523 ), .C1(\tlc0/n274_adj_49524 ), 
    .B1(\tlc0/data[220] ), .A1(\tlc0/n19_adj_49084 ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n19_adj_49084 ), .F1(\tlc0/n173525 ));
  SLICE_1624 SLICE_1624( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n174376 ), 
    .B1(\tlc0/n19_adj_49084 ), .A1(\tlc0/n11_adj_49165 ), 
    .D0(\tlc0/data[140] ), .C0(\tlc0/n14_adj_49285 ), 
    .B0(\tlc0/n13_adj_49583 ), .A0(\tlc0/n158532 ), .F0(\tlc0/n174376 ), 
    .F1(\tlc0/n233_adj_50898 ));
  SLICE_1625 SLICE_1625( .D1(\tlc0/n12_adj_50388 ), .B1(\tlc0/bank_offset[0] ), 
    .A1(\tlc0/bank_offset[1] ), .D0(\tlc0/n154514 ), .C0(\tlc0/data[139] ), 
    .B0(\tlc0/n15_adj_49086 ), .A0(\tlc0/n8 ), .F0(\tlc0/n218 ), 
    .F1(\tlc0/n15_adj_49086 ));
  SLICE_1628 SLICE_1628( .D1(\tlc0/bank_offset[3] ), 
    .C1(\tlc0/n266_adj_49676 ), .B1(\tlc0/bank_offset[2] ), 
    .D0(\tlc0/n260_adj_50001 ), .C0(\tlc0/n174593 ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A0(\tlc0/n250 ), 
    .F0(\tlc0/n266_adj_49676 ), .F1(\tlc0/n8_adj_49087 ));
  SLICE_1629 SLICE_1629( .D1(\tlc_data[2] ), .C1(\tlc_data[0] ), 
    .B1(\tlc_data[3] ), .A1(\tlc_data[1] ), .D0(\tlc_data[0] ), 
    .C0(\tlc_data[2] ), .B0(\tlc_data[1] ), .A0(\tlc_data[3] ), 
    .F0(\tlc0/n157 ), .F1(\tlc0/n93_adj_50381 ));
  SLICE_1630 SLICE_1630( .D1(\tlc_data[2] ), .C1(\tlc_data[3] ), 
    .B1(\tlc_data[0] ), .A1(\tlc_data[1] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][3] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][3] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , .F0(\tlc_data[3] ), .F1(\tlc0/n167458 ));
  SLICE_1631 SLICE_1631( .DI1(\tlc0/n253_adj_50465 ), .D1(\tlc0/data[280] ), 
    .C1(\tlc0/n12_adj_49100 ), .B1(\tlc0/n11_adj_49845 ), 
    .A1(\tlc0/n10_adj_49816 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/n158198 ), .A0(\tlc0/data[280] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154744 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[280] ), .F0(\tlc0/n173724 ), .F1(\tlc0/n253_adj_50465 ));
  SLICE_1633 SLICE_1633( .DI1(\tlc0/n150_adj_50571 ), .D1(\tlc0/n158694 ), 
    .C1(\tlc0/n177_adj_49090 ), .B1(\tlc0/data[19] ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/n11 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155147 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[19] ), .F0(\tlc0/n177_adj_49090 ), 
    .F1(\tlc0/n150_adj_50571 ));
  SLICE_1634 SLICE_1634( .D1(\tlc0/n10 ), .C1(\tlc0/n14_adj_50041 ), 
    .B1(\tlc0/n4 ), .A1(\tlc0/n8_adj_49369 ), .D0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n10 ), .F1(\tlc0/n173961 ));
  SLICE_1635 SLICE_1635( .D1(\tlc0/n274_adj_49524 ), .C1(\tlc0/n11_adj_49523 ), 
    .B1(\tlc0/n12 ), .A1(\tlc0/data[222] ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/bank_offset[1] ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n12 ), .F1(\tlc0/n173543 ));
  SLICE_1636 SLICE_1636( .D1(\tlc0/n12 ), .C1(\tlc0/n174401 ), 
    .B1(\tlc0/n11_adj_49165 ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/data[142] ), .C0(\tlc0/n158532 ), .B0(\tlc0/n13_adj_49583 ), 
    .A0(\tlc0/n14_adj_49302 ), .F0(\tlc0/n174401 ), .F1(\tlc0/n223_adj_50749 ));
  SLICE_1637 SLICE_1637( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n13_adj_49282 ), .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/n158257 ), 
    .D0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n10_adj_49091 ), 
    .F1(\tlc0/n173689 ));
  SLICE_1638 SLICE_1638( .D0(\tlc0/bank_offset[11] ), 
    .F0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ));
  SLICE_1639 SLICE_1639( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n174026 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/data[66] ), .C0(\tlc0/n18 ), 
    .A0(\tlc0/n17_adj_49093 ), .F0(\tlc0/n174026 ), .F1(\tlc0/n201_adj_50927 ));
  SLICE_1641 SLICE_1641( .DI1(\tlc0/n150_adj_50739 ), .D1(\tlc0/data[26] ), 
    .C1(\tlc0/n177_adj_49106 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n158694 ), 
    .D0(\tlc0/n11 ), .C0(\tlc0/n13_adj_49082 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[3] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155128 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[26] ), 
    .F0(\tlc0/n177_adj_49106 ), .F1(\tlc0/n150_adj_50739 ));
  SLICE_1642 SLICE_1642( .D1(\tlc0/n14_adj_49323 ), .C1(\tlc0/n9_adj_49301 ), 
    .B1(\tlc0/n13_adj_49082 ), .A1(\tlc0/n4 ), .D0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/bank_offset[0] ), .F0(\tlc0/n13_adj_49082 ), .F1(\tlc0/n173848 ));
  SLICE_1643 SLICE_1643( .D0(\tlc0/n14 ), .C0(\tlc0/n153899 ), 
    .B0(\tlc0/n13_adj_49108 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n154975 ));
  SLICE_1644 SLICE_1644( .D1(\tlc0/n14_adj_49294 ), .C1(\tlc0/n13_adj_49108 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n187_adj_49293 ), 
    .D0(\tlc0/bank_offset[10] ), .C0(\tlc0/bank_offset[9] ), 
    .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n13_adj_49108 ), 
    .F1(\tlc0/n155002 ));
  SLICE_1646 SLICE_1646( .C1(\tlc0/data_2111__N_2568[4] ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/n176369 ), .C0(\tlc0/n173112 ), .A0(\tlc_data[7] ), 
    .F0(\tlc0/data_2111__N_2568[4] ), .F1(\tlc0/n173333 ));
  SLICE_1647 SLICE_1647( .D1(\tlc0/bank_offset[0] ), 
    .C1(\tlc0/data_2111__N_2568[8] ), .B1(\tlc0/n11_adj_49111 ), 
    .A1(\tlc0/n5 ), .D0(\tlc0/bank_offset[8] ), .B0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n11_adj_49111 ), .F1(\tlc0/n18_adj_49124 ));
  SLICE_1648 SLICE_1648( .D1(\tlc0/bank_offset[0] ), .C1(\tlc0/n158542 ), 
    .B1(\tlc0/n54_adj_50866 ), .D0(\tlc0/data_2111__N_2568[8] ), 
    .C0(\tlc0/n11_adj_49111 ), .B0(\tlc0/n5 ), .A0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n18_adj_49387 ), .F1(\tlc0/n167315 ));
  SLICE_1649 SLICE_1649( .D1(\tlc0/n158212 ), .C1(\tlc0/state_3__N_2519 ), 
    .B1(\tlc0/n39 ), .A1(\tlc0/n158208 ), .D0(\tlc0/state[0] ), 
    .C0(\tlc0/state[1] ), .F0(\tlc0/state_3__N_2519 ), .F1(\tlc0/n167299 ));
  SLICE_1650 SLICE_1650( .D1(\tlc0/n8_adj_50683 ), .C1(\tlc0/n222_adj_50930 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n12_adj_49100 ), 
    .D0(\tlc0/n260_adj_50933 ), .C0(\tlc0/n4_adj_49627 ), 
    .B0(\tlc0/n4_adj_49479 ), .A0(\tlc0/n273_adj_50934 ), 
    .F0(\tlc0/n222_adj_50930 ), .F1(\tlc0/n154816 ));
  SLICE_1651 SLICE_1651( .DI1(\tlc0/n263_adj_50464 ), .D1(\tlc0/data[272] ), 
    .C1(\tlc0/n11_adj_49877 ), .B1(\tlc0/n10_adj_49816 ), 
    .A1(\tlc0/n12_adj_49100 ), .D0(\tlc0/n158198 ), .C0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/data[272] ), .A0(\tlc0/bank_offset[5] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154731 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[272] ), .F0(\tlc0/n173684 ), .F1(\tlc0/n263_adj_50464 ));
  SLICE_1654 SLICE_1654( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/data_2111__N_2568[10] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc_data[7] ), .C0(\tlc0/n158913 ), .B0(\tlc_data[6] ), 
    .A0(\tlc0/n63_adj_50224 ), .F0(\tlc0/data_2111__N_2568[10] ), 
    .F1(\tlc0/n173454 ));
  SLICE_1655 SLICE_1655( .DI1(\tlc0/n253_adj_50476 ), .D1(\tlc0/data[273] ), 
    .C1(\tlc0/n11_adj_49877 ), .B1(\tlc0/n10_adj_49816 ), 
    .A1(\tlc0/n9_adj_49361 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/data[273] ), .B0(\tlc0/n158198 ), .A0(\tlc0/bank_offset[7] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154732 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[273] ), .F0(\tlc0/n173693 ), .F1(\tlc0/n253_adj_50476 ));
  SLICE_1656 SLICE_1656( .D1(\tlc0/n8_adj_49608 ), .C1(\tlc0/n226_adj_50590 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n285_adj_50594 ), .B0(\tlc0/n173693 ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n226_adj_50590 ), 
    .F1(\tlc0/n154732 ));
  SLICE_1657 SLICE_1657( .D1(\tlc0/n10_adj_49156 ), .C1(\tlc0/n18_adj_49117 ), 
    .B1(\tlc0/bank_offset[1] ), .A1(\tlc0/bank_offset[2] ), .D0(\tlc0/n4 ), 
    .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/n4_adj_49116 ), 
    .A0(\tlc0/data_2111__N_2568[8] ), .F0(\tlc0/n18_adj_49117 ), 
    .F1(\tlc0/n72_adj_50095 ));
  SLICE_1660 SLICE_1660( .D1(\tlc0/n18_adj_49117 ), .C1(\tlc0/n17_adj_49118 ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n17_adj_49118 ), .F1(\tlc0/n94_adj_50469 ));
  SLICE_1661 SLICE_1661( .DI1(\tlc0/n160_adj_50578 ), .D1(\tlc0/data[20] ), 
    .C1(\tlc0/n187_adj_49122 ), .B1(\tlc0/n158694 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/n11 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155146 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[20] ), 
    .F0(\tlc0/n187_adj_49122 ), .F1(\tlc0/n160_adj_50578 ));
  SLICE_1662 SLICE_1662( .D1(\tlc0/n4 ), .C1(\tlc0/n12_adj_49100 ), 
    .B1(\tlc0/n9_adj_49301 ), .A1(\tlc0/n14_adj_49323 ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n12_adj_49100 ), .F1(\tlc0/n173840 ));
  SLICE_1663 SLICE_1663( .D1(\tlc0/n154127 ), .C1(\tlc0/n91 ), 
    .B1(\tlc0/n153891 ), .A1(\tlc0/data[457] ), .D0(\tlc0/n17_adj_49766 ), 
    .C0(\tlc0/n153908 ), .B0(\tlc0/bank_offset[0] ), .F0(\tlc0/n91 ), 
    .F1(\tlc0/n153899 ));
  SLICE_1664 SLICE_1664( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/bank_offset[5] ), .B1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n153891 ), .F1(\tlc0/n158669 ));
  SLICE_1666 SLICE_1666( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n173854 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/n173852 ), .D0(\tlc0/n18_adj_49124 ), 
    .C0(\tlc0/data[359] ), .B0(\tlc0/n158330 ), .A0(\tlc0/n12_adj_49767 ), 
    .F0(\tlc0/n173854 ), .F1(\tlc0/n200_adj_50232 ));
  SLICE_1667 SLICE_1667( .D1(\tlc0/bank_offset[3] ), .C1(\tlc0/n256 ), 
    .B1(\tlc0/bank_offset[2] ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .C0(\tlc0/n173390 ), 
    .B0(\tlc0/n153798 ), .A0(\tlc0/n253 ), .F0(\tlc0/n256 ), 
    .F1(\tlc0/n8_adj_49125 ));
  SLICE_1668 SLICE_1668( .D0(\tlc0/state_3__N_2519 ), 
    .C0(\tlc0/n219_adj_50915 ), .B0(\tlc0/n10 ), .A0(\tlc0/n8_adj_49125 ), 
    .F0(\tlc0/n154981 ));
  SLICE_1669 SLICE_1669( .D0(\tlc0/n13_adj_49108 ), .C0(\tlc0/n14_adj_49127 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n153898 ), .F0(\tlc0/n154977 ));
  SLICE_1670 SLICE_1670( .D1(\tlc0/bank_offset[2] ), 
    .C1(\tlc0/n206_adj_50600 ), .B1(\tlc0/bank_offset[1] ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/n246_adj_50809 ), 
    .C0(\tlc0/n306_adj_50810 ), .B0(\tlc0/n174104 ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n206_adj_50600 ), 
    .F1(\tlc0/n14_adj_49127 ));
  SLICE_1671 SLICE_1671( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/bank_offset[4] ), .B1(\tlc0/n174507 ), .A1(\tlc0/n174508 ), 
    .D0(\tlc0/bank_offset[10] ), .C0(\tlc0/bank_offset[9] ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n174507 ), .F1(\tlc0/n174510 ));
  SLICE_1673 SLICE_1673( .D1(\tlc0/data[458] ), .C1(\tlc0/n91_adj_49128 ), 
    .B1(\tlc0/n153891 ), .A1(\tlc0/n154127 ), .D0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/n153908 ), .A0(\tlc0/n17_adj_49748 ), .F0(\tlc0/n91_adj_49128 ), 
    .F1(\tlc0/n153898 ));
  SLICE_1675 SLICE_1675( .DI1(\tlc0/n253_adj_49880 ), 
    .D1(\tlc0/n10_adj_49816 ), .C1(\tlc0/n11_adj_49877 ), 
    .B1(\tlc0/n10_adj_49317 ), .A1(\tlc0/data[274] ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/n158198 ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/data[274] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154733 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[274] ), .F0(\tlc0/n173699 ), .F1(\tlc0/n253_adj_49880 ));
  SLICE_1676 SLICE_1676( .D1(\tlc0/n8_adj_49608 ), .C1(\tlc0/n226_adj_50525 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n173699 ), .C0(\tlc0/n285_adj_50526 ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n226_adj_50525 ), .F1(\tlc0/n154733 ));
  SLICE_1677 SLICE_1677( .D0(\tlc0/n13 ), .C0(\tlc0/n243 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n8_adj_49130 ), .F0(\tlc0/n154880 ));
  SLICE_1678 SLICE_1678( .D1(\tlc0/n277_adj_49955 ), 
    .B1(\tlc0/bank_offset[3] ), .A1(\tlc0/bank_offset[2] ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/n256_adj_49843 ), 
    .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n8_adj_49130 ), 
    .F1(\tlc0/n8_adj_49838 ));
  SLICE_1679 SLICE_1679( .D1(\tlc0/n225_adj_49131 ), 
    .C1(\tlc0/n172_adj_50123 ), .B1(\tlc0/n174228 ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n225_adj_49131 ), .B0(\tlc0/n150623 ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n240 ), .F1(\tlc0/n230_adj_49238 ));
  SLICE_1681 SLICE_1681( .DI1(\tlc0/n243_adj_49878 ), .D1(\tlc0/data[275] ), 
    .C1(\tlc0/n11_adj_49877 ), .B1(\tlc0/n10_adj_49816 ), .A1(\tlc0/n10 ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/n158198 ), .A0(\tlc0/data[275] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154739 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[275] ), 
    .F0(\tlc0/n173704 ), .F1(\tlc0/n243_adj_49878 ));
  SLICE_1683 SLICE_1683( .D1(\tlc0/n158532 ), .C1(\tlc0/n195 ), 
    .B1(\tlc0/n4_adj_49116 ), .A1(\tlc0/data[87] ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/n11_adj_49134 ), 
    .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n195 ), .F1(\tlc0/n165_adj_50593 ));
  SLICE_1684 SLICE_1684( .D1(\tlc0/bank_offset[3] ), .C1(\tlc0/n11_adj_49134 ), 
    .B1(\tlc0/n13 ), .A1(\tlc0/bank_offset[2] ), .D0(\tlc0/bank_offset[8] ), 
    .C0(\tlc0/n263_adj_50639 ), .B0(\tlc0/n149 ), .A0(\tlc0/n4 ), 
    .F0(\tlc0/n11_adj_49134 ), .F1(\tlc0/n205 ));
  SLICE_1686 SLICE_1686( .D1(\tlc0/bank_offset[3] ), .C1(\tlc0/n18_adj_49135 ), 
    .B1(\tlc0/n14_adj_49207 ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/n4_adj_49116 ), .C0(\tlc0/data_2111__N_2568[8] ), .B0(\tlc0/n4 ), 
    .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n18_adj_49135 ), .F1(\tlc0/n83 ));
  SLICE_1687 SLICE_1687( .D1(\tlc0/n235_adj_49984 ), 
    .C1(\tlc0/bank_offset[3] ), .A1(\tlc0/bank_offset[2] ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/n154432 ), 
    .B0(\tlc0/bank_offset[2] ), .F0(\tlc0/n16_adj_49138 ), 
    .F1(\tlc0/n8_adj_49985 ));
  SLICE_1688 SLICE_1688( .D1(\tlc0/n220_adj_49950 ), 
    .C1(\tlc0/n225_adj_49131 ), .B1(\tlc0/n167361 ), .A1(\tlc0/n407 ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/n158198 ), .B0(\tlc0/n158174 ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n167361 ), .F1(\tlc0/n154432 ));
  SLICE_1689 SLICE_1689( .D1(\tlc0/n11_adj_49523 ), .C1(\tlc0/n12_adj_49142 ), 
    .B1(\tlc0/data[221] ), .A1(\tlc0/n274_adj_49524 ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n12_adj_49142 ), .F1(\tlc0/n173534 ));
  SLICE_1691 SLICE_1691( .D1(\tlc0/data[219] ), .C1(\tlc0/n12_adj_49143 ), 
    .B1(\tlc0/n274_adj_49524 ), .A1(\tlc0/n11_adj_49523 ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n12_adj_49143 ), .F1(\tlc0/n173516 ));
  SLICE_1692 SLICE_1692( .D1(\tlc0/n12_adj_49143 ), .C1(\tlc0/n174366 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/n11_adj_49165 ), 
    .D0(\tlc0/data[139] ), .C0(\tlc0/n14_adj_49785 ), 
    .B0(\tlc0/n13_adj_49583 ), .A0(\tlc0/n158532 ), .F0(\tlc0/n174366 ), 
    .F1(\tlc0/n223_adj_50863 ));
  SLICE_1693 SLICE_1693( .D0(\tlc0/n210_adj_49146 ), .C0(\tlc0/n212 ), 
    .B0(\tlc0/bank_offset[5] ), .F0(\tlc0/n170 ));
  SLICE_1694 SLICE_1694( .D1(\tlc0/n49 ), .C1(\tlc0/n174176 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/data_2111__N_2568[9] ), .B0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n174176 ), .F1(\tlc0/n210_adj_49146 ));
  SLICE_1695 SLICE_1695( .DI1(\tlc0/n253_adj_49476 ), .D1(\tlc0/data[276] ), 
    .C1(\tlc0/n11_adj_49817 ), .B1(\tlc0/n10_adj_49816 ), 
    .A1(\tlc0/n12_adj_49100 ), .D0(\tlc0/n158198 ), .C0(\tlc0/data[276] ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[7] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154740 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[276] ), .F0(\tlc0/n173708 ), .F1(\tlc0/n253_adj_49476 ));
  SLICE_1697 SLICE_1697( .DI1(\tlc0/n243_adj_49399 ), .D1(\tlc0/data[277] ), 
    .C1(\tlc0/n9_adj_49361 ), .B1(\tlc0/n11_adj_49817 ), 
    .A1(\tlc0/n10_adj_49816 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/n158198 ), .A0(\tlc0/data[277] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154741 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[277] ), .F0(\tlc0/n173712 ), .F1(\tlc0/n243_adj_49399 ));
  SLICE_1698 SLICE_1698( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n216_adj_50143 ), .B1(\tlc0/n13 ), .A1(\tlc0/n8_adj_49246 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n275_adj_50147 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n173712 ), 
    .F0(\tlc0/n216_adj_50143 ), .F1(\tlc0/n154741 ));
  SLICE_1699 SLICE_1699( .D1(\tlc0/data_2111__N_2568[6] ), .C1(\tlc0/n174169 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/n4_adj_49147 ), 
    .D0(\tlc0/data_2111__N_2568[4] ), .C0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n174169 ), .F1(\tlc0/n193 ));
  SLICE_1701 SLICE_1701( .D1(\tlc0/n174152 ), .C1(\tlc0/bank_offset[6] ), 
    .B1(\tlc0/n13_adj_49148 ), .A1(\tlc0/n174153 ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/n158198 ), .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n174153 ), 
    .F1(\tlc0/n154509 ));
  SLICE_1702 SLICE_1702( .C1(\tlc0/bank_offset[8] ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/bank_offset[8] ), .C0(\tlc0/n251_adj_49940 ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n174152 ), .F1(\tlc0/n36 ));
  SLICE_1703 SLICE_1703( .D1(\tlc0/n174004 ), .C1(\tlc0/n174003 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/n174005 ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/data_2111__N_2568[9] ), 
    .F0(\tlc0/n51_adj_49149 ), .F1(\tlc0/n174002 ));
  SLICE_1704 SLICE_1704( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n68_adj_49185 ), 
    .B1(\tlc0/n51_adj_49149 ), .A1(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/data_2111__N_2568[7] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n68_adj_49185 ), .F1(\tlc0/n173360 ));
  SLICE_1705 SLICE_1705( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n243_adj_49151 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A1(\tlc0/n238_adj_49150 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/n174258 ), .B0(\tlc0/n19_adj_49164 ), .A0(\tlc0/n11_adj_49165 ), 
    .F0(\tlc0/n243_adj_49151 ), .F1(\tlc0/n154976 ));
  SLICE_1706 SLICE_1706( .D1(\tlc0/n12_adj_50388 ), .C1(\tlc0/bank_offset[0] ), 
    .A1(\tlc0/bank_offset[1] ), .D0(\tlc0/n154514 ), .C0(\tlc0/n15_adj_49247 ), 
    .B0(\tlc0/data[129] ), .A0(\tlc0/n10_adj_49385 ), 
    .F0(\tlc0/n238_adj_49150 ), .F1(\tlc0/n15_adj_49247 ));
  SLICE_1707 SLICE_1707( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n19 ), .B1(\tlc0/bank_offset[9] ), .D0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n19 ), 
    .F1(\tlc0/n4_adj_49152 ));
  SLICE_1708 SLICE_1708( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n10_adj_50329 ), .B1(\tlc0/bank_offset[1] ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/n158384 ), .C0(\tlc0/n55_adj_49736 ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/n4_adj_49152 ), 
    .F0(\tlc0/n10_adj_50329 ), .F1(\tlc0/n154331 ));
  SLICE_1710 SLICE_1710( .D1(\tlc0/n54940[0] ), .C1(\tlc0/bank_offset[7] ), 
    .B1(\tlc0/n54934[0] ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n4_adj_49153 ), 
    .F1(\tlc0/n54943[0] ));
  SLICE_1711 SLICE_1711( .C1(\tlc0/n246 ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/data_2111__N_2568[8] ), .C0(\tlc0/n34_adj_49442 ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/n154127 ), .F0(\tlc0/n246 ), 
    .F1(\tlc0/n174167 ));
  SLICE_1713 SLICE_1713( .DI1(\tlc0/n243_adj_49337 ), 
    .D1(\tlc0/n10_adj_49816 ), .C1(\tlc0/data[278] ), 
    .B1(\tlc0/n11_adj_49817 ), .A1(\tlc0/n10_adj_49317 ), 
    .D0(\tlc0/data[278] ), .C0(\tlc0/n158198 ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[5] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154742 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[278] ), 
    .F0(\tlc0/n173716 ), .F1(\tlc0/n243_adj_49337 ));
  SLICE_1714 SLICE_1714( .D1(\tlc0/n8_adj_49246 ), .C1(\tlc0/n216_adj_50723 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/n275_adj_50735 ), 
    .B0(\tlc0/n173716 ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n216_adj_50723 ), .F1(\tlc0/n154742 ));
  SLICE_1716 SLICE_1716( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/bank_offset[10] ), .B1(\tlc0/bank_offset[9] ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/bank_offset[0] ), .B0(\tlc0/n19 ), 
    .A0(\tlc0/n158747 ), .F0(\tlc0/n18_adj_49763 ), .F1(\tlc0/n158747 ));
  SLICE_1717 SLICE_1717( .D1(\tlc0/data_2111__N_2568[4] ), .C1(\tlc0/n173829 ), 
    .B1(\tlc0/n158174 ), .A1(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/data_2111__N_2568[5] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n173829 ), 
    .F1(\tlc0/n187_adj_49154 ));
  SLICE_1720 SLICE_1720( .D1(\tlc0/data_2111__N_2568[6] ), .C1(\tlc0/n153611 ), 
    .B1(\tlc0/n10_adj_49156 ), .A1(\tlc0/n158206 ), .D0(\tlc0/bank_offset[9] ), 
    .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/bank_offset[10] ), 
    .A0(\tlc0/n11_adj_49415 ), .F0(\tlc0/n153611 ), .F1(\tlc0/n80_adj_49133 ));
  SLICE_1722 SLICE_1722( .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/n260_adj_49518 ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n8_adj_49163 ));
  SLICE_1723 SLICE_1723( .C1(\tlc0/bank_offset[5] ), 
    .B1(\tlc0/bank_offset[7] ), .D0(\tlc0/n158198 ), .C0(\tlc0/data[282] ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n173732 ), .F1(\tlc0/n41_adj_50380 ));
  SLICE_1724 SLICE_1724( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n216_adj_50364 ), .B1(\tlc0/n13_adj_49082 ), 
    .A1(\tlc0/n8_adj_49856 ), .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/n275 ), 
    .B0(\tlc0/n173732 ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n216_adj_50364 ), .F1(\tlc0/n154751 ));
  SLICE_1725 SLICE_1725( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n289 ), 
    .B1(\tlc0/n173789 ), .A1(\tlc0/n173791 ), .D0(\tlc0/n158174 ), 
    .C0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/n158257 ), .F0(\tlc0/n289 ), 
    .F1(\tlc0/n359_adj_50826 ));
  SLICE_1728 SLICE_1728( .D1(\tlc0/data[209] ), .C1(\tlc0/n11_adj_49523 ), 
    .B1(\tlc0/n19_adj_49164 ), .A1(\tlc0/n274_adj_49524 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n19_adj_49164 ), .F1(\tlc0/n173411 ));
  SLICE_1729 SLICE_1729( .DI1(\tlc0/n233_adj_49217 ), .D1(\tlc0/data[283] ), 
    .C1(\tlc0/n10_adj_49816 ), .B1(\tlc0/n11_adj_49845 ), .A1(\tlc0/n10 ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/data[283] ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/n158198 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154753 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[283] ), .F0(\tlc0/n173736 ), .F1(\tlc0/n233_adj_49217 ));
  SLICE_1730 SLICE_1730( .D1(\tlc0/n8_adj_49856 ), .C1(\tlc0/n206_adj_50203 ), 
    .B1(\tlc0/n10 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n265_adj_50205 ), .B0(\tlc0/n173736 ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n206_adj_50203 ), 
    .F1(\tlc0/n154753 ));
  SLICE_1731 SLICE_1731( .D1(\tlc0/data[129] ), .C1(\tlc0/n14_adj_49168 ), 
    .B1(\tlc0/n13_adj_49167 ), .A1(\tlc0/n158532 ), .D0(\tlc0/n213_adj_49283 ), 
    .C0(\tlc0/bank_offset[1] ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n14_adj_49168 ), .F1(\tlc0/n174258 ));
  SLICE_1732 SLICE_1732( .D1(\tlc0/n158532 ), .C1(\tlc0/n14_adj_49284 ), 
    .B1(\tlc0/n13_adj_49167 ), .A1(\tlc0/data[128] ), 
    .D0(\tlc0/bank_offset[10] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[9] ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n13_adj_49167 ), .F1(\tlc0/n174232 ));
  SLICE_1733 SLICE_1733( .D0(\tlc0/n12_adj_49100 ), .C0(\tlc0/n243_adj_49175 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n8_adj_49176 ), .F0(\tlc0/n154863 ));
  SLICE_1734 SLICE_1734( .D1(\tlc0/n13_adj_49082 ), .C1(\tlc0/n8_adj_49176 ), 
    .B1(\tlc0/n233_adj_49819 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n256_adj_49843 ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n8_adj_49176 ), .F1(\tlc0/n154855 ));
  SLICE_1736 SLICE_1736( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/n194_adj_50668 ), .B1(\tlc0/n207 ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n207 ), .F1(\tlc0/n244_adj_50905 ));
  SLICE_1737 SLICE_1737( .DI1(\tlc0/n243_adj_49214 ), 
    .D1(\tlc0/n12_adj_49100 ), .C1(\tlc0/n11_adj_49818 ), 
    .B1(\tlc0/n10_adj_49816 ), .A1(\tlc0/data[284] ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/data[284] ), 
    .A0(\tlc0/bank_offset[5] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154754 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[284] ), 
    .F0(\tlc0/n173740 ), .F1(\tlc0/n243_adj_49214 ));
  SLICE_1738 SLICE_1738( .D1(\tlc0/n8_adj_49985 ), .C1(\tlc0/n216_adj_50078 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/n275_adj_50084 ), 
    .B0(\tlc0/n173740 ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n216_adj_50078 ), .F1(\tlc0/n154754 ));
  SLICE_1739 SLICE_1739( .C1(\tlc0/n248_adj_49179 ), 
    .B1(\tlc0/n195_adj_49180 ), .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n60 ), 
    .C0(\tlc0/n173802 ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n248_adj_49179 ), .F1(\tlc0/n201 ));
  SLICE_1740 SLICE_1740( .D1(\tlc0/n38_adj_49257 ), .C1(\tlc0/n173804 ), 
    .B1(\tlc0/data_2111__N_2568[1] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/bank_offset[5] ), .B0(\tlc0/data_2111__N_2568[0] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n173804 ), 
    .F1(\tlc0/n195_adj_49180 ));
  SLICE_1743 SLICE_1743( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n14_adj_49190 ), .B1(\tlc0/n153900 ), .A1(\tlc0/n13_adj_49108 ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/n206_adj_50600 ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n14_adj_49190 ), .F1(\tlc0/n154974 ));
  SLICE_1745 SLICE_1745( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/n203_adj_49192 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/data_2111__N_2568[0] ), 
    .A0(\tlc0/data_2111__N_2568[1] ), .F0(\tlc0/n203_adj_49192 ), 
    .F1(\tlc0/n173700 ));
  SLICE_1747 SLICE_1747( .DI1(\tlc0/n233_adj_49194 ), 
    .D1(\tlc0/n10_adj_49816 ), .C1(\tlc0/n11_adj_49818 ), 
    .B1(\tlc0/n9_adj_49361 ), .A1(\tlc0/data[285] ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/n158198 ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/data[285] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154755 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[285] ), .F0(\tlc0/n173744 ), .F1(\tlc0/n233_adj_49194 ));
  SLICE_1748 SLICE_1748( .D1(\tlc0/n8_adj_49985 ), .C1(\tlc0/n206_adj_50819 ), 
    .B1(\tlc0/n13 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n265_adj_50822 ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/n173744 ), .F0(\tlc0/n206_adj_50819 ), .F1(\tlc0/n154755 ));
  SLICE_1749 SLICE_1749( .D1(\tlc0/n173991 ), .C1(\tlc0/n8_adj_49331 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n317_adj_50450 ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .C0(\tlc0/n158257 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n158251 ), .F0(\tlc0/n173991 ), 
    .F1(\tlc0/n321_adj_50448 ));
  SLICE_1750 SLICE_1750( .D1(\tlc0/n158257 ), .C1(\tlc0/n158251 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n158251 ), .F1(\tlc0/n167455 ));
  SLICE_1751 SLICE_1751( .D1(\tlc0/data[456] ), .C1(\tlc0/n102 ), 
    .B1(\tlc0/n153891 ), .A1(\tlc0/n154127 ), .D0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/n17_adj_49766 ), .A0(\tlc0/n153908 ), .F0(\tlc0/n102 ), 
    .F1(\tlc0/n153900 ));
  SLICE_1753 SLICE_1753( .DI1(\tlc0/n233_adj_49193 ), 
    .D1(\tlc0/n10_adj_49816 ), .C1(\tlc0/data[286] ), 
    .B1(\tlc0/n10_adj_49317 ), .A1(\tlc0/n11_adj_49818 ), .D0(\tlc0/n158198 ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/data[286] ), 
    .A0(\tlc0/bank_offset[7] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154756 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[286] ), 
    .F0(\tlc0/n173748 ), .F1(\tlc0/n233_adj_49193 ));
  SLICE_1754 SLICE_1754( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n206_adj_50519 ), .B1(\tlc0/n13_adj_49082 ), 
    .A1(\tlc0/n8_adj_49985 ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n265_adj_50534 ), .B0(\tlc0/n173748 ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n206_adj_50519 ), 
    .F1(\tlc0/n154756 ));
  SLICE_1755 SLICE_1755( .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/n51_adj_49204 ), .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/n153969 ), 
    .F0(\tlc0/n154383 ));
  SLICE_1756 SLICE_1756( .D1(\tlc0/bank_offset[3] ), 
    .C1(\tlc0/bank_offset[8] ), .B1(\tlc0/n154162 ), .A1(\tlc0/n45_adj_50901 ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/n153471 ), .B0(\tlc0/n158227 ), 
    .A0(\tlc0/n8_adj_50796 ), .F0(\tlc0/n45_adj_50901 ), 
    .F1(\tlc0/n51_adj_49204 ));
  SLICE_1757 SLICE_1757( .D1(\tlc0/n4_adj_49116 ), .C1(\tlc0/n215 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/data[88] ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/n11_adj_49134 ), .F0(\tlc0/n215 ), .F1(\tlc0/n185_adj_50817 ));
  SLICE_1759 SLICE_1759( .D1(\tlc0/n39 ), .C1(\tlc0/n11_adj_49157 ), 
    .B1(\tlc0/n11_adj_49208 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n11_adj_49208 ), .C0(\tlc0/n39 ), .B0(\tlc0/state_3__N_2519 ), 
    .A0(\tlc0/n14_adj_49207 ), .F0(\tlc0/n153811 ), .F1(\tlc0/n154344 ));
  SLICE_1760 SLICE_1760( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n23_adj_50881 ), 
    .B1(\tlc0/n36_adj_50880 ), .A1(\tlc0/n154127 ), .D0(\tlc0/n34_adj_49446 ), 
    .C0(\tlc0/n167455 ), .B0(\tlc0/n4 ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n23_adj_50881 ), 
    .F1(\tlc0/n39 ));
  SLICE_1761 SLICE_1761( .D1(\tlc0/data[32] ), .C1(\tlc0/n210_adj_49210 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/n4_adj_49116 ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/n11_adj_49209 ), .F0(\tlc0/n210_adj_49210 ), 
    .F1(\tlc0/n180_adj_50821 ));
  SLICE_1764 SLICE_1764( .D1(\tlc0/n10 ), .C1(\tlc0/n140 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n8_adj_49221 ), 
    .D0(\tlc0/n4_adj_49116 ), .C0(\tlc0/n170_adj_49865 ), .B0(\tlc0/data[47] ), 
    .A0(\tlc0/n158532 ), .F0(\tlc0/n140 ), .F1(\tlc0/n155100 ));
  SLICE_1765 SLICE_1765( .D1(\tlc0/n11_adj_49157 ), .C1(\tlc0/n39 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n158200 ), .D0(\tlc0/n39 ), 
    .C0(\tlc0/n158200 ), .B0(\tlc0/n14_adj_49207 ), 
    .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n153810 ), .F1(\tlc0/n154118 ));
  SLICE_1766 SLICE_1766( .D1(\tlc0/bank_offset[8] ), 
    .C1(\tlc0/bank_offset[3] ), .B1(\tlc0/n14_adj_49207 ), 
    .A1(\tlc0/n18_adj_49117 ), .C0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n14_adj_49207 ), 
    .F1(\tlc0/n72_adj_49219 ));
  SLICE_1767 SLICE_1767( .D1(\tlc0/data_2111__N_2568[6] ), 
    .C1(\tlc0/n10_adj_49156 ), .B1(\tlc0/n153611 ), .A1(\tlc0/n14_adj_49207 ), 
    .D0(\tlc0/bank_offset[8] ), .B0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n10_adj_49156 ), .F1(\tlc0/n68_adj_49222 ));
  SLICE_1770 SLICE_1770( .D1(\tlc0/n173112 ), .C1(\tlc_data[7] ), 
    .B1(\tlc0/n176369 ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n173112 ), .B0(\tlc_data[7] ), 
    .A0(\tlc0/n176369 ), .F0(\tlc0/n60 ), .F1(\tlc0/n60_adj_50117 ));
  SLICE_1771 SLICE_1771( .D0(\tlc0/n14_adj_49224 ), .C0(\tlc0/n153901 ), 
    .B0(\tlc0/n158380 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154973 ));
  SLICE_1772 SLICE_1772( .D1(\tlc0/n13_adj_49108 ), .C1(\tlc0/n14_adj_49224 ), 
    .B1(\tlc0/n153893 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/n206_adj_50600 ), 
    .F0(\tlc0/n14_adj_49224 ), .F1(\tlc0/n154985 ));
  SLICE_1774 SLICE_1774( .D1(\tlc0/n8_adj_49985 ), .C1(\tlc0/n196 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n10 ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n255_adj_50061 ), .B0(\tlc0/n173752 ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n196 ), .F1(\tlc0/n154757 ));
  SLICE_1775 SLICE_1775( .D1(\tlc0/data_2111__N_2568[2] ), 
    .C1(\tlc0/bank_offset[6] ), .B1(\tlc0/data_2111__N_2568[6] ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/data_2111__N_2568[6] ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/data_2111__N_2568[2] ), 
    .F0(\tlc0/n206 ), .F1(\tlc0/n78017[0] ));
  SLICE_1777 SLICE_1777( .D1(\tlc0/n154127 ), .C1(\tlc0/n80_adj_49225 ), 
    .B1(\tlc0/n153891 ), .A1(\tlc0/data[455] ), .C0(\tlc0/n12_adj_49767 ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/n153908 ), .F0(\tlc0/n80_adj_49225 ), 
    .F1(\tlc0/n153901 ));
  SLICE_1779 SLICE_1779( .D1(\tlc0/data[33] ), .C1(\tlc0/n200_adj_49226 ), 
    .B1(\tlc0/n4_adj_49116 ), .A1(\tlc0/n158532 ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/n13 ), .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/n11_adj_49209 ), 
    .F0(\tlc0/n200_adj_49226 ), .F1(\tlc0/n170_adj_50827 ));
  SLICE_1781 SLICE_1781( .DI1(\tlc0/n233 ), .D1(\tlc0/data[279] ), 
    .C1(\tlc0/n10 ), .B1(\tlc0/n10_adj_49816 ), .A1(\tlc0/n11_adj_49817 ), 
    .D0(\tlc0/n158198 ), .C0(\tlc0/data[279] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[7] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154743 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[279] ), 
    .F0(\tlc0/n173720 ), .F1(\tlc0/n233 ));
  SLICE_1782 SLICE_1782( .D1(\tlc0/n8_adj_49246 ), .C1(\tlc0/n206_adj_50363 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n10 ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n265_adj_50368 ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/n173720 ), .F0(\tlc0/n206_adj_50363 ), .F1(\tlc0/n154743 ));
  SLICE_1783 SLICE_1783( .D1(\tlc0/data[34] ), .C1(\tlc0/n200_adj_49227 ), 
    .B1(\tlc0/n4_adj_49116 ), .A1(\tlc0/n158532 ), .D0(\tlc0/n11_adj_49209 ), 
    .C0(\tlc0/n13_adj_49082 ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n200_adj_49227 ), 
    .F1(\tlc0/n170_adj_50828 ));
  SLICE_1785 SLICE_1785( .D1(\tlc0/fifo_counter[5] ), 
    .C1(\tlc0/fifo_counter[4] ), .B1(\tlc0/bank_offset[2] ), 
    .A1(\tlc0/n12_adj_49230 ), .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/fifo_counter[7] ), .B0(\tlc0/n10 ), .A0(\tlc0/fifo_counter[6] ), 
    .F0(\tlc0/n12_adj_49230 ), .F1(\tlc0/n153483 ));
  SLICE_1787 SLICE_1787( .D1(\tlc0/n185_adj_49232 ), 
    .C1(\tlc0/n190_adj_49233 ), .B1(\tlc0/bank_offset[7] ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n173886 ), .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/n173884 ), 
    .F0(\tlc0/n190_adj_49233 ), .F1(\tlc0/n154862 ));
  SLICE_1788 SLICE_1788( .D1(\tlc0/data[367] ), .C1(\tlc0/n14_adj_49514 ), 
    .B1(\tlc0/n10 ), .A1(\tlc0/n12_adj_49113 ), .D0(\tlc0/n225_adj_49131 ), 
    .C0(\tlc0/n4_adj_49274 ), .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/n158314 ), 
    .F0(\tlc0/n14_adj_49514 ), .F1(\tlc0/n185_adj_49232 ));
  SLICE_1789 SLICE_1789( .D1(\tlc0/data[35] ), .C1(\tlc0/n190_adj_49239 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/n4_adj_49116 ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/n11_adj_49209 ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n190_adj_49239 ), 
    .F1(\tlc0/n160_adj_50829 ));
  SLICE_1791 SLICE_1791( .D0(\tlc0/n8_adj_49246 ), .C0(\tlc0/n226_adj_49245 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n154740 ));
  SLICE_1792 SLICE_1792( .C1(\tlc0/n235_adj_49984 ), 
    .B1(\tlc0/bank_offset[2] ), .A1(\tlc0/bank_offset[3] ), 
    .D0(\tlc0/n173677 ), .C0(\tlc0/n303 ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A0(\tlc0/n153798 ), 
    .F0(\tlc0/n235_adj_49984 ), .F1(\tlc0/n8_adj_49246 ));
  SLICE_1793 SLICE_1793( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n228_adj_49248 ), .B1(\tlc0/n233_adj_50077 ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n15_adj_49247 ), .C0(\tlc0/n8 ), 
    .B0(\tlc0/n154514 ), .A0(\tlc0/data[137] ), .F0(\tlc0/n228_adj_49248 ), 
    .F1(\tlc0/n154780 ));
  SLICE_1795 SLICE_1795( .D1(\tlc0/n19_adj_49252 ), .C1(\tlc0/n11_adj_49523 ), 
    .B1(\tlc0/n274_adj_49524 ), .A1(\tlc0/data[218] ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n19_adj_49252 ), .F1(\tlc0/n173510 ));
  SLICE_1796 SLICE_1796( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n209 ), 
    .B1(\tlc0/n204_adj_50159 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n11_adj_49914 ), .C0(\tlc0/n173955 ), .B0(\tlc0/n19_adj_49252 ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n209 ), .F1(\tlc0/n154902 ));
  SLICE_1798 SLICE_1798( .D1(\tlc0/bank_offset[3] ), 
    .C1(\tlc0/bank_offset[8] ), .B1(\tlc0/n11_adj_49157 ), 
    .A1(\tlc0/n18_adj_49135 ), .D0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/bank_offset[2] ), .F0(\tlc0/n11_adj_49157 ), .F1(\tlc0/n72 ));
  SLICE_1799 SLICE_1799( .D1(\tlc0/data[36] ), .C1(\tlc0/n200_adj_49254 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/n4_adj_49116 ), .D0(\tlc0/n11_adj_49209 ), 
    .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n200_adj_49254 ), 
    .F1(\tlc0/n170_adj_50833 ));
  SLICE_1801 SLICE_1801( .D1(\tlc0/data[37] ), .C1(\tlc0/n190_adj_49255 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/n4_adj_49116 ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/n11_adj_49209 ), .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/n13 ), 
    .F0(\tlc0/n190_adj_49255 ), .F1(\tlc0/n160_adj_50839 ));
  SLICE_1803 SLICE_1803( .D1(\tlc0/n158532 ), .C1(\tlc0/n190_adj_49256 ), 
    .B1(\tlc0/n4_adj_49116 ), .A1(\tlc0/data[38] ), .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/n13_adj_49082 ), .B0(\tlc0/n11_adj_49209 ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n190_adj_49256 ), 
    .F1(\tlc0/n160_adj_50843 ));
  SLICE_1806 SLICE_1806( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n173605 ), 
    .B1(\tlc0/n38_adj_49257 ), .A1(\tlc0/data_2111__N_2568[10] ), 
    .D0(\tlc0/data_2111__N_2568[9] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n173605 ), .F1(\tlc0/n164 ));
  SLICE_1808 SLICE_1808( .D1(\tlc0/n10 ), .C1(\tlc0/n4 ), 
    .B1(\tlc0/n14_adj_49323 ), .A1(\tlc0/n8_adj_49369 ), 
    .D0(\tlc0/n12_adj_49113 ), .C0(\tlc0/n14_adj_49323 ), .B0(\tlc0/n4 ), 
    .A0(\tlc0/n10 ), .F0(\tlc0/n173884 ), .F1(\tlc0/n173868 ));
  SLICE_1809 SLICE_1809( .D1(\tlc0/n18_adj_49124 ), .C1(\tlc0/n17_adj_49258 ), 
    .B1(\tlc0/n158330 ), .A1(\tlc0/data[367] ), .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[9] ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n17_adj_49258 ), .F1(\tlc0/n173886 ));
  SLICE_1810 SLICE_1810( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/bank_offset[9] ), .B1(\tlc0/bank_offset[10] ), 
    .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .B0(\tlc0/bank_offset[9] ), .A0(\tlc0/bank_offset[10] ), 
    .F0(\tlc0/n158330 ), .F1(\tlc0/n158436 ));
  SLICE_1811 SLICE_1811( .D1(\tlc0/data[39] ), .C1(\tlc0/n180_adj_49263 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/n4_adj_49116 ), .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/n11_adj_49209 ), .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/n10 ), 
    .F0(\tlc0/n180_adj_49263 ), .F1(\tlc0/n150_adj_50845 ));
  SLICE_1813 SLICE_1813( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n243_adj_49265 ), .B1(\tlc0/n238_adj_49264 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .D0(\tlc0/n19_adj_49278 ), 
    .C0(\tlc0/n174285 ), .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/n11_adj_49165 ), 
    .F0(\tlc0/n243_adj_49265 ), .F1(\tlc0/n154960 ));
  SLICE_1814 SLICE_1814( .DI1(\tlc0/n241_adj_49541 ), .D1(\tlc0/n158332 ), 
    .C1(\tlc0/n230_adj_49238 ), .B1(\tlc0/bank_offset[0] ), 
    .A1(\tlc0/n14_adj_49207 ), .D0(\tlc0/n15_adj_49075 ), 
    .C0(\tlc0/data[132] ), .B0(\tlc0/n9 ), .A0(\tlc0/n154514 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154960 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[132] ), .F0(\tlc0/n238_adj_49264 ), 
    .F1(\tlc0/n241_adj_49541 ));
  SLICE_1815 SLICE_1815( .D1(\tlc0/n175_adj_49266 ), 
    .C1(\tlc0/bank_offset[9] ), .A1(\tlc0/n16_adj_50295 ), 
    .D0(\tlc0/data_2111__N_2568[10] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/data_2111__N_2568[9] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n175_adj_49266 ), .F1(\tlc0/n174000 ));
  SLICE_1816 SLICE_1816( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n192 ), 
    .B1(\tlc0/n175_adj_49266 ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/data_2111__N_2568[6] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/data_2111__N_2568[5] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n192 ), .F1(\tlc0/n314 ));
  SLICE_1817 SLICE_1817( .D1(\tlc0/data[40] ), .C1(\tlc0/n200_adj_49267 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/n4_adj_49116 ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/n11_adj_49209 ), .F0(\tlc0/n200_adj_49267 ), 
    .F1(\tlc0/n170_adj_50847 ));
  SLICE_1819 SLICE_1819( .D0(\tlc0/n14_adj_49270 ), .C0(\tlc0/n153902 ), 
    .B0(\tlc0/n158380 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154972 ));
  SLICE_1820 SLICE_1820( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n14_adj_49270 ), .B1(\tlc0/n153894 ), .A1(\tlc0/n13_adj_49108 ), 
    .D0(\tlc0/n206_adj_50600 ), .C0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n14_adj_49270 ), .F1(\tlc0/n154983 ));
  SLICE_1821 SLICE_1821( .D1(\tlc0/data[454] ), .C1(\tlc0/n91_adj_49271 ), 
    .B1(\tlc0/n154127 ), .A1(\tlc0/n153891 ), .D0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/n153908 ), .A0(\tlc0/n12_adj_49767 ), .F0(\tlc0/n91_adj_49271 ), 
    .F1(\tlc0/n153902 ));
  SLICE_1823 SLICE_1823( .D1(\tlc0/n1 ), .C1(\tlc0/n173819 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n173818 ), .D0(\tlc0/n315 ), 
    .C0(\tlc0/n232_adj_49281 ), .B0(\tlc0/n178_adj_49280 ), 
    .A0(\tlc0/n13_adj_49282 ), .F0(\tlc0/n173819 ), .F1(\tlc0/n4_adj_49274 ));
  SLICE_1826 SLICE_1826( .D1(\tlc0/n8_adj_49582 ), .C1(\tlc0/n175_adj_50844 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), .D0(\tlc0/n4_adj_49116 ), 
    .C0(\tlc0/n205 ), .B0(\tlc0/n158532 ), .A0(\tlc0/data[89] ), 
    .F0(\tlc0/n175_adj_50844 ), .F1(\tlc0/n155042 ));
  SLICE_1827 SLICE_1827( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n174012 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n174011 ), 
    .D0(\tlc0/data_2111__N_2568[2] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/bank_offset[7] ), .F0(\tlc0/n174012 ), .F1(\tlc0/n174005 ));
  SLICE_1830 SLICE_1830( .D1(\tlc0/n11_adj_49523 ), .C1(\tlc0/n274_adj_49524 ), 
    .B1(\tlc0/data[212] ), .A1(\tlc0/n19_adj_49278 ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n19_adj_49278 ), .F1(\tlc0/n173446 ));
  SLICE_1832 SLICE_1832( .D1(\tlc0/n236_adj_49334 ), .C1(\tlc0/n13_adj_49282 ), 
    .B1(\tlc0/n5_adj_49913 ), .A1(\tlc0/bank_offset[9] ), 
    .D0(\tlc0/bank_offset[7] ), .B0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n13_adj_49282 ), .F1(\tlc0/n173983 ));
  SLICE_1833 SLICE_1833( .D1(\tlc0/n13_adj_49583 ), .C1(\tlc0/n14_adj_49284 ), 
    .B1(\tlc0/data[136] ), .A1(\tlc0/n158532 ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/n213_adj_49283 ), .B0(\tlc0/bank_offset[1] ), 
    .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n14_adj_49284 ), .F1(\tlc0/n174351 ));
  SLICE_1835 SLICE_1835( .D1(\tlc0/data[132] ), .C1(\tlc0/n14_adj_49285 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/n13_adj_49167 ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/bank_offset[1] ), .B0(\tlc0/n213_adj_49283 ), 
    .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n14_adj_49285 ), .F1(\tlc0/n174285 ));
  SLICE_1836 SLICE_1836( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n4 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n158532 ), .F1(\tlc0/n173789 ));
  SLICE_1838 SLICE_1838( .C0(\tlc0/n247_adj_49469 ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n8_adj_49287 ));
  SLICE_1839 SLICE_1839( .D0(\tlc0/state[0] ), .C0(\tlc0/n11_adj_49289 ), 
    .B0(\tlc0/state[1] ), .A0(\tlc0/n19_adj_49288 ), .F0(\tlc0/n154150 ));
  SLICE_1840 SLICE_1840( .D1(\tlc0/data[479] ), .C1(\tlc0/n14_adj_49347 ), 
    .A1(\tlc0/n19_adj_49288 ), .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/bank_offset[1] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n19_adj_49288 ), 
    .F1(\tlc0/n167_adj_50900 ));
  SLICE_1841 SLICE_1841( .C1(\tlc0/n172124 ), .B1(\tlc0/bank_offset[1] ), 
    .A1(\tlc0/n54 ), .D0(\tlc0/state[0] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A0(\tlc0/state[1] ), 
    .F0(\tlc0/n172124 ), .F1(\tlc0/n167311 ));
  SLICE_1845 SLICE_1845( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n154506 ), 
    .A1(\tlc0/bank_offset[8] ), .D0(\tlc0/n4_adj_49147 ), 
    .C0(\tlc0/bank_offset[9] ), .B0(\tlc0/bank_offset[10] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n154506 ), 
    .F1(\tlc0/n232_adj_49281 ));
  SLICE_1849 SLICE_1849( .D1(\tlc0/n158212 ), .C1(\tlc0/n48 ), 
    .B1(\tlc0/n154162 ), .A1(\tlc0/bank_offset[8] ), .D0(\tlc0/n158390 ), 
    .C0(\tlc0/n6_adj_49312 ), .B0(\tlc0/n174495 ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n48 ), .F1(\tlc0/n54 ));
  SLICE_1850 SLICE_1850( .C1(\tlc0/bank_offset[10] ), 
    .A1(\tlc0/n41_adj_50618 ), .D0(\tlc0/bank_offset[10] ), 
    .C0(\tlc0/n48_adj_50492 ), .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n154162 ), 
    .F1(\tlc0/n6_adj_50638 ));
  SLICE_1851 SLICE_1851( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n198 ), 
    .B1(\tlc0/n9_adj_49301 ), .A1(\tlc0/n12_adj_49100 ), 
    .D0(\tlc0/n195_adj_50768 ), .C0(\tlc0/n173983 ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A0(\tlc0/n158257 ), 
    .F0(\tlc0/n198 ), .F1(\tlc0/n172077 ));
  SLICE_1853 SLICE_1853( .D1(\tlc0/n158532 ), .C1(\tlc0/n14_adj_49302 ), 
    .B1(\tlc0/n13_adj_49167 ), .A1(\tlc0/data[134] ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/n213_adj_49283 ), 
    .F0(\tlc0/n14_adj_49302 ), .F1(\tlc0/n174312 ));
  SLICE_1855 SLICE_1855( .D0(\tlc0/n14_adj_49303 ), .C0(\tlc0/n153903 ), 
    .B0(\tlc0/n158380 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154971 ));
  SLICE_1856 SLICE_1856( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n14_adj_49303 ), .B1(\tlc0/n153895 ), .A1(\tlc0/n13_adj_49108 ), 
    .D0(\tlc0/n206_adj_50600 ), .C0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n14_adj_49303 ), .F1(\tlc0/n154982 ));
  SLICE_1857 SLICE_1857( .D0(\tlc0/n8_adj_49306 ), .C0(\tlc0/n203_adj_49305 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13 ), .F0(\tlc0/n155013 ));
  SLICE_1858 SLICE_1858( .B1(\tlc0/bank_offset[3] ), 
    .A1(\tlc0/bank_offset[10] ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/n260_adj_49828 ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n8_adj_49306 ), .F1(\tlc0/n158454 ));
  SLICE_1859 SLICE_1859( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n174037 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n174036 ), 
    .D0(\tlc0/n191 ), .C0(\tlc0/n4_adj_49332 ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n174037 ), .F1(\tlc0/n155072 ));
  SLICE_1860 SLICE_1860( .D1(\tlc0/n11_adj_49237 ), .C1(\tlc0/n153652 ), 
    .B1(\tlc0/bank_offset[0] ), .A1(\tlc0/n158227 ), 
    .D0(\tlc0/n203_adj_49192 ), .C0(\tlc0/bank_offset[10] ), .B0(\tlc0/n254 ), 
    .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n153652 ), .F1(\tlc0/n174036 ));
  SLICE_1861 SLICE_1861( .D1(\tlc0/n154127 ), .C1(\tlc0/n91_adj_49309 ), 
    .B1(\tlc0/n153891 ), .A1(\tlc0/data[453] ), .D0(\tlc0/n17_adj_49775 ), 
    .B0(\tlc0/n153908 ), .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n91_adj_49309 ), 
    .F1(\tlc0/n153903 ));
  SLICE_1864 SLICE_1864( .D1(\tlc0/n158384 ), .C1(\tlc0/n35_adj_50580 ), 
    .B1(\tlc0/n158347 ), .A1(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n35_adj_50580 ), .F1(\tlc0/n174495 ));
  SLICE_1865 SLICE_1865( .D1(\tlc0/n13_adj_49583 ), .C1(\tlc0/n14_adj_49313 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/data[138] ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/n213_adj_49283 ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n14_adj_49313 ), .F1(\tlc0/n174359 ));
  SLICE_1866 SLICE_1866( .D1(\tlc0/n11_adj_49165 ), .C1(\tlc0/n174263 ), 
    .B1(\tlc0/n12_adj_50296 ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/data[130] ), .C0(\tlc0/n158532 ), .B0(\tlc0/n14_adj_49313 ), 
    .A0(\tlc0/n13_adj_49167 ), .F0(\tlc0/n174263 ), .F1(\tlc0/n243_adj_50415 ));
  SLICE_1867 SLICE_1867( .C1(\tlc0/n154476 ), .B1(\tlc0/bank_offset[2] ), 
    .A1(\tlc0/bank_offset[3] ), .D0(\tlc0/n278_adj_50233 ), 
    .C0(\tlc0/n359_adj_50826 ), .B0(\tlc0/bank_offset[8] ), 
    .A0(\tlc0/n221_adj_50268 ), .F0(\tlc0/n154476 ), .F1(\tlc0/n16_adj_49314 ));
  SLICE_1869 SLICE_1869( .D1(\tlc0/n158532 ), .C1(\tlc0/n205_adj_49315 ), 
    .B1(\tlc0/n4_adj_49116 ), .A1(\tlc0/data[90] ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/n11_adj_49134 ), 
    .A0(\tlc0/n13_adj_49082 ), .F0(\tlc0/n205_adj_49315 ), 
    .F1(\tlc0/n175_adj_50402 ));
  SLICE_1871 SLICE_1871( .D1(\tlc0/data_2111__N_2568[8] ), 
    .C1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/data_2111__N_2568[8] ), .B0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n68 ), .F1(\tlc0/n173374 ));
  SLICE_1872 SLICE_1872( .D1(\tlc0/n68 ), .C1(\tlc0/n54_adj_50197 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/data_2111__N_2568[7] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n54_adj_50197 ), .F1(\tlc0/n173915 ));
  SLICE_1873 SLICE_1873( .D1(\tlc0/n9_adj_49301 ), .C1(\tlc0/n13_adj_49082 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n252 ), .D0(\tlc0/n198 ), 
    .C0(\tlc0/state_3__N_2519 ), .B0(\tlc0/n13_adj_49082 ), 
    .A0(\tlc0/n9_adj_49301 ), .F0(\tlc0/n172031 ), .F1(\tlc0/n172025 ));
  SLICE_1874 SLICE_1874( .D1(\tlc0/bank_offset[0] ), .C1(\tlc0/n43_adj_49858 ), 
    .B1(\tlc0/n9_adj_49301 ), .A1(\tlc0/n172388 ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/bank_offset[3] ), .F0(\tlc0/n9_adj_49301 ), .F1(\tlc0/n154320 ));
  SLICE_1875 SLICE_1875( .D1(\tlc0/n258_adj_49320 ), .C1(\tlc0/n173679 ), 
    .B1(\tlc0/n158257 ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/data_2111__N_2568[0] ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/n8_adj_49331 ), .F0(\tlc0/n173679 ), 
    .F1(\tlc0/n173677 ));
  SLICE_1877 SLICE_1877( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n81 ), 
    .B1(\tlc0/n10_adj_49091 ), .A1(\tlc0/n173835 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/data_2111__N_2568[9] ), .F0(\tlc0/n81 ), 
    .F1(\tlc0/n14_adj_49323 ));
  SLICE_1878 SLICE_1878( .D1(\tlc0/n4 ), .C1(\tlc0/n14_adj_49323 ), 
    .B1(\tlc0/n8_adj_49369 ), .A1(\tlc0/n13 ), .D0(\tlc0/n13 ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n14_adj_49323 ), .A0(\tlc0/n4 ), 
    .F0(\tlc0/n173876 ), .F1(\tlc0/n173860 ));
  SLICE_1879 SLICE_1879( .D0(\tlc0/n14_adj_49329 ), .C0(\tlc0/n153904 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n158380 ), .F0(\tlc0/n154970 ));
  SLICE_1880 SLICE_1880( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n14_adj_49329 ), .B1(\tlc0/n153896 ), .A1(\tlc0/n13_adj_49108 ), 
    .D0(\tlc0/n206_adj_50600 ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n14_adj_49329 ), .F1(\tlc0/n154980 ));
  SLICE_1882 SLICE_1882( .D1(\tlc0/n11_adj_49382 ), .C1(\tlc0/n194_adj_49383 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n19_adj_49384 ), 
    .D0(\tlc0/data[67] ), .C0(\tlc0/n14_adj_49402 ), .B0(\tlc0/n153505 ), 
    .A0(\tlc0/n13_adj_49401 ), .F0(\tlc0/n194_adj_49383 ), 
    .F1(\tlc0/n4_adj_49332 ));
  SLICE_1883 SLICE_1883( .D1(\tlc0/n153891 ), .C1(\tlc0/n102_adj_49333 ), 
    .B1(\tlc0/n154127 ), .A1(\tlc0/data[452] ), .D0(\tlc0/n153908 ), 
    .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/n17_adj_49775 ), 
    .F0(\tlc0/n102_adj_49333 ), .F1(\tlc0/n153904 ));
  SLICE_1885 SLICE_1885( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/n236_adj_49334 ), .B1(\tlc0/bank_offset[5] ), 
    .A1(\tlc0/n157_adj_49335 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/data_2111__N_2568[10] ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/data_2111__N_2568[9] ), .F0(\tlc0/n236_adj_49334 ), 
    .F1(\tlc0/n303 ));
  SLICE_1887 SLICE_1887( .C0(\tlc0/n261 ), .B0(\tlc0/n200_adj_49340 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n258_adj_49320 ));
  SLICE_1888 SLICE_1888( .D1(\tlc0/n7 ), .C1(\tlc0/n223_adj_49992 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/data_2111__N_2568[1] ), 
    .D0(\tlc0/data_2111__N_2568[3] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/data_2111__N_2568[2] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n223_adj_49992 ), .F1(\tlc0/n261 ));
  SLICE_1890 SLICE_1890( .D1(\tlc0/n14_adj_49347 ), .C1(\tlc0/n12_adj_49113 ), 
    .B1(\tlc0/data[478] ), .A1(\tlc0/n10_adj_49317 ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n12_adj_49113 ), .F1(\tlc0/n177_adj_49640 ));
  SLICE_1891 SLICE_1891( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n187_adj_49348 ), .B1(\tlc0/n14_adj_49641 ), .A1(\tlc0/n158380 ), 
    .D0(\tlc0/n9 ), .C0(\tlc0/n14_adj_49347 ), .B0(\tlc0/n10_adj_49317 ), 
    .A0(\tlc0/data[470] ), .F0(\tlc0/n187_adj_49348 ), .F1(\tlc0/n154998 ));
  SLICE_1892 SLICE_1892( .D1(\tlc0/n8 ), .C1(\tlc0/n14_adj_49347 ), 
    .B1(\tlc0/n9_adj_49361 ), .A1(\tlc0/data[473] ), .D0(\tlc0/n6_adj_50904 ), 
    .C0(\tlc0/n154455 ), .B0(\tlc0/n244_adj_50905 ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n14_adj_49347 ), 
    .F1(\tlc0/n187_adj_49293 ));
  SLICE_1893 SLICE_1893( .D1(\tlc0/n174509 ), .C1(\tlc0/bank_offset[7] ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/n174510 ), 
    .D0(\tlc0/bank_offset[7] ), .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n307 ), 
    .F1(\tlc0/n47 ));
  SLICE_1894 SLICE_1894( .D1(\tlc0/n307 ), .C1(\tlc0/n8_adj_49331 ), 
    .B1(\tlc0/n211_adj_50666 ), .A1(\tlc0/n158198 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n211_adj_50666 ), .F1(\tlc0/n12_adj_49986 ));
  SLICE_1895 SLICE_1895( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n174040 ), 
    .B1(\tlc0/data[67] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/n16_adj_50295 ), .C0(\tlc0/n17_adj_49093 ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/data_2111__N_2568[2] ), 
    .F0(\tlc0/n174040 ), .F1(\tlc0/n191 ));
  SLICE_1897 SLICE_1897( .D1(\tlc0/n8_adj_49369 ), .C1(\tlc0/n252 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/n206_adj_50908 ), .B0(\tlc0/n153798 ), .A0(\tlc0/n173784 ), 
    .F0(\tlc0/n252 ), .F1(\tlc0/n172051 ));
  SLICE_1899 SLICE_1899( .D1(\tlc0/n13 ), .C1(\tlc0/n223_adj_49343 ), 
    .B1(\tlc0/n8_adj_49369 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n13 ), 
    .C0(\tlc0/n243_adj_49371 ), .B0(\tlc0/state_3__N_2519 ), 
    .A0(\tlc0/n8_adj_49369 ), .F0(\tlc0/n172043 ), .F1(\tlc0/n172060 ));
  SLICE_1900 SLICE_1900( .D1(\tlc0/n51_adj_49808 ), .C1(\tlc0/n8_adj_49369 ), 
    .B1(\tlc0/bank_offset[0] ), .A1(\tlc0/n172388 ), 
    .C0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n8_adj_49369 ), .F1(\tlc0/n154105 ));
  SLICE_1901 SLICE_1901( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n241_adj_49372 ), .B1(\tlc0/n8_adj_49369 ), .A1(\tlc0/n13 ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .C0(\tlc0/n173370 ), 
    .B0(\tlc0/n250 ), .A0(\tlc0/n195_adj_50369 ), .F0(\tlc0/n241_adj_49372 ), 
    .F1(\tlc0/n172062 ));
  SLICE_1903 SLICE_1903( .D1(\tlc0/n195_adj_49378 ), 
    .C1(\tlc0/bank_offset[7] ), .B1(\tlc0/n200_adj_49379 ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n14_adj_49514 ), 
    .C0(\tlc0/data[366] ), .B0(\tlc0/n10_adj_49317 ), 
    .A0(\tlc0/n12_adj_49113 ), .F0(\tlc0/n195_adj_49378 ), .F1(\tlc0/n154861 ));
  SLICE_1905 SLICE_1905( .D1(\tlc0/n173880 ), .C1(\tlc0/n173882 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/n158330 ), .C0(\tlc0/data[366] ), .B0(\tlc0/n17_adj_49258 ), 
    .A0(\tlc0/n18_adj_49387 ), .F0(\tlc0/n173882 ), .F1(\tlc0/n200_adj_49379 ));
  SLICE_1906 SLICE_1906( .D1(\tlc0/n13_adj_49082 ), .C1(\tlc0/n14_adj_49323 ), 
    .B1(\tlc0/n8_adj_49369 ), .A1(\tlc0/n4 ), .D0(\tlc0/n4 ), 
    .C0(\tlc0/n13_adj_49082 ), .B0(\tlc0/n14_adj_49323 ), 
    .A0(\tlc0/n12_adj_49113 ), .F0(\tlc0/n173880 ), .F1(\tlc0/n173864 ));
  SLICE_1907 SLICE_1907( .DI1(\tlc0/n231_adj_49419 ), 
    .D1(\tlc0/bank_offset[0] ), .C1(\tlc0/n158332 ), 
    .B1(\tlc0/n230_adj_49238 ), .A1(\tlc0/n11_adj_49237 ), .D0(\tlc0/n154514 ), 
    .C0(\tlc0/n15_adj_49086 ), .B0(\tlc0/data[131] ), 
    .A0(\tlc0/n10_adj_49385 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154992 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[131] ), 
    .F0(\tlc0/n228_adj_49386 ), .F1(\tlc0/n231_adj_49419 ));
  SLICE_1908 SLICE_1908( .D1(\tlc0/bank_offset[9] ), .C1(\tlc0/n10_adj_49385 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/n16_adj_49619 ), 
    .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n10_adj_49385 ), .F1(\tlc0/n84_adj_50284 ));
  SLICE_1912 SLICE_1912( .D1(\tlc0/bank_offset[0] ), .C1(\tlc0/n165 ), 
    .B1(\tlc0/bank_offset[1] ), .A1(\tlc0/bank_offset[2] ), 
    .D0(\tlc0/data_2111__N_2568[6] ), .C0(\tlc0/n173359 ), 
    .B0(\tlc0/n38_adj_49257 ), .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n165 ), 
    .F1(\tlc0/n14_adj_49402 ));
  SLICE_1913 SLICE_1913( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n178_adj_49407 ), .B1(\tlc0/n15_adj_50067 ), 
    .A1(\tlc0/n16_adj_49789 ), .D0(\tlc0/n154427 ), .C0(\tlc0/n15_adj_49406 ), 
    .B0(\tlc0/data[24] ), .A0(\tlc0/n8 ), .F0(\tlc0/n178_adj_49407 ), 
    .F1(\tlc0/n155131 ));
  SLICE_1915 SLICE_1915( .D1(\tlc0/n258_adj_49414 ), .C1(\tlc0/n6_adj_49413 ), 
    .B1(\tlc0/n150623 ), .A1(\tlc0/n11_adj_49415 ), .D0(\tlc0/n14_adj_49427 ), 
    .C0(\tlc0/n315_adj_49426 ), .B0(\tlc0/n250 ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n258_adj_49414 ), .F1(\tlc0/n14_adj_49416 ));
  SLICE_1917 SLICE_1917( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n73_adj_49403 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n49 ), 
    .D0(\tlc0/data_2111__N_2568[3] ), .C0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n73_adj_49403 ), .F1(\tlc0/n173916 ));
  SLICE_1920 SLICE_1920( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n13_adj_49282 ), 
    .B1(\tlc0/n274 ), .A1(\tlc0/n173598 ), .D0(\tlc0/n386 ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n173598 ), .F1(\tlc0/n258_adj_49423 ));
  SLICE_1921 SLICE_1921( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/data_2111__N_2568[0] ), .B1(\tlc0/n72470[0] ), 
    .D0(\tlc0/bank_offset[4] ), .B0(\tlc0/data_2111__N_2568[8] ), 
    .A0(\tlc0/data_2111__N_2568[7] ), .F0(\tlc0/n72470[0] ), 
    .F1(\tlc0/n147908[0] ));
  SLICE_1922 SLICE_1922( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/data_2111__N_2568[0] ), .B1(\tlc0/bank_offset[10] ), 
    .A1(\tlc0/bank_offset[9] ), .D0(\tlc0/n176555 ), .C0(\tlc0/n176693 ), 
    .B0(\tlc_data[7] ), .F0(\tlc0/data_2111__N_2568[0] ), 
    .F1(\tlc0/n34_adj_49442 ));
  SLICE_1923 SLICE_1923( .D1(\tlc0/n13 ), .C1(\tlc0/n8_adj_49425 ), 
    .B1(\tlc0/state[1] ), .A1(\tlc0/state[0] ), .D0(\tlc0/n154165 ), 
    .C0(\tlc0/n45 ), .B0(\tlc0/n7_adj_49424 ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n8_adj_49425 ), .F1(\tlc0/n154171 ));
  SLICE_1926 SLICE_1926( .D1(\tlc0/bank_offset[8] ), 
    .A1(\tlc0/bank_offset[10] ), .D0(\tlc0/bank_offset[9] ), 
    .B0(\tlc0/bank_offset[10] ), .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n250 ), 
    .F1(\tlc0/n5_adj_49913 ));
  SLICE_1927 SLICE_1927( .DI1(\tlc0/n251 ), .D1(\tlc0/n158332 ), 
    .C1(\tlc0/n230_adj_49238 ), .B1(\tlc0/bank_offset[0] ), 
    .A1(\tlc0/n158206 ), .D0(\tlc0/n10_adj_49385 ), .C0(\tlc0/n154514 ), 
    .B0(\tlc0/data[128] ), .A0(\tlc0/n15_adj_49075 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154909 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[128] ), .F0(\tlc0/n248_adj_49430 ), .F1(\tlc0/n251 ));
  SLICE_1929 SLICE_1929( .D1(\tlc0/n238_adj_49431 ), 
    .C1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .B1(\tlc0/n243_adj_50415 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n15 ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/data[130] ), .A0(\tlc0/n154514 ), 
    .F0(\tlc0/n238_adj_49431 ), .F1(\tlc0/n155165 ));
  SLICE_1931 SLICE_1931( .C1(\tlc0/bank_offset[5] ), 
    .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/n14_adj_49427 ), .C0(\tlc0/n404 ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/n174586 ), .F0(\tlc0/n6_adj_49434 ), 
    .F1(\tlc0/n265 ));
  SLICE_1932 SLICE_1932( .D1(\tlc0/n4_adj_49479 ), .C1(\tlc0/n14_adj_49427 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/n303_adj_49790 ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n14_adj_49427 ), .F1(\tlc0/n377 ));
  SLICE_1933 SLICE_1933( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n210_adj_49439 ), .B1(\tlc0/n13 ), .A1(\tlc0/n12_adj_49113 ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .C0(\tlc0/n174002 ), 
    .B0(\tlc0/n174000 ), .A0(\tlc0/n158257 ), .F0(\tlc0/n210_adj_49439 ), 
    .F1(\tlc0/n172059 ));
  SLICE_1935 SLICE_1935( .D1(\tlc0/n195_adj_49440 ), 
    .C1(\tlc0/n200_adj_49441 ), .B1(\tlc0/bank_offset[7] ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n173878 ), .B0(\tlc0/n173876 ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n200_adj_49441 ), .F1(\tlc0/n154860 ));
  SLICE_1936 SLICE_1936( .DI1(\tlc0/n198_adj_49560 ), 
    .D1(\tlc0/n14_adj_49207 ), .C1(\tlc0/bank_offset[0] ), 
    .B1(\tlc0/n217_adj_49272 ), .A1(\tlc0/n13_adj_49108 ), 
    .D0(\tlc0/n9_adj_49361 ), .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/data[365] ), 
    .A0(\tlc0/n14_adj_49514 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154860 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[365] ), 
    .F0(\tlc0/n195_adj_49440 ), .F1(\tlc0/n198_adj_49560 ));
  SLICE_1937 SLICE_1937( .D1(\tlc0/n173587 ), .C1(\tlc0/bank_offset[4] ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n173588 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n173587 ), 
    .F1(\tlc0/n331 ));
  SLICE_1939 SLICE_1939( .D1(\tlc0/bank_offset[2] ), 
    .C1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/state_3__N_2519 ), .C0(\tlc0/n7_adj_49444 ), .B0(\tlc0/n13 ), 
    .A0(\tlc0/n51_adj_49204 ), .F0(\tlc0/n154170 ), .F1(\tlc0/n7_adj_49444 ));
  SLICE_1941 SLICE_1941( .D1(\tlc0/bank_offset[2] ), .C1(\tlc0/n154127 ), 
    .B1(\tlc0/bank_offset[0] ), .A1(\tlc0/n32_adj_49447 ), 
    .D0(\tlc0/n34_adj_49446 ), .C0(\tlc0/n67_adj_49445 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n32_adj_49447 ), 
    .F1(\tlc0/n4_adj_49864 ));
  SLICE_1943 SLICE_1943( .D1(\tlc0/n174493 ), .C1(\tlc0/n44_adj_49448 ), 
    .B1(\tlc0/n158390 ), .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/n35_adj_50580 ), 
    .C0(\tlc0/n158384 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n174493 ), .F1(\tlc0/n45 ));
  SLICE_1944 SLICE_1944( .D1(\tlc0/bank_offset[10] ), 
    .C1(\tlc0/n44_adj_49448 ), .B1(\tlc0/bank_offset[3] ), 
    .D0(\tlc0/bank_offset[9] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n44_adj_49448 ), .F1(\tlc0/n153471 ));
  SLICE_1945 SLICE_1945( .D1(\tlc0/n8 ), .C1(\tlc0/n15_adj_49449 ), 
    .B1(\tlc0/n154427 ), .A1(\tlc0/data[25] ), .C0(\tlc0/n12_adj_49765 ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n15_adj_49449 ), .F1(\tlc0/n168_adj_49450 ));
  SLICE_1946 SLICE_1946( .D1(\tlc0/n15_adj_50067 ), .C1(\tlc0/n16_adj_49947 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n168_adj_49450 ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/n137 ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/n13 ), .F0(\tlc0/n16_adj_49947 ), .F1(\tlc0/n155130 ));
  SLICE_1947 SLICE_1947( .D1(\tlc0/n154427 ), .C1(\tlc0/n15_adj_49451 ), 
    .B1(\tlc0/data[26] ), .A1(\tlc0/n8 ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/n12_adj_49765 ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n15_adj_49451 ), .F1(\tlc0/n168_adj_49452 ));
  SLICE_1948 SLICE_1948( .D1(\tlc0/n15_adj_50067 ), .C1(\tlc0/n16_adj_49841 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n168_adj_49452 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n15_adj_50067 ), .F1(\tlc0/n155128 ));
  SLICE_1950 SLICE_1950( .D1(\tlc0/data[365] ), .C1(\tlc0/n18_adj_49124 ), 
    .B1(\tlc0/n158330 ), .A1(\tlc0/n12_adj_49454 ), .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/bank_offset[9] ), .B0(\tlc0/bank_offset[1] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n12_adj_49454 ), .F1(\tlc0/n173878 ));
  SLICE_1951 SLICE_1951( .D1(\tlc0/n176375 ), .C1(\tlc0/n173115 ), 
    .B1(\tlc_data[7] ), .D0(\tlc0/n4_adj_49467 ), .C0(\tlc0/n176867 ), 
    .B0(\tlc_data[6] ), .F0(\tlc0/n173115 ), .F1(\tlc0/data_2111__N_2568[6] ));
  SLICE_1952 SLICE_1952( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n173263 ), 
    .B1(\tlc_data[7] ), .A1(\tlc0/n176027 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][7] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][7] )
    , .F0(\tlc_data[7] ), .F1(\tlc0/n29_2 ));
  SLICE_1954 SLICE_1954( .D1(\tlc0/n13_adj_49082 ), .C1(\tlc0/n8_adj_49456 ), 
    .B1(\tlc0/n204_adj_50384 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n247_adj_49469 ), .C0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n8_adj_49456 ), .F1(\tlc0/n154776 ));
  SLICE_1955 SLICE_1955( .D1(\tlc0/n236_adj_49461 ), 
    .C1(\tlc0/bank_offset[8] ), .B1(\tlc0/n153505 ), .A1(\tlc0/n4_adj_49462 ), 
    .D0(\tlc0/n154127 ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n4_adj_49462 ), .F1(\tlc0/n174586 ));
  SLICE_1956 SLICE_1956( .D1(\tlc0/n173554 ), .C1(\tlc0/n236_adj_49461 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/n225_adj_49131 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n236_adj_49461 ), .F1(\tlc0/n154455 ));
  SLICE_1958 SLICE_1958( .C1(\tlc0/n58924[0] ), .B1(\tlc0/bank_offset[7] ), 
    .A1(\tlc0/n72470[0] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/data_2111__N_2568[10] ), .A0(\tlc0/data_2111__N_2568[0] ), 
    .F0(\tlc0/n58924[0] ), .F1(\tlc0/n78828[0] ));
  SLICE_1960 SLICE_1960( .D1(\tlc0/n171_adj_50769 ), 
    .B1(\tlc0/n240_adj_50770 ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/n173115 ), .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/n176375 ), 
    .A0(\tlc_data[7] ), .F0(\tlc0/n22 ), .F1(\tlc0/n195_adj_50768 ));
  SLICE_1961 SLICE_1961( .D1(\tlc0/n173766 ), .C1(\tlc0/n173764 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/n225_adj_49131 ), 
    .D0(\tlc0/n4_adj_49713 ), .C0(\tlc0/n170_adj_50250 ), 
    .B0(\tlc0/n4_adj_49116 ), .A0(\tlc0/n4 ), .F0(\tlc0/n173764 ), 
    .F1(\tlc0/n247_adj_49469 ));
  SLICE_1962 SLICE_1962( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/n225_adj_49131 ), .B1(\tlc0/bank_offset[5] ), 
    .A1(\tlc0/n251_adj_49940 ), .C0(\tlc0/bank_offset[9] ), 
    .B0(\tlc0/bank_offset[10] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .F0(\tlc0/n225_adj_49131 ), .F1(\tlc0/n357 ));
  SLICE_1963 SLICE_1963( .D1(\tlc0/n11_adj_49289 ), .C1(\tlc0/state[1] ), 
    .B1(\tlc0/state[0] ), .A1(\tlc0/n12_adj_49143 ), .D0(\tlc0/state[1] ), 
    .C0(\tlc0/n11_adj_49289 ), .B0(\tlc0/n12 ), .A0(\tlc0/state[0] ), 
    .F0(\tlc0/n154310 ), .F1(\tlc0/n154161 ));
  SLICE_1964 SLICE_1964( .D1(\tlc0/n154220 ), .C1(\tlc0/n53_adj_50582 ), 
    .B1(\tlc0/n158525 ), .A1(\tlc0/bank_offset[10] ), .D0(\tlc0/n53 ), 
    .C0(\tlc0/n60_adj_50583 ), .B0(\tlc0/n43_adj_50584 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n53_adj_50582 ), 
    .F1(\tlc0/n11_adj_49289 ));
  SLICE_1965 SLICE_1965( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n4_adj_49480 ), 
    .B1(\tlc0/data_2111__N_2568[1] ), .A1(\tlc0/n4_adj_49479 ), 
    .D0(\tlc0/data_2111__N_2568[0] ), .C0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n4_adj_49480 ), 
    .F1(\tlc0/n225_adj_49481 ));
  SLICE_1967 SLICE_1967( .D1(\tlc0/data_2111__N_2568[3] ), 
    .C1(\tlc0/n157_adj_49335 ), .B1(\tlc0/n158174 ), 
    .A1(\tlc0/bank_offset[8] ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n158174 ), 
    .F1(\tlc0/n204_adj_50771 ));
  SLICE_1968 SLICE_1968( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n14_adj_50869 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/n158174 ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n14_adj_50869 ), .F1(\tlc0/n198_adj_50864 ));
  SLICE_1969 SLICE_1969( .D1(\tlc0/bank_offset[4] ), 
    .C1(\tlc0/n225_adj_49131 ), .B1(\tlc0/n13_adj_49282 ), .A1(\tlc0/n332 ), 
    .D0(\tlc0/data_2111__N_2568[8] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n63_adj_49482 ), .F1(\tlc0/n6_adj_50904 ));
  SLICE_1970 SLICE_1970( .D1(\tlc0/n63_adj_49482 ), .C1(\tlc0/n25 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/data_2111__N_2568[7] ), .B0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n25 ), .F1(\tlc0/n173606 ));
  SLICE_1971 SLICE_1971( .D0(\tlc0/n8_adj_49484 ), .C0(\tlc0/n221_adj_49483 ), 
    .B0(\tlc0/n13 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154790 ));
  SLICE_1972 SLICE_1972( .D1(\tlc0/n13_adj_49082 ), .C1(\tlc0/n8_adj_49484 ), 
    .B1(\tlc0/n221_adj_50897 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n260_adj_49518 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n8_adj_49484 ), .F1(\tlc0/n154792 ));
  SLICE_1973 SLICE_1973( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n173987 ), 
    .B1(\tlc0/n192 ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/data_2111__N_2568[0] ), .C0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n173987 ), .F1(\tlc0/n174004 ));
  SLICE_1980 SLICE_1980( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n210_adj_50049 ), .B1(\tlc0/n205_adj_49692 ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n173846 ), .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/n173844 ), 
    .F0(\tlc0/n210_adj_50049 ), .F1(\tlc0/n154849 ));
  SLICE_1981 SLICE_1981( .D1(\tlc0/n7 ), .C1(\tlc0/n173994 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/data_2111__N_2568[8] ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/data_2111__N_2568[7] ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n173994 ), 
    .F1(\tlc0/n187_adj_50848 ));
  SLICE_1983 SLICE_1983( .D1(\tlc0/data[469] ), .C1(\tlc0/n9 ), 
    .B1(\tlc0/n14_adj_49347 ), .A1(\tlc0/n9_adj_49361 ), 
    .D0(\tlc0/bank_offset[3] ), .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n9 ), 
    .F1(\tlc0/n187_adj_49590 ));
  SLICE_1984 SLICE_1984( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/n195_adj_50231 ), .B1(\tlc0/n200_adj_50232 ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n10 ), .C0(\tlc0/data[359] ), 
    .B0(\tlc0/n14_adj_49514 ), .A0(\tlc0/n9 ), .F0(\tlc0/n195_adj_50231 ), 
    .F1(\tlc0/n154851 ));
  SLICE_1985 SLICE_1985( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n173344 ), 
    .B1(\tlc0/n158174 ), .A1(\tlc0/data_2111__N_2568[8] ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/data_2111__N_2568[9] ), 
    .B0(\tlc0/bank_offset[6] ), .F0(\tlc0/n173344 ), 
    .F1(\tlc0/n170_adj_50250 ));
  SLICE_1987 SLICE_1987( .D1(\tlc0/n11 ), .C1(\tlc0/bank_offset[2] ), 
    .B1(\tlc0/bank_offset[3] ), .A1(\tlc0/n10 ), .C0(\tlc0/n268_adj_49487 ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n8_adj_49488 ), .F1(\tlc0/n167 ));
  SLICE_1988 SLICE_1988( .D1(\tlc0/n8_adj_49488 ), .C1(\tlc0/n241_adj_50831 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/n279_adj_50835 ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/n173650 ), .F0(\tlc0/n241_adj_50831 ), .F1(\tlc0/n154761 ));
  SLICE_1989 SLICE_1989( .D1(\tlc0/n241_adj_50036 ), .C1(\tlc0/n8_adj_49489 ), 
    .B1(\tlc0/n13_adj_49082 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n268_adj_49487 ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[2] ), .F0(\tlc0/n8_adj_49489 ), .F1(\tlc0/n154782 ));
  SLICE_1990 SLICE_1990( .D0(\tlc0/n8_adj_49489 ), .C0(\tlc0/n231_adj_50872 ), 
    .B0(\tlc0/n10 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154772 ));
  SLICE_1991 SLICE_1991( .D1(\tlc0/bank_offset[1] ), .C1(\tlc0/n154006 ), 
    .B1(\tlc0/n39 ), .A1(\tlc0/bank_offset[3] ), .D0(\tlc0/state[1] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/state[0] ), 
    .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n154006 ), .F1(\tlc0/n154008 ));
  SLICE_1992 SLICE_1992( .D0(\tlc0/n154006 ), .C0(\tlc0/n59 ), 
    .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n154011 ));
  SLICE_1993 SLICE_1993( .D1(\tlc_data[3] ), .C1(\tlc_data[0] ), 
    .B1(\tlc_data[1] ), .D0(\tlc_data[0] ), .C0(\tlc_data[4] ), 
    .A0(\tlc_data[3] ), .F0(\tlc0/n173136 ), .F1(\tlc0/n158410 ));
  SLICE_1994 SLICE_1994( .D1(\tlc_data[3] ), .C1(\tlc_data[4] ), 
    .B1(\tlc0/n158835 ), .A1(\tlc_data[2] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][4] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][4] )
    , .F0(\tlc_data[4] ), .F1(\tlc0/n172399 ));
  SLICE_1995 SLICE_1995( .D1(\tlc0/n8_adj_49494 ), .C1(\tlc0/n229_adj_49493 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n10 ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n173476 ), .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/n267 ), 
    .F0(\tlc0/n229_adj_49493 ), .F1(\tlc0/n155012 ));
  SLICE_1996 SLICE_1996( .D1(\tlc0/bank_offset[2] ), .B1(\tlc0/n256 ), 
    .A1(\tlc0/bank_offset[3] ), .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/bank_offset[2] ), .A0(\tlc0/n256 ), .F0(\tlc0/n8_adj_49494 ), 
    .F1(\tlc0/n8_adj_50092 ));
  SLICE_1997 SLICE_1997( .D1(\tlc0/data_2111__N_2568[5] ), .C1(\tlc0/n173676 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n38_adj_49257 ), 
    .D0(\tlc0/data_2111__N_2568[4] ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n173676 ), 
    .F1(\tlc0/n200_adj_49340 ));
  SLICE_2000 SLICE_2000( .D1(\tlc0/n11_adj_49523 ), .C1(\tlc0/n12_adj_49522 ), 
    .B1(\tlc0/data[215] ), .A1(\tlc0/n274_adj_49524 ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n12_adj_49522 ), .F1(\tlc0/n173476 ));
  SLICE_2002 SLICE_2002( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n210_adj_50352 ), .B1(\tlc0/n205_adj_49515 ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n173848 ), .C0(\tlc0/n173850 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n210_adj_50352 ), .F1(\tlc0/n154850 ));
  SLICE_2003 SLICE_2003( .C1(\tlc0/n9_adj_49502 ), .B1(\tlc0/state[1] ), 
    .A1(\tlc0/state[0] ), .D0(\tlc0/bank_offset[10] ), 
    .C0(\tlc0/bank_offset[9] ), .B0(\tlc0/n153483 ), .F0(\tlc0/n9_adj_49502 ), 
    .F1(\tlc0/n154698 ));
  SLICE_2004 SLICE_2004( .C1(\tlc0/n153483 ), .B1(\tlc0/state[1] ), 
    .A1(\tlc0/state[0] ), .D0(\tlc0/state[1] ), .C0(\tlc0/n174197 ), 
    .B0(\tlc0/state[0] ), .A0(\tlc0/n9_adj_49502 ), .F0(\tlc0/n7_adj_49195 ), 
    .F1(\tlc0/n51535 ));
  SLICE_2005 SLICE_2005( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n380 ), 
    .B1(\tlc0/n158251 ), .A1(\tlc0/n28_adj_50447 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/n5 ), .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/bank_offset[9] ), 
    .F0(\tlc0/n380 ), .F1(\tlc0/n173686 ));
  SLICE_2008 SLICE_2008( .C1(\tlc0/n395 ), .B1(\tlc0/bank_offset[3] ), 
    .A1(\tlc0/bank_offset[2] ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n173686 ), .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n173689 ), 
    .F0(\tlc0/n395 ), .F1(\tlc0/n11_adj_49818 ));
  SLICE_2009 SLICE_2009( .D1(\tlc0/n174119 ), .C1(\tlc0/n174118 ), 
    .B1(\tlc0/state_3__N_2519 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .D0(\tlc0/n153652 ), 
    .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/n14_adj_49207 ), 
    .A0(\tlc0/n10_adj_49613 ), .F0(\tlc0/n174118 ), .F1(\tlc0/n155059 ));
  SLICE_2011 SLICE_2011( .D1(\tlc0/n251_adj_50695 ), .C1(\tlc0/n8_adj_49507 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n268_adj_49487 ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[3] ), .F0(\tlc0/n8_adj_49507 ), .F1(\tlc0/n154830 ));
  SLICE_2012 SLICE_2012( .D1(\tlc0/n272_adj_50789 ), .C1(\tlc0/n173608 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n158257 ), 
    .D0(\tlc0/n164 ), .C0(\tlc0/n173606 ), .B0(\tlc0/n153798 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n173608 ), 
    .F1(\tlc0/n268_adj_49487 ));
  SLICE_2013 SLICE_2013( .D1(\tlc0/n205_adj_49508 ), 
    .C1(\tlc0/n210_adj_49509 ), .B1(\tlc0/bank_offset[7] ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n173838 ), .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n173836 ), 
    .F0(\tlc0/n210_adj_49509 ), .F1(\tlc0/n154846 ));
  SLICE_2014 SLICE_2014( .DI1(\tlc0/n208_adj_49554 ), 
    .D1(\tlc0/bank_offset[0] ), .C1(\tlc0/n11_adj_49237 ), 
    .B1(\tlc0/n217_adj_49272 ), .A1(\tlc0/n158380 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/n14_adj_49514 ), .B0(\tlc0/n10 ), .A0(\tlc0/data[355] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154846 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[355] ), .F0(\tlc0/n205_adj_49508 ), 
    .F1(\tlc0/n208_adj_49554 ));
  SLICE_2015 SLICE_2015( .DI1(\tlc0/n208_adj_50004 ), 
    .D1(\tlc0/n11_adj_49157 ), .C1(\tlc0/bank_offset[0] ), .B1(\tlc0/n158380 ), 
    .A1(\tlc0/n217_adj_49272 ), .D0(\tlc0/n14_adj_49514 ), .C0(\tlc0/n9 ), 
    .B0(\tlc0/data[358] ), .A0(\tlc0/n10_adj_49317 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154850 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[358] ), .F0(\tlc0/n205_adj_49515 ), 
    .F1(\tlc0/n208_adj_50004 ));
  SLICE_2017 SLICE_2017( .D0(\tlc0/n8_adj_49517 ), .C0(\tlc0/n193_adj_49516 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n10 ), .F0(\tlc0/n155001 ));
  SLICE_2018 SLICE_2018( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n8_adj_49517 ), 
    .B1(\tlc0/n203_adj_50645 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n260_adj_49828 ), .C0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n8_adj_49517 ), .F1(\tlc0/n154991 ));
  SLICE_2019 SLICE_2019( .D1(\tlc0/n154127 ), .C1(\tlc0/n7 ), 
    .B1(\tlc0/n173349 ), .A1(\tlc0/n188_adj_50882 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n173349 ), .F1(\tlc0/n173347 ));
  SLICE_2021 SLICE_2021( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/data_2111__N_2568[5] ), .B1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/n176381 ), .C0(\tlc0/n173118 ), .B0(\tlc_data[7] ), 
    .F0(\tlc0/data_2111__N_2568[5] ), .F1(\tlc0/n173359 ));
  SLICE_2022 SLICE_2022( .D1(\tlc0/n59750[0] ), .C1(\tlc0/n78017[0] ), 
    .B1(\tlc0/bank_offset[4] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/data_2111__N_2568[3] ), .A0(\tlc0/data_2111__N_2568[5] ), 
    .F0(\tlc0/n59750[0] ), .F1(\tlc0/n78825[0] ));
  SLICE_2023 SLICE_2023( .D1(\tlc0/n176843 ), .C1(\tlc0/n221_adj_49519 ), 
    .B1(\tlc_data[6] ), .A1(\tlc_data[5] ), .D0(\tlc_data[1] ), 
    .C0(\tlc0/n151909 ), .B0(\tlc0/n142_adj_49796 ), .A0(\tlc_data[4] ), 
    .F0(\tlc0/n221_adj_49519 ), .F1(\tlc0/n173118 ));
  SLICE_2025 SLICE_2025( .D1(\tlc0/bank_offset[2] ), .C1(\tlc0/n252 ), 
    .B1(\tlc0/bank_offset[3] ), .A1(\tlc0/n153969 ), .D0(\tlc0/n153969 ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/n252 ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n172003 ), .F1(\tlc0/n172002 ));
  SLICE_2026 SLICE_2026( .D1(\tlc0/n51_adj_49204 ), .C1(\tlc0/n153969 ), 
    .B1(\tlc0/bank_offset[2] ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/state[1] ), .B0(\tlc0/state[0] ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n153969 ), .F1(\tlc0/n153977 ));
  SLICE_2027 SLICE_2027( .C1(\tlc0/n10_adj_49520 ), .B1(\tlc0/bank_offset[0] ), 
    .A1(\tlc0/bank_offset[1] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n253_adj_50690 ), .B0(\tlc0/n239_adj_50689 ), 
    .A0(\tlc0/n158314 ), .F0(\tlc0/n10_adj_49520 ), .F1(\tlc0/n12_adj_49521 ));
  SLICE_2029 SLICE_2029( .D1(\tlc0/n8_adj_49130 ), .C1(\tlc0/n10 ), 
    .B1(\tlc0/n233_adj_50423 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/n4 ), .B0(\tlc0/n14_adj_49323 ), .A0(\tlc0/n9_adj_49301 ), 
    .F0(\tlc0/n173852 ), .F1(\tlc0/n154867 ));
  SLICE_2031 SLICE_2031( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n4_adj_49527 ), 
    .A1(\tlc0/n181 ), .D0(\tlc0/n11_adj_49382 ), .C0(\tlc0/n184_adj_49567 ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/n12_adj_49142 ), 
    .F0(\tlc0/n4_adj_49527 ), .F1(\tlc0/n174119 ));
  SLICE_2033 SLICE_2033( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n158745 ), 
    .B1(\tlc0/n51_adj_49528 ), .A1(\tlc0/bank_offset[0] ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[9] ), 
    .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n158745 ), 
    .F1(\tlc0/n167278 ));
  SLICE_2036 SLICE_2036( .D1(\tlc0/n4 ), .C1(\tlc0/n10_adj_49385 ), 
    .B1(\tlc0/n13_adj_49082 ), .A1(\tlc0/n14_adj_49323 ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/n4 ), .B0(\tlc0/n14_adj_49323 ), .A0(\tlc0/n10_adj_49385 ), 
    .F0(\tlc0/n173836 ), .F1(\tlc0/n173831 ));
  SLICE_2037 SLICE_2037( .D1(\tlc0/data[355] ), .C1(\tlc0/n17_adj_49093 ), 
    .B1(\tlc0/n158330 ), .A1(\tlc0/n18_adj_49124 ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[1] ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n17_adj_49093 ), .F1(\tlc0/n173838 ));
  SLICE_2039 SLICE_2039( .D1(\tlc0/n158390 ), .C1(\tlc0/bank_offset[0] ), 
    .B1(\tlc0/n154324 ), .A1(\tlc0/n152019 ), .D0(\tlc0/n51_adj_49528 ), 
    .C0(\tlc0/n154324 ), .B0(\tlc0/bank_offset[0] ), .F0(\tlc0/n154325 ), 
    .F1(\tlc0/n154425 ));
  SLICE_2040 SLICE_2040( .D1(\tlc0/state[1] ), .C1(\tlc0/n158525 ), 
    .B1(\tlc0/state[0] ), .A1(\tlc0/n8_adj_49919 ), 
    .C0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n158525 ), .F1(\tlc0/n154324 ));
  SLICE_2042 SLICE_2042( .D1(\tlc0/n193_adj_50725 ), .C1(\tlc0/n8_adj_49533 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), .D0(\tlc0/n260_adj_49828 ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n8_adj_49533 ), .F1(\tlc0/n155038 ));
  SLICE_2043 SLICE_2043( .D1(\tlc0/n78017[0] ), .C1(\tlc0/n56481[0] ), 
    .A1(\tlc0/bank_offset[5] ), .C0(\tlc0/data_2111__N_2568[4] ), 
    .B0(\tlc0/data_2111__N_2568[1] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n56481[0] ), .F1(\tlc0/n147902[0] ));
  SLICE_2045 SLICE_2045( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n223_adj_49536 ), .B1(\tlc0/n218_adj_49535 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .D0(\tlc0/n11_adj_49165 ), 
    .C0(\tlc0/n174338 ), .B0(\tlc0/n12_adj_49522 ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n223_adj_49536 ), .F1(\tlc0/n154859 ));
  SLICE_2046 SLICE_2046( .DI1(\tlc0/n193_adj_49296 ), .D1(\tlc0/data[406] ), 
    .C1(\tlc0/n154465 ), .B1(\tlc0/n15_adj_49295 ), .A1(\tlc0/n9 ), 
    .D0(\tlc0/data[135] ), .C0(\tlc0/n15_adj_49086 ), .B0(\tlc0/n9 ), 
    .A0(\tlc0/n154514 ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172031 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[406] ), .F0(\tlc0/n218_adj_49535 ), 
    .F1(\tlc0/n193_adj_49296 ));
  SLICE_2048 SLICE_2048( .C1(\tlc0/n58118[0] ), .B1(\tlc0/n78017[0] ), 
    .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/data_2111__N_2568[1] ), 
    .B0(\tlc0/data_2111__N_2568[3] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n58118[0] ), .F1(\tlc0/n78038[0] ));
  SLICE_2049 SLICE_2049( .D1(\tlc_data[7] ), .C1(\tlc0/n173263 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/n176027 ), .D0(\tlc0/n176507 ), 
    .C0(\tlc0/n176729 ), .A0(\tlc_data[6] ), .F0(\tlc0/n173263 ), 
    .F1(\tlc0/n173802 ));
  SLICE_2051 SLICE_2051( .D1(\tlc0/n173626 ), .C1(\tlc0/bank_offset[4] ), 
    .B1(\tlc0/n173624 ), .A1(\tlc0/n4_adj_49547 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n173626 ), 
    .F1(\tlc0/n387 ));
  SLICE_2052 SLICE_2052( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n310 ), 
    .B1(\tlc0/n158326 ), .A1(\tlc0/n333 ), .D0(\tlc0/n225_adj_49131 ), 
    .C0(\tlc0/bank_offset[5] ), .A0(\tlc0/n153798 ), .F0(\tlc0/n310 ), 
    .F1(\tlc0/n4_adj_49547 ));
  SLICE_2053 SLICE_2053( .D1(\tlc0/bank_offset[2] ), .C1(\tlc0/n9_adj_49548 ), 
    .B1(\tlc0/bank_offset[3] ), .A1(\tlc0/n172388 ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[10] ), 
    .B0(\tlc0/n152019 ), .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n9_adj_49548 ), 
    .F1(\tlc0/n154321 ));
  SLICE_2054 SLICE_2054( .D1(\tlc0/n172388 ), .C1(\tlc0/n9_adj_49548 ), 
    .B1(\tlc0/bank_offset[2] ), .A1(\tlc0/bank_offset[3] ), 
    .D0(\tlc0/bank_offset[9] ), 
    .C0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .B0(\tlc0/state[0] ), 
    .A0(\tlc0/state[1] ), .F0(\tlc0/n172388 ), .F1(\tlc0/n154101 ));
  SLICE_2055 SLICE_2055( .D0(\tlc0/n8_adj_49551 ), .C0(\tlc0/n160_adj_49550 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13_adj_49082 ), 
    .F0(\tlc0/n155106 ));
  SLICE_2056 SLICE_2056( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n8_adj_49551 ), 
    .B1(\tlc0/n170_adj_50847 ), .A1(\tlc0/n12_adj_49100 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/n190_adj_49220 ), 
    .B0(\tlc0/bank_offset[2] ), .F0(\tlc0/n8_adj_49551 ), .F1(\tlc0/n155113 ));
  SLICE_2057 SLICE_2057( .D1(\tlc0/data[42] ), .C1(\tlc0/n190_adj_49555 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/n4_adj_49116 ), .D0(\tlc0/n11_adj_49209 ), 
    .B0(\tlc0/n19_adj_49252 ), .F0(\tlc0/n190_adj_49555 ), 
    .F1(\tlc0/n160_adj_49550 ));
  SLICE_2058 SLICE_2058( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n174526 ), 
    .B1(\tlc0/n174527 ), .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n4_adj_49116 ), .F1(\tlc0/n155138 ));
  SLICE_2059 SLICE_2059( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n215_adj_49557 ), .B1(\tlc0/n220_adj_49558 ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/n10_adj_49317 ), .B0(\tlc0/data[354] ), 
    .A0(\tlc0/n14_adj_49514 ), .F0(\tlc0/n215_adj_49557 ), .F1(\tlc0/n154845 ));
  SLICE_2061 SLICE_2061( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n173833 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n173831 ), .D0(\tlc0/n17_adj_49093 ), 
    .C0(\tlc0/n18_adj_49387 ), .B0(\tlc0/data[354] ), .A0(\tlc0/n158330 ), 
    .F0(\tlc0/n173833 ), .F1(\tlc0/n220_adj_49558 ));
  SLICE_2064 SLICE_2064( .D1(\tlc0/n19_adj_49288 ), .C1(\tlc0/n11_adj_49209 ), 
    .D0(\tlc0/n4 ), .C0(\tlc0/n182 ), .B0(\tlc0/n170_adj_50250 ), 
    .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n11_adj_49209 ), 
    .F1(\tlc0/n170_adj_49865 ));
  SLICE_2065 SLICE_2065( .D1(\tlc0/data[396] ), .C1(\tlc0/n11_adj_49562 ), 
    .B1(\tlc0/n10_adj_49561 ), .A1(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/n313_adj_50035 ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n11_adj_49562 ), 
    .F1(\tlc0/n204_adj_49563 ));
  SLICE_2066 SLICE_2066( .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n209_adj_50606 ), .B0(\tlc0/state_3__N_2519 ), 
    .A0(\tlc0/n204_adj_49563 ), .F0(\tlc0/n154904 ));
  SLICE_2067 SLICE_2067( .D1(\tlc0/data[77] ), .C1(\tlc0/n174122 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/data_2111__N_2568[2] ), 
    .B0(\tlc0/n12_adj_49454 ), .A0(\tlc0/n16_adj_50295 ), .F0(\tlc0/n174122 ), 
    .F1(\tlc0/n181 ));
  SLICE_2070 SLICE_2070( .D1(\tlc0/bank_offset[2] ), 
    .C1(\tlc0/n277_adj_49955 ), .A1(\tlc0/bank_offset[3] ), 
    .D0(\tlc0/n158178 ), .C0(\tlc0/n398 ), .B0(\tlc0/n264_adj_49954 ), 
    .A0(\tlc0/n158168 ), .F0(\tlc0/n277_adj_49955 ), .F1(\tlc0/n8_adj_49566 ));
  SLICE_2073 SLICE_2073( .D1(\tlc0/n13_adj_49167 ), .C1(\tlc0/n14_adj_49572 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/data[135] ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[1] ), 
    .A0(\tlc0/n213_adj_49283 ), .F0(\tlc0/n14_adj_49572 ), .F1(\tlc0/n174338 ));
  SLICE_2075 SLICE_2075( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n220_adj_49576 ), .B1(\tlc0/n215_adj_49575 ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n173822 ), .C0(\tlc0/n173824 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n220_adj_49576 ), .F1(\tlc0/n154843 ));
  SLICE_2076 SLICE_2076( .DI1(\tlc0/n218_adj_49556 ), 
    .D1(\tlc0/bank_offset[0] ), .C1(\tlc0/n158380 ), .B1(\tlc0/n158206 ), 
    .A1(\tlc0/n217_adj_49272 ), .D0(\tlc0/n14_adj_49514 ), 
    .C0(\tlc0/n9_adj_49361 ), .B0(\tlc0/data[353] ), .A0(\tlc0/n10_adj_49385 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154843 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[353] ), .F0(\tlc0/n215_adj_49575 ), 
    .F1(\tlc0/n218_adj_49556 ));
  SLICE_2078 SLICE_2078( .D1(\tlc0/n10_adj_49385 ), .C1(\tlc0/n14_adj_50360 ), 
    .B1(\tlc0/n13 ), .A1(\tlc0/n4 ), .D0(\tlc0/n4 ), .C0(\tlc0/n10_adj_49385 ), 
    .B0(\tlc0/n14_adj_49323 ), .A0(\tlc0/n13 ), .F0(\tlc0/n173822 ), 
    .F1(\tlc0/n99_adj_50371 ));
  SLICE_2079 SLICE_2079( .D1(\tlc0/n18_adj_49124 ), .C1(\tlc0/data[353] ), 
    .B1(\tlc0/n17_adj_49578 ), .A1(\tlc0/n158330 ), .D0(\tlc0/bank_offset[9] ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[1] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n17_adj_49578 ), .F1(\tlc0/n173824 ));
  SLICE_2082 SLICE_2082( .D1(\tlc0/bank_offset[3] ), 
    .C1(\tlc0/n192_adj_49912 ), .B1(\tlc0/n13_adj_49082 ), 
    .A1(\tlc0/bank_offset[2] ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/n237_adj_50262 ), .B0(\tlc0/n4 ), .A0(\tlc0/n173424 ), 
    .F0(\tlc0/n192_adj_49912 ), .F1(\tlc0/n173426 ));
  SLICE_2083 SLICE_2083( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n233_adj_49579 ), .B1(\tlc0/n228 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n11_adj_49165 ), .C0(\tlc0/n174359 ), .B0(\tlc0/n19_adj_49252 ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n233_adj_49579 ), 
    .F1(\tlc0/n154842 ));
  SLICE_2085 SLICE_2085( .D1(\tlc0/n10_adj_49561 ), .C1(\tlc0/n10_adj_49317 ), 
    .B1(\tlc0/n11_adj_49562 ), .A1(\tlc0/data[398] ), 
    .C0(\tlc0/bank_offset[1] ), .A0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n10_adj_49317 ), .F1(\tlc0/n194_adj_50155 ));
  SLICE_2086 SLICE_2086( .DI1(\tlc0/n195_adj_50308 ), .D1(\tlc0/data[118] ), 
    .C1(\tlc0/n12_adj_49139 ), .B1(\tlc0/n318_adj_49112 ), .A1(\tlc0/n9 ), 
    .D0(\tlc0/n233_adj_50111 ), .C0(\tlc0/n158247 ), .B0(\tlc0/n10_adj_49317 ), 
    .A0(\tlc0/n200_adj_49212 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172021 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[118] ), 
    .F0(\tlc0/n12_adj_49139 ), .F1(\tlc0/n195_adj_50308 ));
  SLICE_2087 SLICE_2087( .D1(\tlc0/n13_adj_49082 ), .C1(\tlc0/n8_adj_49580 ), 
    .B1(\tlc0/n160_adj_50843 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n190_adj_49220 ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n8_adj_49580 ), .F1(\tlc0/n155115 ));
  SLICE_2088 SLICE_2088( .D0(\tlc0/n8_adj_49580 ), .C0(\tlc0/n150_adj_50845 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n10 ), .F0(\tlc0/n155114 ));
  SLICE_2089 SLICE_2089( .D1(\tlc0/n13_adj_49082 ), .C1(\tlc0/bank_offset[2] ), 
    .B1(\tlc0/bank_offset[3] ), .A1(\tlc0/n192_adj_49912 ), 
    .C0(\tlc0/n205_adj_49581 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n8_adj_49582 ), .F1(\tlc0/n173568 ));
  SLICE_2092 SLICE_2092( .D1(\tlc0/n158532 ), .C1(\tlc0/n13_adj_49583 ), 
    .B1(\tlc0/data[141] ), .A1(\tlc0/n14_adj_49787 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[9] ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/bank_offset[10] ), 
    .F0(\tlc0/n13_adj_49583 ), .F1(\tlc0/n174393 ));
  SLICE_2095 SLICE_2095( .D1(\tlc0/n13_adj_49082 ), .C1(\tlc0/n8_adj_49586 ), 
    .B1(\tlc0/n170_adj_50828 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n190_adj_49220 ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n8_adj_49586 ), .F1(\tlc0/n155119 ));
  SLICE_2096 SLICE_2096( .D0(\tlc0/n8_adj_49586 ), .C0(\tlc0/n160_adj_50829 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n10 ), .F0(\tlc0/n155118 ));
  SLICE_2097 SLICE_2097( .DI1(\tlc0/n231_adj_50089 ), .D1(\tlc0/n158332 ), 
    .C1(\tlc0/bank_offset[0] ), .B1(\tlc0/n230_adj_49238 ), 
    .A1(\tlc0/n11_adj_49157 ), .D0(\tlc0/n154514 ), .C0(\tlc0/data[134] ), 
    .B0(\tlc0/n15 ), .A0(\tlc0/n9 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154878 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[134] ), 
    .F0(\tlc0/n228_adj_49587 ), .F1(\tlc0/n231_adj_50089 ));
  SLICE_2098 SLICE_2098( .D1(\tlc0/n228_adj_49587 ), 
    .C1(\tlc0/n233_adj_49978 ), .B1(\tlc0/state_3__N_2519 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .D0(\tlc0/n11_adj_49165 ), 
    .C0(\tlc0/n174312 ), .B0(\tlc0/n19_adj_49716 ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n233_adj_49978 ), .F1(\tlc0/n154878 ));
  SLICE_2099 SLICE_2099( .D1(\tlc0/n12_adj_49100 ), .C1(\tlc0/n11_adj_49588 ), 
    .B1(\tlc0/n10_adj_49561 ), .A1(\tlc0/data[392] ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/n313_adj_50035 ), 
    .B0(\tlc0/bank_offset[3] ), .F0(\tlc0/n11_adj_49588 ), 
    .F1(\tlc0/n214_adj_49589 ));
  SLICE_2101 SLICE_2101( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n14_adj_49591 ), .B1(\tlc0/n158380 ), .A1(\tlc0/n187_adj_49590 ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/n170_adj_49170 ), 
    .F0(\tlc0/n14_adj_49591 ), .F1(\tlc0/n154996 ));
  SLICE_2103 SLICE_2103( .DI1(\tlc0/n231_adj_49868 ), 
    .D1(\tlc0/n14_adj_49207 ), .C1(\tlc0/bank_offset[0] ), 
    .B1(\tlc0/n230_adj_49238 ), .A1(\tlc0/n158332 ), .D0(\tlc0/n15_adj_49247 ), 
    .C0(\tlc0/n154514 ), .B0(\tlc0/n9 ), .A0(\tlc0/data[133] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154919 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[133] ), .F0(\tlc0/n228_adj_49592 ), 
    .F1(\tlc0/n231_adj_49868 ));
  SLICE_2104 SLICE_2104( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n233_adj_50047 ), .B1(\tlc0/n228_adj_49592 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/n174304 ), .B0(\tlc0/n11_adj_49165 ), 
    .A0(\tlc0/n19_adj_50048 ), .F0(\tlc0/n233_adj_50047 ), .F1(\tlc0/n154919 ));
  SLICE_2105 SLICE_2105( .D0(\tlc0/n8_adj_49596 ), .C0(\tlc0/n213_adj_49595 ), 
    .B0(\tlc0/n13 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n155105 ));
  SLICE_2106 SLICE_2106( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n8_adj_49596 ), 
    .B1(\tlc0/n223_adj_49930 ), .A1(\tlc0/n12_adj_49100 ), 
    .D0(\tlc0/n266_adj_49676 ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[3] ), .F0(\tlc0/n8_adj_49596 ), .F1(\tlc0/n155108 ));
  SLICE_2107 SLICE_2107( .D1(\tlc0/n12_adj_49100 ), .C1(\tlc0/n11_adj_49603 ), 
    .B1(\tlc0/data[388] ), .A1(\tlc0/n10_adj_49561 ), 
    .D0(\tlc0/bank_offset[3] ), .B0(\tlc0/n313_adj_50035 ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n11_adj_49603 ), 
    .F1(\tlc0/n214_adj_49604 ));
  SLICE_2109 SLICE_2109( .D0(\tlc0/n8_adj_49608 ), .C0(\tlc0/n236_adj_49607 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n154731 ));
  SLICE_2110 SLICE_2110( .D1(\tlc0/n216_adj_50150 ), .C1(\tlc0/n8_adj_49608 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n10 ), .D0(\tlc0/n235_adj_49984 ), 
    .C0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n8_adj_49608 ), .F1(\tlc0/n154739 ));
  SLICE_2111 SLICE_2111( .DI1(\tlc0/n221_adj_49935 ), 
    .D1(\tlc0/n14_adj_49207 ), .C1(\tlc0/n230_adj_49238 ), 
    .B1(\tlc0/n7_adj_49236 ), .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/n154514 ), 
    .C0(\tlc0/n15_adj_49247 ), .B0(\tlc0/n12_adj_49113 ), 
    .A0(\tlc0/data[141] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154908 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[141] ), .F0(\tlc0/n218_adj_49611 ), 
    .F1(\tlc0/n221_adj_49935 ));
  SLICE_2112 SLICE_2112( .D1(\tlc0/n218_adj_49611 ), 
    .C1(\tlc0/n223_adj_50405 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n11_adj_49165 ), 
    .C0(\tlc0/n174393 ), .B0(\tlc0/n12_adj_49142 ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n223_adj_50405 ), .F1(\tlc0/n154908 ));
  SLICE_2113 SLICE_2113( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n218_adj_49612 ), .B1(\tlc0/n223_adj_50749 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .D0(\tlc0/n154514 ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/data[142] ), .A0(\tlc0/n15 ), 
    .F0(\tlc0/n218_adj_49612 ), .F1(\tlc0/n154793 ));
  SLICE_2115 SLICE_2115( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n208_adj_49615 ), .B1(\tlc0/n213_adj_50654 ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n15_adj_49086 ), 
    .C0(\tlc0/data[143] ), .B0(\tlc0/n154514 ), .A0(\tlc0/n12_adj_49113 ), 
    .F0(\tlc0/n208_adj_49615 ), .F1(\tlc0/n154834 ));
  SLICE_2117 SLICE_2117( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n228_adj_49617 ), .B1(\tlc0/n233_adj_50898 ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/data[140] ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n154514 ), .A0(\tlc0/n15_adj_49075 ), 
    .F0(\tlc0/n228_adj_49617 ), .F1(\tlc0/n154821 ));
  SLICE_2119 SLICE_2119( .D1(\tlc0/n15_adj_49618 ), .C1(\tlc0/n16_adj_49619 ), 
    .D0(\tlc0/data_2111__N_2568[4] ), .C0(\tlc0/bank_offset[10] ), 
    .B0(\tlc0/n13 ), .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .F0(\tlc0/n16_adj_49619 ), .F1(\tlc0/n73 ));
  SLICE_2120 SLICE_2120( .D1(\tlc0/n15_adj_49618 ), .C1(\tlc0/n16_adj_49801 ), 
    .B1(\tlc0/n154127 ), .A1(\tlc0/data[347] ), .D0(\tlc0/bank_offset[8] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n15_adj_49618 ), 
    .F1(\tlc0/n230_adj_50658 ));
  SLICE_2121 SLICE_2121( .D1(\tlc_data[3] ), .C1(\tlc0/n141 ), 
    .B1(\tlc0/n134 ), .D0(\tlc_data[2] ), .C0(\tlc_data[0] ), 
    .B0(\tlc_data[1] ), .F0(\tlc0/n141 ), .F1(\tlc0/n142_adj_49585 ));
  SLICE_2123 SLICE_2123( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/n225_adj_49625 ), .B1(\tlc0/n230_adj_49626 ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n14_adj_49514 ), 
    .B0(\tlc0/data[352] ), .A0(\tlc0/n13_adj_49633 ), 
    .F0(\tlc0/n225_adj_49625 ), .F1(\tlc0/n154841 ));
  SLICE_2124 SLICE_2124( .D1(\tlc0/n173814 ), .C1(\tlc0/n173816 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/n158330 ), .C0(\tlc0/n17_adj_49578 ), .B0(\tlc0/data[352] ), 
    .A0(\tlc0/n18_adj_49387 ), .F0(\tlc0/n173816 ), .F1(\tlc0/n230_adj_49626 ));
  SLICE_2126 SLICE_2126( .D1(\tlc0/n4_adj_49627 ), 
    .C1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .B1(\tlc0/n4 ), 
    .A1(\tlc0/n4_adj_49479 ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/bank_offset[5] ), .F0(\tlc0/n4_adj_49627 ), 
    .F1(\tlc0/n180_adj_50112 ));
  SLICE_2127 SLICE_2127( .D1(\tlc0/n11_adj_49382 ), .C1(\tlc0/n214_adj_49629 ), 
    .B1(\tlc0/n13_adj_49633 ), .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n153505 ), 
    .C0(\tlc0/n14_adj_49628 ), .B0(\tlc0/data[64] ), .A0(\tlc0/n13_adj_49401 ), 
    .F0(\tlc0/n214_adj_49629 ), .F1(\tlc0/n4_adj_50720 ));
  SLICE_2129 SLICE_2129( .D1(\tlc0/n158273 ), .C1(\tlc0/n8_adj_49331 ), 
    .B1(\tlc0/n150623 ), .A1(\tlc0/n286 ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n8_adj_49331 ), .F1(\tlc0/n281 ));
  SLICE_2131 SLICE_2131( .D1(\tlc0/n177315 ), .C1(\tlc0/bank_offset[5] ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/n386 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n177315 ), .F1(\tlc0/n333 ));
  SLICE_2133 SLICE_2133( .D1(\tlc0/n8_adj_49125 ), .C1(\tlc0/n239_adj_49632 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n277 ), 
    .C0(\tlc0/n173525 ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n239_adj_49632 ), 
    .F1(\tlc0/n154995 ));
  SLICE_2135 SLICE_2135( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n158273 ), 
    .B1(\tlc0/n286 ), .A1(\tlc0/data[258] ), .D0(\tlc0/n158198 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n158273 ), .F1(\tlc0/n173618 ));
  SLICE_2136 SLICE_2136( .D1(\tlc0/bank_offset[8] ), 
    .C1(\tlc0/bank_offset[7] ), .D0(\tlc0/data[261] ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/n286 ), .A0(\tlc0/n158273 ), 
    .F0(\tlc0/n173634 ), .F1(\tlc0/n286 ));
  SLICE_2138 SLICE_2138( .D1(\tlc0/n11_adj_49523 ), .C1(\tlc0/n13_adj_49633 ), 
    .B1(\tlc0/n274_adj_49524 ), .A1(\tlc0/data[208] ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n13_adj_49633 ), .F1(\tlc0/n173395 ));
  SLICE_2141 SLICE_2141( .D0(\tlc0/n10 ), .C0(\tlc0/n150 ), 
    .B0(\tlc0/n8_adj_49551 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n155104 ));
  SLICE_2142 SLICE_2142( .D1(\tlc0/data[43] ), .C1(\tlc0/n180_adj_49644 ), 
    .B1(\tlc0/n4_adj_49116 ), .A1(\tlc0/n158532 ), .B0(\tlc0/n12_adj_49143 ), 
    .A0(\tlc0/n11_adj_49209 ), .F0(\tlc0/n180_adj_49644 ), .F1(\tlc0/n150 ));
  SLICE_2143 SLICE_2143( .D1(\tlc0/bank_offset[2] ), 
    .C1(\tlc0/n252_adj_49638 ), .B1(\tlc0/bank_offset[1] ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/n183_adj_50157 ), 
    .C0(\tlc0/n225_adj_49481 ), .B0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n252_adj_49638 ), .F1(\tlc0/n14_adj_49639 ));
  SLICE_2144 SLICE_2144( .D1(\tlc0/n14_adj_49639 ), .B1(\tlc0/n158751 ), 
    .C0(\tlc0/n14_adj_49639 ), .A0(\tlc0/n13_adj_50053 ), .F0(\tlc0/n174573 ), 
    .F1(\tlc0/n174541 ));
  SLICE_2145 SLICE_2145( .D1(\tlc0/n13_adj_49108 ), .C1(\tlc0/n14_adj_49641 ), 
    .B1(\tlc0/n177_adj_49640 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/n170_adj_49170 ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n14_adj_49641 ), .F1(\tlc0/n155011 ));
  SLICE_2147 SLICE_2147( .D1(\tlc0/data[64] ), .C1(\tlc0/n174014 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/n17_adj_49578 ), .A0(\tlc0/n18 ), .F0(\tlc0/n174014 ), 
    .F1(\tlc0/n211_adj_50719 ));
  SLICE_2151 SLICE_2151( .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n210_adj_49646 ), .B0(\tlc0/state_3__N_2519 ), 
    .A0(\tlc0/n205_adj_49645 ), .F0(\tlc0/n154858 ));
  SLICE_2152 SLICE_2152( .DI1(\tlc0/n208_adj_49506 ), 
    .D1(\tlc0/n13_adj_49108 ), .C1(\tlc0/n217_adj_49272 ), 
    .B1(\tlc0/bank_offset[0] ), .A1(\tlc0/n14_adj_49207 ), 
    .D0(\tlc0/data[364] ), .C0(\tlc0/n12_adj_49113 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/n14_adj_49514 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154858 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[364] ), .F0(\tlc0/n205_adj_49645 ), 
    .F1(\tlc0/n208_adj_49506 ));
  SLICE_2154 SLICE_2154( .D1(\tlc0/n9_adj_49361 ), .C1(\tlc0/n10_adj_49561 ), 
    .B1(\tlc0/data[393] ), .A1(\tlc0/n11_adj_49588 ), 
    .D0(\tlc0/bank_offset[0] ), .B0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n9_adj_49361 ), .F1(\tlc0/n204_adj_50501 ));
  SLICE_2155 SLICE_2155( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n14_adj_49647 ), 
    .B1(\tlc0/n13_adj_49167 ), .A1(\tlc0/data[161] ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/data_2111__N_2568[4] ), 
    .F0(\tlc0/n14_adj_49647 ), .F1(\tlc0/n227_adj_50326 ));
  SLICE_2156 SLICE_2156( .D1(\tlc0/n11_adj_50086 ), .C1(\tlc0/n217_adj_50420 ), 
    .B1(\tlc0/n19_adj_50080 ), .A1(\tlc0/n154258 ), .D0(\tlc0/n13_adj_49583 ), 
    .C0(\tlc0/data[169] ), .B0(\tlc0/n14_adj_49647 ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n217_adj_50420 ), 
    .F1(\tlc0/n174558 ));
  SLICE_2158 SLICE_2158( .D1(\tlc0/n74_adj_50204 ), .C1(\tlc0/n60_adj_49850 ), 
    .B1(\tlc0/n4_adj_49648 ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/data_2111__N_2568[8] ), .B0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n60_adj_49850 ), .F1(\tlc0/n173769 ));
  SLICE_2159 SLICE_2159( .D1(\tlc0/n153505 ), .C1(\tlc0/n14_adj_49651 ), 
    .B1(\tlc0/n13_adj_49650 ), .A1(\tlc0/data[77] ), .D0(\tlc0/n165 ), 
    .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n14_adj_49651 ), 
    .F1(\tlc0/n184_adj_49567 ));
  SLICE_2160 SLICE_2160( .D1(\tlc0/data[78] ), .C1(\tlc0/n13_adj_49650 ), 
    .B1(\tlc0/n14_adj_49721 ), .A1(\tlc0/n153505 ), .D0(\tlc0/bank_offset[9] ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[10] ), 
    .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n13_adj_49650 ), 
    .F1(\tlc0/n184_adj_49862 ));
  SLICE_2161 SLICE_2161( .D1(\tlc0/data[175] ), .C1(\tlc0/n14_adj_49652 ), 
    .B1(\tlc0/n13_adj_49583 ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/data_2111__N_2568[4] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n14_adj_49652 ), .F1(\tlc0/n197_adj_50290 ));
  SLICE_2162 SLICE_2162( .D1(\tlc0/n11_adj_50086 ), .C1(\tlc0/n207_adj_50403 ), 
    .B1(\tlc0/n12_adj_49522 ), .A1(\tlc0/n154258 ), .D0(\tlc0/data[167] ), 
    .C0(\tlc0/n14_adj_49652 ), .B0(\tlc0/n13_adj_49167 ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n207_adj_50403 ), 
    .F1(\tlc0/n174550 ));
  SLICE_2166 SLICE_2166( .D1(\tlc0/bank_offset[8] ), 
    .C1(\tlc0/bank_offset[7] ), .B1(\tlc0/n187_adj_50848 ), 
    .A1(\tlc0/n173988 ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/bank_offset[8] ), .A0(\tlc0/n137 ), .F0(\tlc0/n11_adj_49523 ), 
    .F1(\tlc0/n174003 ));
  SLICE_2167 SLICE_2167( .D1(\tlc0/data[384] ), .C1(\tlc0/n11_adj_49655 ), 
    .B1(\tlc0/n10_adj_49561 ), .A1(\tlc0/n12_adj_49100 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/n313_adj_50035 ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n11_adj_49655 ), .F1(\tlc0/n224 ));
  SLICE_2169 SLICE_2169( .D1(\tlc0/data[163] ), .C1(\tlc0/n14_adj_49657 ), 
    .B1(\tlc0/n13_adj_49167 ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/data_2111__N_2568[4] ), .A0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n14_adj_49657 ), .F1(\tlc0/n217_adj_50506 ));
  SLICE_2170 SLICE_2170( .D1(\tlc0/n12_adj_49143 ), .C1(\tlc0/n207_adj_50533 ), 
    .B1(\tlc0/n154258 ), .A1(\tlc0/n11_adj_50086 ), .D0(\tlc0/n14_adj_49657 ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/n13_adj_49583 ), 
    .A0(\tlc0/data[171] ), .F0(\tlc0/n207_adj_50533 ), .F1(\tlc0/n174566 ));
  SLICE_2171 SLICE_2171( .D1(\tlc0/n174060 ), .C1(\tlc0/n174059 ), 
    .B1(\tlc0/state_3__N_2519 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/n153652 ), .B0(\tlc0/n11_adj_49157 ), 
    .A0(\tlc0/n158227 ), .F0(\tlc0/n174059 ), .F1(\tlc0/n155067 ));
  SLICE_2173 SLICE_2173( .D0(\tlc0/n12_adj_49100 ), .C0(\tlc0/n160_adj_49660 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n8_adj_49221 ), .F0(\tlc0/n155103 ));
  SLICE_2174 SLICE_2174( .D1(\tlc0/data[44] ), .C1(\tlc0/n190_adj_49661 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/n4_adj_49116 ), .C0(\tlc0/n19_adj_49084 ), 
    .A0(\tlc0/n11_adj_49209 ), .F0(\tlc0/n190_adj_49661 ), 
    .F1(\tlc0/n160_adj_49660 ));
  SLICE_2175 SLICE_2175( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n14_adj_49665 ), 
    .B1(\tlc0/n13_adj_49167 ), .A1(\tlc0/data[165] ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/data_2111__N_2568[4] ), 
    .F0(\tlc0/n14_adj_49665 ), .F1(\tlc0/n217_adj_50085 ));
  SLICE_2176 SLICE_2176( .D1(\tlc0/n12_adj_49142 ), .C1(\tlc0/n207_adj_50592 ), 
    .B1(\tlc0/n154258 ), .A1(\tlc0/n11_adj_50086 ), .D0(\tlc0/data[173] ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/n14_adj_49665 ), 
    .A0(\tlc0/n13_adj_49583 ), .F0(\tlc0/n207_adj_50592 ), .F1(\tlc0/n174574 ));
  SLICE_2178 SLICE_2178( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n8_adj_49667 ), 
    .B1(\tlc0/n214_adj_50781 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n247_adj_49469 ), .C0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n8_adj_49667 ), .F1(\tlc0/n154766 ));
  SLICE_2179 SLICE_2179( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n14_adj_49668 ), 
    .B1(\tlc0/data[170] ), .A1(\tlc0/n13_adj_49583 ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/data_2111__N_2568[4] ), .A0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n14_adj_49668 ), .F1(\tlc0/n217_adj_50171 ));
  SLICE_2180 SLICE_2180( .D1(\tlc0/n12_adj_50296 ), .C1(\tlc0/n227_adj_50631 ), 
    .B1(\tlc0/n11_adj_50086 ), .A1(\tlc0/n154258 ), .D0(\tlc0/n13_adj_49167 ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/n14_adj_49668 ), 
    .A0(\tlc0/data[162] ), .F0(\tlc0/n227_adj_50631 ), .F1(\tlc0/n174527 ));
  SLICE_2181 SLICE_2181( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n153505 ), 
    .B1(\tlc0/n303_adj_49790 ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n153505 ), .F1(\tlc0/n239_adj_50689 ));
  SLICE_2182 SLICE_2182( .D1(\tlc0/n11_adj_49382 ), .C1(\tlc0/n204_adj_50935 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n12_adj_50296 ), 
    .D0(\tlc0/n13_adj_49401 ), .C0(\tlc0/n14_adj_49707 ), .B0(\tlc0/data[66] ), 
    .A0(\tlc0/n153505 ), .F0(\tlc0/n204_adj_50935 ), .F1(\tlc0/n4_adj_50928 ));
  SLICE_2183 SLICE_2183( .D1(\tlc0/data[166] ), .C1(\tlc0/n14_adj_49671 ), 
    .B1(\tlc0/n13_adj_49167 ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/data_2111__N_2568[4] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n14_adj_49671 ), .F1(\tlc0/n217_adj_50377 ));
  SLICE_2184 SLICE_2184( .D1(\tlc0/n12 ), .C1(\tlc0/n207_adj_50602 ), 
    .B1(\tlc0/n154258 ), .A1(\tlc0/n11_adj_50086 ), .D0(\tlc0/n14_adj_49671 ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/n13_adj_49583 ), 
    .A0(\tlc0/data[174] ), .F0(\tlc0/n207_adj_50602 ), .F1(\tlc0/n174578 ));
  SLICE_2185 SLICE_2185( .D1(\tlc0/n254 ), .C1(\tlc0/n174156 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/data_2111__N_2568[7] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/data_2111__N_2568[9] ), 
    .B0(\tlc0/bank_offset[5] ), .F0(\tlc0/n174156 ), 
    .F1(\tlc0/n199_adj_49420 ));
  SLICE_2187 SLICE_2187( .D1(\tlc0/data[168] ), .C1(\tlc0/n14_adj_49675 ), 
    .B1(\tlc0/n13_adj_49583 ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/data_2111__N_2568[4] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n14_adj_49675 ), .F1(\tlc0/n227_adj_50412 ));
  SLICE_2188 SLICE_2188( .D1(\tlc0/n13_adj_49633 ), .C1(\tlc0/n237_adj_50855 ), 
    .B1(\tlc0/n11_adj_50086 ), .A1(\tlc0/n154258 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n14_adj_49675 ), .B0(\tlc0/n13_adj_49167 ), 
    .A0(\tlc0/data[160] ), .F0(\tlc0/n237_adj_50855 ), .F1(\tlc0/n174516 ));
  SLICE_2189 SLICE_2189( .D1(\tlc0/n13_adj_49167 ), .C1(\tlc0/n14_adj_49678 ), 
    .B1(\tlc0/data[164] ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/data_2111__N_2568[4] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n14_adj_49678 ), .F1(\tlc0/n227_adj_50499 ));
  SLICE_2190 SLICE_2190( .D1(\tlc0/n154258 ), .C1(\tlc0/n217_adj_50591 ), 
    .B1(\tlc0/n19_adj_49084 ), .A1(\tlc0/n11_adj_50086 ), 
    .D0(\tlc0/data[172] ), .C0(\tlc0/n14_adj_49678 ), 
    .B0(\tlc0/n13_adj_49583 ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n217_adj_50591 ), .F1(\tlc0/n174570 ));
  SLICE_2191 SLICE_2191( .D1(\tlc0/n14_adj_49682 ), .C1(\tlc0/n197_adj_49681 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n158380 ), 
    .D0(\tlc0/n14_adj_49347 ), .C0(\tlc0/n9 ), .B0(\tlc0/data[468] ), 
    .A0(\tlc0/n12_adj_49100 ), .F0(\tlc0/n197_adj_49681 ), .F1(\tlc0/n154994 ));
  SLICE_2192 SLICE_2192( .D1(\tlc0/n170_adj_49170 ), 
    .C1(\tlc0/bank_offset[1] ), .B1(\tlc0/bank_offset[0] ), 
    .A1(\tlc0/bank_offset[2] ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/n170_adj_49170 ), .B0(\tlc0/bank_offset[1] ), 
    .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n14_adj_49682 ), 
    .F1(\tlc0/n14_adj_50252 ));
  SLICE_2193 SLICE_2193( .D0(\tlc0/bank_offset[8] ), .C0(\tlc0/n57350[0] ), 
    .A0(\tlc0/n176021 ), .F0(\tlc0/n57359[0] ));
  SLICE_2194 SLICE_2194( .C1(\tlc0/n57329[0] ), .B1(\tlc0/bank_offset[6] ), 
    .A1(\tlc0/n57324[0] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/data_2111__N_2568[2] ), .A0(\tlc0/data_2111__N_2568[10] ), 
    .F0(\tlc0/n57324[0] ), .F1(\tlc0/n57350[0] ));
  SLICE_2195 SLICE_2195( .D1(\tlc0/n176465 ), .C1(\tlc0/n173235 ), 
    .A1(\tlc_data[4] ), .D0(\tlc_data[3] ), .C0(\tlc_data[1] ), 
    .B0(\tlc_data[0] ), .A0(\tlc_data[2] ), .F0(\tlc0/n173235 ), 
    .F1(\tlc0/n173236 ));
  SLICE_2196 SLICE_2196( .D1(\tlc_data[0] ), .C1(\tlc_data[2] ), 
    .B1(\tlc_data[1] ), .A1(\tlc_data[3] ), .D0(\tlc_data[3] ), 
    .C0(\tlc_data[0] ), .B0(\tlc_data[2] ), .A0(\tlc_data[1] ), 
    .F0(\tlc0/n176465 ), .F1(\tlc0/n173_adj_49662 ));
  SLICE_2197 SLICE_2197( .D1(\tlc0/data[28] ), .C1(\tlc0/n154427 ), 
    .B1(\tlc0/n15_adj_49406 ), .A1(\tlc0/n12_adj_49113 ), .D0(\tlc0/n154127 ), 
    .C0(\tlc0/n254 ), .B0(\tlc0/n269_adj_50212 ), .A0(\tlc0/n204_adj_50213 ), 
    .F0(\tlc0/n154427 ), .F1(\tlc0/n168_adj_49686 ));
  SLICE_2198 SLICE_2198( .D1(\tlc0/n16_adj_49789 ), .C1(\tlc0/n15_adj_50114 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n168_adj_49686 ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n15_adj_50114 ), .F1(\tlc0/n155126 ));
  SLICE_2199 SLICE_2199( .C1(\tlc0/n14_adj_49689 ), .B1(\tlc0/n158751 ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/n252_adj_49638 ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n14_adj_49689 ), .F1(\tlc0/n174526 ));
  SLICE_2201 SLICE_2201( .D1(\tlc0/n173872 ), .C1(\tlc0/n173874 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/n12_adj_49454 ), .C0(\tlc0/n18_adj_49387 ), 
    .B0(\tlc0/data[364] ), .A0(\tlc0/n158330 ), .F0(\tlc0/n173874 ), 
    .F1(\tlc0/n210_adj_49646 ));
  SLICE_2202 SLICE_2202( .DI1(\tlc0/n223_adj_50087 ), .D1(\tlc0/data[380] ), 
    .C1(\tlc0/n14_adj_49432 ), .B1(\tlc0/n12_adj_49113 ), 
    .A1(\tlc0/n12_adj_49100 ), .D0(\tlc0/n4 ), .C0(\tlc0/n14_adj_49323 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/n12_adj_49113 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154879 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[380] ), .F0(\tlc0/n173872 ), .F1(\tlc0/n223_adj_50087 ));
  SLICE_2203 SLICE_2203( .DI1(\tlc0/n208_adj_49571 ), 
    .D1(\tlc0/n14_adj_49207 ), .C1(\tlc0/n158380 ), .B1(\tlc0/bank_offset[0] ), 
    .A1(\tlc0/n217_adj_49272 ), .D0(\tlc0/n14_adj_49514 ), .C0(\tlc0/n9 ), 
    .B0(\tlc0/data[357] ), .A0(\tlc0/n9_adj_49361 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154849 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[357] ), .F0(\tlc0/n205_adj_49692 ), 
    .F1(\tlc0/n208_adj_49571 ));
  SLICE_2207 SLICE_2207( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n55707[0] ), 
    .A1(\tlc0/data_2111__N_2568[9] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/data_2111__N_2568[8] ), .B0(\tlc0/data_2111__N_2568[3] ), 
    .F0(\tlc0/n55707[0] ), .F1(\tlc0/n57356[0] ));
  SLICE_2209 SLICE_2209( .C1(\tlc0/n4_adj_49696 ), .B1(\tlc0/n191_adj_49695 ), 
    .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n194_adj_49715 ), .B0(\tlc0/n11_adj_49382 ), 
    .A0(\tlc0/n19_adj_49716 ), .F0(\tlc0/n4_adj_49696 ), .F1(\tlc0/n174060 ));
  SLICE_2211 SLICE_2211( .D1(\tlc0/n229_adj_49698 ), .C1(\tlc0/n8_adj_49125 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), .D0(\tlc0/n267_adj_49699 ), 
    .C0(\tlc0/n173534 ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n229_adj_49698 ), 
    .F1(\tlc0/n154993 ));
  SLICE_2213 SLICE_2213( .D1(\tlc0/bit_offset[4] ), 
    .C1(\tlc0/sr_bit_counter[4] ), .B1(\tlc0/sr_bit_counter[5] ), 
    .A1(\tlc0/bit_offset[5] ), .D0(\tlc0/color_bit_counter[0] ), 
    .C0(\tlc0/color_bit_counter[1] ), .B0(\tlc0/color_bit_counter[3] ), 
    .A0(\tlc0/color_bit_counter[2] ), .F0(\tlc0/bit_offset[5] ), 
    .F1(\tlc0/sout_N_49040[5] ));
  SLICE_2215 SLICE_2215( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n137 ), 
    .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/bank_offset[8] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/n225_adj_49131 ), .F0(\tlc0/n173776 ), .F1(\tlc0/n11_adj_49914 ));
  SLICE_2217 SLICE_2217( .D1(\tlc0/sr_bit_counter[4] ), 
    .C1(\tlc0/bit_offset[4] ), .B1(\tlc0/sr_bit_counter[5] ), 
    .A1(\tlc0/bit_offset[5] ), .D0(\tlc0/color_bit_counter[0] ), 
    .C0(\tlc0/color_bit_counter[2] ), .B0(\tlc0/color_bit_counter[3] ), 
    .A0(\tlc0/color_bit_counter[1] ), .F0(\tlc0/bit_offset[4] ), 
    .F1(\tlc0/n8_adj_49704 ));
  SLICE_2218 SLICE_2218( .D1(\tlc0/bit_offset[8] ), .C1(\tlc0/n8_adj_49704 ), 
    .B1(\tlc0/bit_offset[6] ), .A1(\tlc0/bit_offset[7] ), 
    .D0(\tlc0/n8_adj_49704 ), .C0(\tlc0/n176261 ), .A0(\tlc0/bit_offset[6] ), 
    .F0(\tlc0/n172933 ), .F1(\tlc0/sout_N_49040[8] ));
  SLICE_2219 SLICE_2219( .D1(\tlc0/n13_adj_49650 ), .C1(\tlc0/n14_adj_49707 ), 
    .B1(\tlc0/n153505 ), .A1(\tlc0/data[74] ), .D0(\tlc0/n165 ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n14_adj_49707 ), 
    .F1(\tlc0/n194_adj_50129 ));
  SLICE_2221 SLICE_2221( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n174063 ), 
    .B1(\tlc0/data[70] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/n12_adj_49767 ), .A0(\tlc0/n18 ), .F0(\tlc0/n174063 ), 
    .F1(\tlc0/n191_adj_49695 ));
  SLICE_2223 SLICE_2223( .D1(\tlc0/n13_adj_49401 ), .C1(\tlc0/n14_adj_49711 ), 
    .B1(\tlc0/n153505 ), .A1(\tlc0/data[68] ), .D0(\tlc0/n165 ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n14_adj_49711 ), 
    .F1(\tlc0/n204_adj_50136 ));
  SLICE_2224 SLICE_2224( .D1(\tlc0/n11_adj_49382 ), .C1(\tlc0/n194_adj_50353 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n19_adj_49084 ), 
    .D0(\tlc0/n14_adj_49711 ), .C0(\tlc0/data[76] ), .B0(\tlc0/n153505 ), 
    .A0(\tlc0/n13_adj_49650 ), .F0(\tlc0/n194_adj_50353 ), 
    .F1(\tlc0/n4_adj_50339 ));
  SLICE_2225 SLICE_2225( .D1(\tlc0/data[72] ), .C1(\tlc0/n14_adj_49628 ), 
    .B1(\tlc0/n153505 ), .A1(\tlc0/n13_adj_49650 ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/n165 ), 
    .F0(\tlc0/n14_adj_49628 ), .F1(\tlc0/n204_adj_50211 ));
  SLICE_2227 SLICE_2227( .D1(\tlc0/n174124 ), .C1(\tlc0/n174123 ), 
    .B1(\tlc0/state_3__N_2519 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/n10_adj_49613 ), .B0(\tlc0/n153652 ), 
    .A0(\tlc0/n11_adj_49157 ), .F0(\tlc0/n174123 ), .F1(\tlc0/n155058 ));
  SLICE_2229 SLICE_2229( .D0(\tlc0/n8_adj_49221 ), .C0(\tlc0/n150_adj_49720 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13 ), .F0(\tlc0/n155102 ));
  SLICE_2230 SLICE_2230( .D1(\tlc0/n4_adj_49116 ), .C1(\tlc0/n180_adj_49723 ), 
    .B1(\tlc0/data[45] ), .A1(\tlc0/n158532 ), .D0(\tlc0/n12_adj_49142 ), 
    .B0(\tlc0/n11_adj_49209 ), .F0(\tlc0/n180_adj_49723 ), 
    .F1(\tlc0/n150_adj_49720 ));
  SLICE_2231 SLICE_2231( .D1(\tlc0/n153505 ), .C1(\tlc0/n14_adj_49721 ), 
    .B1(\tlc0/n13_adj_49401 ), .A1(\tlc0/data[70] ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/n165 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n14_adj_49721 ), 
    .F1(\tlc0/n194_adj_49715 ));
  SLICE_2233 SLICE_2233( .DI1(\tlc0/n131273[0] ), .D1(\tlc0/n18_adj_49673 ), 
    .C1(\tlc0/n57356[0] ), .B1(\tlc0/n57359[0] ), .A1(\tlc0/n158334 ), 
    .D0(\tlc0/n19 ), .C0(\tlc0/n158747 ), .B0(\tlc0/bank_offset[0] ), 
    .CE(\tlc0/n154093 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[432] ), 
    .F0(\tlc0/n18_adj_49673 ), .F1(\tlc0/n131273[0] ));
  SLICE_2235 SLICE_2235( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n8_adj_49722 ), 
    .B1(\tlc0/n201_adj_50630 ), .A1(\tlc0/n10 ), .D0(\tlc0/n260_adj_49518 ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n8_adj_49722 ), .F1(\tlc0/n154799 ));
  SLICE_2238 SLICE_2238( .D1(\tlc0/n213_adj_50748 ), .C1(\tlc0/n8_adj_49725 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), .D0(\tlc0/n260_adj_49828 ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n8_adj_49725 ), .F1(\tlc0/n154937 ));
  SLICE_2239 SLICE_2239( .D1(\tlc0/data[27] ), .C1(\tlc0/n15_adj_49726 ), 
    .B1(\tlc0/n8 ), .A1(\tlc0/n154427 ), .D0(\tlc0/n12_adj_49765 ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n15_adj_49726 ), .F1(\tlc0/n158_adj_49727 ));
  SLICE_2240 SLICE_2240( .D1(\tlc0/n10 ), .C1(\tlc0/bank_offset[7] ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/n137 ), .D0(\tlc0/n15_adj_50067 ), 
    .C0(\tlc0/n158_adj_49727 ), .B0(\tlc0/n16_adj_49769 ), 
    .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n155127 ), 
    .F1(\tlc0/n16_adj_49769 ));
  SLICE_2241 SLICE_2241( .D1(\tlc0/n153891 ), .C1(\tlc0/n69_adj_49732 ), 
    .B1(\tlc0/n154127 ), .A1(\tlc0/data[463] ), .D0(\tlc0/n17_adj_49258 ), 
    .C0(\tlc0/n153908 ), .B0(\tlc0/bank_offset[0] ), .F0(\tlc0/n69_adj_49732 ), 
    .F1(\tlc0/n153893 ));
  SLICE_2243 SLICE_2243( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/n200_adj_49740 ), .B1(\tlc0/n195_adj_49739 ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n173870 ), .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n173868 ), 
    .F0(\tlc0/n200_adj_49740 ), .F1(\tlc0/n154857 ));
  SLICE_2244 SLICE_2244( .DI1(\tlc0/n198_adj_49534 ), 
    .D1(\tlc0/n11_adj_49237 ), .C1(\tlc0/n217_adj_49272 ), 
    .B1(\tlc0/n13_adj_49108 ), .A1(\tlc0/bank_offset[0] ), 
    .D0(\tlc0/data[363] ), .C0(\tlc0/n8 ), .B0(\tlc0/n14_adj_49514 ), 
    .A0(\tlc0/n10 ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154857 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[363] ), .F0(\tlc0/n195_adj_49739 ), 
    .F1(\tlc0/n198_adj_49534 ));
  SLICE_2246 SLICE_2246( .D1(\tlc0/state[0] ), .C1(\tlc0/n158525 ), 
    .B1(\tlc0/n158208 ), .A1(\tlc0/state[1] ), .D0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[1] ), .F0(\tlc0/n158208 ), .F1(\tlc0/n158853 ));
  SLICE_2249 SLICE_2249( .D1(\tlc0/n15_adj_50114 ), .C1(\tlc0/n158_adj_49745 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n16_adj_49947 ), 
    .D0(\tlc0/n15_adj_49449 ), .C0(\tlc0/n154427 ), .B0(\tlc0/n12_adj_49113 ), 
    .A0(\tlc0/data[29] ), .F0(\tlc0/n158_adj_49745 ), .F1(\tlc0/n155125 ));
  SLICE_2253 SLICE_2253( .D1(\tlc0/n35 ), .C1(\tlc0/n64 ), .B1(\tlc0/n47 ), 
    .A1(\tlc0/n158525 ), .D0(\tlc0/n19 ), .C0(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/bank_offset[10] ), .F0(\tlc0/n35 ), 
    .F1(\tlc0/n55_adj_49892 ));
  SLICE_2255 SLICE_2255( .D1(\tlc0/bank_offset[2] ), .C1(\tlc0/n154294 ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/bank_offset[8] ), 
    .C0(\tlc0/n45_adj_49747 ), .B0(\tlc0/n172124 ), .A0(\tlc0/n153797 ), 
    .F0(\tlc0/n154294 ), .F1(\tlc0/n154295 ));
  SLICE_2257 SLICE_2257( .D1(\tlc0/n18_adj_49124 ), .C1(\tlc0/n17_adj_49748 ), 
    .B1(\tlc0/n158330 ), .A1(\tlc0/data[363] ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[9] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n17_adj_49748 ), .F1(\tlc0/n173870 ));
  SLICE_2261 SLICE_2261( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/bank_offset[9] ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n158382 ), 
    .D0(\tlc0/bank_offset[8] ), .B0(\tlc0/bank_offset[10] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n158382 ), .F1(\tlc0/n174509 ));
  SLICE_2264 SLICE_2264( .D1(\tlc0/n153505 ), .C1(\tlc0/n14_adj_50130 ), 
    .B1(\tlc0/data[71] ), .A1(\tlc0/n13_adj_49401 ), .D0(\tlc0/n165 ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n14_adj_50130 ), 
    .F1(\tlc0/n184_adj_50127 ));
  SLICE_2265 SLICE_2265( .D1(\tlc_data[1] ), .C1(\tlc_data[2] ), 
    .B1(\tlc_data[0] ), .D0(\tlc_data[1] ), .C0(\tlc_data[0] ), 
    .B0(\tlc_data[2] ), .F0(\tlc0/n204_adj_49750 ), .F1(\tlc0/n14_adj_49512 ));
  SLICE_2266 SLICE_2266( .D1(\tlc0/n204_adj_49750 ), 
    .C1(\tlc0/n134_adj_50568 ), .A1(\tlc_data[3] ), .D0(\tlc_data[0] ), 
    .C0(\tlc_data[1] ), .A0(\tlc_data[2] ), .F0(\tlc0/n134_adj_50568 ), 
    .F1(\tlc0/n142 ));
  SLICE_2267 SLICE_2267( .D0(\tlc0/n8_adj_49221 ), .C0(\tlc0/n150_adj_49751 ), 
    .B0(\tlc0/n13_adj_49082 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n155101 ));
  SLICE_2268 SLICE_2268( .D1(\tlc0/data[46] ), .C1(\tlc0/n180_adj_49753 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/n4_adj_49116 ), .D0(\tlc0/n12 ), 
    .A0(\tlc0/n11_adj_49209 ), .F0(\tlc0/n180_adj_49753 ), 
    .F1(\tlc0/n150_adj_49751 ));
  SLICE_2269 SLICE_2269( .D1(\tlc0/data[461] ), .C1(\tlc0/n80_adj_49755 ), 
    .B1(\tlc0/n154127 ), .A1(\tlc0/n153891 ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/n12_adj_49454 ), .B0(\tlc0/n153908 ), .F0(\tlc0/n80_adj_49755 ), 
    .F1(\tlc0/n153895 ));
  SLICE_2271 SLICE_2271( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n158_adj_49756 ), .B1(\tlc0/n15_adj_50114 ), 
    .A1(\tlc0/n16_adj_49841 ), .D0(\tlc0/n12_adj_49113 ), .C0(\tlc0/n154427 ), 
    .B0(\tlc0/data[30] ), .A0(\tlc0/n15_adj_49451 ), 
    .F0(\tlc0/n158_adj_49756 ), .F1(\tlc0/n155124 ));
  SLICE_2273 SLICE_2273( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n233_adj_49758 ), .B1(\tlc0/n228_adj_49386 ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n19_adj_49384 ), 
    .C0(\tlc0/n174272 ), .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/n11_adj_49165 ), 
    .F0(\tlc0/n233_adj_49758 ), .F1(\tlc0/n154992 ));
  SLICE_2275 SLICE_2275( .D1(\tlc0/n16_adj_49769 ), .C1(\tlc0/n148 ), 
    .B1(\tlc0/n15_adj_50114 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/data[31] ), .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n15_adj_49726 ), 
    .A0(\tlc0/n154427 ), .F0(\tlc0/n148 ), .F1(\tlc0/n155122 ));
  SLICE_2280 SLICE_2280( .D1(\tlc0/data[69] ), .C1(\tlc0/n13_adj_49401 ), 
    .B1(\tlc0/n14_adj_49651 ), .A1(\tlc0/n153505 ), 
    .D0(\tlc0/bank_offset[10] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[9] ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n13_adj_49401 ), .F1(\tlc0/n194_adj_50291 ));
  SLICE_2281 SLICE_2281( .D1(\tlc0/bank_offset[0] ), .C1(\tlc0/n153908 ), 
    .B1(\tlc0/n17_adj_49748 ), .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/bank_offset[10] ), .B0(\tlc0/n7_adj_50198 ), 
    .A0(\tlc0/data_2111__N_2568[10] ), .F0(\tlc0/n153908 ), .F1(\tlc0/n80 ));
  SLICE_2283 SLICE_2283( .D1(\tlc0/n9_adj_50677 ), .C1(\tlc0/n11_adj_49237 ), 
    .B1(\tlc0/n7_adj_49424 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n11_adj_49237 ), .F1(\tlc0/n177141 ));
  SLICE_2284 SLICE_2284( .D1(\tlc0/n11_adj_49157 ), .C1(\tlc0/n153652 ), 
    .B1(\tlc0/n10_adj_49613 ), .A1(\tlc0/bank_offset[0] ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/n11_adj_49237 ), .B0(\tlc0/n153652 ), 
    .A0(\tlc0/n10_adj_49613 ), .F0(\tlc0/n174105 ), .F1(\tlc0/n174128 ));
  SLICE_2286 SLICE_2286( .D1(\tlc0/bank_offset[1] ), .C1(\tlc0/n12_adj_49765 ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n171973 ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/n197_adj_50021 ), .F0(\tlc0/n12_adj_49765 ), 
    .F1(\tlc0/n15_adj_49406 ));
  SLICE_2287 SLICE_2287( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n174491 ), 
    .B1(\tlc0/n44_adj_49448 ), .A1(\tlc0/n158388 ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/n158384 ), .B0(\tlc0/n35_adj_50580 ), .A0(\tlc0/bank_offset[9] ), 
    .F0(\tlc0/n174491 ), .F1(\tlc0/n45_adj_49747 ));
  SLICE_2290 SLICE_2290( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n178_adj_50564 ), .B1(\tlc0/n16_adj_49841 ), 
    .A1(\tlc0/n15_adj_50101 ), .D0(\tlc0/n10_adj_49385 ), .C0(\tlc0/data[18] ), 
    .B0(\tlc0/n154427 ), .A0(\tlc0/n15_adj_49451 ), .F0(\tlc0/n178_adj_50564 ), 
    .F1(\tlc0/n155148 ));
  SLICE_2292 SLICE_2292( .D1(\tlc0/n18_adj_49124 ), .C1(\tlc0/n158330 ), 
    .B1(\tlc0/data[361] ), .A1(\tlc0/n17_adj_49766 ), 
    .D0(\tlc0/bank_offset[9] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n17_adj_49766 ), .F1(\tlc0/n173862 ));
  SLICE_2294 SLICE_2294( .D1(\tlc0/n16_adj_49769 ), .C1(\tlc0/n158_adj_50315 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n15_adj_50081 ), 
    .D0(\tlc0/n15_adj_49726 ), .C0(\tlc0/n154427 ), .B0(\tlc0/data[23] ), 
    .A0(\tlc0/n9 ), .F0(\tlc0/n158_adj_50315 ), .F1(\tlc0/n155132 ));
  SLICE_2296 SLICE_2296( .D1(\tlc0/n178_adj_50538 ), .C1(\tlc0/n16_adj_49947 ), 
    .B1(\tlc0/n15_adj_50101 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n10_adj_49385 ), .C0(\tlc0/data[17] ), .B0(\tlc0/n15_adj_49449 ), 
    .A0(\tlc0/n154427 ), .F0(\tlc0/n178_adj_50538 ), .F1(\tlc0/n155149 ));
  SLICE_2298 SLICE_2298( .D1(\tlc0/n12_adj_49767 ), .C1(\tlc0/n158330 ), 
    .B1(\tlc0/n18_adj_49387 ), .A1(\tlc0/data[358] ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/bank_offset[9] ), 
    .F0(\tlc0/n12_adj_49767 ), .F1(\tlc0/n173850 ));
  SLICE_2299 SLICE_2299( .D0(\tlc0/n8_adj_49772 ), .C0(\tlc0/n190_adj_49771 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n154879 ));
  SLICE_2300 SLICE_2300( .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/n225_adj_50484 ), .B0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n8_adj_49772 ));
  SLICE_2301 SLICE_2301( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n4_adj_49774 ), 
    .B1(\tlc0/n181_adj_49773 ), .D0(\tlc0/n11_adj_49382 ), 
    .C0(\tlc0/n184_adj_49862 ), .B0(\tlc0/n12 ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n4_adj_49774 ), .F1(\tlc0/n174124 ));
  SLICE_2303 SLICE_2303( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n14_adj_49776 ), .B1(\tlc0/n153905 ), .A1(\tlc0/n158380 ), 
    .D0(\tlc0/n206_adj_50600 ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n14_adj_49776 ), .F1(\tlc0/n154969 ));
  SLICE_2306 SLICE_2306( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n174354 ), 
    .B1(\tlc0/n19_adj_50080 ), .A1(\tlc0/n11_adj_49165 ), .D0(\tlc0/n158532 ), 
    .C0(\tlc0/n14_adj_49168 ), .B0(\tlc0/n13_adj_49583 ), 
    .A0(\tlc0/data[137] ), .F0(\tlc0/n174354 ), .F1(\tlc0/n233_adj_50077 ));
  SLICE_2307 SLICE_2307( .D1(\tlc0/n154127 ), .C1(\tlc0/n91_adj_49781 ), 
    .B1(\tlc0/n153891 ), .A1(\tlc0/data[451] ), .C0(\tlc0/n17_adj_49093 ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/n153908 ), .F0(\tlc0/n91_adj_49781 ), 
    .F1(\tlc0/n153905 ));
  SLICE_2309 SLICE_2309( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n174127 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/data[78] ), 
    .B0(\tlc0/n17_adj_49258 ), .A0(\tlc0/n18 ), .F0(\tlc0/n174127 ), 
    .F1(\tlc0/n181_adj_49773 ));
  SLICE_2311 SLICE_2311( .D1(\tlc0/n377 ), .C1(\tlc0/n11_adj_49784 ), 
    .B1(\tlc0/n154127 ), .A1(\tlc0/n229_adj_49783 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n229_adj_49783 ), .F1(\tlc0/n14_adj_49318 ));
  SLICE_2312 SLICE_2312( .D1(\tlc0/n369 ), .C1(\tlc0/n174612 ), 
    .B1(\tlc0/n174610 ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/n225_adj_49131 ), .C0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n174612 ), .F1(\tlc0/n11_adj_49784 ));
  SLICE_2313 SLICE_2313( .D1(\tlc0/n158532 ), .C1(\tlc0/n14_adj_49785 ), 
    .B1(\tlc0/n13_adj_49167 ), .A1(\tlc0/data[131] ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/n213_adj_49283 ), 
    .F0(\tlc0/n14_adj_49785 ), .F1(\tlc0/n174272 ));
  SLICE_2315 SLICE_2315( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n173527 ), 
    .B1(\tlc0/n173528 ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/n192_adj_49912 ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/n13_adj_49082 ), .F0(\tlc0/n173527 ), 
    .F1(\tlc0/n155085 ));
  SLICE_2317 SLICE_2317( .D1(\tlc0/n13_adj_49167 ), .C1(\tlc0/n14_adj_49787 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/data[133] ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/n213_adj_49283 ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n14_adj_49787 ), .F1(\tlc0/n174304 ));
  SLICE_2319 SLICE_2319( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/bank_offset[6] ), .B1(\tlc0/n137 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/n137 ), .B0(\tlc0/n12_adj_49100 ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n16_adj_49789 ), 
    .F1(\tlc0/n16_adj_49841 ));
  SLICE_2320 SLICE_2320( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n178_adj_50299 ), .B1(\tlc0/n16_adj_49789 ), 
    .A1(\tlc0/n15_adj_50081 ), .D0(\tlc0/n15_adj_49406 ), .C0(\tlc0/data[20] ), 
    .B0(\tlc0/n9 ), .A0(\tlc0/n154427 ), .F0(\tlc0/n178_adj_50299 ), 
    .F1(\tlc0/n155146 ));
  SLICE_2322 SLICE_2322( .D1(\tlc0/n4_adj_49760 ), .C1(\tlc0/n303_adj_49790 ), 
    .B1(\tlc0/n223_adj_50569 ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[10] ), 
    .C0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/bank_offset[9] ), 
    .F0(\tlc0/n303_adj_49790 ), .F1(\tlc0/n12_adj_50761 ));
  SLICE_2323 SLICE_2323( .D1(\tlc0/n78 ), .C1(\tlc0/n93_adj_49793 ), 
    .B1(\tlc_data[4] ), .D0(\tlc_data[1] ), .C0(\tlc_data[3] ), 
    .B0(\tlc_data[2] ), .A0(\tlc_data[0] ), .F0(\tlc0/n93_adj_49793 ), 
    .F1(\tlc0/n173141 ));
  SLICE_2324 SLICE_2324( .D1(\tlc_data[3] ), .C1(\tlc_data[1] ), 
    .B1(\tlc_data[0] ), .A1(\tlc_data[2] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[3] ), .B0(\tlc_data[2] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n78 ), .F1(\tlc0/n173192 ));
  SLICE_2325 SLICE_2325( .D1(\tlc0/n15_adj_50760 ), .C1(\tlc0/n16_adj_49799 ), 
    .B1(\tlc0/data[338] ), .A1(\tlc0/n154127 ), 
    .D0(\tlc0/data_2111__N_2568[8] ), .C0(\tlc0/n13_adj_49082 ), 
    .B0(\tlc0/bank_offset[10] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n16_adj_49799 ), 
    .F1(\tlc0/n250_adj_50910 ));
  SLICE_2327 SLICE_2327( .D1(\tlc0/n15_adj_50760 ), .C1(\tlc0/n16_adj_49800 ), 
    .B1(\tlc0/n154127 ), .A1(\tlc0/data[337] ), .D0(\tlc0/n13 ), 
    .C0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .B0(\tlc0/data_2111__N_2568[8] ), .A0(\tlc0/bank_offset[10] ), 
    .F0(\tlc0/n16_adj_49800 ), .F1(\tlc0/n250_adj_50918 ));
  SLICE_2330 SLICE_2330( .D1(\tlc0/n10 ), .C1(\tlc0/n192_adj_49912 ), 
    .B1(\tlc0/bank_offset[3] ), .A1(\tlc0/bank_offset[2] ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/n10 ), .B0(\tlc0/n192_adj_49912 ), 
    .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n173437 ), .F1(\tlc0/n174008 ));
  SLICE_2331 SLICE_2331( .D1(\tlc0/n55_adj_49286 ), .C1(\tlc0/n173381 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/data_2111__N_2568[1] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n173381 ), .F1(\tlc0/n173762 ));
  SLICE_2333 SLICE_2333( .D1(\tlc0/n154127 ), .C1(\tlc0/n16_adj_49801 ), 
    .B1(\tlc0/data[339] ), .A1(\tlc0/n15_adj_50760 ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/bank_offset[10] ), .B0(\tlc0/data_2111__N_2568[8] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n16_adj_49801 ), 
    .F1(\tlc0/n240_adj_50906 ));
  SLICE_2335 SLICE_2335( .C1(\tlc0/bank_offset[1] ), 
    .B1(\tlc0/bank_offset[0] ), .A1(\tlc0/n14_adj_50586 ), 
    .D0(\tlc0/n16_adj_49804 ), .C0(\tlc0/n147902[0] ), 
    .B0(\tlc0/n15_adj_49803 ), .A0(\tlc0/n147905[0] ), .F0(\tlc0/n148319[0] ), 
    .F1(\tlc0/n16_adj_49804 ));
  SLICE_2337 SLICE_2337( .D1(\tlc0/n10 ), .C1(\tlc0/n14_adj_50041 ), 
    .B1(\tlc0/n4 ), .A1(\tlc0/n12_adj_49113 ), .C0(\tlc0/bank_offset[10] ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n4 ), .F1(\tlc0/n173977 ));
  SLICE_2338 SLICE_2338( .D1(\tlc0/n12_adj_49113 ), .C1(\tlc0/n14_adj_50360 ), 
    .B1(\tlc0/n13_adj_49082 ), .A1(\tlc0/n4 ), .D0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A0(\tlc0/data_2111__N_2568[10] ), .F0(\tlc0/n14_adj_50360 ), 
    .F1(\tlc0/n77 ));
  SLICE_2339 SLICE_2339( .D1(\tlc0/n15_adj_50760 ), .C1(\tlc0/n16_adj_49805 ), 
    .B1(\tlc0/n154127 ), .A1(\tlc0/data[336] ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .B0(\tlc0/bank_offset[10] ), .A0(\tlc0/data_2111__N_2568[8] ), 
    .F0(\tlc0/n16_adj_49805 ), .F1(\tlc0/n260_adj_50933 ));
  SLICE_2341 SLICE_2341( .D1(\tlc0/n153891 ), .C1(\tlc0/n102_adj_49806 ), 
    .B1(\tlc0/n154127 ), .A1(\tlc0/data[449] ), .D0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/n153908 ), .A0(\tlc0/n17_adj_49578 ), .F0(\tlc0/n102_adj_49806 ), 
    .F1(\tlc0/n153907 ));
  SLICE_2343 SLICE_2343( .D1(\tlc0/n172388 ), .C1(\tlc0/n51_adj_49808 ), 
    .B1(\tlc0/n8_adj_49369 ), .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/n158494 ), 
    .C0(\tlc0/n158388 ), .B0(\tlc0/n67 ), .A0(\tlc0/n62 ), 
    .F0(\tlc0/n51_adj_49808 ), .F1(\tlc0/n154106 ));
  SLICE_2346 SLICE_2346( .D1(\tlc0/n17_adj_49145 ), .C1(\tlc0/bank_offset[8] ), 
    .B1(\tlc0/n38_adj_50744 ), .A1(\tlc0/n5 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n38_adj_50744 ), .F1(\tlc0/n14_adj_50586 ));
  SLICE_2347 SLICE_2347( .D0(\tlc0/n8_adj_49812 ), .C0(\tlc0/n175_adj_49811 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13_adj_49082 ), 
    .F0(\tlc0/n155045 ));
  SLICE_2348 SLICE_2348( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n8_adj_49812 ), 
    .B1(\tlc0/n165_adj_50593 ), .A1(\tlc0/n10 ), .D0(\tlc0/n205_adj_49581 ), 
    .C0(\tlc0/bank_offset[3] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n8_adj_49812 ), .F1(\tlc0/n155044 ));
  SLICE_2349 SLICE_2349( .D0(\tlc0/n8_adj_49814 ), .C0(\tlc0/n182_adj_49813 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n10 ), .F0(\tlc0/n154840 ));
  SLICE_2350 SLICE_2350( .D1(\tlc0/bank_offset[3] ), .C1(\tlc0/n395 ), 
    .A1(\tlc0/bank_offset[2] ), .C0(\tlc0/n231_adj_49901 ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n8_adj_49814 ), .F1(\tlc0/n11_adj_49845 ));
  SLICE_2351 SLICE_2351( .D1(\tlc0/n176939 ), .C1(\tlc0/n175919 ), 
    .B1(\tlc0/sr_bit_counter[2] ), .D0(\tlc0/sr_bit_counter[4] ), 
    .A0(\tlc0/bit_offset[4] ), .F0(\tlc0/sout_N_49040[4] ), 
    .F1(\tlc0/n172663 ));
  SLICE_2353 SLICE_2353( .D1(\tlc0/n220_adj_49821 ), .C1(\tlc0/n4_adj_49479 ), 
    .B1(\tlc0/n233_adj_49822 ), .A1(\tlc0/n4_adj_49627 ), 
    .D0(\tlc0/data[351] ), .B0(\tlc0/n242_adj_49825 ), 
    .F0(\tlc0/n233_adj_49822 ), .F1(\tlc0/n182_adj_49813 ));
  SLICE_2355 SLICE_2355( .D1(\tlc0/data[351] ), .C1(\tlc0/n16_adj_49801 ), 
    .B1(\tlc0/n15_adj_49824 ), .A1(\tlc0/n154127 ), .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/bank_offset[9] ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n15_adj_49824 ), 
    .F1(\tlc0/n220_adj_49821 ));
  SLICE_2358 SLICE_2358( .D1(\tlc0/n190_adj_49829 ), .C1(\tlc0/n174468 ), 
    .B1(\tlc0/n158257 ), .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/n4 ), .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/n236_adj_49334 ), .F0(\tlc0/n174468 ), 
    .F1(\tlc0/n254_adj_49826 ));
  SLICE_2359 SLICE_2359( .D1(\tlc0/n172424 ), .C1(\tlc0/n174140 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A1(\tlc0/n195_adj_49180 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/n188_adj_49830 ), .B0(\tlc0/bank_offset[10] ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n174140 ), 
    .F1(\tlc0/n205_adj_49581 ));
  SLICE_2361 SLICE_2361( .D1(\tlc0/n147905[0] ), .C1(\tlc0/n16_adj_49831 ), 
    .B1(\tlc0/n147902[0] ), .A1(\tlc0/n15_adj_49803 ), 
    .D0(\tlc0/bank_offset[1] ), .B0(\tlc0/n14_adj_50586 ), 
    .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n16_adj_49831 ), 
    .F1(\tlc0/n148370[0] ));
  SLICE_2363 SLICE_2363( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n249_adj_49832 ), .B1(\tlc0/n8_adj_49833 ), 
    .A1(\tlc0/n12_adj_49100 ), .D0(\tlc0/n287 ), .C0(\tlc0/n173491 ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n249_adj_49832 ), .F1(\tlc0/n155009 ));
  SLICE_2364 SLICE_2364( .D1(\tlc0/n223_adj_49343 ), .C1(\tlc0/n153969 ), 
    .B1(\tlc0/bank_offset[2] ), .A1(\tlc0/bank_offset[3] ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[2] ), .A0(\tlc0/n256 ), 
    .F0(\tlc0/n8_adj_49833 ), .F1(\tlc0/n171997 ));
  SLICE_2365 SLICE_2365( .D1(\tlc0/bank_offset[1] ), .C1(\tlc0/n158403 ), 
    .B1(\tlc0/n39 ), .A1(\tlc0/bank_offset[3] ), .D0(\tlc0/n158403 ), 
    .C0(\tlc0/bank_offset[1] ), .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/n39 ), 
    .F0(\tlc0/n154308 ), .F1(\tlc0/n154307 ));
  SLICE_2366 SLICE_2366( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n59 ), .B1(\tlc0/n158403 ), .A1(\tlc0/bank_offset[3] ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/state[0] ), .B0(\tlc0/state[1] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n158403 ), .F1(\tlc0/n154306 ));
  SLICE_2367 SLICE_2367( .D1(\tlc0/n243_adj_49836 ), .C1(\tlc0/n24 ), 
    .B1(\tlc0/n158251 ), .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n176693 ), 
    .C0(\tlc0/n176555 ), .B0(\tlc_data[7] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n24 ), .F1(\tlc0/n190_adj_49829 ));
  SLICE_2371 SLICE_2371( .C1(\tlc0/n194_adj_49839 ), .B1(\tlc0/n31_adj_49840 ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/data_2111__N_2568[6] ), .B0(\tlc0/data_2111__N_2568[7] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n194_adj_49839 ), 
    .F1(\tlc0/n213_adj_49283 ));
  SLICE_2374 SLICE_2374( .D1(\tlc0/n16_adj_49841 ), .C1(\tlc0/n168_adj_50304 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n15_adj_50081 ), .D0(\tlc0/n9 ), 
    .C0(\tlc0/data[22] ), .B0(\tlc0/n15_adj_49451 ), .A0(\tlc0/n154427 ), 
    .F0(\tlc0/n168_adj_50304 ), .F1(\tlc0/n155133 ));
  SLICE_2375 SLICE_2375( .D1(\tlc0/n173585 ), .C1(\tlc0/n173584 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n250 ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/n239_adj_49867 ), 
    .B0(\tlc0/n153798 ), .A0(\tlc0/n173596 ), .F0(\tlc0/n173584 ), 
    .F1(\tlc0/n256_adj_49843 ));
  SLICE_2376 SLICE_2376( .D1(\tlc0/n12_adj_49100 ), .C1(\tlc0/n8_adj_50567 ), 
    .B1(\tlc0/n253_adj_50566 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n256_adj_49843 ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[2] ), .F0(\tlc0/n8_adj_50567 ), .F1(\tlc0/n154895 ));
  SLICE_2377 SLICE_2377( .D1(\tlc0/data_2111__N_2568[0] ), 
    .C1(\tlc0/bank_offset[5] ), .B1(\tlc0/n158257 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/bank_offset[10] ), .A0(\tlc0/bank_offset[9] ), 
    .F0(\tlc0/n158257 ), .F1(\tlc0/n173352 ));
  SLICE_2378 SLICE_2378( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n372 ), 
    .B1(\tlc0/n158257 ), .A1(\tlc0/n248_adj_50912 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n235_adj_50922 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n173795 ), .F0(\tlc0/n372 ), 
    .F1(\tlc0/n173784 ));
  SLICE_2379 SLICE_2379( .D1(\tlc0/n158386 ), .C1(\tlc0/n172106 ), 
    .B1(\tlc0/n152019 ), .A1(\tlc0/n158525 ), .D0(\tlc0/n12_adj_49113 ), 
    .C0(\tlc0/state[1] ), .B0(\tlc0/state[0] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n172106 ), .F1(\tlc0/n154423 ));
  SLICE_2380 SLICE_2380( .D1(\tlc0/bank_offset[2] ), .C1(\tlc0/n67 ), 
    .B1(\tlc0/n158386 ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/bank_offset[10] ), .B0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n158386 ), .F1(\tlc0/n167557 ));
  SLICE_2381 SLICE_2381( .D1(\tlc0/n226_adj_49855 ), .C1(\tlc0/n8_adj_49856 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/state_3__N_2519 ), 
    .C0(\tlc0/n235_adj_49984 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n8_adj_49856 ), .F1(\tlc0/n154744 ));
  SLICE_2383 SLICE_2383( .D1(\tlc0/n8_adj_49369 ), .C1(\tlc0/n43_adj_49858 ), 
    .B1(\tlc0/n172388 ), .A1(\tlc0/bank_offset[0] ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/n152019 ), 
    .A0(\tlc0/bank_offset[10] ), .F0(\tlc0/n43_adj_49858 ), 
    .F1(\tlc0/n154103 ));
  SLICE_2385 SLICE_2385( .D1(\tlc0/n172124 ), .C1(\tlc0/n51_adj_49861 ), 
    .B1(\tlc0/bank_offset[2] ), .A1(\tlc0/bank_offset[1] ), 
    .D0(\tlc0/bank_offset[8] ), .C0(\tlc0/n45_adj_49863 ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/n154162 ), .F0(\tlc0/n51_adj_49861 ), 
    .F1(\tlc0/n167312 ));
  SLICE_2387 SLICE_2387( .D1(\tlc0/n4 ), .C1(\tlc0/n318 ), .B1(\tlc0/n158190 ), 
    .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/bank_offset[8] ), .F0(\tlc0/n158190 ), 
    .F1(\tlc0/n298_adj_49857 ));
  SLICE_2392 SLICE_2392( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n173560 ), 
    .B1(\tlc0/n158174 ), .A1(\tlc0/data_2111__N_2568[7] ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/data_2111__N_2568[8] ), .F0(\tlc0/n173560 ), 
    .F1(\tlc0/n239_adj_49867 ));
  SLICE_2393 SLICE_2393( .D1(\tlc0/n16_adj_49831 ), .C1(\tlc0/n147902[0] ), 
    .B1(\tlc0/n147905[0] ), .A1(\tlc0/n15_adj_49869 ), .D0(\tlc0/n147902[0] ), 
    .C0(\tlc0/n147905[0] ), .B0(\tlc0/n15_adj_49869 ), 
    .A0(\tlc0/n16_adj_49804 ), .F0(\tlc0/n148523[0] ), .F1(\tlc0/n148574[0] ));
  SLICE_2394 SLICE_2394( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n59750[0] ), 
    .B1(\tlc0/n58113[0] ), .D0(\tlc0/data_2111__N_2568[9] ), 
    .C0(\tlc0/bank_offset[4] ), .A0(\tlc0/data_2111__N_2568[10] ), 
    .F0(\tlc0/n58113[0] ), .F1(\tlc0/n147905[0] ));
  SLICE_2395 SLICE_2395( .D1(\tlc0/n44_adj_49448 ), .C1(\tlc0/n174487 ), 
    .B1(\tlc0/n158386 ), .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/n158384 ), 
    .C0(\tlc0/bank_offset[9] ), .B0(\tlc0/n35_adj_50580 ), 
    .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n174487 ), .F1(\tlc0/n45_adj_49863 ));
  SLICE_2397 SLICE_2397( .D1(\tlc0/n15_adj_49803 ), .C1(\tlc0/n147902[0] ), 
    .B1(\tlc0/n147905[0] ), .A1(\tlc0/n16_adj_49870 ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/n14_adj_50586 ), .F0(\tlc0/n16_adj_49870 ), 
    .F1(\tlc0/n148472[0] ));
  SLICE_2398 SLICE_2398( .D1(\tlc0/n16_adj_50348 ), .C1(\tlc0/n15_adj_49803 ), 
    .B1(\tlc0/n147902[0] ), .A1(\tlc0/n147905[0] ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n15_adj_49803 ), 
    .F1(\tlc0/n148421[0] ));
  SLICE_2399 SLICE_2399( .D0(\tlc0/n8_adj_49488 ), .C0(\tlc0/n241_adj_49876 ), 
    .B0(\tlc0/n13_adj_49082 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n154734 ));
  SLICE_2401 SLICE_2401( .D1(\tlc0/n39 ), .C1(\tlc0/n158200 ), 
    .B1(\tlc0/n11_adj_49237 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[3] ), .A0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n158200 ), .F1(\tlc0/n154119 ));
  SLICE_2402 SLICE_2402( .D1(\tlc0/n158200 ), .C1(\tlc0/n48_adj_50894 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/n154162 ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/n174501 ), .B0(\tlc0/n158454 ), 
    .A0(\tlc0/n6_adj_49312 ), .F0(\tlc0/n48_adj_50894 ), 
    .F1(\tlc0/n54_adj_50454 ));
  SLICE_2404 SLICE_2404( .D1(\tlc0/n173812 ), .C1(\tlc0/n214_adj_49976 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .C0(\tlc0/n5_adj_49171 ), 
    .B0(\tlc0/bank_offset[10] ), .A0(\tlc0/bank_offset[9] ), 
    .F0(\tlc0/n173812 ), .F1(\tlc0/n352 ));
  SLICE_2405 SLICE_2405( .D0(\tlc0/n154346 ), .C0(\tlc0/n42_adj_49881 ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/n154162 ), .F0(\tlc0/n154347 ));
  SLICE_2406 SLICE_2406( .C0(\tlc0/n153621 ), .A0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n154346 ));
  SLICE_2407 SLICE_2407( .D0(\tlc0/state_3__N_2519 ), .C0(\tlc0/n189 ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/n184_adj_49883 ), 
    .F0(\tlc0/n154910 ));
  SLICE_2410 SLICE_2410( .D1(\tlc0/data[216] ), .C1(\tlc0/n274_adj_49524 ), 
    .B1(\tlc0/n19_adj_49894 ), .A1(\tlc0/n11_adj_49523 ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n19_adj_49894 ), .F1(\tlc0/n173491 ));
  SLICE_2411 SLICE_2411( .D1(\tlc0/n199_adj_50335 ), 
    .C1(\tlc0/state_3__N_2519 ), .B1(\tlc0/bank_offset[7] ), 
    .A1(\tlc0/n194_adj_50334 ), .D0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/n236_adj_49334 ), .F0(\tlc0/n173596 ), .F1(\tlc0/n154903 ));
  SLICE_2414 SLICE_2414( .D1(\tlc0/n154162 ), .C1(\tlc0/n153473 ), 
    .B1(\tlc0/n158208 ), .A1(\tlc0/n158235 ), .D0(\tlc0/n158740 ), 
    .C0(\tlc0/n35_adj_50580 ), .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/n153471 ), 
    .F0(\tlc0/n153473 ), .F1(\tlc0/n54_adj_50866 ));
  SLICE_2415 SLICE_2415( .D0(\tlc0/state_3__N_2519 ), 
    .C0(\tlc0/n210_adj_49885 ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/n205_adj_49884 ), .F0(\tlc0/n154854 ));
  SLICE_2416 SLICE_2416( .DI1(\tlc0/n208 ), .D1(\tlc0/n11_adj_49237 ), 
    .C1(\tlc0/n13_adj_49108 ), .B1(\tlc0/n217_adj_49272 ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/n10_adj_49317 ), .C0(\tlc0/n8 ), 
    .B0(\tlc0/n14_adj_49514 ), .A0(\tlc0/data[362] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154854 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[362] ), .F0(\tlc0/n205_adj_49884 ), .F1(\tlc0/n208 ));
  SLICE_2417 SLICE_2417( .D1(\tlc0/n11_adj_49157 ), .C1(\tlc0/n158227 ), 
    .B1(\tlc0/n153652 ), .A1(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/bank_offset[3] ), .A0(\tlc0/bank_offset[9] ), 
    .F0(\tlc0/n158227 ), .F1(\tlc0/n174066 ));
  SLICE_2419 SLICE_2419( .D0(\tlc0/n210_adj_49146 ), .C0(\tlc0/n174234 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n4 ), .F0(\tlc0/n11_adj_49165 ));
  SLICE_2420 SLICE_2420( .D1(\tlc0/n11_adj_49165 ), .C1(\tlc0/n174416 ), 
    .B1(\tlc0/n19_adj_49288 ), .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/n158532 ), 
    .C0(\tlc0/n13_adj_49583 ), .B0(\tlc0/n14_adj_49572 ), 
    .A0(\tlc0/data[143] ), .F0(\tlc0/n174416 ), .F1(\tlc0/n213_adj_50654 ));
  SLICE_2421 SLICE_2421( .D1(\tlc0/n47_adj_49888 ), .C1(\tlc0/n77_adj_49889 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/bank_offset[8] ), .D0(\tlc_data[7] ), 
    .C0(\tlc0/n176369 ), .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/n173112 ), 
    .F0(\tlc0/n77_adj_49889 ), .F1(\tlc0/n174234 ));
  SLICE_2423 SLICE_2423( .D1(\tlc0/n8_adj_49891 ), .C1(\tlc0/n231_adj_49890 ), 
    .B1(\tlc0/n13 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n173666 ), 
    .C0(\tlc0/n269 ), .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n231_adj_49890 ), .F1(\tlc0/n154682 ));
  SLICE_2424 SLICE_2424( .D1(\tlc0/n231_adj_50264 ), .C1(\tlc0/n8_adj_49891 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n268_adj_49487 ), .C0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n8_adj_49891 ), .F1(\tlc0/n154716 ));
  SLICE_2426 SLICE_2426( .DI1(\tlc0/n240_adj_50530 ), .D1(\tlc0/data[269] ), 
    .C1(\tlc0/n387 ), .B1(\tlc0/n9_adj_49361 ), .A1(\tlc0/n12_adj_49113 ), 
    .D0(\tlc0/n286 ), .C0(\tlc0/n158273 ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/data[269] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154682 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[269] ), .F0(\tlc0/n173666 ), 
    .F1(\tlc0/n240_adj_50530 ));
  SLICE_2428 SLICE_2428( .D1(\tlc0/n18_adj_49117 ), .C1(\tlc0/n17 ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n17 ), 
    .F1(\tlc0/n83_adj_50409 ));
  SLICE_2429 SLICE_2429( .D0(\tlc0/n8_adj_49582 ), .C0(\tlc0/n165_adj_49898 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n10 ), .F0(\tlc0/n155033 ));
  SLICE_2430 SLICE_2430( .D1(\tlc0/n4_adj_49116 ), .C1(\tlc0/n195_adj_49908 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/data[91] ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/n11_adj_49134 ), .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/n10 ), 
    .F0(\tlc0/n195_adj_49908 ), .F1(\tlc0/n165_adj_49898 ));
  SLICE_2431 SLICE_2431( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n174161 ), 
    .B1(\tlc0/n4_adj_49627 ), .A1(\tlc0/n55 ), .D0(\tlc0/n246 ), 
    .C0(\tlc0/bank_offset[5] ), .F0(\tlc0/n174161 ), .F1(\tlc0/n186 ));
  SLICE_2432 SLICE_2432( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/bank_offset[10] ), .B1(\tlc0/bank_offset[3] ), 
    .A1(\tlc0/bank_offset[9] ), .D0(\tlc0/bank_offset[9] ), 
    .C0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .B0(\tlc0/bank_offset[10] ), .A0(\tlc0/data_2111__N_2568[10] ), 
    .F0(\tlc0/n55 ), .F1(\tlc0/n13_adj_49635 ));
  SLICE_2433 SLICE_2433( .D1(\tlc0/n238_adj_49900 ), .C1(\tlc0/n173800 ), 
    .B1(\tlc0/n158257 ), .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/bank_offset[10] ), .C0(\tlc0/n4_adj_49906 ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/n149 ), .F0(\tlc0/n173800 ), 
    .F1(\tlc0/n231_adj_49901 ));
  SLICE_2434 SLICE_2434( .D1(\tlc0/n12_adj_49100 ), .C1(\tlc0/n8_adj_50656 ), 
    .B1(\tlc0/n212_adj_50708 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n231_adj_49901 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n8_adj_50656 ), .F1(\tlc0/n154828 ));
  SLICE_2435 SLICE_2435( .D0(\tlc0/n8_adj_49891 ), .C0(\tlc0/n241_adj_49902 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n12_adj_49100 ), 
    .F0(\tlc0/n154681 ));
  SLICE_2438 SLICE_2438( .D1(\tlc0/n16_adj_49619 ), .C1(\tlc0/n4_adj_49906 ), 
    .B1(\tlc0/bank_offset[2] ), .A1(\tlc0/bank_offset[3] ), 
    .D0(\tlc0/bank_offset[8] ), .B0(\tlc0/bank_offset[9] ), 
    .F0(\tlc0/n4_adj_49906 ), .F1(\tlc0/n62_adj_50446 ));
  SLICE_2440 SLICE_2440( .D1(\tlc0/n160_adj_49967 ), .C1(\tlc0/n173331 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/n173329 ), .B0(\tlc0/n47_adj_49888 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n173331 ), 
    .F1(\tlc0/n150_adj_50236 ));
  SLICE_2442 SLICE_2442( .D1(\tlc0/n277_adj_49955 ), 
    .C1(\tlc0/bank_offset[2] ), .A1(\tlc0/bank_offset[3] ), 
    .D0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/n277_adj_49955 ), .F0(\tlc0/n8_adj_49910 ), 
    .F1(\tlc0/n8_adj_50718 ));
  SLICE_2443 SLICE_2443( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n173866 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/n173864 ), .D0(\tlc0/n17_adj_49748 ), 
    .C0(\tlc0/data[362] ), .B0(\tlc0/n18_adj_49387 ), .A0(\tlc0/n158330 ), 
    .F0(\tlc0/n173866 ), .F1(\tlc0/n210_adj_49885 ));
  SLICE_2449 SLICE_2449( .D1(\tlc0/n19_adj_49288 ), .C1(\tlc0/n173975 ), 
    .B1(\tlc0/n11_adj_49914 ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/data[399] ), .C0(\tlc0/n173977 ), .B0(\tlc0/n6 ), 
    .A0(\tlc0/n154127 ), .F0(\tlc0/n173975 ), .F1(\tlc0/n189 ));
  SLICE_2451 SLICE_2451( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n173990 ), 
    .B1(\tlc0/n7 ), .A1(\tlc0/bank_offset[8] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/bank_offset[9] ), .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/n5 ), 
    .F0(\tlc0/n173990 ), .F1(\tlc0/n317_adj_50450 ));
  SLICE_2458 SLICE_2458( .C1(\tlc0/n18_adj_49117 ), .A1(\tlc0/n17_adj_49917 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n17_adj_49917 ), .F1(\tlc0/n72_adj_50314 ));
  SLICE_2459 SLICE_2459( .D1(\tlc0/n173563 ), .C1(\tlc0/n173562 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/n192_adj_49912 ), 
    .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/n13 ), .F0(\tlc0/n173562 ), 
    .F1(\tlc0/n155082 ));
  SLICE_2461 SLICE_2461( .D1(\tlc0/n57_adj_49922 ), .C1(\tlc0/n173813 ), 
    .B1(\tlc0/n5_adj_49171 ), .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n173118 ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/n176381 ), .A0(\tlc_data[7] ), 
    .F0(\tlc0/n173813 ), .F1(\tlc0/n173807 ));
  SLICE_2463 SLICE_2463( .D1(\tlc0/n22 ), .C1(\tlc0/n29_adj_49923 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/data_2111__N_2568[7] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n29_adj_49923 ), .F1(\tlc0/n173808 ));
  SLICE_2465 SLICE_2465( .D1(\tlc0/n12_adj_49100 ), .C1(\tlc0/n192_adj_49912 ), 
    .B1(\tlc0/bank_offset[2] ), .A1(\tlc0/bank_offset[3] ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/n192_adj_49912 ), .A0(\tlc0/n12_adj_49100 ), .F0(\tlc0/n173545 ), 
    .F1(\tlc0/n173387 ));
  SLICE_2467 SLICE_2467( .C0(\tlc0/n51_adj_49528 ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/n154324 ), .F0(\tlc0/n154426 ));
  SLICE_2469 SLICE_2469( .D0(\tlc0/n8_adj_49489 ), .C0(\tlc0/n241_adj_49932 ), 
    .B0(\tlc0/n13 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154784 ));
  SLICE_2472 SLICE_2472( .D1(\tlc0/n17_adj_49934 ), .C1(\tlc0/n18_adj_49117 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n17_adj_49934 ), .F1(\tlc0/n83_adj_50357 ));
  SLICE_2473 SLICE_2473( .D1(\tlc0/bank_offset[0] ), .C1(\tlc0/n158390 ), 
    .B1(\tlc0/n152019 ), .A1(\tlc0/state_3__N_2519 ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[10] ), 
    .F0(\tlc0/n158390 ), .F1(\tlc0/n154107 ));
  SLICE_2474 SLICE_2474( .D1(\tlc0/bank_offset[9] ), .C1(\tlc0/n51 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n172106 ), 
    .D0(\tlc0/n8_adj_49919 ), .C0(\tlc0/bank_offset[9] ), .B0(\tlc0/n154107 ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n154109 ), 
    .F1(\tlc0/n154422 ));
  SLICE_2476 SLICE_2476( .D1(\tlc0/n185_adj_49938 ), .C1(\tlc0/n66 ), 
    .B1(\tlc0/bank_offset[7] ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/data_2111__N_2568[2] ), .B0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n66 ), .F1(\tlc0/n263_adj_50639 ));
  SLICE_2478 SLICE_2478( .D1(\tlc0/bank_offset[1] ), .C1(\tlc0/n12_adj_49986 ), 
    .B1(\tlc0/bank_offset[0] ), .D0(\tlc0/n172106 ), .C0(\tlc0/n10_adj_50329 ), 
    .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n172107 ), .F1(\tlc0/n15_adj_49268 ));
  SLICE_2479 SLICE_2479( .D0(\tlc0/n8_adj_49488 ), .C0(\tlc0/n231_adj_49942 ), 
    .B0(\tlc0/n10 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154680 ));
  SLICE_2481 SLICE_2481( .D0(\tlc0/n8_adj_49946 ), .C0(\tlc0/n175_adj_49945 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n155032 ));
  SLICE_2482 SLICE_2482( .D1(\tlc0/n10 ), .C1(\tlc0/n8_adj_49946 ), 
    .B1(\tlc0/n155 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n205_adj_49581 ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n8_adj_49946 ), .F1(\tlc0/n155018 ));
  SLICE_2484 SLICE_2484( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n168_adj_50301 ), .B1(\tlc0/n16_adj_49947 ), 
    .A1(\tlc0/n15_adj_50081 ), .D0(\tlc0/n9 ), .C0(\tlc0/n154427 ), 
    .B0(\tlc0/data[21] ), .A0(\tlc0/n15_adj_49449 ), 
    .F0(\tlc0/n168_adj_50301 ), .F1(\tlc0/n155145 ));
  SLICE_2485 SLICE_2485( .D1(\tlc0/n158532 ), .C1(\tlc0/n205_adj_49949 ), 
    .B1(\tlc0/n4_adj_49116 ), .A1(\tlc0/data[92] ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/n11_adj_49134 ), 
    .A0(\tlc0/n12_adj_49100 ), .F0(\tlc0/n205_adj_49949 ), 
    .F1(\tlc0/n175_adj_49945 ));
  SLICE_2491 SLICE_2491( .D1(\tlc0/bank_offset[4] ), 
    .C1(\tlc0/bank_offset[5] ), .D0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[5] ), .F0(\tlc0/n160 ), .F1(\tlc0/n7 ));
  SLICE_2492 SLICE_2492( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n179 ), 
    .B1(\tlc0/n160 ), .A1(\tlc0/n198_adj_50864 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n179 ), .F1(\tlc0/n5_adj_50856 ));
  SLICE_2493 SLICE_2493( .D1(\tlc0/n234 ), .C1(\tlc0/n237_adj_49956 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/data_2111__N_2568[1] ), .A0(\tlc0/data_2111__N_2568[2] ), 
    .F0(\tlc0/n237_adj_49956 ), .F1(\tlc0/n264_adj_49954 ));
  SLICE_2495 SLICE_2495( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/n251_adj_49940 ), .B1(\tlc0/n178_adj_49280 ), .A1(\tlc0/n21 ), 
    .D0(\tlc0/bank_offset[10] ), .C0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n178_adj_49280 ), 
    .F1(\tlc0/n173754 ));
  SLICE_2497 SLICE_2497( .D1(\tlc0/n14_adj_49190 ), .C1(\tlc0/n158380 ), 
    .B1(\tlc0/n153892 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[10] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[9] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n158380 ), 
    .F1(\tlc0/n154965 ));
  SLICE_2500 SLICE_2500( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n8_adj_49960 ), 
    .B1(\tlc0/n241_adj_50289 ), .A1(\tlc0/n12_adj_49100 ), 
    .D0(\tlc0/n260_adj_49518 ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[3] ), .F0(\tlc0/n8_adj_49960 ), .F1(\tlc0/n154778 ));
  SLICE_2501 SLICE_2501( .D0(\tlc0/n8_adj_49946 ), .C0(\tlc0/n165_adj_49961 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13 ), .F0(\tlc0/n155031 ));
  SLICE_2502 SLICE_2502( .D1(\tlc0/data[93] ), .C1(\tlc0/n195_adj_49971 ), 
    .B1(\tlc0/n4_adj_49116 ), .A1(\tlc0/n158532 ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/n13 ), .A0(\tlc0/n11_adj_49134 ), 
    .F0(\tlc0/n195_adj_49971 ), .F1(\tlc0/n165_adj_49961 ));
  SLICE_2503 SLICE_2503( .D1(\tlc0/sout_N_49040[7] ), 
    .C1(\tlc0/sout_N_49040[9] ), .B1(\tlc0/n172933 ), .A1(\tlc0/n176081 ), 
    .D0(\tlc0/n171958 ), .C0(\tlc0/n8_adj_49704 ), 
    .B0(\tlc0/color_bit_counter[3] ), .F0(\tlc0/sout_N_49040[9] ), 
    .F1(\tlc0/sout_N_49039 ));
  SLICE_2504 SLICE_2504( .D1(\tlc0/bit_offset[6] ), .C1(\tlc0/n8_adj_49704 ), 
    .B1(\tlc0/bit_offset[7] ), .D0(\tlc0/color_bit_counter[1] ), 
    .C0(\tlc0/color_bit_counter[2] ), .B0(\tlc0/color_bit_counter[3] ), 
    .A0(\tlc0/color_bit_counter[0] ), .F0(\tlc0/bit_offset[6] ), 
    .F1(\tlc0/sout_N_49040[7] ));
  SLICE_2506 SLICE_2506( .D1(\tlc0/n13 ), .C1(\tlc0/n8_adj_49964 ), 
    .B1(\tlc0/n203_adj_50432 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n266_adj_49676 ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[2] ), .F0(\tlc0/n8_adj_49964 ), .F1(\tlc0/n155090 ));
  SLICE_2508 SLICE_2508( .DI1(\tlc0/n235_adj_49269 ), 
    .D1(\tlc0/n15_adj_49268 ), .C1(\tlc0/data[100] ), .B1(\tlc0/n9 ), 
    .A1(\tlc0/n154509 ), .C0(\tlc0/color_bit_counter[0] ), 
    .B0(\tlc0/color_bit_counter[1] ), .A0(\tlc0/color_bit_counter[2] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172072 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[100] ), .F0(\tlc0/n171958 ), .F1(\tlc0/n235_adj_49269 ));
  SLICE_2509 SLICE_2509( .D1(\tlc0/n240_adj_49966 ), 
    .C1(\tlc0/n160_adj_49967 ), .B1(\tlc0/bank_offset[4] ), 
    .A1(\tlc0/n173576 ), .C0(\tlc0/n153798 ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n173576 ), .F1(\tlc0/n398 ));
  SLICE_2511 SLICE_2511( .D1(\tlc0/data_2111__N_2568[4] ), .C1(\tlc0/n173567 ), 
    .B1(\tlc0/n38_adj_49257 ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/data_2111__N_2568[3] ), .C0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n173567 ), .F1(\tlc0/n234 ));
  SLICE_2513 SLICE_2513( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n177_adj_49977 ), .B1(\tlc0/n13_adj_49108 ), 
    .A1(\tlc0/n14_adj_49591 ), .D0(\tlc0/data[477] ), .C0(\tlc0/n9_adj_49361 ), 
    .B0(\tlc0/n12_adj_49113 ), .A0(\tlc0/n14_adj_49347 ), 
    .F0(\tlc0/n177_adj_49977 ), .F1(\tlc0/n155008 ));
  SLICE_2516 SLICE_2516( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n229_adj_50518 ), .B1(\tlc0/n10 ), .A1(\tlc0/n8_adj_49833 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/n173516 ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/n267_adj_50581 ), 
    .F0(\tlc0/n229_adj_50518 ), .F1(\tlc0/n154997 ));
  SLICE_2519 SLICE_2519( .D1(\tlc0/n54156[0] ), .C1(\tlc0/bank_offset[8] ), 
    .B1(\tlc0/n54150[0] ), .C0(\tlc0/bank_offset[8] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n6_adj_49987 ), 
    .F1(\tlc0/n54159[0] ));
  SLICE_2520 SLICE_2520( .D1(\tlc0/n77_adj_50879 ), .C1(\tlc0/n66_adj_50868 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/n6_adj_49987 ), .D0(\tlc0/n173112 ), 
    .C0(\tlc_data[7] ), .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n176369 ), 
    .F0(\tlc0/n66_adj_50868 ), .F1(\tlc0/n173795 ));
  SLICE_2521 SLICE_2521( .D1(\tlc0/bank_offset[2] ), .C1(\tlc0/n13 ), 
    .B1(\tlc0/n192_adj_49912 ), .A1(\tlc0/bank_offset[3] ), .D0(\tlc0/n13 ), 
    .C0(\tlc0/n192_adj_49912 ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n173401 ), .F1(\tlc0/n173467 ));
  SLICE_2525 SLICE_2525( .D1(\tlc0/n173578 ), .C1(\tlc0/n273 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/n158757 ), 
    .D0(\tlc0/data_2111__N_2568[10] ), .C0(\tlc0/data_2111__N_2568[6] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n273 ), 
    .F1(\tlc0/n240_adj_49966 ));
  SLICE_2526 SLICE_2526( .C1(\tlc0/n158757 ), .B1(\tlc0/bank_offset[7] ), 
    .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/bank_offset[9] ), 
    .C0(\tlc0/bank_offset[10] ), .B0(\tlc0/bank_offset[8] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n158757 ), 
    .F1(\tlc0/n158759 ));
  SLICE_2528 SLICE_2528( .D1(\tlc0/bank_offset[0] ), .C1(\tlc0/n158206 ), 
    .B1(\tlc0/n158227 ), .A1(\tlc0/n153652 ), .D0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/bank_offset[2] ), .F0(\tlc0/n158206 ), .F1(\tlc0/n174016 ));
  SLICE_2529 SLICE_2529( .D0(\tlc0/n8_adj_49990 ), .C0(\tlc0/n185_adj_49989 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13_adj_49082 ), 
    .F0(\tlc0/n155049 ));
  SLICE_2530 SLICE_2530( .D1(\tlc0/n13 ), .C1(\tlc0/n8_adj_49990 ), 
    .B1(\tlc0/n185_adj_50876 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/n205_adj_49581 ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n8_adj_49990 ), .F1(\tlc0/n155051 ));
  SLICE_2532 SLICE_2532( .D1(\tlc0/data[214] ), .C1(\tlc0/n11_adj_49523 ), 
    .B1(\tlc0/n274_adj_49524 ), .A1(\tlc0/n19_adj_49716 ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n19_adj_49716 ), .F1(\tlc0/n173465 ));
  SLICE_2533 SLICE_2533( .B1(\tlc0/bank_offset[5] ), 
    .A1(\tlc0/data_2111__N_2568[3] ), .D0(\tlc0/data_2111__N_2568[3] ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n57_adj_49922 ), .F1(\tlc0/n76 ));
  SLICE_2534 SLICE_2534( .D1(\tlc0/n57_adj_49922 ), .C1(\tlc0/n86_adj_50076 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/data_2111__N_2568[1] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n86_adj_50076 ), .F1(\tlc0/n173988 ));
  SLICE_2535 SLICE_2535( .D1(\tlc0/data[82] ), .C1(\tlc0/n215_adj_49995 ), 
    .B1(\tlc0/n4_adj_49116 ), .A1(\tlc0/n158532 ), .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/n13_adj_49082 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/n11_adj_49134 ), .F0(\tlc0/n215_adj_49995 ), 
    .F1(\tlc0/n185_adj_49989 ));
  SLICE_2537 SLICE_2537( .D1(\tlc0/n173579 ), .C1(\tlc0/n173580 ), 
    .B1(\tlc0/bank_offset[6] ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/data_2111__N_2568[8] ), .C0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/n4_adj_49906 ), .A0(\tlc0/bank_offset[10] ), .F0(\tlc0/n173580 ), 
    .F1(\tlc0/n173578 ));
  SLICE_2540 SLICE_2540( .D1(\tlc0/n173_adj_50019 ), .C1(\tlc0/n174585 ), 
    .B1(\tlc0/n4 ), .A1(\tlc0/bank_offset[5] ), .C0(\tlc0/n157_adj_49335 ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n174585 ), .F1(\tlc0/n174593 ));
  SLICE_2541 SLICE_2541( .D0(\tlc0/n8_adj_49946 ), .C0(\tlc0/n165_adj_50003 ), 
    .B0(\tlc0/n13_adj_49082 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n155030 ));
  SLICE_2542 SLICE_2542( .D1(\tlc0/n158532 ), .C1(\tlc0/n195_adj_50008 ), 
    .B1(\tlc0/data[94] ), .A1(\tlc0/n4_adj_49116 ), .D0(\tlc0/n13_adj_49082 ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/n11_adj_49134 ), .F0(\tlc0/n195_adj_50008 ), 
    .F1(\tlc0/n165_adj_50003 ));
  SLICE_2543 SLICE_2543( .C1(\tlc0/bank_offset[6] ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n166 ), .C0(\tlc0/n210_adj_50006 ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n260_adj_50001 ), .F1(\tlc0/n4_adj_49147 ));
  SLICE_2544 SLICE_2544( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n166 ), 
    .B1(\tlc0/n158257 ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/data_2111__N_2568[0] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/data_2111__N_2568[1] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n166 ), .F1(\tlc0/n173424 ));
  SLICE_2545 SLICE_2545( .D1(\tlc0/n158532 ), .C1(\tlc0/n205_adj_50007 ), 
    .B1(\tlc0/data[86] ), .A1(\tlc0/n4_adj_49116 ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/n13_adj_49082 ), .B0(\tlc0/n11_adj_49134 ), 
    .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n205_adj_50007 ), 
    .F1(\tlc0/n175_adj_49811 ));
  SLICE_2547 SLICE_2547( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n8_adj_50017 ), 
    .B1(\tlc0/n223_adj_50647 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n266_adj_49676 ), .C0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n8_adj_50017 ), .F1(\tlc0/n155137 ));
  SLICE_2548 SLICE_2548( .D0(\tlc0/n8_adj_50017 ), .C0(\tlc0/n213_adj_50650 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n10 ), .F0(\tlc0/n155135 ));
  SLICE_2549 SLICE_2549( .D1(\tlc0/n173537 ), .C1(\tlc0/n173536 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/bank_offset[8] ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/n192_adj_49912 ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n173536 ), .F1(\tlc0/n155084 ));
  SLICE_2551 SLICE_2551( .D1(\tlc0/data_2111__N_2568[0] ), 
    .C1(\tlc0/bank_offset[7] ), .B1(\tlc0/n158168 ), 
    .A1(\tlc0/bank_offset[10] ), .C0(\tlc0/bank_offset[9] ), 
    .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n158168 ), .F1(\tlc0/n173579 ));
  SLICE_2553 SLICE_2553( .D1(\tlc0/bank_offset[4] ), 
    .C1(\tlc0/n197_adj_50021 ), .B1(\tlc0/n171_adj_50820 ), 
    .D0(\tlc0/bank_offset[8] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/bank_offset[7] ), .F0(\tlc0/n197_adj_50021 ), 
    .F1(\tlc0/n298_adj_50862 ));
  SLICE_2556 SLICE_2556( .D1(\tlc0/n243_adj_49836 ), .C1(\tlc0/n123 ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n7 ), .C0(\tlc0/n173333 ), 
    .B0(\tlc0/data_2111__N_2568[5] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n123 ), .F1(\tlc0/n159 ));
  SLICE_2557 SLICE_2557( .D0(\tlc0/n10 ), .C0(\tlc0/n175_adj_50026 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n8_adj_49990 ), .F0(\tlc0/n155048 ));
  SLICE_2558 SLICE_2558( .D1(\tlc0/n4_adj_49116 ), .C1(\tlc0/n205_adj_50028 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/data[83] ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/n11_adj_49134 ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n205_adj_50028 ), 
    .F1(\tlc0/n175_adj_50026 ));
  SLICE_2559 SLICE_2559( .D1(\tlc0/n14_adj_49682 ), .C1(\tlc0/n187_adj_50030 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49108 ), 
    .D0(\tlc0/n12_adj_49113 ), .C0(\tlc0/n12_adj_49100 ), 
    .B0(\tlc0/data[476] ), .A0(\tlc0/n14_adj_49347 ), 
    .F0(\tlc0/n187_adj_50030 ), .F1(\tlc0/n155007 ));
  SLICE_2563 SLICE_2563( .D1(\tlc0/data_2111__N_2568[2] ), .C1(\tlc0/n174589 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/data_2111__N_2568[3] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n174589 ), 
    .F1(\tlc0/n210_adj_50006 ));
  SLICE_2567 SLICE_2567( .D1(\tlc0/bank_offset[0] ), .C1(\tlc0/n7_adj_49795 ), 
    .B1(\tlc0/data_2111__N_2568[2] ), .A1(\tlc0/n5_adj_49913 ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n7_adj_49795 ), .F1(\tlc0/n18 ));
  SLICE_2569 SLICE_2569( .D1(\tlc0/data[392] ), .C1(\tlc0/n173949 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/n154127 ), .D0(\tlc0/n4 ), 
    .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/n14_adj_50041 ), 
    .A0(\tlc0/n8_adj_49369 ), .F0(\tlc0/n173949 ), .F1(\tlc0/n173947 ));
  SLICE_2570 SLICE_2570( .D1(\tlc0/n4 ), .C1(\tlc0/n14_adj_50041 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/n12_adj_49113 ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/bank_offset[8] ), .B0(\tlc0/data_2111__N_2568[9] ), 
    .F0(\tlc0/n14_adj_50041 ), .F1(\tlc0/n173965 ));
  SLICE_2572 SLICE_2572( .D1(\tlc0/n15_adj_50101 ), .C1(\tlc0/n16_adj_49789 ), 
    .B1(\tlc0/n188_adj_50201 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/data[16] ), .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/n15_adj_49406 ), 
    .A0(\tlc0/n154427 ), .F0(\tlc0/n188_adj_50201 ), .F1(\tlc0/n155150 ));
  SLICE_2574 SLICE_2574( .D1(\tlc0/n11_adj_49523 ), .C1(\tlc0/n19_adj_50048 ), 
    .B1(\tlc0/data[213] ), .A1(\tlc0/n274_adj_49524 ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n19_adj_50048 ), .F1(\tlc0/n173459 ));
  SLICE_2575 SLICE_2575( .D1(\tlc_data[4] ), .C1(\tlc0/n158835 ), 
    .B1(\tlc_data[2] ), .A1(\tlc_data[3] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][0] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , .F0(\tlc0/n158835 ), .F1(\tlc0/n31_adj_50050 ));
  SLICE_2577 SLICE_2577( .D1(\tlc0/n12_adj_49100 ), .C1(\tlc0/n261_adj_50051 ), 
    .B1(\tlc0/n8_adj_49507 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n299 ), .B0(\tlc0/n173603 ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n261_adj_50051 ), 
    .F1(\tlc0/n154839 ));
  SLICE_2580 SLICE_2580( .D1(\tlc_data[6] ), .C1(\tlc0/n125_adj_50762 ), 
    .B1(\tlc_data[5] ), .A1(\tlc0/n94 ), .D0(\tlc_data[1] ), 
    .C0(\tlc0/n153352 ), .B0(\tlc_data[0] ), .F0(\tlc0/n125_adj_50762 ), 
    .F1(\tlc0/n176906 ));
  SLICE_2581 SLICE_2581( .D1(\tlc0/n14_adj_49689 ), .C1(\tlc0/n13_adj_50053 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[10] ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/bank_offset[9] ), 
    .F0(\tlc0/n13_adj_50053 ), .F1(\tlc0/n174561 ));
  SLICE_2582 SLICE_2582( .D1(\tlc0/n158206 ), .C1(\tlc0/n252_adj_49638 ), 
    .B1(\tlc0/bank_offset[0] ), .A1(\tlc0/n13_adj_50053 ), 
    .D0(\tlc0/n11_adj_49157 ), .C0(\tlc0/n252_adj_49638 ), 
    .B0(\tlc0/n13_adj_50053 ), .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n174582 ), 
    .F1(\tlc0/n174553 ));
  SLICE_2583 SLICE_2583( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/bank_offset[4] ), .B1(\tlc0/bank_offset[5] ), 
    .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n236_adj_50054 ), 
    .F1(\tlc0/n221_adj_50268 ));
  SLICE_2584 SLICE_2584( .DI1(\tlc0/n235_adj_49174 ), .D1(\tlc0/data[294] ), 
    .C1(\tlc0/n10_adj_49101 ), .B1(\tlc0/n11_adj_49158 ), 
    .A1(\tlc0/n10_adj_49317 ), .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/n158251 ), .B0(\tlc0/n236_adj_50054 ), .A0(\tlc0/n386 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154766 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[294] ), .F0(\tlc0/n10_adj_49101 ), 
    .F1(\tlc0/n235_adj_49174 ));
  SLICE_2585 SLICE_2585( .D0(\tlc0/n4 ), .C0(\tlc0/n171986 ), 
    .B0(\tlc0/state[1] ), .A0(\tlc0/state[0] ), .F0(\tlc0/n154573 ));
  SLICE_2586 SLICE_2586( .D1(\tlc0/bank_offset[2] ), 
    .C1(\tlc0/fifo_counter[4] ), .B1(\tlc0/n12_adj_50058 ), 
    .A1(\tlc0/fifo_counter[5] ), .D0(\tlc0/n10 ), .C0(\tlc0/fifo_counter[7] ), 
    .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/fifo_counter[6] ), 
    .F0(\tlc0/n12_adj_50058 ), .F1(\tlc0/n171986 ));
  SLICE_2589 SLICE_2589( .D1(\tlc0/n14_adj_49294 ), .C1(\tlc0/n197_adj_50062 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n158380 ), 
    .D0(\tlc0/n14_adj_49347 ), .C0(\tlc0/n10_adj_49385 ), 
    .B0(\tlc0/data[465] ), .A0(\tlc0/n9_adj_49361 ), 
    .F0(\tlc0/n197_adj_50062 ), .F1(\tlc0/n154987 ));
  SLICE_2591 SLICE_2591( .D0(\tlc0/n8_adj_49891 ), .C0(\tlc0/n221_adj_50065 ), 
    .B0(\tlc0/n10 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154719 ));
  SLICE_2593 SLICE_2593( .D1(\tlc0/n174094 ), .C1(\tlc0/n174093 ), 
    .B1(\tlc0/state_3__N_2519 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/n11_adj_49237 ), 
    .B0(\tlc0/n10_adj_49613 ), .A0(\tlc0/n153652 ), .F0(\tlc0/n174093 ), 
    .F1(\tlc0/n155062 ));
  SLICE_2595 SLICE_2595( .D1(\tlc0/n174045 ), .C1(\tlc0/n174044 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n153652 ), .C0(\tlc0/n158227 ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/n14_adj_49207 ), .F0(\tlc0/n174044 ), 
    .F1(\tlc0/n155070 ));
  SLICE_2597 SLICE_2597( .D1(\tlc0/n191_adj_50071 ), .C1(\tlc0/n4_adj_50072 ), 
    .B1(\tlc0/bank_offset[4] ), .D0(\tlc0/n11_adj_49382 ), 
    .C0(\tlc0/n194_adj_50129 ), .B0(\tlc0/n19_adj_49252 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n4_adj_50072 ), .F1(\tlc0/n174094 ));
  SLICE_2599 SLICE_2599( .D1(\tlc0/n174541 ), .C1(\tlc0/n174542 ), 
    .B1(\tlc0/state_3__N_2519 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .D0(\tlc0/n11_adj_50086 ), 
    .C0(\tlc0/n217_adj_50085 ), .B0(\tlc0/n19_adj_50048 ), .A0(\tlc0/n154258 ), 
    .F0(\tlc0/n174542 ), .F1(\tlc0/n155170 ));
  SLICE_2602 SLICE_2602( .D1(\tlc0/n252_adj_49638 ), .C1(\tlc0/n158751 ), 
    .B1(\tlc0/n11_adj_49237 ), .A1(\tlc0/bank_offset[0] ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/bank_offset[10] ), .A0(\tlc0/bank_offset[9] ), 
    .F0(\tlc0/n158751 ), .F1(\tlc0/n174531 ));
  SLICE_2605 SLICE_2605( .D1(\tlc0/n180_adj_50082 ), .C1(\tlc0/n8_adj_50083 ), 
    .B1(\tlc0/n10 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n225_adj_50484 ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n8_adj_50083 ), .F1(\tlc0/n154877 ));
  SLICE_2607 SLICE_2607( .D1(\tlc0/n12_adj_49100 ), .C1(\tlc0/n14_adj_49323 ), 
    .B1(\tlc0/n4 ), .A1(\tlc0/n10_adj_49385 ), .D0(\tlc0/n8_adj_49369 ), 
    .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/n14_adj_49323 ), .A0(\tlc0/n4 ), 
    .F0(\tlc0/n173856 ), .F1(\tlc0/n173814 ));
  SLICE_2608 SLICE_2608( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n173858 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n173856 ), .D0(\tlc0/n158330 ), 
    .C0(\tlc0/n18_adj_49387 ), .B0(\tlc0/n17_adj_49766 ), 
    .A0(\tlc0/data[360] ), .F0(\tlc0/n173858 ), .F1(\tlc0/n220_adj_50181 ));
  SLICE_2609 SLICE_2609( .D1(\tlc0/n154127 ), .C1(\tlc0/n173957 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/data[394] ), .D0(\tlc0/n8_adj_49369 ), 
    .C0(\tlc0/n4 ), .B0(\tlc0/n14_adj_50041 ), .A0(\tlc0/n13_adj_49082 ), 
    .F0(\tlc0/n173957 ), .F1(\tlc0/n173955 ));
  SLICE_2611 SLICE_2611( .C1(\tlc0/bank_offset[5] ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/bank_offset[7] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n154258 ), .F1(\tlc0/n37_adj_50697 ));
  SLICE_2613 SLICE_2613( .D1(\tlc0/data[393] ), .C1(\tlc0/n173953 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/n154127 ), .D0(\tlc0/n8_adj_49369 ), 
    .C0(\tlc0/n4 ), .B0(\tlc0/n13 ), .A0(\tlc0/n14_adj_50041 ), 
    .F0(\tlc0/n173953 ), .F1(\tlc0/n173951 ));
  SLICE_2615 SLICE_2615( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n259_adj_50091 ), .B1(\tlc0/n8_adj_50092 ), 
    .A1(\tlc0/n12_adj_49100 ), .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n173395 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n297_adj_50094 ), 
    .F0(\tlc0/n259_adj_50091 ), .F1(\tlc0/n155025 ));
  SLICE_2617 SLICE_2617( .D0(\tlc0/n8_adj_49812 ), .C0(\tlc0/n185_adj_50093 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n12_adj_49100 ), 
    .F0(\tlc0/n155047 ));
  SLICE_2618 SLICE_2618( .D1(\tlc0/n158532 ), .C1(\tlc0/n215_adj_50098 ), 
    .B1(\tlc0/n4_adj_49116 ), .A1(\tlc0/data[84] ), .D0(\tlc0/n11_adj_49134 ), 
    .B0(\tlc0/n19_adj_49278 ), .F0(\tlc0/n215_adj_50098 ), 
    .F1(\tlc0/n185_adj_50093 ));
  SLICE_2621 SLICE_2621( .D1(\tlc0/n173374 ), .C1(\tlc0/n173375 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/data_2111__N_2568[7] ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n173375 ), .F1(\tlc0/n174514 ));
  SLICE_2623 SLICE_2623( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n174097 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/data[74] ), 
    .D0(\tlc0/n17_adj_49748 ), .B0(\tlc0/n18 ), .F0(\tlc0/n174097 ), 
    .F1(\tlc0/n191_adj_50071 ));
  SLICE_2625 SLICE_2625( .C1(\tlc0/bank_offset[8] ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/bank_offset[8] ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n174540 ), 
    .F1(\tlc0/n199_adj_50669 ));
  SLICE_2626 SLICE_2626( .D1(\tlc0/bank_offset[4] ), 
    .C1(\tlc0/bank_offset[5] ), .B1(\tlc0/n174540 ), .A1(\tlc0/n174539 ), 
    .D0(\tlc0/n153798 ), .C0(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/n386 ), .F0(\tlc0/n174539 ), 
    .F1(\tlc0/n306_adj_50134 ));
  SLICE_2627 SLICE_2627( .D1(\tlc0/bank_offset[3] ), 
    .C1(\tlc0/bank_offset[8] ), .B1(\tlc0/bank_offset[2] ), 
    .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[8] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n15_adj_50101 ), 
    .F1(\tlc0/n15_adj_50081 ));
  SLICE_2628 SLICE_2628( .D1(\tlc0/n16_adj_49769 ), .C1(\tlc0/n168_adj_50572 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n15_adj_50101 ), 
    .D0(\tlc0/n10_adj_49385 ), .C0(\tlc0/n15_adj_49726 ), .B0(\tlc0/n154427 ), 
    .A0(\tlc0/data[19] ), .F0(\tlc0/n168_adj_50572 ), .F1(\tlc0/n155147 ));
  SLICE_2629 SLICE_2629( .C1(\tlc0/n4_adj_50103 ), .B1(\tlc0/n201_adj_50102 ), 
    .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/n11_adj_49382 ), 
    .C0(\tlc0/n204_adj_50136 ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/n19_adj_49278 ), .F0(\tlc0/n4_adj_50103 ), .F1(\tlc0/n174045 ));
  SLICE_2631 SLICE_2631( .D1(\tlc0/bank_offset[10] ), 
    .C1(\tlc0/bank_offset[5] ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A1(\tlc0/bank_offset[9] ), .D0(\tlc0/bank_offset[9] ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[10] ), .F0(\tlc0/n174525 ), .F1(\tlc0/n153591 ));
  SLICE_2632 SLICE_2632( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n435 ), 
    .B1(\tlc0/n407_adj_50139 ), .A1(\tlc0/n250_adj_50105 ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/n150623 ), .B0(\tlc0/n174525 ), 
    .A0(\tlc0/n225_adj_49131 ), .F0(\tlc0/n435 ), .F1(\tlc0/n6_adj_50133 ));
  SLICE_2633 SLICE_2633( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/bank_offset[8] ), .B1(\tlc0/bank_offset[5] ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/bank_offset[8] ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n250_adj_50105 ), .F1(\tlc0/n301 ));
  SLICE_2635 SLICE_2635( .D1(\tlc0/n213_adj_50106 ), .C1(\tlc0/n6_adj_50133 ), 
    .B1(\tlc0/n306_adj_50134 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n213_adj_50106 ), .F1(\tlc0/n14_adj_49525 ));
  SLICE_2637 SLICE_2637( .D1(\tlc0/bank_offset[3] ), .C1(\tlc0/n368 ), 
    .B1(\tlc0/bank_offset[2] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n262_adj_50034 ), .B0(\tlc0/n364 ), .A0(\tlc0/n173759 ), 
    .F0(\tlc0/n368 ), .F1(\tlc0/n11_adj_49102 ));
  SLICE_2639 SLICE_2639( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n173450 ), 
    .B1(\tlc0/n173451 ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/n192_adj_49912 ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/n12_adj_49100 ), .F0(\tlc0/n173450 ), 
    .F1(\tlc0/n155092 ));
  SLICE_2642 SLICE_2642( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n210_adj_50126 ), .B1(\tlc0/n205_adj_50125 ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n173862 ), .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/n173860 ), 
    .F0(\tlc0/n210_adj_50126 ), .F1(\tlc0/n154853 ));
  SLICE_2646 SLICE_2646( .D1(\tlc0/n242_adj_50131 ), 
    .C1(\tlc0/n245_adj_50132 ), .B1(\tlc0/bank_offset[7] ), 
    .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/data_2111__N_2568[7] ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/data_2111__N_2568[6] ), .F0(\tlc0/n245_adj_50132 ), 
    .F1(\tlc0/n253 ));
  SLICE_2647 SLICE_2647( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/n226_adj_50115 ), .B1(\tlc0/n250 ), .A1(\tlc0/n173503 ), 
    .D0(\tlc0/n66 ), .C0(\tlc0/data_2111__N_2568[1] ), .B0(\tlc0/n158174 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n226_adj_50115 ), 
    .F1(\tlc0/n173390 ));
  SLICE_2649 SLICE_2649( .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/n174067 ), .B0(\tlc0/n174066 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n155066 ));
  SLICE_2651 SLICE_2651( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n55_adj_50118 ), 
    .B1(\tlc0/n60_adj_50117 ), .A1(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/data_2111__N_2568[3] ), 
    .F0(\tlc0/n55_adj_50118 ), .F1(\tlc0/n173503 ));
  SLICE_2653 SLICE_2653( .C1(\tlc0/n4_adj_50120 ), .B1(\tlc0/bank_offset[4] ), 
    .A1(\tlc0/n181_adj_50119 ), .D0(\tlc0/n11_adj_49382 ), 
    .C0(\tlc0/n184_adj_50127 ), .B0(\tlc0/n12_adj_49522 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n4_adj_50120 ), .F1(\tlc0/n174067 ));
  SLICE_2656 SLICE_2656( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n8_adj_50122 ), 
    .B1(\tlc0/n224_adj_50746 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n247_adj_49469 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n8_adj_50122 ), .F1(\tlc0/n154760 ));
  SLICE_2657 SLICE_2657( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n174070 ), 
    .B1(\tlc0/data[71] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/n12_adj_49767 ), .C0(\tlc0/n16_adj_50295 ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/data_2111__N_2568[2] ), 
    .F0(\tlc0/n174070 ), .F1(\tlc0/n181_adj_50119 ));
  SLICE_2660 SLICE_2660( .DI1(\tlc0/n208_adj_49530 ), 
    .D1(\tlc0/n13_adj_49108 ), .C1(\tlc0/n217_adj_49272 ), .B1(\tlc0/n158206 ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/n14_adj_49514 ), .C0(\tlc0/n8 ), 
    .B0(\tlc0/n9_adj_49361 ), .A0(\tlc0/data[361] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154853 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[361] ), .F0(\tlc0/n205_adj_50125 ), 
    .F1(\tlc0/n208_adj_49530 ));
  SLICE_2661 SLICE_2661( .D1(\tlc0/data[68] ), .C1(\tlc0/n174042 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n18 ), 
    .C0(\tlc0/n17_adj_49775 ), .F0(\tlc0/n174042 ), .F1(\tlc0/n201_adj_50102 ));
  SLICE_2663 SLICE_2663( .D1(\tlc0/data_2111__N_2568[9] ), .C1(\tlc0/n173405 ), 
    .B1(\tlc0/n38_adj_49257 ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/data_2111__N_2568[8] ), .C0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n173405 ), 
    .F1(\tlc0/n242_adj_50131 ));
  SLICE_2666 SLICE_2666( .D1(\tlc0/n5_adj_50474 ), .C1(\tlc0/n154127 ), 
    .B1(\tlc0/n331_adj_50475 ), .A1(\tlc0/n158170 ), 
    .D0(\tlc0/bank_offset[7] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n158170 ), .F1(\tlc0/n14_adj_49358 ));
  SLICE_2667 SLICE_2667( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n227 ), 
    .B1(\tlc0/bank_offset[4] ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n173352 ), .B0(\tlc0/n153591 ), 
    .A0(\tlc0/data_2111__N_2568[10] ), .F0(\tlc0/n227 ), 
    .F1(\tlc0/n4_adj_49713 ));
  SLICE_2669 SLICE_2669( .D1(\tlc0/n5_adj_49171 ), .C1(\tlc0/n254 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/n41_adj_50380 ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/bank_offset[5] ), .F0(\tlc0/n254 ), 
    .F1(\tlc0/n60_adj_50583 ));
  SLICE_2670 SLICE_2670( .D1(\tlc0/n254 ), .C1(\tlc0/n217_adj_50818 ), 
    .B1(\tlc0/n301 ), .A1(\tlc0/n298_adj_50188 ), .D0(\tlc0/n154127 ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/n178360 ), .F0(\tlc0/n217_adj_50818 ), .F1(\tlc0/n174135 ));
  SLICE_2671 SLICE_2671( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n215_adj_50144 ), .B1(\tlc0/n220_adj_50737 ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/data[356] ), .B0(\tlc0/n9 ), .A0(\tlc0/n14_adj_49514 ), 
    .F0(\tlc0/n215_adj_50144 ), .F1(\tlc0/n154848 ));
  SLICE_2673 SLICE_2673( .DI1(\tlc0/n129013[0] ), .D1(\tlc0/n54943[0] ), 
    .C1(\tlc0/n16_adj_50149 ), .B1(\tlc0/n54937[0] ), 
    .A1(\tlc0/n15_adj_50496 ), .D0(\tlc0/bank_offset[10] ), 
    .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/n42_adj_50148 ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .CE(\tlc0/n154319 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[484] ), .F0(\tlc0/n16_adj_50149 ), 
    .F1(\tlc0/n129013[0] ));
  SLICE_2675 SLICE_2675( .C1(\tlc0/bank_offset[8] ), 
    .B1(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[8] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n178360 ), .F1(\tlc0/n21 ));
  SLICE_2677 SLICE_2677( .D0(\tlc0/n174514 ), .C0(\tlc0/n314 ), .B0(\tlc0/n4 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n11_adj_50086 ));
  SLICE_2679 SLICE_2679( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n14_adj_50153 ), .B1(\tlc0/n13_adj_49108 ), 
    .A1(\tlc0/n197_adj_50152 ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/bank_offset[1] ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/n170_adj_49170 ), .F0(\tlc0/n14_adj_50153 ), .F1(\tlc0/n155000 ));
  SLICE_2682 SLICE_2682( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n199_adj_50565 ), .B1(\tlc0/bank_offset[7] ), 
    .A1(\tlc0/n194_adj_50155 ), .D0(\tlc0/n11_adj_49914 ), .C0(\tlc0/n173971 ), 
    .B0(\tlc0/n12 ), .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n199_adj_50565 ), 
    .F1(\tlc0/n154906 ));
  SLICE_2684 SLICE_2684( .D1(\tlc0/n77_adj_50879 ), .C1(\tlc0/n71_adj_49952 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/n173263 ), .C0(\tlc_data[7] ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/n176027 ), .F0(\tlc0/n71_adj_49952 ), .F1(\tlc0/n183_adj_50157 ));
  SLICE_2685 SLICE_2685( .DI1(\tlc0/n207_adj_49973 ), 
    .C1(\tlc0/n13_adj_49108 ), .A1(\tlc0/n14_adj_50457 ), 
    .D0(\tlc0/data[394] ), .C0(\tlc0/n10_adj_49317 ), 
    .B0(\tlc0/n11_adj_49588 ), .A0(\tlc0/n10_adj_49561 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154902 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[394] ), .F0(\tlc0/n204_adj_50159 ), 
    .F1(\tlc0/n207_adj_49973 ));
  SLICE_2687 SLICE_2687( .D1(\tlc0/bank_offset[0] ), .C1(\tlc0/n153652 ), 
    .B1(\tlc0/n10_adj_49613 ), .A1(\tlc0/n158206 ), .D0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n10_adj_49613 ), .F1(\tlc0/n174082 ));
  SLICE_2689 SLICE_2689( .D1(\tlc0/n16_adj_49619 ), .C1(\tlc0/n15_adj_50162 ), 
    .D0(\tlc0/bank_offset[8] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[9] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n15_adj_50162 ), .F1(\tlc0/n73_adj_50803 ));
  SLICE_2691 SLICE_2691( .D0(\tlc0/n8_adj_49812 ), .C0(\tlc0/n175_adj_50168 ), 
    .B0(\tlc0/n13 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n155046 ));
  SLICE_2692 SLICE_2692( .D1(\tlc0/n4_adj_49116 ), .C1(\tlc0/n205_adj_50176 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/data[85] ), .D0(\tlc0/n19_adj_50048 ), 
    .C0(\tlc0/n11_adj_49134 ), .F0(\tlc0/n205_adj_50176 ), 
    .F1(\tlc0/n175_adj_50168 ));
  SLICE_2693 SLICE_2693( .D1(\tlc0/n158279 ), .C1(\tlc0/n173479 ), 
    .B1(\tlc0/n4_adj_50169 ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n158279 ), 
    .F1(\tlc0/n380_adj_49683 ));
  SLICE_2695 SLICE_2695( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n174562 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n174561 ), 
    .D0(\tlc0/n154258 ), .C0(\tlc0/n217_adj_50171 ), .B0(\tlc0/n19_adj_49252 ), 
    .A0(\tlc0/n11_adj_50086 ), .F0(\tlc0/n174562 ), .F1(\tlc0/n155154 ));
  SLICE_2697 SLICE_2697( .D1(\tlc0/n22 ), .C1(\tlc0/n10_adj_50029 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n5_adj_49171 ), .D0(\tlc0/n173112 ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/n176369 ), .A0(\tlc_data[7] ), 
    .F0(\tlc0/n10_adj_50029 ), .F1(\tlc0/n173905 ));
  SLICE_2699 SLICE_2699( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/n215_adj_50180 ), .B1(\tlc0/n220_adj_50181 ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n14_adj_49514 ), 
    .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/n8 ), .A0(\tlc0/data[360] ), 
    .F0(\tlc0/n215_adj_50180 ), .F1(\tlc0/n154852 ));
  SLICE_2701 SLICE_2701( .D1(\tlc0/n16_adj_49805 ), .C1(\tlc0/data[344] ), 
    .B1(\tlc0/n154127 ), .A1(\tlc0/n15_adj_49618 ), .D0(\tlc0/n154127 ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/n236_adj_50189 ), 
    .A0(\tlc0/n13_adj_49282 ), .F0(\tlc0/n12_adj_49362 ), 
    .F1(\tlc0/n250_adj_50710 ));
  SLICE_2702 SLICE_2702( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n7_adj_50198 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[4] ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n7_adj_50198 ), .F1(\tlc0/n236_adj_50189 ));
  SLICE_2703 SLICE_2703( .D1(\tlc0/n174080 ), .C1(\tlc0/n174079 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/n10_adj_49613 ), .B0(\tlc0/n153652 ), .A0(\tlc0/n158206 ), 
    .F0(\tlc0/n174079 ), .F1(\tlc0/n155065 ));
  SLICE_2705 SLICE_2705( .C1(\tlc0/n137 ), .B1(\tlc0/bank_offset[6] ), 
    .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/n34_adj_49442 ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/n55 ), .F0(\tlc0/n137 ), 
    .F1(\tlc0/n174228 ));
  SLICE_2707 SLICE_2707( .D1(\tlc0/n10 ), .C1(\tlc0/n10_adj_49561 ), 
    .B1(\tlc0/n11_adj_49603 ), .A1(\tlc0/data[391] ), 
    .D0(\tlc0/n10_adj_49317 ), .C0(\tlc0/data[390] ), 
    .B0(\tlc0/n10_adj_49561 ), .A0(\tlc0/n11_adj_49603 ), 
    .F0(\tlc0/n204_adj_50192 ), .F1(\tlc0/n194_adj_50546 ));
  SLICE_2708 SLICE_2708( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/n209_adj_50588 ), .B1(\tlc0/state_3__N_2519 ), 
    .A1(\tlc0/n204_adj_50192 ), .D0(\tlc0/n173939 ), .C0(\tlc0/n11_adj_49914 ), 
    .B0(\tlc0/n19_adj_49716 ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n209_adj_50588 ), .F1(\tlc0/n154894 ));
  SLICE_2709 SLICE_2709( .C1(\tlc0/n4_adj_50194 ), .B1(\tlc0/n201_adj_50193 ), 
    .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n204_adj_50211 ), .B0(\tlc0/n19_adj_49894 ), 
    .A0(\tlc0/n11_adj_49382 ), .F0(\tlc0/n4_adj_50194 ), .F1(\tlc0/n174080 ));
  SLICE_2711 SLICE_2711( .D1(\tlc0/data[72] ), .C1(\tlc0/n174078 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/n18 ), 
    .A0(\tlc0/n17_adj_49766 ), .F0(\tlc0/n174078 ), .F1(\tlc0/n201_adj_50193 ));
  SLICE_2713 SLICE_2713( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n239_adj_50206 ), .B1(\tlc0/n8_adj_49833 ), .A1(\tlc0/n13 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n173500 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n277_adj_50219 ), 
    .F0(\tlc0/n239_adj_50206 ), .F1(\tlc0/n155006 ));
  SLICE_2715 SLICE_2715( .D0(\tlc0/n8_adj_49814 ), .C0(\tlc0/n192_adj_50210 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13_adj_49082 ), 
    .F0(\tlc0/n154838 ));
  SLICE_2716 SLICE_2716( .D1(\tlc0/n230_adj_50242 ), .C1(\tlc0/n4_adj_49479 ), 
    .B1(\tlc0/n243_adj_50243 ), .A1(\tlc0/n4_adj_49627 ), 
    .B0(\tlc0/data[350] ), .A0(\tlc0/n242_adj_49825 ), 
    .F0(\tlc0/n243_adj_50243 ), .F1(\tlc0/n192_adj_50210 ));
  SLICE_2717 SLICE_2717( .D1(\tlc0/n8 ), .C1(\tlc0/n12_adj_49100 ), 
    .B1(\tlc0/n14_adj_49347 ), .A1(\tlc0/data[472] ), 
    .D0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[3] ), .F0(\tlc0/n8 ), 
    .F1(\tlc0/n197_adj_50152 ));
  SLICE_2718 SLICE_2718( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n187_adj_50309 ), .B1(\tlc0/n13_adj_49108 ), 
    .A1(\tlc0/n14_adj_50310 ), .D0(\tlc0/n10_adj_49317 ), .C0(\tlc0/n8 ), 
    .B0(\tlc0/data[474] ), .A0(\tlc0/n14_adj_49347 ), 
    .F0(\tlc0/n187_adj_50309 ), .F1(\tlc0/n155004 ));
  SLICE_2720 SLICE_2720( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/bank_offset[10] ), .B1(\tlc0/bank_offset[6] ), 
    .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/bank_offset[10] ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n204_adj_50213 ), 
    .F1(\tlc0/n8_adj_50796 ));
  SLICE_2721 SLICE_2721( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/n275_adj_50216 ), .B1(\tlc0/bank_offset[4] ), 
    .A1(\tlc0/n262_adj_50215 ), .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/n386 ), 
    .B0(\tlc0/n153798 ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n275_adj_50216 ), .F1(\tlc0/n10_adj_50217 ));
  SLICE_2722 SLICE_2722( .C0(\tlc0/n10_adj_50217 ), .B0(\tlc0/bank_offset[1] ), 
    .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n12_adj_49593 ));
  SLICE_2723 SLICE_2723( .D1(\tlc0/n10 ), .C1(\tlc0/n11_adj_49655 ), 
    .B1(\tlc0/n10_adj_49561 ), .A1(\tlc0/data[387] ), 
    .D0(\tlc0/n10_adj_49317 ), .C0(\tlc0/data[386] ), 
    .B0(\tlc0/n11_adj_49655 ), .A0(\tlc0/n10_adj_49561 ), 
    .F0(\tlc0/n214_adj_50218 ), .F1(\tlc0/n204_adj_50651 ));
  SLICE_2724 SLICE_2724( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n219_adj_50664 ), .B1(\tlc0/n214_adj_50218 ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n12_adj_50296 ), 
    .C0(\tlc0/n11_adj_49914 ), .B0(\tlc0/n173920 ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n219_adj_50664 ), .F1(\tlc0/n154888 ));
  SLICE_2725 SLICE_2725( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n321 ), 
    .B1(\tlc0/n413 ), .D0(\tlc0/n250 ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n321 ), 
    .F1(\tlc0/n262_adj_50215 ));
  SLICE_2727 SLICE_2727( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/bank_offset[7] ), .B1(\tlc0/n238_adj_49712 ), 
    .A1(\tlc0/n173758 ), .D0(\tlc0/bank_offset[10] ), 
    .C0(\tlc0/bank_offset[8] ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n173758 ), .F1(\tlc0/n364 ));
  SLICE_2729 SLICE_2729( .D1(\tlc0/n274_adj_49524 ), .C1(\tlc0/n11_adj_49523 ), 
    .B1(\tlc0/n19_adj_50080 ), .A1(\tlc0/data[217] ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n19_adj_50080 ), .F1(\tlc0/n173500 ));
  SLICE_2731 SLICE_2731( .D0(\tlc0/n13 ), .C0(\tlc0/n160_adj_50228 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n8_adj_49551 ), .F0(\tlc0/n155107 ));
  SLICE_2732 SLICE_2732( .D1(\tlc0/n4_adj_49116 ), .C1(\tlc0/n190_adj_50238 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/data[41] ), .B0(\tlc0/n19_adj_50080 ), 
    .A0(\tlc0/n11_adj_49209 ), .F0(\tlc0/n190_adj_50238 ), 
    .F1(\tlc0/n160_adj_50228 ));
  SLICE_2733 SLICE_2733( .D1(\tlc0/n257_adj_50871 ), 
    .C1(\tlc0/n278_adj_50233 ), .B1(\tlc0/n326_adj_50870 ), .A1(\tlc0/n240 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/n386 ), .F0(\tlc0/n278_adj_50233 ), 
    .F1(\tlc0/n14_adj_49432 ));
  SLICE_2736 SLICE_2736( .C1(\tlc0/bank_offset[5] ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/data_2111__N_2568[9] ), 
    .A0(\tlc0/data_2111__N_2568[7] ), .F0(\tlc0/n160_adj_49967 ), 
    .F1(\tlc0/n28_adj_50447 ));
  SLICE_2737 SLICE_2737( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n249_adj_50239 ), .B1(\tlc0/n8_adj_50092 ), .A1(\tlc0/n13 ), 
    .D0(\tlc0/n287_adj_50245 ), .C0(\tlc0/n173411 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n249_adj_50239 ), .F1(\tlc0/n155023 ));
  SLICE_2740 SLICE_2740( .D1(\tlc0/n16_adj_50348 ), .C1(\tlc0/n147905[0] ), 
    .B1(\tlc0/n147902[0] ), .A1(\tlc0/n15_adj_49869 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[9] ), 
    .F0(\tlc0/n15_adj_49869 ), .F1(\tlc0/n148625[0] ));
  SLICE_2742 SLICE_2742( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/n177_adj_50782 ), .B1(\tlc0/data_2111__N_2568[1] ), 
    .A1(\tlc0/n7 ), .D0(\tlc0/data_2111__N_2568[3] ), 
    .C0(\tlc0/data_2111__N_2568[2] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n177_adj_50782 ), 
    .F1(\tlc0/n243_adj_49836 ));
  SLICE_2743 SLICE_2743( .DI1(\tlc0/n171862 ), .D1(\tlc0/state[1] ), 
    .C1(\tlc0/color_bit_counter[3] ), .B1(\tlc0/n166640 ), 
    .A1(\tlc0/state[0] ), .D0(\tlc0/color_bit_counter[3] ), 
    .C0(\tlc0/color_bit_counter[2] ), .B0(\tlc0/color_bit_counter[1] ), 
    .A0(\tlc0/color_bit_counter[0] ), .CE(\tlc0/n154573 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/color_bit_counter[3] ), .F0(\tlc0/bit_offset[8] ), 
    .F1(\tlc0/n171862 ));
  SLICE_2745 SLICE_2745( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n14_adj_50252 ), .B1(\tlc0/n177_adj_50251 ), 
    .A1(\tlc0/n13_adj_49108 ), .D0(\tlc0/n8 ), .C0(\tlc0/n10 ), 
    .B0(\tlc0/data[475] ), .A0(\tlc0/n14_adj_49347 ), 
    .F0(\tlc0/n177_adj_50251 ), .F1(\tlc0/n155005 ));
  SLICE_2747 SLICE_2747( .D1(\tlc0/n248_adj_49430 ), 
    .C1(\tlc0/n253_adj_50253 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/n174232 ), .B0(\tlc0/n13_adj_49633 ), .A0(\tlc0/n11_adj_49165 ), 
    .F0(\tlc0/n253_adj_50253 ), .F1(\tlc0/n154909 ));
  SLICE_2749 SLICE_2749( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/n192_adj_50254 ), .B1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/data_2111__N_2568[3] ), .C0(\tlc0/data_2111__N_2568[4] ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n192_adj_50254 ), .F1(\tlc0/n174021 ));
  SLICE_2752 SLICE_2752( .D1(\tlc0/data[336] ), .C1(\tlc0/n242_adj_49825 ), 
    .D0(\tlc0/n154127 ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n242_adj_49825 ), .F1(\tlc0/n273_adj_50934 ));
  SLICE_2755 SLICE_2755( .D1(\tlc0/n160 ), .C1(\tlc0/n158314 ), 
    .B1(\tlc0/n153798 ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n158314 ), .F1(\tlc0/n351 ));
  SLICE_2759 SLICE_2759( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n174106 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n174105 ), 
    .D0(\tlc0/n181_adj_50281 ), .C0(\tlc0/n4_adj_50282 ), 
    .B0(\tlc0/bank_offset[4] ), .F0(\tlc0/n174106 ), .F1(\tlc0/n155061 ));
  SLICE_2763 SLICE_2763( .D0(\tlc0/n14_adj_49127 ), .C0(\tlc0/n153906 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n158380 ), .F0(\tlc0/n154967 ));
  SLICE_2764 SLICE_2764( .D1(\tlc0/n154127 ), .C1(\tlc0/n102_adj_50269 ), 
    .B1(\tlc0/n153891 ), .A1(\tlc0/data[450] ), .D0(\tlc0/n153908 ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/n17_adj_49093 ), 
    .F0(\tlc0/n102_adj_50269 ), .F1(\tlc0/n153906 ));
  SLICE_2765 SLICE_2765( .D1(\tlc0/n158174 ), .C1(\tlc0/n283 ), 
    .B1(\tlc0/n221_adj_50268 ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n283 ), 
    .F1(\tlc0/n287_adj_50141 ));
  SLICE_2767 SLICE_2767( .D1(\tlc0/n13_adj_49082 ), .C1(\tlc0/n249_adj_50270 ), 
    .B1(\tlc0/n8_adj_50092 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n173422 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n287_adj_50275 ), 
    .F0(\tlc0/n249_adj_50270 ), .F1(\tlc0/n155022 ));
  SLICE_2769 SLICE_2769( .D0(\tlc0/n8_adj_49814 ), .C0(\tlc0/n192_adj_50272 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13 ), .F0(\tlc0/n154837 ));
  SLICE_2770 SLICE_2770( .D1(\tlc0/n4_adj_49627 ), .C1(\tlc0/n4_adj_49479 ), 
    .B1(\tlc0/n243_adj_50274 ), .A1(\tlc0/n230_adj_50273 ), 
    .D0(\tlc0/data[349] ), .B0(\tlc0/n242_adj_49825 ), 
    .F0(\tlc0/n243_adj_50274 ), .F1(\tlc0/n192_adj_50272 ));
  SLICE_2772 SLICE_2772( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n173592 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n76 ), 
    .D0(\tlc0/data_2111__N_2568[1] ), .C0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n173592 ), .F1(\tlc0/n173590 ));
  SLICE_2773 SLICE_2773( .D1(\tlc0/n8_adj_49488 ), .C1(\tlc0/n251_adj_50276 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n289_adj_50442 ), 
    .B0(\tlc0/n173646 ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n251_adj_50276 ), .F1(\tlc0/n154769 ));
  SLICE_2775 SLICE_2775( .D1(\tlc0/n18_adj_49124 ), .C1(\tlc0/n17_adj_49775 ), 
    .B1(\tlc0/data[357] ), .A1(\tlc0/n158330 ), .D0(\tlc0/bank_offset[9] ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n17_adj_49775 ), .F1(\tlc0/n173846 ));
  SLICE_2777 SLICE_2777( .D1(\tlc0/n174053 ), .C1(\tlc0/n174052 ), 
    .B1(\tlc0/state_3__N_2519 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/n158227 ), .B0(\tlc0/n153652 ), 
    .A0(\tlc0/n14_adj_49207 ), .F0(\tlc0/n174052 ), .F1(\tlc0/n155069 ));
  SLICE_2779 SLICE_2779( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n174109 ), 
    .B1(\tlc0/data[75] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/data_2111__N_2568[2] ), .C0(\tlc0/n17_adj_49748 ), 
    .B0(\tlc0/n16_adj_50295 ), .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n174109 ), 
    .F1(\tlc0/n181_adj_50281 ));
  SLICE_2781 SLICE_2781( .D1(\tlc0/n11_adj_49382 ), .C1(\tlc0/n184_adj_50283 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n12_adj_49143 ), 
    .D0(\tlc0/data[75] ), .C0(\tlc0/n13_adj_49650 ), .B0(\tlc0/n14_adj_49402 ), 
    .A0(\tlc0/n153505 ), .F0(\tlc0/n184_adj_50283 ), .F1(\tlc0/n4_adj_50282 ));
  SLICE_2782 SLICE_2782( .D0(\tlc0/n162 ), .C0(\tlc0/n174021 ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/n4 ), .F0(\tlc0/n11_adj_49382 ));
  SLICE_2783 SLICE_2783( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n4_adj_50286 ), 
    .B1(\tlc0/n191_adj_50285 ), .D0(\tlc0/n11_adj_49382 ), 
    .C0(\tlc0/n194_adj_50291 ), .B0(\tlc0/n19_adj_50048 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n4_adj_50286 ), .F1(\tlc0/n174053 ));
  SLICE_2785 SLICE_2785( .D1(\tlc0/n93_adj_50288 ), .C1(\tlc0/n77_adj_50287 ), 
    .B1(\tlc_data[4] ), .D0(\tlc_data[1] ), .C0(\tlc_data[0] ), 
    .B0(\tlc_data[2] ), .F0(\tlc0/n77_adj_50287 ), .F1(\tlc0/n173282 ));
  SLICE_2787 SLICE_2787( .D1(\tlc_data[4] ), .C1(\tlc0/n151997 ), 
    .B1(\tlc_data[0] ), .A1(\tlc_data[3] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][2] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][2] )
    , .F0(\tlc0/n151997 ), .F1(\tlc0/n154633 ));
  SLICE_2789 SLICE_2789( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n174056 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/data[69] ), 
    .D0(\tlc0/n17_adj_49775 ), .C0(\tlc0/n16_adj_50295 ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/data_2111__N_2568[2] ), 
    .F0(\tlc0/n174056 ), .F1(\tlc0/n191_adj_50285 ));
  SLICE_2791 SLICE_2791( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n174583 ), 
    .B1(\tlc0/n174582 ), .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/n154258 ), .C0(\tlc0/n197_adj_50290 ), .B0(\tlc0/n19_adj_49288 ), 
    .A0(\tlc0/n11_adj_50086 ), .F0(\tlc0/n174583 ), .F1(\tlc0/n155141 ));
  SLICE_2793 SLICE_2793( .D1(\tlc0/n173_adj_50292 ), 
    .C1(\tlc0/n188_adj_50293 ), .B1(\tlc_data[4] ), .A1(\tlc_data[5] ), 
    .D0(\tlc_data[1] ), .C0(\tlc_data[3] ), .B0(\tlc_data[0] ), 
    .A0(\tlc_data[2] ), .F0(\tlc0/n188_adj_50293 ), .F1(\tlc0/n176894 ));
  SLICE_2794 SLICE_2794( .D1(\tlc0/n180_adj_49866 ), .C1(\tlc_data[5] ), 
    .B1(\tlc_data[3] ), .A1(\tlc_data[4] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][5] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][5] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , .F0(\tlc_data[5] ), .F1(\tlc0/n4_adj_49467 ));
  SLICE_2795 SLICE_2795( .D1(\tlc0/n11_adj_49523 ), .C1(\tlc0/n12_adj_50296 ), 
    .B1(\tlc0/n274_adj_49524 ), .A1(\tlc0/data[210] ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n12_adj_50296 ), .F1(\tlc0/n173422 ));
  SLICE_2797 SLICE_2797( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n174086 ), 
    .B1(\tlc0/data[73] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/n16_adj_50295 ), .C0(\tlc0/n17_adj_49766 ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/data_2111__N_2568[2] ), 
    .F0(\tlc0/n174086 ), .F1(\tlc0/n191_adj_50633 ));
  SLICE_2799 SLICE_2799( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n14 ), 
    .B1(\tlc0/n158380 ), .A1(\tlc0/n153907 ), .D0(\tlc0/n206_adj_50600 ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n14 ), .F1(\tlc0/n154966 ));
  SLICE_2801 SLICE_2801( .D0(\tlc0/n8_adj_50306 ), .C0(\tlc0/n180_adj_50305 ), 
    .B0(\tlc0/n10 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154873 ));
  SLICE_2802 SLICE_2802( .D1(\tlc0/n190_adj_50346 ), .C1(\tlc0/n8_adj_50306 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), .D0(\tlc0/n225_adj_50484 ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n8_adj_50306 ), .F1(\tlc0/n154870 ));
  SLICE_2804 SLICE_2804( .D1(\tlc0/bank_offset[0] ), 
    .C1(\tlc0/bank_offset[2] ), .B1(\tlc0/n217_adj_49272 ), 
    .A1(\tlc0/bank_offset[1] ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/n170_adj_49170 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n14_adj_50310 ), 
    .F1(\tlc0/n14_adj_49273 ));
  SLICE_2805 SLICE_2805( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n8_adj_50312 ), 
    .B1(\tlc0/n253_adj_50486 ), .A1(\tlc0/n13 ), .D0(\tlc0/n256_adj_49843 ), 
    .C0(\tlc0/bank_offset[3] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n8_adj_50312 ), .F1(\tlc0/n154901 ));
  SLICE_2806 SLICE_2806( .D0(\tlc0/n8_adj_50312 ), .C0(\tlc0/n243_adj_50543 ), 
    .B0(\tlc0/n10 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154897 ));
  SLICE_2809 SLICE_2809( .D1(\tlc0/data[65] ), .C1(\tlc0/bank_offset[7] ), 
    .B1(\tlc0/n174020 ), .A1(\tlc0/bank_offset[5] ), .D0(\tlc0/n17_adj_49578 ), 
    .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/n16_adj_50295 ), 
    .A0(\tlc0/data_2111__N_2568[2] ), .F0(\tlc0/n174020 ), 
    .F1(\tlc0/n201_adj_50874 ));
  SLICE_2811 SLICE_2811( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n8_adj_49919 ), 
    .B1(\tlc0/n58 ), .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[1] ), .F0(\tlc0/n8_adj_49919 ), .F1(\tlc0/n167348 ));
  SLICE_2812 SLICE_2812( .D1(\tlc0/n158208 ), .C1(\tlc0/bank_offset[0] ), 
    .B1(\tlc0/n58 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/n58 ), .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n8_adj_49919 ), 
    .F0(\tlc0/n154336 ), .F1(\tlc0/n154092 ));
  SLICE_2813 SLICE_2813( .D1(\tlc0/n13_adj_49082 ), .C1(\tlc0/n239_adj_50318 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n8_adj_49833 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/n173510 ), 
    .B0(\tlc0/n277_adj_50320 ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n239_adj_50318 ), .F1(\tlc0/n155003 ));
  SLICE_2815 SLICE_2815( .D0(\tlc0/n147905[0] ), .C0(\tlc0/n147902[0] ), 
    .B0(\tlc0/n16_adj_49804 ), .A0(\tlc0/n15_adj_50321 ), 
    .F0(\tlc0/n147911[0] ));
  SLICE_2816 SLICE_2816( .D1(\tlc0/n16_adj_49870 ), .C1(\tlc0/n147902[0] ), 
    .B1(\tlc0/n15_adj_50321 ), .A1(\tlc0/n147905[0] ), 
    .D0(\tlc0/bank_offset[9] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n15_adj_50321 ), .F1(\tlc0/n148064[0] ));
  SLICE_2817 SLICE_2817( .D1(\tlc0/bank_offset[1] ), .C1(\tlc0/n13_adj_49852 ), 
    .B1(\tlc0/n32_adj_49447 ), .D0(\tlc0/bank_offset[10] ), 
    .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n13_adj_49852 ), .F1(\tlc0/n154124 ));
  SLICE_2819 SLICE_2819( .D1(\tlc0/bank_offset[0] ), .B1(\tlc0/n12_adj_50761 ), 
    .A1(\tlc0/bank_offset[1] ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/n13_adj_49791 ), .B0(\tlc0/n32_adj_49447 ), .F0(\tlc0/n154337 ), 
    .F1(\tlc0/n15_adj_49299 ));
  SLICE_2820 SLICE_2820( .C1(\tlc0/n13_adj_49791 ), .B1(\tlc0/bank_offset[2] ), 
    .A1(\tlc0/n32_adj_49447 ), .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[10] ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n13_adj_49791 ), .F1(\tlc0/n154120 ));
  SLICE_2822 SLICE_2822( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n158212 ), 
    .B1(\tlc0/n158208 ), .A1(\tlc0/n10_adj_50329 ), .D0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[0] ), .F0(\tlc0/n158212 ), .F1(\tlc0/n154093 ));
  SLICE_2823 SLICE_2823( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n174521 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n174520 ), 
    .D0(\tlc0/n11_adj_50086 ), .C0(\tlc0/n227_adj_50326 ), 
    .B0(\tlc0/n19_adj_49164 ), .A0(\tlc0/n154258 ), .F0(\tlc0/n174521 ), 
    .F1(\tlc0/n155136 ));
  SLICE_2824 SLICE_2824( .DI1(\tlc0/n241_adj_49472 ), .D1(\tlc0/n158332 ), 
    .C1(\tlc0/bank_offset[0] ), .B1(\tlc0/n158206 ), 
    .A1(\tlc0/n230_adj_49238 ), .D0(\tlc0/n158751 ), .C0(\tlc0/n158206 ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/n252_adj_49638 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154976 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[129] ), .F0(\tlc0/n174520 ), .F1(\tlc0/n241_adj_49472 ));
  SLICE_2825 SLICE_2825( .D1(\tlc_data[4] ), .C1(\tlc0/n152000 ), 
    .B1(\tlc0/n101 ), .A1(\tlc_data[3] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][2] )
    , .B0(\tlc_data[1] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][2] )
    , .F0(\tlc0/n152000 ), .F1(\tlc0/n176837 ));
  SLICE_2827 SLICE_2827( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n174132 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/data[79] ), 
    .D0(\tlc0/data_2111__N_2568[2] ), .C0(\tlc0/n17_adj_49258 ), 
    .B0(\tlc0/n16_adj_50295 ), .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n174132 ), 
    .F1(\tlc0/n171_adj_50488 ));
  SLICE_2831 SLICE_2831( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n174113 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n174112 ), 
    .C0(\tlc0/n4_adj_50339 ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/n191_adj_50338 ), .F0(\tlc0/n174113 ), .F1(\tlc0/n155060 ));
  SLICE_2832 SLICE_2832( .DI1(\tlc0/n217_adj_49823 ), .D1(\tlc0/n158380 ), 
    .C1(\tlc0/n14_adj_49207 ), .B1(\tlc0/n226_adj_49777 ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/n153652 ), .B0(\tlc0/n14_adj_49207 ), .A0(\tlc0/n10_adj_49613 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154891 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[388] ), .F0(\tlc0/n174112 ), .F1(\tlc0/n217_adj_49823 ));
  SLICE_2833 SLICE_2833( .D1(\tlc0/n158853 ), .C1(\tlc0/n154216 ), 
    .B1(\tlc0/n43_adj_50328 ), .A1(\tlc0/n158212 ), 
    .D0(\tlc0/bank_offset[10] ), .C0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/n57_adj_50330 ), .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n154216 ), 
    .F1(\tlc0/n154409 ));
  SLICE_2836 SLICE_2836( .D1(\tlc0/data[448] ), .C1(\tlc0/n113 ), 
    .B1(\tlc0/n153891 ), .A1(\tlc0/n154127 ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/n153908 ), .B0(\tlc0/n17_adj_49578 ), .F0(\tlc0/n113 ), 
    .F1(\tlc0/n153892 ));
  SLICE_2837 SLICE_2837( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/n244_adj_50333 ), .B1(\tlc0/bank_offset[4] ), 
    .A1(\tlc0/n257_adj_50376 ), .D0(\tlc0/data_2111__N_2568[2] ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/data_2111__N_2568[0] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n244_adj_50333 ), 
    .F1(\tlc0/n195_adj_50369 ));
  SLICE_2840 SLICE_2840( .DI1(\tlc0/n197 ), .D1(\tlc0/bank_offset[9] ), 
    .C1(\tlc0/bank_offset[3] ), .B1(\tlc0/n158178 ), .A1(\tlc0/n14_adj_49614 ), 
    .D0(\tlc0/n10 ), .C0(\tlc0/data[395] ), .B0(\tlc0/n10_adj_49561 ), 
    .A0(\tlc0/n11_adj_49588 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154903 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[395] ), 
    .F0(\tlc0/n194_adj_50334 ), .F1(\tlc0/n197 ));
  SLICE_2843 SLICE_2843( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n174116 ), 
    .B1(\tlc0/data[76] ), .A1(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n12_adj_49454 ), .B0(\tlc0/n18 ), .F0(\tlc0/n174116 ), 
    .F1(\tlc0/n191_adj_50338 ));
  SLICE_2845 SLICE_2845( .DI1(\tlc0/n260 ), .D1(\tlc0/data[264] ), 
    .C1(\tlc0/n8 ), .B1(\tlc0/n387 ), .A1(\tlc0/n12_adj_49100 ), 
    .D0(\tlc0/n158273 ), .C0(\tlc0/n286 ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/data[264] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154769 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[264] ), .F0(\tlc0/n173646 ), 
    .F1(\tlc0/n260 ));
  SLICE_2847 SLICE_2847( .D1(\tlc0/n16_adj_50348 ), .C1(\tlc0/n147905[0] ), 
    .B1(\tlc0/n15_adj_50321 ), .A1(\tlc0/n147902[0] ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/n14_adj_50586 ), .F0(\tlc0/n16_adj_50348 ), 
    .F1(\tlc0/n148013[0] ));
  SLICE_2849 SLICE_2849( .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/n28 ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n14_adj_50355 ));
  SLICE_2850 SLICE_2850( .D1(\tlc0/bank_offset[7] ), .C1(\tlc0/n43_adj_50584 ), 
    .B1(\tlc0/n7 ), .A1(\tlc0/n21 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n43_adj_50584 ), .F1(\tlc0/n28 ));
  SLICE_2853 SLICE_2853( .D1(\tlc0/n154127 ), .C1(\tlc0/n173909 ), 
    .B1(\tlc0/data[384] ), .A1(\tlc0/n6 ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/n4 ), .B0(\tlc0/n14_adj_50041 ), .A0(\tlc0/n10_adj_49385 ), 
    .F0(\tlc0/n173909 ), .F1(\tlc0/n173907 ));
  SLICE_2855 SLICE_2855( .DI1(\tlc0/n148118[0] ), .D1(\tlc0/n154120 ), 
    .C1(\tlc0/n148115[0] ), .B1(\tlc0/n10 ), .A1(\tlc0/n147908[0] ), 
    .D0(\tlc0/n16_adj_49804 ), .C0(\tlc0/n147905[0] ), 
    .B0(\tlc0/n15_adj_50359 ), .A0(\tlc0/n147902[0] ), .CE(\tlc0/n154010 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[11] ), .F0(\tlc0/n148115[0] ), 
    .F1(\tlc0/n148118[0] ));
  SLICE_2856 SLICE_2856( .D1(\tlc0/n15_adj_50359 ), .C1(\tlc0/n147905[0] ), 
    .B1(\tlc0/n16_adj_49870 ), .A1(\tlc0/n147902[0] ), 
    .D0(\tlc0/bank_offset[9] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n15_adj_50359 ), .F1(\tlc0/n148268[0] ));
  SLICE_2857 SLICE_2857( .DI1(\tlc0/n203_adj_49120 ), .D1(\tlc0/data[64] ), 
    .C1(\tlc0/n154481 ), .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/n10_adj_49385 ), 
    .D0(\tlc0/n4 ), .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/n14_adj_50360 ), 
    .A0(\tlc0/n10_adj_49385 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155076 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[64] ), 
    .F0(\tlc0/n110 ), .F1(\tlc0/n203_adj_49120 ));
  SLICE_2859 SLICE_2859( .D1(\tlc0/n154127 ), .C1(\tlc0/n173914 ), 
    .B1(\tlc0/data[385] ), .A1(\tlc0/n6 ), .D0(\tlc0/n14_adj_50041 ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/n13 ), .A0(\tlc0/n4 ), 
    .F0(\tlc0/n173914 ), .F1(\tlc0/n173912 ));
  SLICE_2861 SLICE_2861( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n177_adj_50361 ), .B1(\tlc0/n14_adj_50362 ), .A1(\tlc0/n158380 ), 
    .D0(\tlc0/n14_adj_49347 ), .C0(\tlc0/n10 ), .B0(\tlc0/data[471] ), 
    .A0(\tlc0/n9 ), .F0(\tlc0/n177_adj_50361 ), .F1(\tlc0/n154999 ));
  SLICE_2863 SLICE_2863( .D1(\tlc0/data[386] ), .C1(\tlc0/n173922 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/n154127 ), .D0(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/n4 ), .B0(\tlc0/n13_adj_49082 ), .A0(\tlc0/n14_adj_50041 ), 
    .F0(\tlc0/n173922 ), .F1(\tlc0/n173920 ));
  SLICE_2865 SLICE_2865( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n174546 ), .B1(\tlc0/n174545 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n154258 ), .C0(\tlc0/n217_adj_50377 ), .B0(\tlc0/n19_adj_49716 ), 
    .A0(\tlc0/n11_adj_50086 ), .F0(\tlc0/n174546 ), .F1(\tlc0/n155169 ));
  SLICE_2866 SLICE_2866( .D1(\tlc0/n252_adj_49638 ), .C1(\tlc0/n14_adj_49207 ), 
    .B1(\tlc0/bank_offset[0] ), .A1(\tlc0/n158751 ), .D0(\tlc0/n158751 ), 
    .C0(\tlc0/n252_adj_49638 ), .B0(\tlc0/n11_adj_49157 ), 
    .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n174545 ), .F1(\tlc0/n174535 ));
  SLICE_2871 SLICE_2871( .D1(\tlc0/n5_adj_49171 ), .C1(\tlc0/n260_adj_50379 ), 
    .B1(\tlc0/n250_adj_50378 ), .A1(\tlc0/n4 ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/n173360 ), .B0(\tlc0/n165 ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n260_adj_50379 ), .F1(\tlc0/n173370 ));
  SLICE_2875 SLICE_2875( .D1(\tlc0/n10 ), .C1(\tlc0/n239_adj_50391 ), 
    .B1(\tlc0/n8_adj_50092 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/n173435 ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/n277_adj_50394 ), 
    .F0(\tlc0/n239_adj_50391 ), .F1(\tlc0/n155020 ));
  SLICE_2877 SLICE_2877( .D0(\tlc0/n8_adj_50400 ), .C0(\tlc0/n190_adj_50399 ), 
    .B0(\tlc0/n10 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154868 ));
  SLICE_2878 SLICE_2878( .D1(\tlc0/n200_adj_50455 ), .C1(\tlc0/n8_adj_50400 ), 
    .B1(\tlc0/n13 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n225_adj_50484 ), 
    .C0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n8_adj_50400 ), .F1(\tlc0/n154865 ));
  SLICE_2879 SLICE_2879( .D1(\tlc0/data[211] ), .C1(\tlc0/n19_adj_49384 ), 
    .B1(\tlc0/n274_adj_49524 ), .A1(\tlc0/n11_adj_49523 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n19_adj_49384 ), .F1(\tlc0/n173435 ));
  SLICE_2881 SLICE_2881( .D1(\tlc0/n254 ), .C1(\tlc0/n173363 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/data_2111__N_2568[8] ), 
    .D0(\tlc0/data_2111__N_2568[10] ), .C0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/bank_offset[5] ), .F0(\tlc0/n173363 ), 
    .F1(\tlc0/n250_adj_50378 ));
  SLICE_2883 SLICE_2883( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n174549 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n174550 ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/n158751 ), .B0(\tlc0/n11_adj_49157 ), 
    .A0(\tlc0/n252_adj_49638 ), .F0(\tlc0/n174549 ), .F1(\tlc0/n155168 ));
  SLICE_2887 SLICE_2887( .D1(\tlc0/data[387] ), .C1(\tlc0/n173926 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/n154127 ), .D0(\tlc0/n4 ), .C0(\tlc0/n10 ), 
    .B0(\tlc0/n14_adj_50041 ), .A0(\tlc0/n10_adj_49385 ), .F0(\tlc0/n173926 ), 
    .F1(\tlc0/n173924 ));
  SLICE_2889 SLICE_2889( .D1(\tlc0/n94_adj_50410 ), .C1(\tlc0/n125 ), 
    .B1(\tlc_data[5] ), .A1(\tlc_data[6] ), .D0(\tlc0/n151909 ), 
    .C0(\tlc_data[0] ), .B0(\tlc_data[4] ), .A0(\tlc_data[1] ), 
    .F0(\tlc0/n125 ), .F1(\tlc0/n176900 ));
  SLICE_2891 SLICE_2891( .D1(\tlc0/n11_adj_49914 ), .C1(\tlc0/n173959 ), 
    .B1(\tlc0/n12_adj_49143 ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/data[395] ), .C0(\tlc0/n173961 ), .B0(\tlc0/n6 ), 
    .A0(\tlc0/n154127 ), .F0(\tlc0/n173959 ), .F1(\tlc0/n199_adj_50335 ));
  SLICE_2893 SLICE_2893( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n174554 ), .B1(\tlc0/n174553 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n154258 ), .C0(\tlc0/n227_adj_50412 ), .B0(\tlc0/n19_adj_49894 ), 
    .A0(\tlc0/n11_adj_50086 ), .F0(\tlc0/n174554 ), .F1(\tlc0/n155167 ));
  SLICE_2896 SLICE_2896( .D1(\tlc0/n158532 ), .C1(\tlc0/n185_adj_50418 ), 
    .B1(\tlc0/n4_adj_49116 ), .A1(\tlc0/data[95] ), .D0(\tlc0/n19_adj_49288 ), 
    .B0(\tlc0/n11_adj_49134 ), .F0(\tlc0/n185_adj_50418 ), .F1(\tlc0/n155 ));
  SLICE_2902 SLICE_2902( .D1(\tlc_data[0] ), .C1(\tlc0/n153352 ), 
    .B1(\tlc_data[1] ), .A1(\tlc_data[5] ), .C0(\tlc_data[2] ), 
    .B0(\tlc_data[4] ), .A0(\tlc_data[3] ), .F0(\tlc0/n153352 ), 
    .F1(\tlc0/n158913 ));
  SLICE_2904 SLICE_2904( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n54913[0] ), 
    .A1(\tlc0/n54124[0] ), .D0(\tlc0/data_2111__N_2568[1] ), 
    .B0(\tlc0/data_2111__N_2568[5] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n54913[0] ), .F1(\tlc0/n54934[0] ));
  SLICE_2905 SLICE_2905( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n54923[0] ), 
    .B1(\tlc0/data_2111__N_2568[3] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/data_2111__N_2568[4] ), .A0(\tlc0/data_2111__N_2568[9] ), 
    .F0(\tlc0/n54923[0] ), .F1(\tlc0/n54940[0] ));
  SLICE_2907 SLICE_2907( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n174557 ), .B1(\tlc0/n174558 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n252_adj_49638 ), .C0(\tlc0/n158206 ), .B0(\tlc0/n13_adj_50053 ), 
    .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n174557 ), .F1(\tlc0/n155164 ));
  SLICE_2909 SLICE_2909( .D1(\tlc0/n6 ), .C1(\tlc0/n173930 ), 
    .B1(\tlc0/data[388] ), .A1(\tlc0/n154127 ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/n9_adj_49301 ), .B0(\tlc0/n14_adj_50041 ), .A0(\tlc0/n4 ), 
    .F0(\tlc0/n173930 ), .F1(\tlc0/n173928 ));
  SLICE_2911 SLICE_2911( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n249_adj_50426 ), .B1(\tlc0/n8_adj_49494 ), 
    .A1(\tlc0/n12_adj_49100 ), .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n173446 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n287_adj_50434 ), 
    .F0(\tlc0/n249_adj_50426 ), .F1(\tlc0/n155017 ));
  SLICE_2913 SLICE_2913( .D1(\tlc0/data[390] ), .C1(\tlc0/n173941 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/n154127 ), .D0(\tlc0/n13_adj_49082 ), 
    .C0(\tlc0/n4 ), .B0(\tlc0/n9_adj_49301 ), .A0(\tlc0/n14_adj_50041 ), 
    .F0(\tlc0/n173941 ), .F1(\tlc0/n173939 ));
  SLICE_2915 SLICE_2915( .D1(\tlc0/data[389] ), .C1(\tlc0/n173937 ), 
    .B1(\tlc0/n6 ), .A1(\tlc0/n154127 ), .D0(\tlc0/n4 ), .C0(\tlc0/n13 ), 
    .B0(\tlc0/n9_adj_49301 ), .A0(\tlc0/n14_adj_50041 ), .F0(\tlc0/n173937 ), 
    .F1(\tlc0/n173935 ));
  SLICE_2917 SLICE_2917( .D1(\tlc0/n174016 ), .C1(\tlc0/n174017 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A1(\tlc0/state_3__N_2519 ), .C0(\tlc0/n4_adj_50720 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n211_adj_50719 ), 
    .F0(\tlc0/n174017 ), .F1(\tlc0/n155076 ));
  SLICE_2919 SLICE_2919( .D1(\tlc0/n54144[0] ), .C1(\tlc0/n54918[0] ), 
    .A1(\tlc0/bank_offset[7] ), .C0(\tlc0/data_2111__N_2568[7] ), 
    .B0(\tlc0/data_2111__N_2568[6] ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n54918[0] ), .F1(\tlc0/n54937[0] ));
  SLICE_2920 SLICE_2920( .C1(\tlc0/bank_offset[5] ), 
    .A1(\tlc0/data_2111__N_2568[10] ), .D0(\tlc0/data_2111__N_2568[10] ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/data_2111__N_2568[8] ), 
    .F0(\tlc0/n54144[0] ), .F1(\tlc0/n173835 ));
  SLICE_2921 SLICE_2921( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n174129 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n174128 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/n4_adj_50489 ), 
    .A0(\tlc0/n171_adj_50488 ), .F0(\tlc0/n174129 ), .F1(\tlc0/n155053 ));
  SLICE_2923 SLICE_2923( .D1(\tlc0/n321_adj_50448 ), .C1(\tlc0/n5_adj_50449 ), 
    .B1(\tlc0/n225_adj_49131 ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/n185_adj_50451 ), .B0(\tlc0/n38 ), 
    .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n5_adj_50449 ), 
    .F1(\tlc0/n14_adj_49366 ));
  SLICE_2925 SLICE_2925( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/bank_offset[6] ), .B1(\tlc0/data_2111__N_2568[0] ), 
    .A1(\tlc0/data_2111__N_2568[2] ), .D0(\tlc0/data_2111__N_2568[2] ), 
    .C0(\tlc0/bank_offset[5] ), .A0(\tlc0/data_2111__N_2568[0] ), 
    .F0(\tlc0/n54124[0] ), .F1(\tlc0/n292 ));
  SLICE_2926 SLICE_2926( .D1(\tlc0/n54124[0] ), .C1(\tlc0/n54129[0] ), 
    .B1(\tlc0/bank_offset[4] ), .D0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/data_2111__N_2568[3] ), .A0(\tlc0/data_2111__N_2568[1] ), 
    .F0(\tlc0/n54129[0] ), .F1(\tlc0/n54150[0] ));
  SLICE_2927 SLICE_2927( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n154506 ), 
    .B1(\tlc0/n174007 ), .A1(\tlc0/n210_adj_50458 ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/bank_offset[6] ), .F0(\tlc0/n174007 ), 
    .F1(\tlc0/n185_adj_50451 ));
  SLICE_2929 SLICE_2929( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n174536 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n174535 ), 
    .D0(\tlc0/n154258 ), .C0(\tlc0/n227_adj_50499 ), .B0(\tlc0/n19_adj_49278 ), 
    .A0(\tlc0/n11_adj_50086 ), .F0(\tlc0/n174536 ), .F1(\tlc0/n155153 ));
  SLICE_2931 SLICE_2931( .D1(\tlc0/n59 ), .C1(\tlc0/n158192 ), 
    .B1(\tlc0/n12_adj_50343 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/bank_offset[3] ), .F0(\tlc0/n158192 ), .F1(\tlc0/n154088 ));
  SLICE_2932 SLICE_2932( .DI1(\tlc0/n148016[0] ), .D1(\tlc0/n12_adj_50343 ), 
    .C1(\tlc0/n147908[0] ), .B1(\tlc0/n148013[0] ), .A1(\tlc0/n154337 ), 
    .C0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[0] ), 
    .CE(\tlc0/n154115 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[13] ), 
    .F0(\tlc0/n12_adj_50343 ), .F1(\tlc0/n148016[0] ));
  SLICE_2934 SLICE_2934( .D1(\tlc0/n154331 ), .C1(\tlc0/bank_offset[3] ), 
    .B1(\tlc0/bank_offset[2] ), .C0(\tlc0/n154331 ), 
    .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n154332 ), .F1(\tlc0/n154333 ));
  SLICE_2935 SLICE_2935( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .B1(\tlc0/n223_adj_50863 ), .A1(\tlc0/n218 ), .D0(\tlc0/state_3__N_2519 ), 
    .C0(\tlc0/n158192 ), .B0(\tlc0/n11_adj_50356 ), .A0(\tlc0/n59 ), 
    .F0(\tlc0/n154087 ), .F1(\tlc0/n154922 ));
  SLICE_2936 SLICE_2936( .D1(\tlc0/n158388 ), .C1(\tlc0/n51_adj_50610 ), 
    .B1(\tlc0/n158289 ), .A1(\tlc0/n6_adj_50638 ), .B0(\tlc0/bank_offset[1] ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n158289 ), .F1(\tlc0/n59 ));
  SLICE_2938 SLICE_2938( .D1(\tlc0/n177239 ), .C1(\tlc0/bank_offset[8] ), 
    .B1(\tlc0/n254_adj_50485 ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n177239 ), .F1(\tlc0/n5_adj_50474 ));
  SLICE_2939 SLICE_2939( .D0(\tlc0/n8_adj_49814 ), .C0(\tlc0/n202_adj_50481 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n154836 ));
  SLICE_2940 SLICE_2940( .D1(\tlc0/n4_adj_49479 ), .C1(\tlc0/n253_adj_50483 ), 
    .B1(\tlc0/n4_adj_49627 ), .A1(\tlc0/n240_adj_50482 ), 
    .D0(\tlc0/data[348] ), .B0(\tlc0/n242_adj_49825 ), 
    .F0(\tlc0/n253_adj_50483 ), .F1(\tlc0/n202_adj_50481 ));
  SLICE_2941 SLICE_2941( .D1(\tlc0/n173400 ), .C1(\tlc0/n154127 ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/n201_adj_50491 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/bank_offset[8] ), .F0(\tlc0/n173400 ), 
    .F1(\tlc0/n254_adj_50485 ));
  SLICE_2945 SLICE_2945( .D0(\tlc0/state_3__N_2519 ), .C0(\tlc0/n174083 ), 
    .B0(\tlc0/n174082 ), .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .F0(\tlc0/n155064 ));
  SLICE_2946 SLICE_2946( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n4_adj_50634 ), 
    .B1(\tlc0/n191_adj_50633 ), .D0(\tlc0/n11_adj_49382 ), 
    .C0(\tlc0/n194_adj_50661 ), .B0(\tlc0/n19_adj_50080 ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n4_adj_50634 ), .F1(\tlc0/n174083 ));
  SLICE_2948 SLICE_2948( .D1(\tlc0/n7 ), .C1(\tlc0/n173783 ), 
    .B1(\tlc0/data_2111__N_2568[6] ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[4] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/data_2111__N_2568[5] ), .F0(\tlc0/n173783 ), 
    .F1(\tlc0/n207_adj_50920 ));
  SLICE_2951 SLICE_2951( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n209_adj_50502 ), .B1(\tlc0/bank_offset[7] ), 
    .A1(\tlc0/n204_adj_50501 ), .D0(\tlc0/n11_adj_49914 ), .C0(\tlc0/n173951 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n19_adj_50080 ), 
    .F0(\tlc0/n209_adj_50502 ), .F1(\tlc0/n154900 ));
  SLICE_2953 SLICE_2953( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n174532 ), .B1(\tlc0/n174531 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n19_adj_49384 ), .C0(\tlc0/n217_adj_50506 ), .B0(\tlc0/n154258 ), 
    .A0(\tlc0/n11_adj_50086 ), .F0(\tlc0/n174532 ), .F1(\tlc0/n155152 ));
  SLICE_2957 SLICE_2957( .D1(\tlc0/n15_adj_50753 ), .C1(\tlc0/n158891 ), 
    .B1(\tlc_data[4] ), .D0(\tlc_data[2] ), .C0(\tlc_data[1] ), 
    .B0(\tlc_data[3] ), .A0(\tlc_data[0] ), .F0(\tlc0/n158891 ), 
    .F1(\tlc0/n31_adj_50396 ));
  SLICE_2959 SLICE_2959( .D1(\tlc0/n286 ), .C1(\tlc0/data[257] ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n158273 ), .D0(\tlc0/n286 ), 
    .C0(\tlc0/data[263] ), .B0(\tlc0/n158273 ), .A0(\tlc0/bank_offset[4] ), 
    .F0(\tlc0/n173642 ), .F1(\tlc0/n173612 ));
  SLICE_2961 SLICE_2961( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n219_adj_50521 ), .B1(\tlc0/n214_adj_49589 ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n11_adj_49914 ), .C0(\tlc0/n173947 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n19_adj_49894 ), 
    .F0(\tlc0/n219_adj_50521 ), .F1(\tlc0/n154898 ));
  SLICE_2963 SLICE_2963( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n174565 ), 
    .B1(\tlc0/n174566 ), .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/n252_adj_49638 ), 
    .B0(\tlc0/n13_adj_50053 ), .A0(\tlc0/n11_adj_49237 ), .F0(\tlc0/n174565 ), 
    .F1(\tlc0/n155151 ));
  SLICE_2966 SLICE_2966( .D1(\tlc0/n38_adj_49257 ), .C1(\tlc0/n173918 ), 
    .B1(\tlc0/data_2111__N_2568[2] ), .A1(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/data_2111__N_2568[1] ), .F0(\tlc0/n173918 ), 
    .F1(\tlc0/n172_adj_50123 ));
  SLICE_2967 SLICE_2967( .D1(\tlc0/data[391] ), .C1(\tlc0/n173945 ), 
    .B1(\tlc0/n154127 ), .A1(\tlc0/n6 ), .D0(\tlc0/n4 ), .C0(\tlc0/n10 ), 
    .B0(\tlc0/n9_adj_49301 ), .A0(\tlc0/n14_adj_50041 ), .F0(\tlc0/n173945 ), 
    .F1(\tlc0/n173943 ));
  SLICE_2970 SLICE_2970( .D1(\tlc0/n11_adj_49237 ), 
    .C1(\tlc0/state_3__N_2519 ), .B1(\tlc0/n39 ), .A1(\tlc0/n11_adj_49208 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n11_adj_49208 ), .F1(\tlc0/n154345 ));
  SLICE_2971 SLICE_2971( .D1(\tlc0/n158546 ), .C1(\tlc0/n167557 ), 
    .B1(\tlc0/n62 ), .A1(\tlc0/n158853 ), .D0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/bank_offset[10] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n158546 ), .F1(\tlc0/n154408 ));
  SLICE_2973 SLICE_2973( .DI1(\tlc0/n250_adj_49717 ), .D1(\tlc0/n387 ), 
    .C1(\tlc0/n8 ), .B1(\tlc0/data[265] ), .A1(\tlc0/n9_adj_49361 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/n158273 ), .B0(\tlc0/n286 ), 
    .A0(\tlc0/data[265] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154761 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[265] ), .F0(\tlc0/n173650 ), 
    .F1(\tlc0/n250_adj_49717 ));
  SLICE_2976 SLICE_2976( .C1(\tlc0/n54139[0] ), 
    .B1(\tlc0/data_2111__N_2568[7] ), .A1(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/data_2111__N_2568[6] ), 
    .A0(\tlc0/data_2111__N_2568[9] ), .F0(\tlc0/n54139[0] ), 
    .F1(\tlc0/n54156[0] ));
  SLICE_2977 SLICE_2977( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n199_adj_50547 ), .B1(\tlc0/n194_adj_50546 ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n173943 ), .B0(\tlc0/n12_adj_49522 ), .A0(\tlc0/n11_adj_49914 ), 
    .F0(\tlc0/n199_adj_50547 ), .F1(\tlc0/n154896 ));
  SLICE_2979 SLICE_2979( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n54134[0] ), 
    .A1(\tlc0/n54144[0] ), .C0(\tlc0/data_2111__N_2568[5] ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/data_2111__N_2568[4] ), 
    .F0(\tlc0/n54134[0] ), .F1(\tlc0/n54153[0] ));
  SLICE_2981 SLICE_2981( .D1(\tlc0/bank_offset[5] ), .C1(\tlc0/n173416 ), 
    .B1(\tlc0/n158178 ), .A1(\tlc0/n173417 ), .D0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n173416 ), .F1(\tlc0/n14_adj_50548 ));
  SLICE_2982 SLICE_2982( .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/n14_adj_50548 ), 
    .B0(\tlc0/bank_offset[0] ), .F0(\tlc0/n16_adj_50536 ));
  SLICE_2984 SLICE_2984( .DI1(\tlc0/n205_adj_50267 ), .D1(\tlc0/n9 ), 
    .C1(\tlc0/n12_adj_49160 ), .B1(\tlc0/n318_adj_49112 ), 
    .A1(\tlc0/data[116] ), .D0(\tlc0/n233_adj_50111 ), .C0(\tlc0/n158247 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/n200_adj_49212 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172066 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[116] ), .F0(\tlc0/n12_adj_49160 ), 
    .F1(\tlc0/n205_adj_50267 ));
  SLICE_2985 SLICE_2985( .DI1(\tlc0/n250_adj_50479 ), .D1(\tlc0/n387 ), 
    .C1(\tlc0/n10 ), .B1(\tlc0/data[259] ), .A1(\tlc0/n10_adj_49385 ), 
    .D0(\tlc0/n286 ), .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/n158273 ), 
    .A0(\tlc0/data[259] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154794 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[259] ), .F0(\tlc0/n173622 ), 
    .F1(\tlc0/n250_adj_50479 ));
  SLICE_2986 SLICE_2986( .D1(\tlc0/n8_adj_49507 ), .C1(\tlc0/n241_adj_50616 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n10 ), .D0(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/n279_adj_50625 ), .B0(\tlc0/n173622 ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n241_adj_50616 ), 
    .F1(\tlc0/n154794 ));
  SLICE_2989 SLICE_2989( .D1(\tlc0/n11_adj_49382 ), .C1(\tlc0/n174_adj_50574 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n19_adj_49288 ), 
    .D0(\tlc0/n14_adj_50130 ), .C0(\tlc0/n153505 ), .B0(\tlc0/data[79] ), 
    .A0(\tlc0/n13_adj_49650 ), .F0(\tlc0/n174_adj_50574 ), 
    .F1(\tlc0/n4_adj_50489 ));
  SLICE_2991 SLICE_2991( .D1(\tlc0/n158206 ), .C1(\tlc0/n158227 ), 
    .B1(\tlc0/n153652 ), .A1(\tlc0/bank_offset[0] ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/n153652 ), .B0(\tlc0/n158227 ), 
    .A0(\tlc0/n11_adj_49237 ), .F0(\tlc0/n174030 ), .F1(\tlc0/n174022 ));
  SLICE_2992 SLICE_2992( .D1(\tlc0/n174030 ), .C1(\tlc0/n174031 ), 
    .B1(\tlc0/state_3__N_2519 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/n201_adj_50927 ), .C0(\tlc0/n4_adj_50928 ), 
    .B0(\tlc0/bank_offset[4] ), .F0(\tlc0/n174031 ), .F1(\tlc0/n155073 ));
  SLICE_2993 SLICE_2993( .DI1(\tlc0/n260_adj_49893 ), .D1(\tlc0/data[260] ), 
    .C1(\tlc0/n12_adj_49100 ), .B1(\tlc0/n9 ), .A1(\tlc0/n387 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/n158273 ), .B0(\tlc0/n286 ), 
    .A0(\tlc0/data[260] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154791 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[260] ), .F0(\tlc0/n173630 ), 
    .F1(\tlc0/n260_adj_49893 ));
  SLICE_2994 SLICE_2994( .D1(\tlc0/n8_adj_49489 ), .C1(\tlc0/n251_adj_50607 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n12_adj_49100 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n289_adj_50614 ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/n173630 ), 
    .F0(\tlc0/n251_adj_50607 ), .F1(\tlc0/n154791 ));
  SLICE_2995 SLICE_2995( .D1(\tlc0/bank_offset[9] ), 
    .C1(\tlc0/bank_offset[7] ), .B1(\tlc0/n158178 ), 
    .A1(\tlc0/bank_offset[6] ), .D0(\tlc0/bank_offset[10] ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n158178 ), 
    .F1(\tlc0/n172400 ));
  SLICE_2999 SLICE_2999( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n174569 ), .B1(\tlc0/n174570 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n252_adj_49638 ), .C0(\tlc0/n14_adj_49207 ), 
    .B0(\tlc0/n13_adj_50053 ), .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n174569 ), 
    .F1(\tlc0/n155144 ));
  SLICE_3001 SLICE_3001( .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/n174574 ), .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n174573 ), 
    .F0(\tlc0/n155143 ));
  SLICE_3003 SLICE_3003( .D1(\tlc0/n158174 ), .C1(\tlc0/n31_adj_49840 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/data_2111__N_2568[2] ), 
    .D0(\tlc0/data_2111__N_2568[3] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[6] ), .F0(\tlc0/n31_adj_49840 ), 
    .F1(\tlc0/n248_adj_50793 ));
  SLICE_3008 SLICE_3008( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n174023 ), 
    .B1(\tlc0/n174022 ), .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/n201_adj_50874 ), .C0(\tlc0/n4_adj_50875 ), 
    .B0(\tlc0/bank_offset[4] ), .F0(\tlc0/n174023 ), .F1(\tlc0/n155074 ));
  SLICE_3009 SLICE_3009( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n193_adj_50597 ), .B1(\tlc0/bank_offset[5] ), 
    .A1(\tlc0/n246_adj_49231 ), .C0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n193_adj_50597 ), 
    .F1(\tlc0/n173773 ));
  SLICE_3011 SLICE_3011( .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n174577 ), .B1(\tlc0/n174578 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n11_adj_49157 ), .C0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/n13_adj_50053 ), .A0(\tlc0/n252_adj_49638 ), .F0(\tlc0/n174577 ), 
    .F1(\tlc0/n155142 ));
  SLICE_3015 SLICE_3015( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n209_adj_50605 ), .B1(\tlc0/bank_offset[7] ), 
    .A1(\tlc0/n204_adj_50604 ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n173935 ), .B0(\tlc0/n19_adj_50048 ), .A0(\tlc0/n11_adj_49914 ), 
    .F0(\tlc0/n209_adj_50605 ), .F1(\tlc0/n154892 ));
  SLICE_3016 SLICE_3016( .DI1(\tlc0/n207_adj_50005 ), 
    .D1(\tlc0/n14_adj_49207 ), .C1(\tlc0/n226_adj_49777 ), .B1(\tlc0/n158380 ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/n11_adj_49603 ), 
    .C0(\tlc0/n9_adj_49361 ), .B0(\tlc0/n10_adj_49561 ), .A0(\tlc0/data[389] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154892 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[389] ), .F0(\tlc0/n204_adj_50604 ), 
    .F1(\tlc0/n207_adj_50005 ));
  SLICE_3017 SLICE_3017( .D1(\tlc0/bank_offset[1] ), .C1(\tlc0/n59_adj_50609 ), 
    .B1(\tlc0/n172392 ), .D0(\tlc0/n158546 ), .C0(\tlc0/n38_adj_50611 ), 
    .B0(\tlc0/n51_adj_50610 ), .A0(\tlc0/n158212 ), .F0(\tlc0/n59_adj_50609 ), 
    .F1(\tlc0/n167323 ));
  SLICE_3018 SLICE_3018( .D1(\tlc0/n7_adj_50674 ), .C1(\tlc0/bank_offset[0] ), 
    .B1(\tlc0/bank_offset[10] ), .A1(\tlc0/n172392 ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .C0(\tlc0/state[0] ), 
    .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/state[1] ), .F0(\tlc0/n172392 ), 
    .F1(\tlc0/n177139 ));
  SLICE_3020 SLICE_3020( .D1(\tlc0/bank_offset[10] ), 
    .C1(\tlc0/bank_offset[9] ), .A1(\tlc0/n41_adj_50618 ), 
    .D0(\tlc0/n13_adj_49282 ), .C0(\tlc0/n43_adj_50617 ), 
    .B0(\tlc0/n5_adj_49171 ), .A0(\tlc0/bank_offset[8] ), 
    .F0(\tlc0/n41_adj_50618 ), .F1(\tlc0/n38_adj_50611 ));
  SLICE_3021 SLICE_3021( .C1(\tlc0/n51_adj_50613 ), .A1(\tlc0/n5_adj_50612 ), 
    .D0(\tlc0/n4_adj_49153 ), .C0(\tlc0/n58_adj_50624 ), .B0(\tlc0/n158300 ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n51_adj_50613 ), 
    .F1(\tlc0/n51_adj_50610 ));
  SLICE_3022 SLICE_3022( .C1(\tlc0/n49_adj_50681 ), .A1(\tlc0/bank_offset[0] ), 
    .D0(\tlc0/n51_adj_50610 ), .C0(\tlc0/bank_offset[9] ), 
    .B0(\tlc0/n41_adj_50618 ), .A0(\tlc0/bank_offset[10] ), 
    .F0(\tlc0/n49_adj_50681 ), .F1(\tlc0/n9_adj_50677 ));
  SLICE_3023 SLICE_3023( .C1(\tlc0/n78822[0] ), .B1(\tlc0/bank_offset[6] ), 
    .A1(\tlc0/n78828[0] ), .D0(\tlc0/data_2111__N_2568[9] ), 
    .C0(\tlc0/n56481[0] ), .B0(\tlc0/bank_offset[8] ), .F0(\tlc0/n78822[0] ), 
    .F1(\tlc0/n78831[0] ));
  SLICE_3030 SLICE_3030( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n14_adj_49207 ), .B1(\tlc0/n9_adj_50677 ), 
    .A1(\tlc0/n7_adj_49424 ), .D0(\tlc0/n11_adj_49157 ), 
    .C0(\tlc0/n9_adj_50677 ), .B0(\tlc0/n158192 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n177140 ), .F1(\tlc0/n177142 ));
  SLICE_3031 SLICE_3031( .D1(\tlc0/n158247 ), .C1(\tlc0/bank_offset[5] ), 
    .B1(\tlc0/bank_offset[9] ), .A1(\tlc0/n236_adj_49461 ), 
    .D0(\tlc0/bank_offset[8] ), .B0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n158247 ), .F1(\tlc0/n5_adj_50612 ));
  SLICE_3034 SLICE_3034( .D1(\tlc0/n158192 ), .C1(\tlc0/n52_adj_50637 ), 
    .B1(\tlc0/n158347 ), .A1(\tlc0/n6_adj_50638 ), .D0(\tlc0/bank_offset[10] ), 
    .C0(\tlc0/n5_adj_50612 ), .B0(\tlc0/n51_adj_50613 ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n52_adj_50637 ), 
    .F1(\tlc0/n8_adj_49429 ));
  SLICE_3035 SLICE_3035( .D1(\tlc0/n13_adj_49282 ), .C1(\tlc0/n254 ), 
    .B1(\tlc0/n154445 ), .A1(\tlc0/n216_adj_50626 ), .D0(\tlc0/n154127 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n154445 ), .F1(\tlc0/n12_adj_50388 ));
  SLICE_3037 SLICE_3037( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n174515 ), 
    .B1(\tlc0/n174516 ), .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/n158206 ), .C0(\tlc0/n158751 ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/n252_adj_49638 ), .F0(\tlc0/n174515 ), .F1(\tlc0/n155111 ));
  SLICE_3039 SLICE_3039( .D0(\tlc0/n8_adj_49990 ), .C0(\tlc0/n195_adj_50629 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n12_adj_49100 ), 
    .F0(\tlc0/n155052 ));
  SLICE_3040 SLICE_3040( .D1(\tlc0/data[80] ), .C1(\tlc0/n225_adj_50632 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/n4_adj_49116 ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/n11_adj_49134 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[3] ), .F0(\tlc0/n225_adj_50632 ), 
    .F1(\tlc0/n195_adj_50629 ));
  SLICE_3042 SLICE_3042( .D1(\tlc0/n154127 ), .C1(\tlc0/n173973 ), 
    .B1(\tlc0/data[398] ), .A1(\tlc0/n6 ), .D0(\tlc0/n4 ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n13_adj_49082 ), 
    .A0(\tlc0/n14_adj_50041 ), .F0(\tlc0/n173973 ), .F1(\tlc0/n173971 ));
  SLICE_3044 SLICE_3044( .D0(\tlc0/state[0] ), .C0(\tlc0/n8_adj_49429 ), 
    .B0(\tlc0/state[1] ), .A0(\tlc0/n13 ), .F0(\tlc0/n154169 ));
  SLICE_3046 SLICE_3046( .D1(\tlc0/n172124 ), .C1(\tlc0/n6_adj_50638 ), 
    .B1(\tlc0/n52_adj_50775 ), .A1(\tlc0/n158285 ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/n51_adj_50613 ), .B0(\tlc0/n5_adj_50612 ), 
    .A0(\tlc0/bank_offset[10] ), .F0(\tlc0/n52_adj_50775 ), 
    .F1(\tlc0/n154302 ));
  SLICE_3047 SLICE_3047( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n219_adj_50641 ), .B1(\tlc0/bank_offset[7] ), 
    .A1(\tlc0/n214_adj_49604 ), .D0(\tlc0/n19_adj_49278 ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/n173928 ), .A0(\tlc0/n11_adj_49914 ), 
    .F0(\tlc0/n219_adj_50641 ), .F1(\tlc0/n154891 ));
  SLICE_3049 SLICE_3049( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n209_adj_50652 ), .B1(\tlc0/n204_adj_50651 ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n173924 ), .B0(\tlc0/n19_adj_49384 ), .A0(\tlc0/n11_adj_49914 ), 
    .F0(\tlc0/n209_adj_50652 ), .F1(\tlc0/n154890 ));
  SLICE_3051 SLICE_3051( .D1(\tlc0/n158542 ), .C1(\tlc0/n54_adj_50866 ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/state[1] ), .B0(\tlc0/state[0] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n158542 ), 
    .F1(\tlc0/n154419 ));
  SLICE_3052 SLICE_3052( .D0(\tlc0/n158542 ), .C0(\tlc0/n54_adj_50454 ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n167314 ));
  SLICE_3053 SLICE_3053( .D0(\tlc0/n8_adj_50656 ), .C0(\tlc0/n192_adj_50655 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n10 ), .F0(\tlc0/n154833 ));
  SLICE_3054 SLICE_3054( .D1(\tlc0/n4_adj_49627 ), .C1(\tlc0/n230_adj_50658 ), 
    .B1(\tlc0/n243_adj_50659 ), .A1(\tlc0/n4_adj_49479 ), 
    .B0(\tlc0/n242_adj_49825 ), .A0(\tlc0/data[347] ), 
    .F0(\tlc0/n243_adj_50659 ), .F1(\tlc0/n192_adj_50655 ));
  SLICE_3055 SLICE_3055( .D1(\tlc0/bank_offset[10] ), .C1(\tlc0/n23 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n13 ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n23 ), 
    .F1(\tlc0/n16 ));
  SLICE_3058 SLICE_3058( .D1(\tlc0/n153505 ), .C1(\tlc0/n14_adj_50671 ), 
    .B1(\tlc0/n13_adj_49650 ), .A1(\tlc0/data[73] ), .D0(\tlc0/n165 ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n14_adj_50671 ), 
    .F1(\tlc0/n194_adj_50661 ));
  SLICE_3059 SLICE_3059( .D1(\tlc0/n14_adj_50252 ), .C1(\tlc0/n187_adj_50667 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n158380 ), 
    .D0(\tlc0/n10_adj_49385 ), .C0(\tlc0/data[467] ), .B0(\tlc0/n10 ), 
    .A0(\tlc0/n14_adj_49347 ), .F0(\tlc0/n187_adj_50667 ), .F1(\tlc0/n154990 ));
  SLICE_3063 SLICE_3063( .D1(\tlc0/n232 ), .C1(\tlc0/n198_adj_50670 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/data_2111__N_2568[9] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/data_2111__N_2568[7] ), 
    .F0(\tlc0/n198_adj_50670 ), .F1(\tlc0/n162 ));
  SLICE_3066 SLICE_3066( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n158300 ), 
    .A1(\tlc0/n36 ), .D0(\tlc0/bank_offset[8] ), .C0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n158300 ), .F1(\tlc0/n37_adj_50884 ));
  SLICE_3068 SLICE_3068( .D1(\tlc0/n225_adj_49131 ), .C1(\tlc0/n5_adj_50856 ), 
    .B1(\tlc0/n303_adj_50857 ), .A1(\tlc0/n158669 ), .D0(\tlc0/n37_adj_50697 ), 
    .C0(\tlc0/n158300 ), .B0(\tlc0/n174101 ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n303_adj_50857 ), .F1(\tlc0/n14_adj_49359 ));
  SLICE_3069 SLICE_3069( .D1(\tlc0/n229_adj_50672 ), .C1(\tlc0/n8_adj_49125 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n173543 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n267_adj_50673 ), 
    .F0(\tlc0/n229_adj_50672 ), .F1(\tlc0/n154989 ));
  SLICE_3072 SLICE_3072( .D1(\tlc0/n51_adj_50613 ), .C1(\tlc0/n11_adj_50675 ), 
    .B1(\tlc0/n5_adj_50612 ), .A1(\tlc0/n11_adj_49157 ), 
    .C0(\tlc0/bank_offset[9] ), .A0(\tlc0/n41_adj_50618 ), 
    .F0(\tlc0/n11_adj_50675 ), .F1(\tlc0/n7_adj_50674 ));
  SLICE_3075 SLICE_3075( .D1(\tlc0/n13_adj_49082 ), .C1(\tlc0/n8_adj_50683 ), 
    .B1(\tlc0/n212_adj_50909 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n231_adj_49901 ), .C0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n8_adj_50683 ), .F1(\tlc0/n154819 ));
  SLICE_3076 SLICE_3076( .D0(\tlc0/n8_adj_50683 ), .C0(\tlc0/n212_adj_50917 ), 
    .B0(\tlc0/n13 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154817 ));
  SLICE_3077 SLICE_3077( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/n219_adj_50685 ), .B1(\tlc0/n214_adj_50684 ), 
    .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/n173912 ), .B0(\tlc0/n11_adj_49914 ), .A0(\tlc0/n19_adj_49164 ), 
    .F0(\tlc0/n219_adj_50685 ), .F1(\tlc0/n154887 ));
  SLICE_3078 SLICE_3078( .DI1(\tlc0/n217_adj_50045 ), 
    .D1(\tlc0/bank_offset[0] ), .C1(\tlc0/n226_adj_49777 ), 
    .B1(\tlc0/n158380 ), .A1(\tlc0/n158206 ), .D0(\tlc0/n10_adj_49561 ), 
    .C0(\tlc0/n9_adj_49361 ), .B0(\tlc0/n11_adj_49655 ), .A0(\tlc0/data[385] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154887 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[385] ), .F0(\tlc0/n214_adj_50684 ), 
    .F1(\tlc0/n217_adj_50045 ));
  SLICE_3079 SLICE_3079( .D0(\tlc0/n8_adj_50656 ), .C0(\tlc0/n202_adj_50686 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13_adj_49082 ), 
    .F0(\tlc0/n154832 ));
  SLICE_3080 SLICE_3080( .D1(\tlc0/n4_adj_49479 ), .C1(\tlc0/n253_adj_50688 ), 
    .B1(\tlc0/n4_adj_49627 ), .A1(\tlc0/n240_adj_50687 ), 
    .D0(\tlc0/n242_adj_49825 ), .C0(\tlc0/data[346] ), 
    .F0(\tlc0/n253_adj_50688 ), .F1(\tlc0/n202_adj_50686 ));
  SLICE_3081 SLICE_3081( .D1(\tlc0/n174164 ), .C1(\tlc0/n298_adj_50188 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .C0(\tlc0/n4 ), 
    .B0(\tlc0/bank_offset[8] ), .A0(\tlc0/n4_adj_49153 ), .F0(\tlc0/n174164 ), 
    .F1(\tlc0/n301_adj_50890 ));
  SLICE_3084 SLICE_3084( .D1(\tlc0/n11_adj_49382 ), .C1(\tlc0/n204_adj_50877 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n19_adj_49164 ), 
    .D0(\tlc0/n14_adj_50671 ), .C0(\tlc0/n153505 ), .B0(\tlc0/data[65] ), 
    .A0(\tlc0/n13_adj_49401 ), .F0(\tlc0/n204_adj_50877 ), 
    .F1(\tlc0/n4_adj_50875 ));
  SLICE_3085 SLICE_3085( .D1(\tlc0/bank_offset[4] ), 
    .C1(\tlc0/bank_offset[6] ), .B1(\tlc0/bank_offset[0] ), 
    .A1(\tlc0/n158740 ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[10] ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n158740 ), .F1(\tlc0/n174501 ));
  SLICE_3087 SLICE_3087( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n229_adj_50694 ), .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n224 ), 
    .D0(\tlc0/n13_adj_49633 ), .C0(\tlc0/n173907 ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/n11_adj_49914 ), .F0(\tlc0/n229_adj_50694 ), .F1(\tlc0/n154886 ));
  SLICE_3089 SLICE_3089( .D0(\tlc0/n8_adj_50656 ), .C0(\tlc0/n202_adj_50699 ), 
    .B0(\tlc0/n13 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154829 ));
  SLICE_3090 SLICE_3090( .D1(\tlc0/n240_adj_50700 ), 
    .C1(\tlc0/n253_adj_50701 ), .B1(\tlc0/n4_adj_49479 ), 
    .A1(\tlc0/n4_adj_49627 ), .C0(\tlc0/data[345] ), 
    .A0(\tlc0/n242_adj_49825 ), .F0(\tlc0/n253_adj_50701 ), 
    .F1(\tlc0/n202_adj_50699 ));
  SLICE_3091 SLICE_3091( .D1(\tlc0/n11_adj_49157 ), .C1(\tlc0/n7_adj_49424 ), 
    .B1(\tlc0/state[0] ), .A1(\tlc0/state[1] ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .B0(\tlc0/bank_offset[3] ), .F0(\tlc0/n7_adj_49424 ), .F1(\tlc0/n153621 ));
  SLICE_3093 SLICE_3093( .D1(\tlc0/n13 ), .C1(\tlc0/n239_adj_50703 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n8_adj_49494 ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n173459 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n277_adj_50780 ), 
    .F0(\tlc0/n239_adj_50703 ), .F1(\tlc0/n155016 ));
  SLICE_3095 SLICE_3095( .D1(\tlc0/n158380 ), .C1(\tlc0/n197_adj_50705 ), 
    .B1(\tlc0/n14_adj_50310 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n10_adj_49385 ), .C0(\tlc0/n14_adj_49347 ), 
    .B0(\tlc0/data[466] ), .A0(\tlc0/n10_adj_49317 ), 
    .F0(\tlc0/n197_adj_50705 ), .F1(\tlc0/n154988 ));
  SLICE_3097 SLICE_3097( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/n279_adj_50229 ), .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n4 ), 
    .D0(\tlc0/bank_offset[10] ), .C0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/bank_offset[9] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n279_adj_50229 ), .F1(\tlc0/n253_adj_50690 ));
  SLICE_3100 SLICE_3100( .D1(\tlc0/n250_adj_50710 ), 
    .C1(\tlc0/n263_adj_50711 ), .B1(\tlc0/n4_adj_49627 ), 
    .A1(\tlc0/n4_adj_49479 ), .B0(\tlc0/n242_adj_49825 ), 
    .A0(\tlc0/data[344] ), .F0(\tlc0/n263_adj_50711 ), 
    .F1(\tlc0/n212_adj_50708 ));
  SLICE_3103 SLICE_3103( .D1(\tlc0/n173900 ), .C1(\tlc0/n173901 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/data_2111__N_2568[1] ), .F0(\tlc0/n173901 ), .F1(\tlc0/n173898 ));
  SLICE_3105 SLICE_3105( .D1(\tlc0/n7 ), .C1(\tlc0/n173891 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/data_2111__N_2568[7] ), 
    .D0(\tlc0/data_2111__N_2568[6] ), .C0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n173891 ), 
    .F1(\tlc0/n187_adj_50846 ));
  SLICE_3107 SLICE_3107( .D1(\tlc0/n13_adj_49108 ), .C1(\tlc0/n14_adj_50362 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n167_adj_50900 ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/n170_adj_49170 ), 
    .B0(\tlc0/bank_offset[1] ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n14_adj_50362 ), .F1(\tlc0/n155014 ));
  SLICE_3109 SLICE_3109( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n173518 ), 
    .B1(\tlc0/n173519 ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/n192_adj_49912 ), 
    .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/n13 ), .F0(\tlc0/n173518 ), 
    .F1(\tlc0/n155086 ));
  SLICE_3111 SLICE_3111( .D1(\tlc0/n173896 ), .C1(\tlc0/n173894 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n158257 ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/n153798 ), 
    .B0(\tlc0/n236_adj_49334 ), .A0(\tlc0/bank_offset[7] ), 
    .F0(\tlc0/n173894 ), .F1(\tlc0/n225_adj_50484 ));
  SLICE_3115 SLICE_3115( .D1(\tlc0/n13_adj_49791 ), .C1(\tlc0/n34_adj_49446 ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/n67_adj_49445 ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n34_adj_49446 ), .F1(\tlc0/n172127 ));
  SLICE_3117 SLICE_3117( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n8_adj_50736 ), 
    .B1(\tlc0/n202_adj_50840 ), .A1(\tlc0/n13 ), .D0(\tlc0/n231_adj_49901 ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n8_adj_50736 ), .F1(\tlc0/n154825 ));
  SLICE_3118 SLICE_3118( .D0(\tlc0/n8_adj_50736 ), .C0(\tlc0/n212_adj_50851 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n12_adj_49100 ), 
    .F0(\tlc0/n154824 ));
  SLICE_3119 SLICE_3119( .D1(\tlc0/n158174 ), .C1(\tlc0/n174110 ), 
    .B1(\tlc0/data_2111__N_2568[6] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/data_2111__N_2568[7] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[6] ), .F0(\tlc0/n174110 ), 
    .F1(\tlc0/n186_adj_50812 ));
  SLICE_3121 SLICE_3121( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n173504 ), 
    .B1(\tlc0/n173505 ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/n192_adj_49912 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n173504 ), 
    .F1(\tlc0/n155087 ));
  SLICE_3123 SLICE_3123( .D1(\tlc0/bank_offset[4] ), .C1(\tlc0/n173963 ), 
    .B1(\tlc0/n11_adj_49914 ), .A1(\tlc0/n19_adj_49084 ), .D0(\tlc0/n6 ), 
    .C0(\tlc0/n173965 ), .B0(\tlc0/n154127 ), .A0(\tlc0/data[396] ), 
    .F0(\tlc0/n173963 ), .F1(\tlc0/n209_adj_50606 ));
  SLICE_3125 SLICE_3125( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n14_adj_50153 ), .B1(\tlc0/n207_adj_50755 ), .A1(\tlc0/n158380 ), 
    .D0(\tlc0/n10_adj_49385 ), .C0(\tlc0/n12_adj_49100 ), 
    .B0(\tlc0/data[464] ), .A0(\tlc0/n14_adj_49347 ), 
    .F0(\tlc0/n207_adj_50755 ), .F1(\tlc0/n154986 ));
  SLICE_3128 SLICE_3128( .B1(\tlc0/bank_offset[9] ), 
    .A1(\tlc0/bank_offset[2] ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/bank_offset[8] ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[9] ), .F0(\tlc0/n15_adj_50760 ), .F1(\tlc0/n158347 ));
  SLICE_3131 SLICE_3131( .D1(\tlc0/n204_adj_50771 ), 
    .C1(\tlc0/n211_adj_50772 ), .B1(\tlc0/bank_offset[7] ), 
    .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/bank_offset[8] ), .B0(\tlc0/data_2111__N_2568[0] ), 
    .A0(\tlc0/data_2111__N_2568[4] ), .F0(\tlc0/n211_adj_50772 ), 
    .F1(\tlc0/n171_adj_50769 ));
  SLICE_3133 SLICE_3133( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n173482 ), 
    .B1(\tlc0/n173483 ), .A1(\tlc0/bank_offset[8] ), 
    .D0(\tlc0/n192_adj_49912 ), .C0(\tlc0/n13_adj_49082 ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[3] ), 
    .F0(\tlc0/n173482 ), .F1(\tlc0/n155089 ));
  SLICE_3135 SLICE_3135( .C1(\tlc0/n180_adj_50790 ), .B1(\tlc0/n134 ), 
    .A1(\tlc_data[3] ), .C0(\tlc_data[0] ), .B0(\tlc_data[2] ), 
    .A0(\tlc_data[1] ), .F0(\tlc0/n180_adj_50790 ), .F1(\tlc0/n173187 ));
  SLICE_3139 SLICE_3139( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n199_adj_50799 ), .B1(\tlc0/bank_offset[7] ), 
    .A1(\tlc0/n194_adj_50798 ), .D0(\tlc0/n11_adj_49914 ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/n173967 ), .A0(\tlc0/n12_adj_49142 ), 
    .F0(\tlc0/n199_adj_50799 ), .F1(\tlc0/n154905 ));
  SLICE_3140 SLICE_3140( .DI1(\tlc0/n197_adj_49943 ), 
    .D1(\tlc0/n14_adj_49207 ), .C1(\tlc0/n226_adj_49777 ), 
    .B1(\tlc0/n13_adj_49108 ), .A1(\tlc0/bank_offset[0] ), 
    .D0(\tlc0/n11_adj_49562 ), .C0(\tlc0/n9_adj_49361 ), 
    .B0(\tlc0/n10_adj_49561 ), .A0(\tlc0/data[397] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154905 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[397] ), .F0(\tlc0/n194_adj_50798 ), 
    .F1(\tlc0/n197_adj_49943 ));
  SLICE_3144 SLICE_3144( .D1(\tlc0/n176798 ), .C1(\tlc0/n204_adj_50804 ), 
    .B1(\tlc0/n14_adj_50177 ), .A1(\tlc_data[4] ), .C0(\tlc_data[2] ), 
    .B0(\tlc_data[0] ), .A0(\tlc_data[1] ), .F0(\tlc0/n204_adj_50804 ), 
    .F1(\tlc0/n173203 ));
  SLICE_3145 SLICE_3145( .D0(\tlc0/n8_adj_50736 ), .C0(\tlc0/n192_adj_50806 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n10 ), .F0(\tlc0/n154827 ));
  SLICE_3146 SLICE_3146( .D1(\tlc0/n230_adj_50815 ), .C1(\tlc0/n4_adj_49479 ), 
    .B1(\tlc0/n243_adj_50816 ), .A1(\tlc0/n4_adj_49627 ), 
    .C0(\tlc0/data[343] ), .B0(\tlc0/n242_adj_49825 ), 
    .F0(\tlc0/n243_adj_50816 ), .F1(\tlc0/n192_adj_50806 ));
  SLICE_3148 SLICE_3148( .C1(\tlc0/n202_adj_50811 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/data_2111__N_2568[4] ), .C0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/data_2111__N_2568[0] ), 
    .F0(\tlc0/n202_adj_50811 ), .F1(\tlc0/n174104 ));
  SLICE_3150 SLICE_3150( .D1(\tlc0/n173840 ), .C1(\tlc0/n173842 ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/n17_adj_49775 ), .C0(\tlc0/data[356] ), .B0(\tlc0/n158330 ), 
    .A0(\tlc0/n18_adj_49387 ), .F0(\tlc0/n173842 ), .F1(\tlc0/n220_adj_50737 ));
  SLICE_3153 SLICE_3153( .D0(\tlc0/n8_adj_50736 ), .C0(\tlc0/n202_adj_50830 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13_adj_49082 ), 
    .F0(\tlc0/n154826 ));
  SLICE_3154 SLICE_3154( .D1(\tlc0/n4_adj_49627 ), .C1(\tlc0/n240_adj_50837 ), 
    .B1(\tlc0/n253_adj_50838 ), .A1(\tlc0/n4_adj_49479 ), 
    .D0(\tlc0/n242_adj_49825 ), .B0(\tlc0/data[342] ), 
    .F0(\tlc0/n253_adj_50838 ), .F1(\tlc0/n202_adj_50830 ));
  SLICE_3155 SLICE_3155( .D1(\tlc0/n300 ), .C1(\tlc0/n236_adj_49461 ), 
    .B1(\tlc0/n154127 ), .A1(\tlc0/n5_adj_50836 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/n298_adj_50862 ), .B0(\tlc0/n173347 ), .A0(\tlc0/n177203 ), 
    .F0(\tlc0/n300 ), .F1(\tlc0/n14_adj_49544 ));
  SLICE_3157 SLICE_3157( .D1(\tlc0/n154127 ), .C1(\tlc0/n173969 ), 
    .B1(\tlc0/data[397] ), .A1(\tlc0/n6 ), .D0(\tlc0/n4 ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n14_adj_50041 ), .A0(\tlc0/n13 ), 
    .F0(\tlc0/n173969 ), .F1(\tlc0/n173967 ));
  SLICE_3160 SLICE_3160( .D1(\tlc0/n4_adj_49627 ), .C1(\tlc0/n4_adj_49479 ), 
    .B1(\tlc0/n253_adj_50842 ), .A1(\tlc0/n240_adj_50841 ), 
    .C0(\tlc0/n242_adj_49825 ), .B0(\tlc0/data[341] ), 
    .F0(\tlc0/n253_adj_50842 ), .F1(\tlc0/n202_adj_50840 ));
  SLICE_3161 SLICE_3161( .D1(\tlc0/n173897 ), .C1(\tlc0/n173899 ), 
    .B1(\tlc0/n173898 ), .A1(\tlc0/bank_offset[4] ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/n173892 ), .B0(\tlc0/n4_adj_50852 ), 
    .A0(\tlc0/n29_2 ), .F0(\tlc0/n173899 ), .F1(\tlc0/n173896 ));
  SLICE_3163 SLICE_3163( .D0(\tlc0/n176831 ), .C0(\tlc0/n176837 ), 
    .B0(\tlc_data[6] ), .A0(\tlc_data[5] ), .F0(\tlc0/n176918 ));
  SLICE_3165 SLICE_3165( .D1(\tlc0/bank_offset[8] ), .C1(\tlc0/n173493 ), 
    .B1(\tlc0/n173494 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/n10 ), 
    .A0(\tlc0/n192_adj_49912 ), .F0(\tlc0/n173493 ), .F1(\tlc0/n155088 ));
  SLICE_3167 SLICE_3167( .D1(\tlc0/n187_adj_50846 ), .C1(\tlc0/n173888 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/n60_adj_50117 ), .C0(\tlc0/n71_adj_50175 ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[6] ), 
    .F0(\tlc0/n173888 ), .F1(\tlc0/n173897 ));
  SLICE_3169 SLICE_3169( .D1(\tlc0/n6_adj_49987 ), .C1(\tlc0/n219_adj_50140 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/n14_adj_50869 ), .C0(\tlc0/bank_offset[10] ), 
    .B0(\tlc0/bank_offset[9] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .F0(\tlc0/n219_adj_50140 ), .F1(\tlc0/n5_adj_50836 ));
  SLICE_3171 SLICE_3171( .D1(\tlc0/n250_adj_50853 ), 
    .C1(\tlc0/n263_adj_50854 ), .B1(\tlc0/n4_adj_49479 ), 
    .A1(\tlc0/n4_adj_49627 ), .C0(\tlc0/data[340] ), 
    .B0(\tlc0/n242_adj_49825 ), .F0(\tlc0/n263_adj_50854 ), 
    .F1(\tlc0/n212_adj_50851 ));
  SLICE_3173 SLICE_3173( .D1(\tlc0/sr_bit_counter[0] ), 
    .C1(\tlc0/sr_bit_counter[1] ), .A1(\tlc0/n153477 ), 
    .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/sr_bit_counter[5] ), 
    .B0(\tlc0/sr_bit_counter[3] ), .A0(\tlc0/sr_bit_counter[4] ), 
    .F0(\tlc0/n153477 ), .F1(\tlc0/n174197 ));
  SLICE_3177 SLICE_3177( .D1(\tlc0/data_2111__N_2568[0] ), 
    .C1(\tlc0/n71696[0] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/data_2111__N_2568[8] ), .C0(\tlc0/data_2111__N_2568[7] ), 
    .A0(\tlc0/bank_offset[4] ), .F0(\tlc0/n71696[0] ), .F1(\tlc0/n78041[0] ));
  SLICE_3182 SLICE_3182( .D1(\tlc0/n4_adj_49116 ), .C1(\tlc0/n215_adj_50883 ), 
    .B1(\tlc0/n158532 ), .A1(\tlc0/data[81] ), .C0(\tlc0/n11_adj_49134 ), 
    .B0(\tlc0/n19_adj_49164 ), .F0(\tlc0/n215_adj_50883 ), 
    .F1(\tlc0/n185_adj_50876 ));
  SLICE_3183 SLICE_3183( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n239_adj_50888 ), .B1(\tlc0/n13_adj_49082 ), 
    .A1(\tlc0/n8_adj_49494 ), .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/n173465 ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/n277_adj_50892 ), 
    .F0(\tlc0/n239_adj_50888 ), .F1(\tlc0/n155015 ));
  SLICE_3185 SLICE_3185( .D1(\tlc0/n301_adj_50890 ), 
    .C1(\tlc0/n183_adj_50620 ), .B1(\tlc0/bank_offset[4] ), 
    .A1(\tlc0/n174171 ), .D0(\tlc0/bank_offset[8] ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n183_adj_50620 ), 
    .F1(\tlc0/n318_adj_49112 ));
  SLICE_3188 SLICE_3188( .D1(\tlc0/data[462] ), .C1(\tlc0/n80_adj_50893 ), 
    .B1(\tlc0/n153891 ), .A1(\tlc0/n154127 ), .D0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/n153908 ), .A0(\tlc0/n17_adj_49258 ), .F0(\tlc0/n80_adj_50893 ), 
    .F1(\tlc0/n153894 ));
  SLICE_3189 SLICE_3189( .D0(\tlc0/n10 ), .C0(\tlc0/n202_adj_50903 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n8_adj_50683 ), .F0(\tlc0/n154820 ));
  SLICE_3190 SLICE_3190( .D1(\tlc0/n240_adj_50906 ), .C1(\tlc0/n4_adj_49627 ), 
    .B1(\tlc0/n4_adj_49479 ), .A1(\tlc0/n253_adj_50907 ), 
    .C0(\tlc0/data[339] ), .A0(\tlc0/n242_adj_49825 ), 
    .F0(\tlc0/n253_adj_50907 ), .F1(\tlc0/n202_adj_50903 ));
  SLICE_3192 SLICE_3192( .D1(\tlc0/n250_adj_50910 ), 
    .C1(\tlc0/n263_adj_50911 ), .B1(\tlc0/n4_adj_49479 ), 
    .A1(\tlc0/n4_adj_49627 ), .D0(\tlc0/data[338] ), 
    .B0(\tlc0/n242_adj_49825 ), .F0(\tlc0/n263_adj_50911 ), 
    .F1(\tlc0/n212_adj_50909 ));
  SLICE_3193 SLICE_3193( .D1(\tlc0/bank_offset[6] ), .C1(\tlc0/n173552 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n257_adj_50916 ), 
    .D0(\tlc0/n19_adj_49288 ), .C0(\tlc0/n274_adj_49524 ), 
    .B0(\tlc0/n11_adj_49523 ), .A0(\tlc0/data[223] ), .F0(\tlc0/n173552 ), 
    .F1(\tlc0/n219_adj_50915 ));
  SLICE_3195 SLICE_3195( .D1(\tlc0/n250_adj_50918 ), 
    .C1(\tlc0/n263_adj_50919 ), .B1(\tlc0/n4_adj_49479 ), 
    .A1(\tlc0/n4_adj_49627 ), .D0(\tlc0/n242_adj_49825 ), 
    .B0(\tlc0/data[337] ), .F0(\tlc0/n263_adj_50919 ), 
    .F1(\tlc0/n212_adj_50917 ));
  SLICE_3197 SLICE_3197( .D1(\tlc0/n207_adj_50920 ), .C1(\tlc0/n12_adj_50921 ), 
    .B1(\tlc0/n158251 ), .A1(\tlc0/bank_offset[8] ), 
    .C0(\tlc0/bank_offset[4] ), .A0(\tlc0/data_2111__N_2568[1] ), 
    .F0(\tlc0/n12_adj_50921 ), .F1(\tlc0/n248_adj_50912 ));
  SLICE_3200 SLICE_3200( .D1(\tlc0/data_2111__N_2568[2] ), .C1(\tlc0/n173794 ), 
    .B1(\tlc0/bank_offset[8] ), .A1(\tlc0/n13_adj_49282 ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/data_2111__N_2568[0] ), .F0(\tlc0/n173794 ), 
    .F1(\tlc0/n235_adj_50922 ));
  SLICE_3201 SLICE_3201( .D1(\tlc0/data[460] ), .C1(\tlc0/n91_adj_50923 ), 
    .B1(\tlc0/n153891 ), .A1(\tlc0/n154127 ), .C0(\tlc0/n153908 ), 
    .B0(\tlc0/n12_adj_49454 ), .A0(\tlc0/bank_offset[0] ), 
    .F0(\tlc0/n91_adj_50923 ), .F1(\tlc0/n153896 ));
  SLICE_3207 SLICE_3207( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[2] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[8] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[10] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[2].g_val_z_w[0] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[2].g_val_z_w[1] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[8] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172408 ));
  SLICE_3208 SLICE_3208( 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[8]_2 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n12 ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[8] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n17 ));
  SLICE_3209 SLICE_3209( 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[5] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[0] )
    , .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[1] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[5] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172153 ));
  SLICE_3210 SLICE_3210( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[5]_2 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[2] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[5] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[2]_2 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[2] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n16 ));
  SLICE_3211 SLICE_3211( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[9] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[1] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[9]_2 ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[1]_2 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[1] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[1] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n15 ));
  SLICE_3214 SLICE_3214( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172404 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172450 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172408 ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172410 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172153 ), 
    .B0(\rd_sig_rd_p_w[7] ), .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172412 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172450 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172456 ));
  SLICE_3215 SLICE_3215( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[0] )
    , .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172130 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[4] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[1] )
    , 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172130 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154552 ));
  SLICE_3217 SLICE_3217( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172161 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172160 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[8] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172368 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[1] )
    , .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[4] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172130 ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[0] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172160 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172464 ));
  SLICE_3221 SLICE_3221( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n16 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n18 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n15 ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n17 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n11 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n14 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[3]_2 ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n18 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n167409 ));
  SLICE_3223 SLICE_3223( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[0] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[9] ), 
    .B1(\rd_sig_rd_p_w[0] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[10] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[2].g_val_z_w[1] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[9] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172410 ));
  SLICE_3224 SLICE_3224( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[7]_2 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[0] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .A1(\rd_addr_p1_r[0] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[0] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[1] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[0] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n14 ));
  SLICE_3225 SLICE_3225( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[4] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[6] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[6]_2 ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[4]_2 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[6] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n12 ));
  SLICE_3226 SLICE_3226( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[0] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[1].g_val_z_w[1] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[4] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[6] ));
  SLICE_3227 SLICE_3227( .B1(\rd_sig_rd_p_w[3] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[6] ), 
    .A0(\rd_sig_rd_p_w[3] ), .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172412 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[3] ));
  SLICE_3229 SLICE_3229( .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172442 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[4] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[2] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[0] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[3] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[1] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[5] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172442 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172444 ));
  SLICE_3231 SLICE_3231( .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172446 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[5] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[4] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[3] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[0] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[1] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[2] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172446 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172448 ));
  SLICE_3233 SLICE_3233( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[5] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n10_adj_49065 ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[3] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[0] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[2] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[4] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[1] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n10_adj_49065 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n167377 ));
  SLICE_3235 SLICE_3235( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[5] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n10_adj_49066 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[3] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[2] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[0] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[1] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[4] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n10_adj_49066 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n167378 ));
  SLICE_3237 SLICE_3237( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172464 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n20 ), .B1(full_o), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n171980 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172137 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172416 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172372 ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n13_adj_49070 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n20 ), .F1(n172172));
  SLICE_3239 SLICE_3239( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n15_adj_49067 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n16_adj_49069 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n14_adj_49068 ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n13 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154552 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n12_adj_49071 ), 
    .A0(\wr_addr_r[7] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n16_adj_49069 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n171980 ));
  SLICE_3241 SLICE_3241( .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), 
    .A1(tlc_rd), .D0(\wr_addr_r[0] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[9] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154530 ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172164 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n13 ), .F1(t_rd_fifo_en_w));
  SLICE_3242 SLICE_3242( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[5] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154530 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154525 ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[9] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[2].g_val_z_w[1] )
    , .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_sig_rd_p_w_10__N_206 ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154530 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172416 ));
  SLICE_3243 SLICE_3243( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154535 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154525 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[5] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[1] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[1] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154525 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n15_adj_49067 ));
  SLICE_3244 SLICE_3244( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_sig_rd_p_w_10__N_206 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154535 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[1] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[10] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[1] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n154535 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n13_adj_49070 ));
  SLICE_3245 SLICE_3245( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172134 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172161 ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[2] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[8] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_sig_rd_p_w_10__N_206 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[2].g_val_z_w[1] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[2].g_val_z_w[0] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172161 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n14_adj_49068 ));
  SLICE_3250 SLICE_3250( .D1(\line_time_counter[20] ), .C1(n40), 
    .A1(\line_time[20] ), .C0(n38), .B0(\line_time[19] ), 
    .A0(\line_time_counter[19] ), .F0(n40), .F1(n42));
  SLICE_3252 SLICE_3252( .C1(n36), .B1(\line_time[18] ), 
    .A1(\line_time_counter[18] ), .D0(\line_time_counter[17] ), .C0(n34), 
    .B0(\line_time[17] ), .F0(n36), .F1(n38));
  SLICE_3254 SLICE_3254( .D1(\line_time_counter[16] ), .C1(n32), 
    .B1(\line_time[16] ), .D0(\line_time_counter[15] ), .C0(n30), 
    .A0(\line_time[15] ), .F0(n32), .F1(n34));
  SLICE_3256 SLICE_3256( .D1(\line_time[14] ), .C1(n28), 
    .B1(\line_time_counter[14] ), .D0(\line_time_counter[13] ), .C0(n26), 
    .A0(\line_time[13] ), .F0(n28), .F1(n30));
  SLICE_3258 SLICE_3258( .D1(\line_time[12] ), .C1(n24), 
    .A1(\line_time_counter[12] ), .D0(\line_time_counter[11] ), .C0(n22), 
    .A0(\line_time[11] ), .F0(n24), .F1(n26));
  SLICE_3260 SLICE_3260( .D1(\line_time[10] ), .C1(n20), 
    .A1(\line_time_counter[10] ), .D0(\line_time_counter[9] ), .C0(n18), 
    .B0(\line_time[9] ), .F0(n20), .F1(n22));
  SLICE_3262 SLICE_3262( .C1(n16), .B1(\line_time_counter[8] ), 
    .A1(\line_time[8] ), .D0(\line_time[7] ), .C0(n14), 
    .B0(\line_time_counter[7] ), .F0(n16), .F1(n18));
  SLICE_3264 SLICE_3264( .D1(\line_time[6] ), .C1(n12), 
    .A1(\line_time_counter[6] ), .D0(\line_time_counter[5] ), .C0(n10), 
    .B0(\line_time[5] ), .F0(n12), .F1(n14));
  SLICE_3266 SLICE_3266( .D1(\line_time_counter[4] ), .C1(n8), 
    .A1(\line_time[4] ), .D0(\line_time_counter[3] ), .C0(n6), 
    .B0(\line_time[3] ), .F0(n8), .F1(n10));
  SLICE_3268 SLICE_3268( .D1(\line_time_counter[2] ), .C1(n4), 
    .B1(\line_time[2] ), .D0(\line_time_counter[1] ), .C0(\line_time[0] ), 
    .B0(\line_time_counter[0] ), .A0(\line_time[1] ), .F0(n4), .F1(n6));
  SLICE_3269 SLICE_3269( .DI1(\tlc0/n150_adj_50716 ), 
    .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .C1(\tlc0/n177 ), 
    .B1(\tlc0/n158694 ), .A1(\tlc0/data[25] ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/n13 ), .B0(\tlc0/n11 ), .A0(\tlc0/bank_offset[3] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155130 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[25] ), .F0(\tlc0/n177 ), .F1(\tlc0/n150_adj_50716 ));
  SLICE_3270 SLICE_3270( .DI1(\tlc0/n140_adj_50791 ), 
    .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n167_adj_49162 ), .B1(\tlc0/n158694 ), .A1(\tlc0/data[29] ), 
    .D0(\tlc0/n13 ), .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/n11 ), 
    .A0(\tlc0/bank_offset[2] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155125 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[29] ), 
    .F0(\tlc0/n167_adj_49162 ), .F1(\tlc0/n140_adj_50791 ));
  SLICE_3274 SLICE_3274( .DI1(\tlc0/n140_adj_50709 ), .D1(\tlc0/data[23] ), 
    .C1(\tlc0/n167_adj_49250 ), .B1(\tlc0/n158694 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/n11 ), .B0(\tlc0/n10 ), 
    .A0(\tlc0/bank_offset[3] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155132 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[23] ), 
    .F0(\tlc0/n167_adj_49250 ), .F1(\tlc0/n140_adj_50709 ));
  SLICE_3275 SLICE_3275( .DI1(\tlc0/n150_adj_50759 ), 
    .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n177_adj_49137 ), .B1(\tlc0/data[28] ), .A1(\tlc0/n158694 ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/n11 ), 
    .A0(\tlc0/bank_offset[3] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155126 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[28] ), 
    .F0(\tlc0/n177_adj_49137 ), .F1(\tlc0/n150_adj_50759 ));
  SLICE_3276 SLICE_3276( .DI1(\tlc0/n160_adj_50342 ), 
    .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n187_adj_50341 ), .B1(\tlc0/n158694 ), .A1(\tlc0/data[24] ), 
    .D0(\tlc0/n12_adj_49100 ), .C0(\tlc0/n11 ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[2] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155131 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[24] ), 
    .F0(\tlc0/n187_adj_50341 ), .F1(\tlc0/n160_adj_50342 ));
  SLICE_3281 SLICE_3281( .DI1(\tlc0/n140_adj_50797 ), 
    .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n167_adj_49178 ), .B1(\tlc0/n158694 ), .A1(\tlc0/data[30] ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/n13_adj_49082 ), .B0(\tlc0/n11 ), 
    .A0(\tlc0/bank_offset[3] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155124 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[30] ), 
    .F0(\tlc0/n167_adj_49178 ), .F1(\tlc0/n140_adj_50797 ));
  SLICE_3282 SLICE_3282( .DI1(\tlc0/n150_adj_50680 ), .D1(\tlc0/data[22] ), 
    .C1(\tlc0/n177_adj_49244 ), .B1(\tlc0/n158694 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .D0(\tlc0/n11 ), 
    .C0(\tlc0/n13_adj_49082 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[3] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155133 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[22] ), 
    .F0(\tlc0/n177_adj_49244 ), .F1(\tlc0/n150_adj_50680 ));
  SLICE_3284 SLICE_3284( .DI1(\tlc0/n198_adj_50300 ), .D1(\tlc0/n158178 ), 
    .C1(\tlc0/n14_adj_49319 ), .B1(\tlc0/bank_offset[3] ), 
    .A1(\tlc0/bank_offset[9] ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/bank_offset[1] ), .B0(\tlc0/n217_adj_49272 ), 
    .A0(\tlc0/bank_offset[2] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154861 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[366] ), 
    .F0(\tlc0/n14_adj_49319 ), .F1(\tlc0/n198_adj_50300 ));
  SLICE_3285 SLICE_3285( .D1(\tlc_data[3] ), .C1(\tlc_data[2] ), 
    .B1(\tlc_data[0] ), .A1(\tlc_data[1] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[0] ), .B0(\tlc_data[2] ), .A0(\tlc_data[3] ), 
    .F0(\tlc0/n173222 ), .F1(\tlc0/n173213 ));
  SLICE_3287 SLICE_3287( .D1(\tlc0/n39 ), .C1(\tlc0/bank_offset[3] ), 
    .B1(\tlc0/bank_offset[1] ), .A1(\tlc0/n154006 ), .D0(\tlc0/n154006 ), 
    .C0(\tlc0/bank_offset[1] ), .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/n39 ), 
    .F0(\tlc0/n167328 ), .F1(\tlc0/n154010 ));
  SLICE_3289 SLICE_3289( .D1(\tlc_data[0] ), .C1(\tlc_data[2] ), 
    .B1(\tlc_data[3] ), .A1(\tlc_data[1] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[3] ), .B0(\tlc_data[2] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n173207 ), .F1(\tlc0/n173232 ));
  SLICE_3293 SLICE_3293( .DI1(\tlc0/n127837[0] ), .D1(\tlc0/n54159[0] ), 
    .C1(\tlc0/n54153[0] ), .B1(\tlc0/n16_adj_50536 ), 
    .A1(\tlc0/n15_adj_49728 ), .D0(\tlc0/bank_offset[9] ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[2] ), .CE(\tlc0/n154422 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[508] ), .F0(\tlc0/n15_adj_49728 ), .F1(\tlc0/n127837[0] ));
  SLICE_3294 SLICE_3294( .DI1(\tlc0/n128278[0] ), .D1(\tlc0/n158568 ), 
    .C1(\tlc0/n54159[0] ), .B1(\tlc0/n16_adj_50552 ), .A1(\tlc0/n54153[0] ), 
    .D0(\tlc0/bank_offset[9] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[7] ), .A0(\tlc0/bank_offset[2] ), 
    .CE(\tlc0/n154325 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[499] ), 
    .F0(\tlc0/n158568 ), .F1(\tlc0/n128278[0] ));
  SLICE_3295 SLICE_3295( .DI1(\tlc0/n128033[0] ), .D1(\tlc0/n54153[0] ), 
    .C1(\tlc0/n15_adj_49730 ), .B1(\tlc0/n16_adj_50536 ), 
    .A1(\tlc0/n54159[0] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[9] ), 
    .A0(\tlc0/bank_offset[3] ), .CE(\tlc0/n154106 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[504] ), .F0(\tlc0/n15_adj_49730 ), .F1(\tlc0/n128033[0] ));
  SLICE_3296 SLICE_3296( .DI1(\tlc0/n128131[0] ), .D1(\tlc0/n54159[0] ), 
    .C1(\tlc0/n15_adj_49731 ), .B1(\tlc0/n16_adj_50551 ), 
    .A1(\tlc0/n54153[0] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[9] ), 
    .A0(\tlc0/bank_offset[3] ), .CE(\tlc0/n154318 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[502] ), .F0(\tlc0/n15_adj_49731 ), .F1(\tlc0/n128131[0] ));
  SLICE_3297 SLICE_3297( .DI1(\tlc0/n131175[0] ), .D1(\tlc0/n18_adj_49673 ), 
    .C1(\tlc0/n57356[0] ), .B1(\tlc0/n17_adj_49738 ), .A1(\tlc0/n57359[0] ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[1] ), 
    .CE(\tlc0/n167348 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[434] ), 
    .F0(\tlc0/n17_adj_49738 ), .F1(\tlc0/n131175[0] ));
  SLICE_3298 SLICE_3298( .DI1(\tlc0/n130734[0] ), .D1(\tlc0/n18_adj_49763 ), 
    .C1(\tlc0/n57359[0] ), .B1(\tlc0/n57356[0] ), .A1(\tlc0/n17_adj_49936 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[2] ), 
    .CE(\tlc0/n154381 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[443] ), 
    .F0(\tlc0/n17_adj_49936 ), .F1(\tlc0/n130734[0] ));
  SLICE_3299 SLICE_3299( .DI1(\tlc0/n131077[0] ), .D1(\tlc0/n17_adj_49743 ), 
    .C1(\tlc0/n57356[0] ), .B1(\tlc0/n57359[0] ), .A1(\tlc0/n18_adj_49673 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[2] ), 
    .CE(\tlc0/n154112 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[436] ), 
    .F0(\tlc0/n17_adj_49743 ), .F1(\tlc0/n131077[0] ));
  SLICE_3300 SLICE_3300( .DI1(\tlc0/n130832[0] ), .D1(\tlc0/n57356[0] ), 
    .C1(\tlc0/n17_adj_49928 ), .B1(\tlc0/n57359[0] ), 
    .A1(\tlc0/n18_adj_49763 ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[3] ), .CE(\tlc0/n154329 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[441] ), .F0(\tlc0/n17_adj_49928 ), .F1(\tlc0/n130832[0] ));
  SLICE_3301 SLICE_3301( .DI1(\tlc0/n130930[0] ), .D1(\tlc0/n57356[0] ), 
    .C1(\tlc0/n17_adj_49744 ), .B1(\tlc0/n57359[0] ), 
    .A1(\tlc0/n18_adj_49763 ), .D0(\tlc0/bank_offset[6] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[1] ), .CE(\tlc0/n154380 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[439] ), .F0(\tlc0/n17_adj_49744 ), .F1(\tlc0/n130930[0] ));
  SLICE_3302 SLICE_3302( .DI1(\tlc0/n130685[0] ), .D1(\tlc0/n57356[0] ), 
    .C1(\tlc0/n17_adj_49927 ), .B1(\tlc0/n57359[0] ), 
    .A1(\tlc0/n18_adj_49673 ), .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[1] ), .CE(\tlc0/n172107 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[444] ), .F0(\tlc0/n17_adj_49927 ), .F1(\tlc0/n130685[0] ));
  SLICE_3303 SLICE_3303( .DI1(\tlc0/n131224[0] ), .D1(\tlc0/n18_adj_49763 ), 
    .C1(\tlc0/n57356[0] ), .B1(\tlc0/n158334 ), .A1(\tlc0/n57359[0] ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[6] ), 
    .CE(\tlc0/n154092 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[433] ), 
    .F0(\tlc0/n158334 ), .F1(\tlc0/n131224[0] ));
  SLICE_3304 SLICE_3304( .DI1(\tlc0/n130538[0] ), .D1(\tlc0/n18_adj_49763 ), 
    .C1(\tlc0/n57359[0] ), .B1(\tlc0/n57356[0] ), .A1(\tlc0/n17_adj_49925 ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[3] ), 
    .CE(\tlc0/n153974 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[447] ), 
    .F0(\tlc0/n17_adj_49925 ), .F1(\tlc0/n130538[0] ));
  SLICE_3305 SLICE_3305( .D1(\tlc0/n153969 ), .C1(\tlc0/n241_adj_49372 ), 
    .B1(\tlc0/bank_offset[3] ), .A1(\tlc0/bank_offset[2] ), 
    .D0(\tlc0/n241_adj_49372 ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/n153969 ), .F0(\tlc0/n171996 ), 
    .F1(\tlc0/n172015 ));
  SLICE_3308 SLICE_3308( .C1(\tlc0/bank_offset[4] ), 
    .B1(\tlc0/bank_offset[5] ), .A1(\tlc0/bank_offset[7] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n172438 ), .F1(\tlc0/n201_adj_50263 ));
  SLICE_3309 SLICE_3309( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/bank_offset[4] ), .B1(\tlc0/bank_offset[8] ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/bank_offset[7] ), 
    .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n174610 ), .F1(\tlc0/n369 ));
  SLICE_3312 SLICE_3312( .D1(\tlc0/n154294 ), .B1(\tlc0/bank_offset[2] ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/n172121 ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n154330 ), .F1(\tlc0/n154296 ));
  SLICE_3313 SLICE_3313( .D1(\tlc0/bank_offset[0] ), 
    .C1(\tlc0/bank_offset[3] ), .B1(\tlc0/n172121 ), 
    .A1(\tlc0/bank_offset[2] ), .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/n172121 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[0] ), .F0(\tlc0/n154112 ), .F1(\tlc0/n154329 ));
  SLICE_3316 SLICE_3316( .D1(\tlc0/n153969 ), .C1(\tlc0/bank_offset[3] ), 
    .B1(\tlc0/n223_adj_49343 ), .A1(\tlc0/bank_offset[2] ), 
    .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/n223_adj_49343 ), .A0(\tlc0/n153969 ), .F0(\tlc0/n171995 ), 
    .F1(\tlc0/n172006 ));
  SLICE_3318 SLICE_3318( .D1(\tlc0/bank_offset[1] ), 
    .C1(\tlc0/bank_offset[0] ), .B1(\tlc0/bank_offset[2] ), 
    .A1(\tlc0/n226_adj_49777 ), .D0(\tlc0/n195_adj_49874 ), 
    .C0(\tlc0/bank_offset[1] ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n14_adj_50166 ), 
    .F1(\tlc0/n14_adj_50517 ));
  SLICE_3320 SLICE_3320( .D1(\tlc0/n43_adj_49858 ), .C1(\tlc0/n172388 ), 
    .B1(\tlc0/bank_offset[0] ), .A1(\tlc0/n8_adj_49369 ), 
    .D0(\tlc0/n9_adj_49301 ), .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/n172388 ), 
    .A0(\tlc0/n43_adj_49858 ), .F0(\tlc0/n154319 ), .F1(\tlc0/n154102 ));
  SLICE_3321 SLICE_3321( .D1(\tlc0/n9_adj_49301 ), .C1(\tlc0/n172388 ), 
    .B1(\tlc0/bank_offset[0] ), .A1(\tlc0/n51_adj_49808 ), 
    .D0(\tlc0/n51_adj_49808 ), .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/n172388 ), 
    .A0(\tlc0/n9_adj_49301 ), .F0(\tlc0/n154322 ), .F1(\tlc0/n154323 ));
  SLICE_3323 SLICE_3323( .D1(\tlc0/bank_offset[1] ), 
    .C1(\tlc0/n195_adj_49874 ), .B1(\tlc0/bank_offset[2] ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/n195_adj_49874 ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n14_adj_49882 ), 
    .F1(\tlc0/n14_adj_50523 ));
  SLICE_3325 SLICE_3325( .D1(\tlc0/n195_adj_49874 ), 
    .C1(\tlc0/bank_offset[0] ), .B1(\tlc0/bank_offset[2] ), 
    .A1(\tlc0/bank_offset[1] ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/bank_offset[1] ), .B0(\tlc0/n195_adj_49874 ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n14_adj_49886 ), 
    .F1(\tlc0/n14_adj_49810 ));
  SLICE_3327 SLICE_3327( .D1(\tlc0/bank_offset[1] ), 
    .C1(\tlc0/n195_adj_49874 ), .B1(\tlc0/bank_offset[2] ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/n195_adj_49874 ), 
    .A0(\tlc0/bank_offset[1] ), .F0(\tlc0/n14_adj_49636 ), 
    .F1(\tlc0/n14_adj_50520 ));
  SLICE_3333 SLICE_3333( .D1(\tlc_data[3] ), .C1(\tlc_data[0] ), 
    .B1(\tlc_data[2] ), .A1(\tlc_data[1] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[3] ), .B0(\tlc_data[0] ), .A0(\tlc_data[2] ), 
    .F0(\tlc0/n93_adj_50022 ), .F1(\tlc0/n173_adj_50292 ));
  SLICE_3338 SLICE_3338( .D1(\tlc0/bank_offset[3] ), .C1(\tlc0/n252 ), 
    .B1(\tlc0/bank_offset[2] ), .A1(\tlc0/n153969 ), .D0(\tlc0/n153969 ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/n252 ), .A0(\tlc0/bank_offset[2] ), 
    .F0(\tlc0/n172004 ), .F1(\tlc0/n172005 ));
  SLICE_3339 SLICE_3339( .D1(\tlc0/bank_offset[3] ), 
    .C1(\tlc0/bank_offset[2] ), .B1(\tlc0/n153969 ), 
    .A1(\tlc0/n210_adj_49439 ), .D0(\tlc0/n210_adj_49439 ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/n153969 ), .F0(\tlc0/n171994 ), .F1(\tlc0/n172011 ));
  SLICE_3345 SLICE_3345( .D1(\tlc0/bank_offset[2] ), .C1(\tlc0/n153969 ), 
    .B1(\tlc0/n243_adj_49371 ), .A1(\tlc0/bank_offset[3] ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/n153969 ), .A0(\tlc0/n243_adj_49371 ), .F0(\tlc0/n172000 ), 
    .F1(\tlc0/n171999 ));
  SLICE_3348 SLICE_3348( .D1(\tlc_data[0] ), .C1(\tlc_data[2] ), 
    .B1(\tlc_data[3] ), .A1(\tlc_data[1] ), .D0(\tlc_data[1] ), 
    .C0(\tlc_data[3] ), .B0(\tlc_data[2] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n174498 ), .F1(\tlc0/n174488 ));
  SLICE_3351 SLICE_3351( .D1(\tlc_data[0] ), .C1(\tlc_data[1] ), 
    .B1(\tlc_data[2] ), .A1(\tlc_data[3] ), .D0(\tlc_data[3] ), 
    .C0(\tlc_data[2] ), .B0(\tlc_data[1] ), .A0(\tlc_data[0] ), 
    .F0(\tlc0/n157_adj_50059 ), .F1(\tlc0/n173217 ));
  SLICE_3353 SLICE_3353( .D1(\tlc0/n153969 ), .C1(\tlc0/bank_offset[3] ), 
    .B1(\tlc0/bank_offset[2] ), .A1(\tlc0/n243_adj_49371 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/n243_adj_49371 ), .A0(\tlc0/n153969 ), .F0(\tlc0/n171998 ), 
    .F1(\tlc0/n172001 ));
  SLICE_3359 SLICE_3359( .DI1(\tlc0/n127249[0] ), .D1(\tlc0/n14_adj_50383 ), 
    .C1(\tlc0/n78831[0] ), .B1(\tlc0/n13_adj_49108 ), .A1(\tlc0/n78825[0] ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/n28 ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[2] ), .CE(\tlc0/n154306 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[520] ), .F0(\tlc0/n14_adj_50383 ), .F1(\tlc0/n127249[0] ));
  SLICE_3360 SLICE_3360( .DI1(\tlc0/n127102[0] ), .D1(\tlc0/n78831[0] ), 
    .C1(\tlc0/n14_adj_50411 ), .B1(\tlc0/n78825[0] ), 
    .A1(\tlc0/n13_adj_49108 ), .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/n28 ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[1] ), 
    .CE(\tlc0/n177141 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[523] ), 
    .F0(\tlc0/n14_adj_50411 ), .F1(\tlc0/n127102[0] ));
  SLICE_3361 SLICE_3361( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/bank_offset[7] ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n315 ), 
    .F1(\tlc0/n414_adj_50214 ));
  SLICE_3363 SLICE_3363( .DI1(\tlc0/n126955[0] ), .D1(\tlc0/n14_adj_50389 ), 
    .C1(\tlc0/n78825[0] ), .B1(\tlc0/n13_adj_49108 ), .A1(\tlc0/n78831[0] ), 
    .D0(\tlc0/bank_offset[1] ), .C0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/n28 ), .CE(\tlc0/n167320 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[526] ), .F0(\tlc0/n14_adj_50389 ), 
    .F1(\tlc0/n126955[0] ));
  SLICE_3364 SLICE_3364( .DI1(\tlc0/n126906[0] ), .D1(\tlc0/n78825[0] ), 
    .C1(\tlc0/n14_adj_50406 ), .B1(\tlc0/n78831[0] ), 
    .A1(\tlc0/n13_adj_49108 ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/n28 ), .A0(\tlc0/bank_offset[2] ), 
    .CE(\tlc0/n153623 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[527] ), 
    .F0(\tlc0/n14_adj_50406 ), .F1(\tlc0/n126906[0] ));
  SLICE_3367 SLICE_3367( .DI1(\tlc0/n127053[0] ), .D1(\tlc0/n78825[0] ), 
    .C1(\tlc0/n14_adj_50397 ), .B1(\tlc0/n78831[0] ), 
    .A1(\tlc0/n13_adj_49108 ), .D0(\tlc0/bank_offset[2] ), .C0(\tlc0/n28 ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[1] ), 
    .CE(\tlc0/n154304 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[524] ), 
    .F0(\tlc0/n14_adj_50397 ), .F1(\tlc0/n127053[0] ));
  SLICE_3368 SLICE_3368( .DI1(\tlc0/n127200[0] ), .D1(\tlc0/n13_adj_49108 ), 
    .C1(\tlc0/n78831[0] ), .B1(\tlc0/n78825[0] ), .A1(\tlc0/n14_adj_50401 ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/n28 ), .CE(\tlc0/n154011 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[521] ), .F0(\tlc0/n14_adj_50401 ), 
    .F1(\tlc0/n127200[0] ));
  SLICE_3369 SLICE_3369( .D1(\tlc0/state[1] ), .C1(\tlc0/n4 ), 
    .B1(\tlc0/state[0] ), .A1(\tlc0/n153483 ), .D0(\tlc0/n4 ), 
    .C0(\tlc0/state[1] ), .B0(\tlc0/n153483 ), .A0(\tlc0/state[0] ), 
    .F0(\tlc0/n171756 ), .F1(\tlc0/n44908 ));
  SLICE_3379 SLICE_3379( .D1(\tlc0/n210_adj_49439 ), 
    .C1(\tlc0/bank_offset[3] ), .B1(\tlc0/bank_offset[2] ), 
    .A1(\tlc0/n153969 ), .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/n210_adj_49439 ), .B0(\tlc0/n153969 ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n172013 ), .F1(\tlc0/n172012 ));
  SLICE_3385 SLICE_3385( .D1(\tlc_data[1] ), .C1(\tlc_data[3] ), 
    .B1(\tlc_data[2] ), .A1(\tlc_data[0] ), .D0(\tlc_data[0] ), 
    .C0(\tlc_data[2] ), .B0(\tlc_data[3] ), .A0(\tlc_data[1] ), 
    .F0(\tlc0/n78_adj_49953 ), .F1(\tlc0/n173196 ));
  SLICE_3389 SLICE_3389( .D1(\tlc0/n153969 ), .C1(\tlc0/bank_offset[3] ), 
    .B1(\tlc0/n198 ), .A1(\tlc0/bank_offset[2] ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/n153969 ), .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/n198 ), 
    .F0(\tlc0/n172007 ), .F1(\tlc0/n172008 ));
  SLICE_3393 SLICE_3393( .D1(\tlc0/n198 ), .C1(\tlc0/bank_offset[2] ), 
    .B1(\tlc0/n153969 ), .A1(\tlc0/bank_offset[3] ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/n153969 ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/n198 ), .F0(\tlc0/n172010 ), 
    .F1(\tlc0/n172009 ));
  SLICE_3395 SLICE_3395( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/bank_offset[7] ), .B1(\tlc0/bank_offset[6] ), 
    .A1(\tlc0/bank_offset[4] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[5] ), .F0(\tlc0/n220_adj_49950 ), 
    .F1(\tlc0/n54_adj_50511 ));
  SLICE_3398 SLICE_3398( .DI1(\tlc0/n197_adj_49997 ), 
    .C1(\tlc0/n14_adj_50545 ), .A1(\tlc0/n158380 ), .D0(\tlc0/n226_adj_49777 ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[1] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154896 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[391] ), 
    .F0(\tlc0/n14_adj_50545 ), .F1(\tlc0/n197_adj_49997 ));
  SLICE_3403 SLICE_3403( .DI1(\tlc0/n217_adj_50043 ), .D1(\tlc0/n158380 ), 
    .C1(\tlc0/n14_adj_50457 ), .D0(\tlc0/n226_adj_49777 ), 
    .C0(\tlc0/bank_offset[1] ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[2] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154888 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[386] ), 
    .F0(\tlc0/n14_adj_50457 ), .F1(\tlc0/n217_adj_50043 ));
  SLICE_3404 SLICE_3404( .DI1(\tlc0/n207_adj_50025 ), 
    .C1(\tlc0/n14_adj_49614 ), .A1(\tlc0/n158380 ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/n226_adj_49777 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154890 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[387] ), 
    .F0(\tlc0/n14_adj_49614 ), .F1(\tlc0/n207_adj_50025 ));
  SLICE_3405 SLICE_3405( .DI1(\tlc0/n126220[0] ), .D1(\tlc0/n78047[0] ), 
    .C1(\tlc0/n16 ), .B1(\tlc0/n15_adj_49729 ), .A1(\tlc0/n78041[0] ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[8] ), 
    .CE(\tlc0/n154296 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[541] ), 
    .F0(\tlc0/n15_adj_49729 ), .F1(\tlc0/n126220[0] ));
  SLICE_3406 SLICE_3406( .DI1(\tlc0/n126710[0] ), .D1(\tlc0/n16_adj_49199 ), 
    .C1(\tlc0/n78041[0] ), .B1(\tlc0/n78047[0] ), .A1(\tlc0/n158357 ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[5] ), 
    .CE(\tlc0/n154383 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[531] ), 
    .F0(\tlc0/n158357 ), .F1(\tlc0/n126710[0] ));
  SLICE_3409 SLICE_3409( .DI1(\tlc0/n126318[0] ), .D1(\tlc0/n15_adj_49215 ), 
    .C1(\tlc0/n16_adj_49199 ), .B1(\tlc0/n78047[0] ), .A1(\tlc0/n78041[0] ), 
    .D0(\tlc0/bank_offset[8] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/bank_offset[3] ), 
    .CE(\tlc0/n153978 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[539] ), 
    .F0(\tlc0/n15_adj_49215 ), .F1(\tlc0/n126318[0] ));
  SLICE_3410 SLICE_3410( .DI1(\tlc0/n126514[0] ), .D1(\tlc0/n78041[0] ), 
    .C1(\tlc0/n15_adj_49129 ), .B1(\tlc0/n78047[0] ), 
    .A1(\tlc0/n16_adj_49199 ), .D0(\tlc0/bank_offset[8] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[3] ), .CE(\tlc0/n153977 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[535] ), .F0(\tlc0/n15_adj_49129 ), .F1(\tlc0/n126514[0] ));
  SLICE_3411 SLICE_3411( .D1(\tlc0/n153969 ), .C1(\tlc0/bank_offset[2] ), 
    .B1(\tlc0/n241_adj_49372 ), .A1(\tlc0/bank_offset[3] ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/n153969 ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/n241_adj_49372 ), 
    .F0(\tlc0/n172014 ), .F1(\tlc0/n172016 ));
  SLICE_3415 SLICE_3415( .DI1(\tlc0/n9_adj_49390 ), 
    .A1(\tlc0/color_bit_counter[0] ), .D0(\tlc0/color_bit_counter[0] ), 
    .C0(\tlc0/color_bit_counter[1] ), .B0(\tlc0/color_bit_counter[3] ), 
    .A0(\tlc0/color_bit_counter[2] ), .CE(\tlc0/n154573 ), 
    .LSR(\tlc0/n154698 ), .CLK(tlc_sclk_c), .Q1(\tlc0/color_bit_counter[0] ), 
    .F0(\tlc0/lat_N_49055 ), .F1(\tlc0/n9_adj_49390 ));
  SLICE_3416 SLICE_3416( .DI1(\tlc0/n171952 ), 
    .D1(\tlc0/color_bit_counter[0] ), .C1(\tlc0/color_bit_counter[1] ), 
    .B1(\tlc0/state[1] ), .A1(\tlc0/state[0] ), 
    .D0(\tlc0/color_bit_counter[1] ), .C0(\tlc0/color_bit_counter[2] ), 
    .B0(\tlc0/color_bit_counter[3] ), .A0(\tlc0/color_bit_counter[0] ), 
    .CE(\tlc0/n154573 ), .CLK(tlc_sclk_c), .Q1(\tlc0/color_bit_counter[1] ), 
    .F0(\tlc0/bit_offset[7] ), .F1(\tlc0/n171952 ));
  SLICE_3417 SLICE_3417( .DI1(\tlc0/n128621[0] ), .D1(\tlc0/n54943[0] ), 
    .C1(\tlc0/n16_adj_50149 ), .B1(\tlc0/n54937[0] ), 
    .A1(\tlc0/n15_adj_50524 ), .D0(\tlc0/bank_offset[9] ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[8] ), .CE(\tlc0/n154423 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[492] ), .F0(\tlc0/n15_adj_50524 ), .F1(\tlc0/n128621[0] ));
  SLICE_3418 SLICE_3418( .DI1(\tlc0/n129111[0] ), .D1(\tlc0/n54937[0] ), 
    .C1(\tlc0/n158574 ), .B1(\tlc0/n16_adj_50186 ), .A1(\tlc0/n54943[0] ), 
    .D0(\tlc0/bank_offset[9] ), .C0(\tlc0/bank_offset[3] ), 
    .B0(\tlc0/bank_offset[2] ), .A0(\tlc0/bank_offset[8] ), 
    .CE(\tlc0/n154425 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[482] ), 
    .F0(\tlc0/n158574 ), .F1(\tlc0/n129111[0] ));
  SLICE_3419 SLICE_3419( .DI1(\tlc0/n128719[0] ), .D1(\tlc0/n16_adj_50186 ), 
    .C1(\tlc0/n15_adj_50513 ), .B1(\tlc0/n54937[0] ), .A1(\tlc0/n54943[0] ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[9] ), .A0(\tlc0/bank_offset[8] ), 
    .CE(\tlc0/n154101 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[490] ), 
    .F0(\tlc0/n15_adj_50513 ), .F1(\tlc0/n128719[0] ));
  SLICE_3420 SLICE_3420( .DI1(\tlc0/n128915[0] ), .D1(\tlc0/n54937[0] ), 
    .C1(\tlc0/n15_adj_50496 ), .B1(\tlc0/n16_adj_50186 ), 
    .A1(\tlc0/n54943[0] ), .D0(\tlc0/bank_offset[8] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[9] ), 
    .A0(\tlc0/bank_offset[3] ), .CE(\tlc0/n154321 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[486] ), .F0(\tlc0/n15_adj_50496 ), .F1(\tlc0/n128915[0] ));
  SLICE_3427 SLICE_3427( .DI1(\tlc0/n150_adj_50587 ), .D1(\tlc0/data[21] ), 
    .C1(\tlc0/n177_adj_49132 ), 
    .B1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A1(\tlc0/n158694 ), 
    .D0(\tlc0/n11 ), .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/n13 ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155145 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[21] ), .F0(\tlc0/n177_adj_49132 ), 
    .F1(\tlc0/n150_adj_50587 ));
  SLICE_3428 SLICE_3428( .DI1(\tlc0/n170_adj_50196 ), .D1(\tlc0/data[16] ), 
    .C1(\tlc0/n197_adj_50195 ), .B1(\tlc0/n158694 ), 
    .A1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/n11 ), .A0(\tlc0/bank_offset[3] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155150 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[16] ), .F0(\tlc0/n197_adj_50195 ), 
    .F1(\tlc0/n170_adj_50196 ));
  SLICE_3433 SLICE_3433( .D1(\tlc0/n11_adj_49279 ), .C1(\tlc0/state[1] ), 
    .B1(\tlc0/state[0] ), .A1(\tlc0/n12_adj_49143 ), .D0(\tlc0/n12 ), 
    .C0(\tlc0/state[0] ), .B0(\tlc0/state[1] ), .A0(\tlc0/n11_adj_49279 ), 
    .F0(\tlc0/n154311 ), .F1(\tlc0/n154160 ));
  SLICE_3439 SLICE_3439( .D1(\tlc0/n12_adj_49113 ), 
    .C1(\tlc0/state_3__N_2519 ), .B1(\tlc0/n252 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n223_adj_49343 ), .C0(\tlc0/state_3__N_2519 ), 
    .B0(\tlc0/n13_adj_49082 ), .A0(\tlc0/n12_adj_49113 ), .F0(\tlc0/n172028 ), 
    .F1(\tlc0/n172027 ));
  SLICE_3441 SLICE_3441( .D1(\tlc0/state[0] ), .C1(\tlc0/state[1] ), 
    .B1(\tlc0/n11_adj_49279 ), .A1(\tlc0/n12_adj_49522 ), 
    .D0(\tlc0/n19_adj_49288 ), .C0(\tlc0/state[0] ), .B0(\tlc0/state[1] ), 
    .A0(\tlc0/n11_adj_49279 ), .F0(\tlc0/n154149 ), .F1(\tlc0/n154156 ));
  SLICE_3443 SLICE_3443( .D1(\tlc0/n8_adj_49369 ), .C1(\tlc0/n13 ), 
    .B1(\tlc0/n198 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n13 ), 
    .C0(\tlc0/n9_adj_49301 ), .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n198 ), 
    .F0(\tlc0/n172054 ), .F1(\tlc0/n172055 ));
  SLICE_3444 SLICE_3444( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n243_adj_49371 ), .B1(\tlc0/n9_adj_49301 ), .A1(\tlc0/n13 ), 
    .D0(\tlc0/n252 ), .C0(\tlc0/state_3__N_2519 ), .B0(\tlc0/n13 ), 
    .A0(\tlc0/n9_adj_49301 ), .F0(\tlc0/n172050 ), .F1(\tlc0/n172045 ));
  SLICE_3445 SLICE_3445( .D1(\tlc0/n12_adj_49113 ), .C1(\tlc0/n223_adj_49343 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13 ), .D0(\tlc0/n13 ), 
    .C0(\tlc0/state_3__N_2519 ), .B0(\tlc0/n223_adj_49343 ), 
    .A0(\tlc0/n9_adj_49301 ), .F0(\tlc0/n172048 ), .F1(\tlc0/n172047 ));
  SLICE_3446 SLICE_3446( .D1(\tlc0/n8_adj_50312 ), .C1(\tlc0/state_3__N_2519 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/n263 ), .D0(\tlc0/state_3__N_2519 ), 
    .C0(\tlc0/n223_adj_49343 ), .B0(\tlc0/n9_adj_49301 ), 
    .A0(\tlc0/n12_adj_49100 ), .F0(\tlc0/n172066 ), .F1(\tlc0/n154907 ));
  SLICE_3448 SLICE_3448( .D1(\tlc0/n241_adj_49372 ), 
    .C1(\tlc0/state_3__N_2519 ), .B1(\tlc0/n12_adj_49100 ), 
    .A1(\tlc0/n9_adj_49301 ), .D0(\tlc0/n243_adj_49371 ), 
    .C0(\tlc0/state_3__N_2519 ), .B0(\tlc0/n9_adj_49301 ), 
    .A0(\tlc0/n12_adj_49100 ), .F0(\tlc0/n172072 ), .F1(\tlc0/n172087 ));
  SLICE_3450 SLICE_3450( .D1(\tlc0/n10_adj_49385 ), .C1(\tlc0/n243_adj_49371 ), 
    .B1(\tlc0/n13 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n13 ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/n223_adj_49343 ), 
    .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n171992 ), .F1(\tlc0/n172046 ));
  SLICE_3452 SLICE_3452( .D1(\tlc_data[0] ), .C1(\tlc_data[3] ), 
    .B1(\tlc_data[1] ), .D0(\tlc_data[4] ), .C0(\tlc_data[0] ), 
    .B0(\tlc_data[3] ), .A0(\tlc_data[1] ), .F0(\tlc0/n154653 ), 
    .F1(\tlc0/n158798 ));
  SLICE_3454 SLICE_3454( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n10_adj_49385 ), .B1(\tlc0/n12_adj_49100 ), 
    .A1(\tlc0/n243_adj_49371 ), .D0(\tlc0/n243_adj_49371 ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/n13_adj_49082 ), 
    .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n172023 ), .F1(\tlc0/n172076 ));
  SLICE_3455 SLICE_3455( .D1(\tlc0/n10_adj_49385 ), .C1(\tlc0/n241_adj_49372 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n241_adj_49372 ), .C0(\tlc0/n10_adj_49385 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13 ), .F0(\tlc0/n172064 ), 
    .F1(\tlc0/n172040 ));
  SLICE_3457 SLICE_3457( .D1(\tlc0/n12_adj_49113 ), .C1(\tlc0/n252 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n12_adj_49100 ), 
    .D0(\tlc0/state_3__N_2519 ), .C0(\tlc0/n13 ), .B0(\tlc0/n252 ), 
    .A0(\tlc0/n12_adj_49113 ), .F0(\tlc0/n172052 ), .F1(\tlc0/n172075 ));
  SLICE_3459 SLICE_3459( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n9_adj_49301 ), 
    .B1(\tlc0/n13 ), .A1(\tlc0/n210_adj_49439 ), .D0(\tlc0/n9_adj_49301 ), 
    .C0(\tlc0/n13 ), .B0(\tlc0/n241_adj_49372 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n172063 ), .F1(\tlc0/n172058 ));
  SLICE_3461 SLICE_3461( .D1(\tlc0/n12_adj_49100 ), .C1(\tlc0/n12_adj_49113 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n39 ), .D0(\tlc0/state_3__N_2519 ), 
    .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/n12_adj_49113 ), 
    .A0(\tlc0/n243_adj_49371 ), .F0(\tlc0/n172070 ), .F1(\tlc0/n154114 ));
  SLICE_3467 SLICE_3467( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n241_adj_49372 ), .B1(\tlc0/n13 ), .A1(\tlc0/n12_adj_49113 ), 
    .D0(\tlc0/n13 ), .C0(\tlc0/state_3__N_2519 ), .B0(\tlc0/n12_adj_49113 ), 
    .A0(\tlc0/n243_adj_49371 ), .F0(\tlc0/n172044 ), .F1(\tlc0/n172061 ));
  SLICE_3471 SLICE_3471( .D1(\tlc0/n243_adj_49371 ), .C1(\tlc0/n13_adj_49082 ), 
    .B1(\tlc0/n8_adj_49369 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/state_3__N_2519 ), .C0(\tlc0/n243_adj_49371 ), 
    .B0(\tlc0/n13_adj_49082 ), .A0(\tlc0/n12_adj_49113 ), .F0(\tlc0/n172022 ), 
    .F1(\tlc0/n172020 ));
  SLICE_3473 SLICE_3473( .DI1(\tlc0/n252_adj_50608 ), 
    .D1(\tlc0/n12_adj_49584 ), .C1(\tlc0/data[305] ), .B1(\tlc0/n406 ), 
    .A1(\tlc0/n10_adj_49385 ), .D0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/n10_adj_49520 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154779 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[305] ), .F0(\tlc0/n12_adj_49584 ), 
    .F1(\tlc0/n252_adj_50608 ));
  SLICE_3474 SLICE_3474( .DI1(\tlc0/n232_adj_50248 ), .D1(\tlc0/data[311] ), 
    .C1(\tlc0/n12_adj_49710 ), .B1(\tlc0/n9 ), .A1(\tlc0/n406 ), 
    .D0(\tlc0/n10_adj_49520 ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[1] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154788 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[311] ), 
    .F0(\tlc0/n12_adj_49710 ), .F1(\tlc0/n232_adj_50248 ));
  SLICE_3481 SLICE_3481( .D1(\tlc0/bank_offset[1] ), .C1(\tlc0/n51 ), 
    .B1(\tlc0/n172388 ), .A1(\tlc0/n9_adj_49301 ), .D0(\tlc0/n172388 ), 
    .C0(\tlc0/n51 ), .B0(\tlc0/n8_adj_49369 ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n154104 ), .F1(\tlc0/n154318 ));
  SLICE_3491 SLICE_3491( .D1(\tlc0/n241_adj_49372 ), .C1(\tlc0/n12_adj_49100 ), 
    .B1(\tlc0/n8_adj_49369 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/state_3__N_2519 ), .C0(\tlc0/n8_adj_49369 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/n198 ), .F0(\tlc0/n172078 ), 
    .F1(\tlc0/n172086 ));
  SLICE_3493 SLICE_3493( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n55_adj_49892 ), .B1(\tlc0/n9_adj_49301 ), .A1(\tlc0/n10 ), 
    .D0(\tlc0/n8_adj_49369 ), .C0(\tlc0/n55_adj_49892 ), .B0(\tlc0/n10 ), 
    .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154381 ), .F1(\tlc0/n154380 ));
  SLICE_3497 SLICE_3497( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n13_adj_49082 ), .B1(\tlc0/n8_adj_49369 ), 
    .A1(\tlc0/n241_adj_49372 ), .D0(\tlc0/n198 ), .C0(\tlc0/n8_adj_49369 ), 
    .B0(\tlc0/n13_adj_49082 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n172032 ), .F1(\tlc0/n172038 ));
  SLICE_3499 SLICE_3499( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n12_adj_49100 ), .B1(\tlc0/n210_adj_49439 ), 
    .A1(\tlc0/n8_adj_49369 ), .D0(\tlc0/n8_adj_49369 ), 
    .C0(\tlc0/state_3__N_2519 ), .B0(\tlc0/n13 ), .A0(\tlc0/n210_adj_49439 ), 
    .F0(\tlc0/n172042 ), .F1(\tlc0/n172082 ));
  SLICE_3502 SLICE_3502( .D1(\tlc0/n12_adj_49100 ), .C1(\tlc0/n9_adj_49301 ), 
    .B1(\tlc0/n252 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n8_adj_49369 ), 
    .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n252 ), 
    .F0(\tlc0/n172074 ), .F1(\tlc0/n172073 ));
  SLICE_3503 SLICE_3503( .D1(\tlc0/n13_adj_49082 ), .C1(\tlc0/n252 ), 
    .B1(\tlc0/n8_adj_49369 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n210_adj_49439 ), .C0(\tlc0/n8_adj_49369 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13_adj_49082 ), 
    .F0(\tlc0/n172018 ), .F1(\tlc0/n172026 ));
  SLICE_3505 SLICE_3505( .D1(\tlc0/bank_offset[3] ), .C1(\tlc0/n39 ), 
    .B1(\tlc0/bank_offset[2] ), .A1(\tlc0/n153969 ), .D0(\tlc0/n153969 ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/n55_adj_49892 ), .F0(\tlc0/n153974 ), .F1(\tlc0/n153971 ));
  SLICE_3508 SLICE_3508( .D1(\tlc0/n12_adj_49113 ), 
    .C1(\tlc0/state_3__N_2519 ), .B1(\tlc0/n12_adj_49100 ), 
    .A1(\tlc0/n241_adj_49372 ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/state_3__N_2519 ), 
    .A0(\tlc0/n210_adj_49439 ), .F0(\tlc0/n172083 ), .F1(\tlc0/n172085 ));
  SLICE_3509 SLICE_3509( .D1(\tlc0/n55_adj_49892 ), .C1(\tlc0/n13 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n12_adj_49113 ), .D0(\tlc0/n13 ), 
    .C0(\tlc0/state_3__N_2519 ), .B0(\tlc0/n39 ), .A0(\tlc0/n12_adj_49113 ), 
    .F0(\tlc0/n154115 ), .F1(\tlc0/n154168 ));
  SLICE_3512 SLICE_3512( .DI1(\tlc0/n225_adj_49980 ), .D1(\tlc0/n8 ), 
    .C1(\tlc0/n15_adj_49310 ), .B1(\tlc0/n154509 ), .A1(\tlc0/data[105] ), 
    .C0(\tlc0/bank_offset[1] ), .B0(\tlc0/n12_adj_49986 ), 
    .A0(\tlc0/bank_offset[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172043 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[105] ), 
    .F0(\tlc0/n15_adj_49310 ), .F1(\tlc0/n225_adj_49980 ));
  SLICE_3513 SLICE_3513( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n13 ), 
    .B1(\tlc0/n10_adj_49385 ), .A1(\tlc0/n198 ), .D0(\tlc0/n198 ), 
    .C0(\tlc0/n13 ), .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n12_adj_49113 ), 
    .F0(\tlc0/n172056 ), .F1(\tlc0/n172053 ));
  SLICE_3517 SLICE_3517( .D1(\tlc0/n12_adj_49113 ), .C1(\tlc0/n13_adj_49082 ), 
    .B1(\tlc0/n198 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/n12_adj_49100 ), 
    .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n198 ), 
    .F0(\tlc0/n172079 ), .F1(\tlc0/n172033 ));
  SLICE_3522 SLICE_3522( .D1(\tlc0/state_3__N_2519 ), .C1(\tlc0/n39 ), 
    .B1(\tlc0/n12_adj_49113 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n13_adj_49082 ), .C0(\tlc0/n12_adj_49113 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n241_adj_49372 ), 
    .F0(\tlc0/n172037 ), .F1(\tlc0/n154116 ));
  SLICE_3523 SLICE_3523( .D1(\tlc0/n241_adj_49372 ), 
    .C1(\tlc0/state_3__N_2519 ), .B1(\tlc0/n10_adj_49385 ), 
    .A1(\tlc0/n12_adj_49100 ), .D0(\tlc0/n198 ), .C0(\tlc0/state_3__N_2519 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/n10_adj_49385 ), .F0(\tlc0/n172067 ), 
    .F1(\tlc0/n172088 ));
  SLICE_3525 SLICE_3525( .D1(\tlc0/n395 ), .B1(\tlc0/bank_offset[2] ), 
    .A1(\tlc0/bank_offset[3] ), .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/n395 ), 
    .A0(\tlc0/bank_offset[2] ), .F0(\tlc0/n11_adj_49817 ), 
    .F1(\tlc0/n11_adj_49877 ));
  SLICE_3527 SLICE_3527( .D1(\tlc0/n10_adj_49385 ), .C1(\tlc0/n210_adj_49439 ), 
    .B1(\tlc0/n13 ), .A1(\tlc0/state_3__N_2519 ), .D0(\tlc0/state_3__N_2519 ), 
    .C0(\tlc0/n252 ), .B0(\tlc0/n10_adj_49385 ), .A0(\tlc0/n13 ), 
    .F0(\tlc0/n172049 ), .F1(\tlc0/n172057 ));
  SLICE_3529 SLICE_3529( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/bank_offset[8] ), .A1(\tlc0/bank_offset[6] ), 
    .D0(\tlc0/bank_offset[6] ), .C0(\tlc0/bank_offset[7] ), 
    .B0(\tlc0/bank_offset[8] ), .F0(\tlc0/n349 ), .F1(\tlc0/n201_adj_50491 ));
  SLICE_3531 SLICE_3531( .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/n223_adj_49343 ), .B1(\tlc0/n10_adj_49385 ), 
    .A1(\tlc0/n13_adj_49082 ), .D0(\tlc0/n13_adj_49082 ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/n198 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n172030 ), .F1(\tlc0/n171990 ));
  SLICE_3534 SLICE_3534( .D1(\tlc0/n12_adj_49113 ), .C1(\tlc0/n55_adj_49892 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n13_adj_49082 ), .C0(\tlc0/n12_adj_49113 ), 
    .B0(\tlc0/n210_adj_49439 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n172036 ), .F1(\tlc0/n154299 ));
  SLICE_3535 SLICE_3535( .DI1(\tlc0/n140_adj_50751 ), 
    .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .C1(\tlc0/n158694 ), 
    .B1(\tlc0/n167 ), .A1(\tlc0/data[27] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/bank_offset[6] ), .A0(\tlc0/bank_offset[7] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155127 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[27] ), .F0(\tlc0/n158694 ), .F1(\tlc0/n140_adj_50751 ));
  SLICE_3536 SLICE_3536( .DI1(\tlc0/n153919 ), .D1(\tlc0/data[464] ), 
    .C1(\tlc0/n153918 ), .B1(\tlc0/n110 ), .A1(\tlc0/n154127 ), 
    .D0(\tlc0/bank_offset[5] ), .C0(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/bank_offset[7] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154986 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[464] ), .F0(\tlc0/n153918 ), .F1(\tlc0/n153919 ));
  SLICE_3537 SLICE_3537( .DI1(\tlc0/n205_adj_49466 ), .D1(\tlc0/n154509 ), 
    .C1(\tlc0/n15_adj_49404 ), .B1(\tlc0/n12_adj_49113 ), 
    .A1(\tlc0/data[111] ), .C0(\tlc0/n12_adj_49986 ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[1] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n171998 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[111] ), .F0(\tlc0/n15_adj_49404 ), 
    .F1(\tlc0/n205_adj_49466 ));
  SLICE_3538 SLICE_3538( .DI1(\tlc0/n235_adj_49307 ), .D1(\tlc0/data[98] ), 
    .C1(\tlc0/n15_adj_49275 ), .B1(\tlc0/n10_adj_49385 ), .A1(\tlc0/n154509 ), 
    .D0(\tlc0/bank_offset[0] ), .B0(\tlc0/bank_offset[1] ), 
    .A0(\tlc0/n12_adj_49986 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172023 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[98] ), 
    .F0(\tlc0/n15_adj_49275 ), .F1(\tlc0/n235_adj_49307 ));
  SLICE_3539 SLICE_3539( .D1(\tlc0/n10_adj_49385 ), .C1(\tlc0/n252 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n12_adj_49100 ), .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/n252 ), 
    .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n172068 ), .F1(\tlc0/n172024 ));
  SLICE_3545 SLICE_3545( .D1(\tlc0/data_2111__N_2568[4] ), 
    .B1(\tlc0/bank_offset[7] ), .A1(\tlc0/bank_offset[5] ), 
    .D0(\tlc0/data_2111__N_2568[5] ), .C0(\tlc0/bank_offset[4] ), 
    .B0(\tlc0/bank_offset[5] ), .A0(\tlc0/data_2111__N_2568[4] ), 
    .F0(\tlc0/n250_adj_49873 ), .F1(\tlc0/n174011 ));
  SLICE_3548 SLICE_3548( .D1(\tlc0/bank_offset[4] ), 
    .B1(\tlc0/data_2111__N_2568[9] ), .D0(\tlc0/data_2111__N_2568[9] ), 
    .C0(\tlc0/bank_offset[4] ), .B0(\tlc0/data_2111__N_2568[8] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n173_adj_50642 ), 
    .F1(\tlc0/n74_adj_50204 ));
  SLICE_3551 SLICE_3551( .DI1(\tlc0/n128572[0] ), .D1(\tlc0/n16_adj_50160 ), 
    .C1(\tlc0/n54943[0] ), .B1(\tlc0/n54937[0] ), .A1(\tlc0/n15_adj_50524 ), 
    .D0(\tlc0/n13 ), .C0(\tlc0/n42_adj_50148 ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .A0(\tlc0/bank_offset[10] ), .CE(\tlc0/n154096 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[493] ), .F0(\tlc0/n16_adj_50160 ), .F1(\tlc0/n128572[0] ));
  SLICE_3552 SLICE_3552( .DI1(\tlc0/n128523[0] ), .D1(\tlc0/n16_adj_50186 ), 
    .C1(\tlc0/n54937[0] ), .B1(\tlc0/n15_adj_50524 ), .A1(\tlc0/n54943[0] ), 
    .D0(\tlc0/n13_adj_49082 ), .C0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .B0(\tlc0/n42_adj_50148 ), .A0(\tlc0/bank_offset[10] ), 
    .CE(\tlc0/n154311 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[494] ), 
    .F0(\tlc0/n16_adj_50186 ), .F1(\tlc0/n128523[0] ));
  SLICE_3553 SLICE_3553( .DI1(\tlc0/n128670[0] ), .D1(\tlc0/n54943[0] ), 
    .C1(\tlc0/n16_adj_50167 ), .B1(\tlc0/n54937[0] ), 
    .A1(\tlc0/n15_adj_50513 ), .D0(\tlc0/bank_offset[10] ), .C0(\tlc0/n10 ), 
    .B0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .A0(\tlc0/n42_adj_50148 ), 
    .CE(\tlc0/n154160 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[491] ), 
    .F0(\tlc0/n16_adj_50167 ), .F1(\tlc0/n128670[0] ));
  SLICE_3554 SLICE_3554( .DI1(\tlc0/n126122[0] ), .D1(\tlc0/n15_adj_49729 ), 
    .C1(\tlc0/n16_adj_49199 ), .B1(\tlc0/n78047[0] ), .A1(\tlc0/n78041[0] ), 
    .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/bank_offset[10] ), .B0(\tlc0/n10 ), .A0(\tlc0/n23 ), 
    .CE(\tlc0/n154347 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[543] ), 
    .F0(\tlc0/n16_adj_49199 ), .F1(\tlc0/n126122[0] ));
  SLICE_3555 SLICE_3555( .D1(\tlc0/n10_adj_49385 ), .C1(\tlc0/n210_adj_49439 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n13_adj_49082 ), 
    .D0(\tlc0/n12_adj_49100 ), .C0(\tlc0/n10_adj_49385 ), 
    .B0(\tlc0/n210_adj_49439 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n172080 ), .F1(\tlc0/n172034 ));
  SLICE_3556 SLICE_3556( .D1(\tlc0/n223_adj_49343 ), 
    .C1(\tlc0/state_3__N_2519 ), .B1(\tlc0/n10_adj_49385 ), .A1(\tlc0/n10 ), 
    .D0(\tlc0/n12_adj_49100 ), .C0(\tlc0/state_3__N_2519 ), 
    .B0(\tlc0/n10_adj_49385 ), .A0(\tlc0/n223_adj_49343 ), .F0(\tlc0/n171989 ), 
    .F1(\tlc0/n171991 ));
  SLICE_3560 SLICE_3560( .D1(\tlc0/n9_adj_49301 ), .C1(\tlc0/n12_adj_49100 ), 
    .B1(\tlc0/n210_adj_49439 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/state_3__N_2519 ), .C0(\tlc0/n9_adj_49301 ), 
    .B0(\tlc0/n13_adj_49082 ), .A0(\tlc0/n210_adj_49439 ), .F0(\tlc0/n172035 ), 
    .F1(\tlc0/n172081 ));
  SLICE_3561 SLICE_3561( .D1(\tlc_data[1] ), .C1(\tlc_data[0] ), 
    .B1(\tlc_data[2] ), .D0(\tlc_data[1] ), .C0(\tlc_data[2] ), 
    .A0(\tlc_data[0] ), .F0(\tlc0/n141_adj_50261 ), .F1(\tlc0/n235_adj_50459 ));
  SLICE_3571 SLICE_3571( .D1(\tlc_data[1] ), .C1(\tlc_data[0] ), 
    .A1(\tlc_data[2] ), .D0(\tlc_data[0] ), .C0(\tlc_data[1] ), 
    .B0(\tlc_data[2] ), .F0(\tlc0/n22_adj_50184 ), .F1(\tlc0/n173240 ));
  SLICE_3573 SLICE_3573( .D1(\tlc_data[3] ), .C1(\tlc_data[2] ), 
    .A1(\tlc_data[0] ), .D0(\tlc_data[0] ), .B0(\tlc_data[2] ), 
    .A0(\tlc_data[3] ), .F0(\tlc0/n173226 ), .F1(\tlc0/n152076 ));
  SLICE_3575 SLICE_3575( .DI1(\tlc0/n147965[0] ), .D1(\tlc0/n11_adj_49157 ), 
    .C1(\tlc0/n147962[0] ), .B1(\tlc0/n153815 ), .A1(\tlc0/n147908[0] ), 
    .D0(\tlc0/n16_adj_49831 ), .C0(\tlc0/n147905[0] ), 
    .B0(\tlc0/n15_adj_50321 ), .A0(\tlc0/n147902[0] ), .CE(\tlc0/n154116 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[14] ), .F0(\tlc0/n147962[0] ), 
    .F1(\tlc0/n147965[0] ));
  SLICE_3576 SLICE_3576( .DI1(\tlc0/n148169[0] ), .D1(\tlc0/n13_adj_49082 ), 
    .C1(\tlc0/n148166[0] ), .B1(\tlc0/n154120 ), .A1(\tlc0/n147908[0] ), 
    .D0(\tlc0/n15_adj_50359 ), .C0(\tlc0/n147902[0] ), .B0(\tlc0/n147905[0] ), 
    .A0(\tlc0/n16_adj_49831 ), .CE(\tlc0/n154307 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[10] ), .F0(\tlc0/n148166[0] ), .F1(\tlc0/n148169[0] ));
  SLICE_3584 SLICE_3584( .DI1(\tlc0/n153932 ), .D1(\tlc0/n77_adj_49957 ), 
    .C1(\tlc0/data[477] ), .B1(\tlc0/n153918 ), .A1(\tlc0/n154127 ), 
    .D0(\tlc0/n4 ), .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n13 ), 
    .A0(\tlc0/n14_adj_50360 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155008 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[477] ), 
    .F0(\tlc0/n77_adj_49957 ), .F1(\tlc0/n153932 ));
  SLICE_3585 SLICE_3585( .DI1(\tlc0/n148220[0] ), .D1(\tlc0/n13 ), 
    .C1(\tlc0/n148217[0] ), .B1(\tlc0/n147908[0] ), .A1(\tlc0/n154120 ), 
    .D0(\tlc0/n147905[0] ), .C0(\tlc0/n16_adj_50348 ), .B0(\tlc0/n147902[0] ), 
    .A0(\tlc0/n15_adj_50359 ), .CE(\tlc0/n154008 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[9] ), .F0(\tlc0/n148217[0] ), .F1(\tlc0/n148220[0] ));
  SLICE_3587 SLICE_3587( .D1(\tlc0/bank_offset[6] ), 
    .C1(\tlc0/bank_offset[5] ), .B1(\tlc0/bank_offset[8] ), 
    .C0(\tlc0/bank_offset[8] ), .B0(\tlc0/bank_offset[5] ), 
    .A0(\tlc0/bank_offset[6] ), .F0(\tlc0/n1 ), .F1(\tlc0/n228_adj_50640 ));
  SLICE_3589 SLICE_3589( .DI1(\tlc0/n127004[0] ), .D1(\tlc0/n78831[0] ), 
    .C1(\tlc0/n78825[0] ), .B1(\tlc0/n14_adj_50398 ), 
    .A1(\tlc0/n13_adj_49108 ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/n28 ), 
    .CE(\tlc0/n177142 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[525] ), 
    .F0(\tlc0/n14_adj_50398 ), .F1(\tlc0/n127004[0] ));
  SLICE_3591 SLICE_3591( .DI1(\tlc0/n153933 ), .D1(\tlc0/data[467] ), 
    .C1(\tlc0/n154127 ), .B1(\tlc0/n88_adj_50404 ), .A1(\tlc0/n153918 ), 
    .D0(\tlc0/n10_adj_49385 ), .C0(\tlc0/n10 ), .B0(\tlc0/n4 ), 
    .A0(\tlc0/n14_adj_50360 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154990 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[467] ), 
    .F0(\tlc0/n88_adj_50404 ), .F1(\tlc0/n153933 ));
  SLICE_3592 SLICE_3592( .DI1(\tlc0/n153925 ), .D1(\tlc0/n66_adj_50834 ), 
    .C1(\tlc0/n154127 ), .B1(\tlc0/n153918 ), .A1(\tlc0/data[479] ), 
    .D0(\tlc0/n4 ), .C0(\tlc0/n12_adj_49113 ), .B0(\tlc0/n10 ), 
    .A0(\tlc0/n14_adj_50360 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155014 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[479] ), 
    .F0(\tlc0/n66_adj_50834 ), .F1(\tlc0/n153925 ));
  SLICE_3595 SLICE_3595( .D1(\tlc0/n13_adj_49082 ), .C1(\tlc0/n14_adj_50360 ), 
    .B1(\tlc0/n4 ), .A1(\tlc0/n9_adj_49301 ), .D0(\tlc0/n13_adj_49082 ), 
    .C0(\tlc0/n10_adj_49385 ), .B0(\tlc0/n14_adj_50360 ), .A0(\tlc0/n4 ), 
    .F0(\tlc0/n99_adj_50407 ), .F1(\tlc0/n88_adj_50785 ));
  SLICE_3596 SLICE_3596( .D1(\tlc0/n12_adj_49100 ), .C1(\tlc0/n14_adj_50360 ), 
    .B1(\tlc0/n8_adj_49369 ), .A1(\tlc0/n4 ), .D0(\tlc0/n4 ), 
    .C0(\tlc0/n8_adj_49369 ), .B0(\tlc0/n14_adj_50360 ), 
    .A0(\tlc0/n13_adj_49082 ), .F0(\tlc0/n88_adj_50298 ), 
    .F1(\tlc0/n99_adj_50068 ));
  SLICE_3598 SLICE_3598( .DI1(\tlc0/n148679[0] ), .D1(\tlc0/n154124 ), 
    .C1(\tlc0/n148676[0] ), .B1(\tlc0/n158200 ), .A1(\tlc0/n147908[0] ), 
    .D0(\tlc0/n15_adj_49869 ), .C0(\tlc0/n16_adj_49870 ), 
    .B0(\tlc0/n147905[0] ), .A0(\tlc0/n147902[0] ), .CE(\tlc0/n167299 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[0] ), .F0(\tlc0/n148676[0] ), 
    .F1(\tlc0/n148679[0] ));
  SLICE_3599 SLICE_3599( .DI1(\tlc0/n250_adj_49944 ), .D1(\tlc0/n9 ), 
    .C1(\tlc0/data[262] ), .B1(\tlc0/n10_adj_49317 ), .A1(\tlc0/n387 ), 
    .D0(\tlc0/data[262] ), .C0(\tlc0/n286 ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/n158273 ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154782 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[262] ), .F0(\tlc0/n173638 ), 
    .F1(\tlc0/n250_adj_49944 ));
  SLICE_3600 SLICE_3600( .DI1(\tlc0/n270 ), .D1(\tlc0/n12_adj_49100 ), 
    .C1(\tlc0/n10_adj_49385 ), .B1(\tlc0/n387 ), .A1(\tlc0/data[256] ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/data[256] ), .B0(\tlc0/n286 ), 
    .A0(\tlc0/n158273 ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154839 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[256] ), .F0(\tlc0/n173603 ), 
    .F1(\tlc0/n270 ));
  SLICE_3603 SLICE_3603( .DI1(\tlc0/n240_adj_50528 ), 
    .D1(\tlc0/n12_adj_49113 ), .C1(\tlc0/data[270] ), .B1(\tlc0/n387 ), 
    .A1(\tlc0/n10_adj_49317 ), .D0(\tlc0/data[270] ), .C0(\tlc0/n158273 ), 
    .B0(\tlc0/n286 ), .A0(\tlc0/bank_offset[4] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154716 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[270] ), 
    .F0(\tlc0/n173670 ), .F1(\tlc0/n240_adj_50528 ));
  SLICE_3604 SLICE_3604( .DI1(\tlc0/n250_adj_49752 ), .D1(\tlc0/data[266] ), 
    .C1(\tlc0/n8 ), .B1(\tlc0/n10_adj_49317 ), .A1(\tlc0/n387 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/n158273 ), .B0(\tlc0/n286 ), 
    .A0(\tlc0/data[266] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154734 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[266] ), .F0(\tlc0/n173654 ), 
    .F1(\tlc0/n250_adj_49752 ));
  SLICE_3609 SLICE_3609( .DI1(\tlc0/n230_adj_50527 ), 
    .D1(\tlc0/n12_adj_49113 ), .C1(\tlc0/data[271] ), .B1(\tlc0/n387 ), 
    .A1(\tlc0/n10 ), .D0(\tlc0/data[271] ), .C0(\tlc0/n158273 ), 
    .B0(\tlc0/bank_offset[4] ), .A0(\tlc0/n286 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154719 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[271] ), 
    .F0(\tlc0/n173674 ), .F1(\tlc0/n230_adj_50527 ));
  SLICE_3610 SLICE_3610( .DI1(\tlc0/n240_adj_49844 ), .D1(\tlc0/data[267] ), 
    .C1(\tlc0/n387 ), .B1(\tlc0/n8 ), .A1(\tlc0/n10 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/n286 ), .B0(\tlc0/n158273 ), 
    .A0(\tlc0/data[267] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154680 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[267] ), .F0(\tlc0/n173658 ), 
    .F1(\tlc0/n240_adj_49844 ));
  SLICE_3612 SLICE_3612( .DI1(\tlc0/n148322[0] ), .D1(\tlc0/n147908[0] ), 
    .C1(\tlc0/n148319[0] ), .B1(\tlc0/n13_adj_49428 ), 
    .A1(\tlc0/n14_adj_49802 ), .D0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C0(\tlc0/bank_offset[9] ), .B0(\tlc0/bank_offset[10] ), 
    .A0(\tlc0/bank_offset[2] ), .CE(\tlc0/n154344 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[7] ), .F0(\tlc0/n13_adj_49428 ), .F1(\tlc0/n148322[0] ));
  SLICE_3613 SLICE_3613( .DI1(\tlc0/n242_adj_49672 ), .D1(\tlc0/data[239] ), 
    .C1(\tlc0/n12_adj_49601 ), .B1(\tlc0/n351 ), .A1(\tlc0/n12_adj_49113 ), 
    .D0(\tlc0/n10_adj_50217 ), .C0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/bank_offset[1] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154911 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[239] ), 
    .F0(\tlc0/n12_adj_49601 ), .F1(\tlc0/n242_adj_49672 ));
  SLICE_3614 SLICE_3614( .DI1(\tlc0/n252_adj_49656 ), .D1(\tlc0/data[237] ), 
    .C1(\tlc0/n12_adj_49594 ), .B1(\tlc0/n351 ), .A1(\tlc0/n12_adj_49113 ), 
    .D0(\tlc0/bank_offset[0] ), .B0(\tlc0/n10_adj_50217 ), 
    .A0(\tlc0/bank_offset[1] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154921 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[237] ), 
    .F0(\tlc0/n12_adj_49594 ), .F1(\tlc0/n252_adj_49656 ));
  SLICE_3616 SLICE_3616( .D1(\tlc_data[0] ), .B1(\tlc_data[1] ), 
    .A1(\tlc_data[2] ), .D0(\tlc_data[0] ), .C0(\tlc_data[1] ), 
    .B0(\tlc_data[2] ), .F0(\tlc0/n158884 ), .F1(\tlc0/n174316 ));
  SLICE_3617 SLICE_3617( .D1(\tlc0/bank_offset[9] ), 
    .C1(\tlc0/bank_offset[2] ), .B1(\tlc0/bank_offset[10] ), 
    .A1(\tlc0/n48_adj_50492 ), .D0(\tlc0/n48_adj_50492 ), 
    .C0(\tlc0/bank_offset[9] ), .B0(\tlc0/bank_offset[1] ), 
    .A0(\tlc0/bank_offset[10] ), .F0(\tlc0/n153797 ), .F1(\tlc0/n154165 ));
  SLICE_3623 SLICE_3623( .D1(\tlc0/n8_adj_49369 ), .C1(\tlc0/n12_adj_49100 ), 
    .B1(\tlc0/state_3__N_2519 ), .A1(\tlc0/n243_adj_49371 ), 
    .D0(\tlc0/n12_adj_49100 ), .C0(\tlc0/n223_adj_49343 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n8_adj_49369 ), .F0(\tlc0/n172084 ), 
    .F1(\tlc0/n172071 ));
  SLICE_3625 SLICE_3625( .D1(\tlc0/n13_adj_49082 ), 
    .C1(\tlc0/state_3__N_2519 ), .B1(\tlc0/n9_adj_49301 ), 
    .A1(\tlc0/n223_adj_49343 ), .D0(\tlc0/n223_adj_49343 ), 
    .C0(\tlc0/n13_adj_49082 ), .B0(\tlc0/n8_adj_49369 ), 
    .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n172029 ), .F1(\tlc0/n172021 ));
  SLICE_3627 SLICE_3627( .DI1(\tlc0/n147914[0] ), .D1(\tlc0/n4_adj_50319 ), 
    .C1(\tlc0/n147908[0] ), .B1(\tlc0/n147911[0] ), .A1(\tlc0/n172127 ), 
    .D0(\tlc0/bank_offset[2] ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[1] ), .CE(\tlc0/n153971 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[15] ), .F0(\tlc0/n4_adj_50319 ), .F1(\tlc0/n147914[0] ));
  SLICE_3628 SLICE_3628( .DI1(\tlc0/n207_adj_50002 ), 
    .C1(\tlc0/n14_adj_50009 ), .A1(\tlc0/n158380 ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/bank_offset[1] ), 
    .A0(\tlc0/n226_adj_49777 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154894 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[390] ), 
    .F0(\tlc0/n14_adj_50009 ), .F1(\tlc0/n207_adj_50002 ));
  SLICE_3629 SLICE_3629( .DI1(\tlc0/n225_adj_50805 ), .D1(\tlc0/data[301] ), 
    .C1(\tlc0/n11_adj_49181 ), .B1(\tlc0/n10_adj_49101 ), 
    .A1(\tlc0/n9_adj_49361 ), .D0(\tlc0/bank_offset[3] ), 
    .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/n368 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154775 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[301] ), 
    .F0(\tlc0/n11_adj_49181 ), .F1(\tlc0/n225_adj_50805 ));
  SLICE_3630 SLICE_3630( .DI1(\tlc0/n255 ), .D1(\tlc0/n11_adj_49177 ), 
    .C1(\tlc0/n12_adj_49100 ), .B1(\tlc0/n10_adj_49101 ), 
    .A1(\tlc0/data[288] ), .D0(\tlc0/bank_offset[2] ), .B0(\tlc0/n368 ), 
    .A0(\tlc0/bank_offset[3] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154758 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[288] ), 
    .F0(\tlc0/n11_adj_49177 ), .F1(\tlc0/n255 ));
  SLICE_3631 SLICE_3631( .D1(\tlc_data[2] ), .C1(\tlc_data[0] ), 
    .B1(\tlc_data[1] ), .C0(\tlc_data[2] ), .B0(\tlc_data[0] ), 
    .A0(\tlc_data[1] ), .F0(\tlc0/n45_adj_50182 ), .F1(\tlc0/n116 ));
  SLICE_3633 SLICE_3633( .DI1(\tlc0/n153931 ), .D1(\tlc0/data[468] ), 
    .C1(\tlc0/n99 ), .B1(\tlc0/n154127 ), .A1(\tlc0/n153918 ), 
    .D0(\tlc0/n9_adj_49301 ), .C0(\tlc0/n12_adj_49100 ), .B0(\tlc0/n4 ), 
    .A0(\tlc0/n14_adj_50360 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154994 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[468] ), 
    .F0(\tlc0/n99 ), .F1(\tlc0/n153931 ));
  SLICE_3634 SLICE_3634( .DI1(\tlc0/n153923 ), .D1(\tlc0/n154127 ), 
    .C1(\tlc0/n88_adj_49991 ), .B1(\tlc0/n153918 ), .A1(\tlc0/data[476] ), 
    .D0(\tlc0/n14_adj_50360 ), .C0(\tlc0/n12_adj_49100 ), 
    .B0(\tlc0/n12_adj_49113 ), .A0(\tlc0/n4 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155007 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[476] ), 
    .F0(\tlc0/n88_adj_49991 ), .F1(\tlc0/n153923 ));
  SLICE_3638 SLICE_3638( .DI1(\tlc0/n153927 ), .D1(\tlc0/data[475] ), 
    .C1(\tlc0/n77_adj_50240 ), .B1(\tlc0/n153918 ), .A1(\tlc0/n154127 ), 
    .D0(\tlc0/n4 ), .C0(\tlc0/n8_adj_49369 ), .B0(\tlc0/n14_adj_50360 ), 
    .A0(\tlc0/n10 ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155005 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[475] ), .F0(\tlc0/n77_adj_50240 ), 
    .F1(\tlc0/n153927 ));
  SLICE_3642 SLICE_3642( .D1(\tlc_data[0] ), .C1(\tlc_data[1] ), 
    .A1(\tlc_data[2] ), .D0(\tlc_data[2] ), .B0(\tlc_data[1] ), 
    .A0(\tlc_data[0] ), .F0(\tlc0/n7_adj_50550 ), .F1(\tlc0/n70_adj_49994 ));
  SLICE_3647 SLICE_3647( .DI1(\tlc0/n229 ), .D1(\tlc0/n12_adj_49362 ), 
    .C1(\tlc0/n16_adj_49368 ), .B1(\tlc0/n10 ), .A1(\tlc0/data[199] ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/n154432 ), 
    .B0(\tlc0/bank_offset[2] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172015 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[199] ), 
    .F0(\tlc0/n16_adj_49368 ), .F1(\tlc0/n229 ));
  SLICE_3648 SLICE_3648( .DI1(\tlc0/n239_adj_49349 ), 
    .D1(\tlc0/n10_adj_49317 ), .C1(\tlc0/n16_adj_49364 ), 
    .B1(\tlc0/data[202] ), .A1(\tlc0/n12_adj_49362 ), .C0(\tlc0/n154432 ), 
    .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/bank_offset[2] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172038 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[202] ), .F0(\tlc0/n16_adj_49364 ), 
    .F1(\tlc0/n239_adj_49349 ));
  SLICE_3651 SLICE_3651( .D1(\tlc0/n241_adj_49372 ), 
    .C1(\tlc0/state_3__N_2519 ), .B1(\tlc0/n13_adj_49082 ), 
    .A1(\tlc0/n9_adj_49301 ), .D0(\tlc0/state_3__N_2519 ), 
    .C0(\tlc0/n13_adj_49082 ), .B0(\tlc0/n9_adj_49301 ), 
    .A0(\tlc0/n243_adj_49371 ), .F0(\tlc0/n172019 ), .F1(\tlc0/n172039 ));
  SLICE_3653 SLICE_3653( .DI1(\tlc0/n23761[1] ), .D1(\tlc0/bank_offset[9] ), 
    .C1(\tlc0/bank_offset[10] ), .D0(\tlc0/bank_offset[8] ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/bank_offset[10] ), 
    .A0(\tlc0/bank_offset[9] ), .CE(\tlc0/n44908 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/bank_offset[10] ), .F0(\tlc0/n174508 ), .F1(\tlc0/n23761[1] ));
  SLICE_3654 SLICE_3654( .DI1(\tlc0/n175681 ), .D1(\tlc0/state_3__N_2519 ), 
    .C1(\tlc0/bank_offset[10] ), .B1(\tlc0/n153483 ), 
    .A1(\tlc0/bank_offset[9] ), .D0(\tlc0/bank_offset[9] ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/bank_offset[10] ), 
    .A0(\tlc0/bank_offset[8] ), .CLK(tlc_sclk_c), .Q1(\tlc0/bank_offset[9] ), 
    .F0(\tlc0/n172424 ), .F1(\tlc0/n175681 ));
  SLICE_3655 SLICE_3655( .D1(\tlc_data[1] ), .C1(\tlc_data[0] ), 
    .B1(\tlc_data[2] ), .C0(\tlc_data[2] ), .B0(\tlc_data[0] ), 
    .A0(\tlc_data[1] ), .F0(\tlc0/n174506 ), .F1(\tlc0/n149_adj_50500 ));
  SLICE_3660 SLICE_3660( .D1(\tlc_data[1] ), .B1(\tlc_data[2] ), 
    .A1(\tlc_data[0] ), .C0(\tlc_data[2] ), .B0(\tlc_data[0] ), 
    .A0(\tlc_data[1] ), .F0(\tlc0/n7_adj_50706 ), .F1(\tlc0/n22_adj_50704 ));
  SLICE_3667 SLICE_3667( .DI1(\tlc0/n240_adj_50190 ), .D1(\tlc0/data[328] ), 
    .C1(\tlc0/n16_adj_49338 ), .B1(\tlc0/n12_adj_49325 ), 
    .A1(\tlc0/n12_adj_49100 ), .C0(\tlc0/n154476 ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/bank_offset[3] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172074 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[328] ), 
    .F0(\tlc0/n16_adj_49338 ), .F1(\tlc0/n240_adj_50190 ));
  SLICE_3668 SLICE_3668( .DI1(\tlc0/n240_adj_50419 ), .D1(\tlc0/data[321] ), 
    .C1(\tlc0/n16_adj_49326 ), .B1(\tlc0/n12_adj_49325 ), 
    .A1(\tlc0/n9_adj_49361 ), .D0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/n154476 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172049 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[321] ), .F0(\tlc0/n16_adj_49326 ), 
    .F1(\tlc0/n240_adj_50419 ));
  SLICE_3670 SLICE_3670( .D1(\tlc0/bank_offset[7] ), 
    .C1(\tlc0/data_2111__N_2568[5] ), .B1(\tlc0/bank_offset[5] ), 
    .C0(\tlc0/bank_offset[5] ), .B0(\tlc0/data_2111__N_2568[3] ), 
    .A0(\tlc0/bank_offset[7] ), .F0(\tlc0/n173900 ), .F1(\tlc0/n174145 ));
  SLICE_3671 SLICE_3671( .D1(\tlc0/n158178 ), .C1(\tlc0/bank_offset[5] ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[9] ), 
    .D0(\tlc0/bank_offset[7] ), .C0(\tlc0/n158178 ), 
    .B0(\tlc0/bank_offset[9] ), .A0(\tlc0/bank_offset[5] ), 
    .F0(\tlc0/n172402 ), .F1(\tlc0/n174174 ));
  SLICE_3673 SLICE_3673( .DI1(\tlc0/n126171[0] ), .D1(\tlc0/n78047[0] ), 
    .C1(\tlc0/n16_adj_49173 ), .B1(\tlc0/n78041[0] ), 
    .A1(\tlc0/n15_adj_49729 ), .D0(\tlc0/n13_adj_49082 ), 
    .C0(\tlc0/bank_offset[10] ), .B0(\tlc0/n23 ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .CE(\tlc0/n167312 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[542] ), .F0(\tlc0/n16_adj_49173 ), 
    .F1(\tlc0/n126171[0] ));
  SLICE_3674 SLICE_3674( .DI1(\tlc0/n126269[0] ), .D1(\tlc0/n16_adj_49216 ), 
    .C1(\tlc0/n78047[0] ), .B1(\tlc0/n15_adj_49729 ), .A1(\tlc0/n78041[0] ), 
    .D0(\tlc0/n23 ), .C0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/bank_offset[10] ), 
    .CE(\tlc0/n154295 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[540] ), 
    .F0(\tlc0/n16_adj_49216 ), .F1(\tlc0/n126269[0] ));
  SLICE_3675 SLICE_3675( .DI1(\tlc0/n153922 ), .D1(\tlc0/data[469] ), 
    .C1(\tlc0/n154127 ), .B1(\tlc0/n88 ), .A1(\tlc0/n153918 ), .D0(\tlc0/n4 ), 
    .C0(\tlc0/n13 ), .B0(\tlc0/n14_adj_50360 ), .A0(\tlc0/n9_adj_49301 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154996 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[469] ), .F0(\tlc0/n88 ), .F1(\tlc0/n153922 ));
  SLICE_3676 SLICE_3676( .DI1(\tlc0/n153930 ), .D1(\tlc0/n154127 ), 
    .C1(\tlc0/n77_adj_50311 ), .B1(\tlc0/n153918 ), .A1(\tlc0/data[471] ), 
    .D0(\tlc0/n9_adj_49301 ), .C0(\tlc0/n4 ), .B0(\tlc0/n14_adj_50360 ), 
    .A0(\tlc0/n10 ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154999 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[471] ), .F0(\tlc0/n77_adj_50311 ), 
    .F1(\tlc0/n153930 ));
  SLICE_3683 SLICE_3683( .D1(\tlc0/bank_offset[8] ), 
    .B1(\tlc0/bank_offset[6] ), .A1(\tlc0/bank_offset[4] ), 
    .C0(\tlc0/bank_offset[6] ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/bank_offset[8] ), .F0(\tlc0/n173791 ), .F1(\tlc0/n173417 ));
  SLICE_3687 SLICE_3687( .C1(\tlc0/n49_adj_50681 ), .B1(\tlc0/n153621 ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/n49_adj_50681 ), .A0(\tlc0/n153621 ), .F0(\tlc0/n153623 ), 
    .F1(\tlc0/n167320 ));
  SLICE_3693 SLICE_3693( .C1(\tlc0/bank_offset[2] ), .B1(\tlc0/n154302 ), 
    .A1(\tlc0/bank_offset[1] ), .D0(\tlc0/bank_offset[2] ), 
    .C0(\tlc0/n154302 ), .B0(\tlc0/bank_offset[1] ), .F0(\tlc0/n154304 ), 
    .F1(\tlc0/n154303 ));
  SLICE_3702 SLICE_3702( .DI1(\tlc0/n193_adj_49903 ), .D1(\tlc0/n154465 ), 
    .C1(\tlc0/n15_adj_49291 ), .B1(\tlc0/n10_adj_49385 ), 
    .A1(\tlc0/data[403] ), .D0(\tlc0/bank_offset[0] ), 
    .B0(\tlc0/n12_adj_50761 ), .A0(\tlc0/bank_offset[1] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172007 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[403] ), .F0(\tlc0/n15_adj_49291 ), 
    .F1(\tlc0/n193_adj_49903 ));
  SLICE_3703 SLICE_3703( .DI1(\tlc0/n203_adj_49911 ), .D1(\tlc0/data[401] ), 
    .C1(\tlc0/n15_adj_49297 ), .B1(\tlc0/n10_adj_49385 ), .A1(\tlc0/n154465 ), 
    .D0(\tlc0/n12_adj_50761 ), .B0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/bank_offset[1] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172053 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[401] ), 
    .F0(\tlc0/n15_adj_49297 ), .F1(\tlc0/n203_adj_49911 ));
  SLICE_3704 SLICE_3704( .DI1(\tlc0/n203_adj_49904 ), .D1(\tlc0/n154465 ), 
    .C1(\tlc0/n15_adj_49295 ), .B1(\tlc0/n10_adj_49385 ), 
    .A1(\tlc0/data[402] ), .C0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/n12_adj_50761 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172030 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[402] ), .F0(\tlc0/n15_adj_49295 ), 
    .F1(\tlc0/n203_adj_49904 ));
  SLICE_3707 SLICE_3707( .D1(\tlc0/n11_adj_49289 ), .C1(\tlc0/state[1] ), 
    .B1(\tlc0/state[0] ), .A1(\tlc0/n12_adj_49142 ), .D0(\tlc0/state[1] ), 
    .C0(\tlc0/n11_adj_49289 ), .B0(\tlc0/n12_adj_49522 ), .A0(\tlc0/state[0] ), 
    .F0(\tlc0/n154157 ), .F1(\tlc0/n154097 ));
  SLICE_3709 SLICE_3709( .D1(\tlc0/state[1] ), .C1(\tlc0/n13_adj_49082 ), 
    .B1(\tlc0/n8_adj_49425 ), .A1(\tlc0/state[0] ), .D0(\tlc0/state[0] ), 
    .C0(\tlc0/n10 ), .B0(\tlc0/state[1] ), .A0(\tlc0/n8_adj_49425 ), 
    .F0(\tlc0/n153978 ), .F1(\tlc0/n154298 ));
  SLICE_3711 SLICE_3711( .DI1(\tlc0/n127690[0] ), .D1(\tlc0/n54153[0] ), 
    .C1(\tlc0/n16_adj_50552 ), .B1(\tlc0/n15_adj_49728 ), 
    .A1(\tlc0/n54159[0] ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/n14_adj_50548 ), .B0(\tlc0/bank_offset[0] ), .CE(\tlc0/n154150 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[511] ), .F0(\tlc0/n16_adj_50552 ), 
    .F1(\tlc0/n127690[0] ));
  SLICE_3712 SLICE_3712( .DI1(\tlc0/n127788[0] ), .D1(\tlc0/n54159[0] ), 
    .C1(\tlc0/n16_adj_50549 ), .B1(\tlc0/n15_adj_49728 ), 
    .A1(\tlc0/n54153[0] ), .C0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/n14_adj_50548 ), .A0(\tlc0/bank_offset[0] ), .CE(\tlc0/n154097 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[509] ), .F0(\tlc0/n16_adj_50549 ), 
    .F1(\tlc0/n127788[0] ));
  SLICE_3717 SLICE_3717( .D1(\tlc0/n8_adj_49429 ), .C1(\tlc0/state[0] ), 
    .B1(\tlc0/n13_adj_49082 ), .A1(\tlc0/state[1] ), .D0(\tlc0/n10 ), 
    .C0(\tlc0/n8_adj_49429 ), .B0(\tlc0/state[1] ), .A0(\tlc0/state[0] ), 
    .F0(\tlc0/n153975 ), .F1(\tlc0/n154300 ));
  SLICE_3719 SLICE_3719( .DI1(\tlc0/n185_adj_50313 ), 
    .D1(\tlc0/n12_adj_49121 ), .C1(\tlc0/n318_adj_49112 ), .B1(\tlc0/n9 ), 
    .A1(\tlc0/data[119] ), .D0(\tlc0/n233_adj_50111 ), .C0(\tlc0/n158247 ), 
    .B0(\tlc0/n10 ), .A0(\tlc0/n200_adj_49212 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n171995 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[119] ), 
    .F0(\tlc0/n12_adj_49121 ), .F1(\tlc0/n185_adj_50313 ));
  SLICE_3720 SLICE_3720( .DI1(\tlc0/n195_adj_50327 ), 
    .D1(\tlc0/n318_adj_49112 ), .C1(\tlc0/n12_adj_49114 ), .B1(\tlc0/n9 ), 
    .A1(\tlc0/data[117] ), .D0(\tlc0/n233_adj_50111 ), 
    .C0(\tlc0/n9_adj_49361 ), .B0(\tlc0/n158247 ), .A0(\tlc0/n200_adj_49212 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172048 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[117] ), .F0(\tlc0/n12_adj_49114 ), 
    .F1(\tlc0/n195_adj_50327 ));
  SLICE_3721 SLICE_3721( .C1(\tlc0/bank_offset[1] ), .B1(\tlc0/n10_adj_49970 ), 
    .A1(\tlc0/bank_offset[0] ), .D0(\tlc0/bank_offset[0] ), 
    .C0(\tlc0/n10_adj_49970 ), .B0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n12_adj_49262 ), .F1(\tlc0/n12_adj_49242 ));
  SLICE_3722 SLICE_3722( .DI1(\tlc0/n206_adj_50508 ), 
    .D1(\tlc0/n12_adj_49113 ), .C1(\tlc0/data[351] ), .B1(\tlc0/n352 ), 
    .A1(\tlc0/n12_adj_49228 ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/bank_offset[0] ), .A0(\tlc0/n10_adj_49970 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154840 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[351] ), .F0(\tlc0/n12_adj_49228 ), 
    .F1(\tlc0/n206_adj_50508 ));
  SLICE_3726 SLICE_3726( .DI1(\tlc0/n236_adj_50555 ), .D1(\tlc0/data[338] ), 
    .C1(\tlc0/n12_adj_49241 ), .B1(\tlc0/n10_adj_49385 ), .A1(\tlc0/n352 ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[1] ), 
    .A0(\tlc0/n10_adj_49970 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154819 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[338] ), 
    .F0(\tlc0/n12_adj_49241 ), .F1(\tlc0/n236_adj_50555 ));
  SLICE_3727 SLICE_3727( .DI1(n155207), .D1(global_rst), 
    .C1(\rd_encode_grey_o.genblk1[2].bin_val[1] ), .D0(tlc_rd), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[9]_2 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9] ), 
    .CLK(tlc_sclk_c), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9] ), 
    .F0(\rd_encode_grey_o.genblk1[2].bin_val[1] ), .F1(n155207));
  SLICE_3728 SLICE_3728( 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9] ), .B1(tlc_rd), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), .A0(tlc_rd), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].ff_rd_en_w )
    , 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].ff_rd_en_w )
    );
  SLICE_3729 SLICE_3729( .DI1(n155232), .C1(line_sync_N_150), .B1(global_rst), 
    .A1(line_sync_c), .D0(n46), .C0(\line_time[23] ), 
    .B0(\line_time_counter[23] ), .CLK(sys_clk), .Q1(line_sync_c), 
    .F0(line_sync_N_150), .F1(n155232));
  SLICE_3730 SLICE_3730( .D1(\line_time_counter[23] ), .C1(n46), 
    .B1(\line_time[18] ), .A1(\line_time[23] ), .D0(n46), .C0(\line_time[15] ), 
    .B0(\line_time[23] ), .A0(\line_time_counter[23] ), .F0(n45079), 
    .F1(n45076));
  SLICE_3741 SLICE_3741( .D1(n46), .C1(\line_time[20] ), .B1(\line_time[23] ), 
    .A1(\line_time_counter[23] ), .D0(n46), .C0(\line_time[23] ), 
    .B0(\line_time[17] ), .A0(\line_time_counter[23] ), .F0(n45077), 
    .F1(n45074));
  SLICE_3742 SLICE_3742( .D1(n46), .C1(\line_time_counter[23] ), 
    .B1(\line_time[14] ), .A1(\line_time[23] ), .D0(n46), 
    .C0(\line_time_counter[23] ), .B0(\line_time[13] ), .A0(\line_time[23] ), 
    .F0(n45081), .F1(n45080));
  SLICE_3745 SLICE_3745( .D1(\line_time_counter[23] ), .C1(n46), 
    .B1(\line_time[23] ), .A1(\line_time[21] ), .D0(n46), 
    .C0(\line_time_counter[23] ), .B0(\line_time[19] ), .A0(\line_time[23] ), 
    .F0(n45075), .F1(n45073));
  SLICE_3746 SLICE_3746( .D1(n46), .C1(\line_time[12] ), 
    .B1(\line_time_counter[23] ), .A1(\line_time[23] ), .D0(n46), 
    .C0(\line_time_counter[23] ), .B0(\line_time[11] ), .A0(\line_time[23] ), 
    .F0(n45083), .F1(n45082));
  SLICE_3749 SLICE_3749( .D1(\line_time[23] ), .C1(n46), 
    .B1(\line_time_counter[23] ), .A1(\line_time[9] ), .D0(n46), 
    .B0(\line_time_counter[23] ), .A0(\line_time[23] ), .F0(n45071), 
    .F1(n158843));
  SLICE_3751 SLICE_3751( .D1(\line_time[10] ), .C1(n46), .B1(\line_time[23] ), 
    .A1(\line_time_counter[23] ), .D0(n46), .C0(\line_time[23] ), 
    .B0(\line_time[0] ), .A0(\line_time_counter[23] ), .F0(n45094), 
    .F1(n45084));
  SLICE_3753 SLICE_3753( .D1(n46), .C1(\line_time[23] ), .B1(\line_time[8] ), 
    .A1(\line_time_counter[23] ), .D0(n46), .C0(\line_time[23] ), 
    .B0(\line_time_counter[23] ), .A0(\line_time[2] ), .F0(n45092), 
    .F1(n45086));
  SLICE_3754 SLICE_3754( .D1(n46), .C1(\line_time[23] ), .B1(\line_time[1] ), 
    .A1(\line_time_counter[23] ), .D0(n46), .C0(\line_time_counter[23] ), 
    .B0(\line_time[7] ), .A0(\line_time[23] ), .F0(n45087), .F1(n45093));
  SLICE_3757 SLICE_3757( .D1(n46), .C1(\line_time_counter[23] ), 
    .B1(\line_time[5] ), .A1(\line_time[23] ), .D0(n46), 
    .C0(\line_time_counter[23] ), .B0(\line_time[4] ), .A0(\line_time[23] ), 
    .F0(n45090), .F1(n45089));
  SLICE_3759 SLICE_3759( .D1(n46), .C1(\line_time_counter[23] ), 
    .B1(\line_time[6] ), .A1(\line_time[23] ), .D0(n46), .C0(\line_time[23] ), 
    .B0(\line_time_counter[23] ), .A0(\line_time[3] ), .F0(n45091), 
    .F1(n45088));
  SLICE_3762 SLICE_3762( .D0(\tlc0/n8_adj_49772 ), .C0(\tlc0/n180_adj_50926 ), 
    .B0(\tlc0/n13 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154881 ));
  SLICE_3763 SLICE_3763( .DI1(\tlc0/n130 ), 
    .D1(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), 
    .C1(\tlc0/n157_adj_49206 ), .B1(\tlc0/n158694 ), .A1(\tlc0/data[31] ), 
    .D0(\tlc0/n11 ), .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/bank_offset[2] ), 
    .A0(\tlc0/n10 ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155122 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[31] ), .F0(\tlc0/n157_adj_49206 ), 
    .F1(\tlc0/n130 ));
  SLICE_3765 SLICE_3765( .D1(\tlc0/n386 ), .C1(\tlc0/bank_offset[6] ), 
    .B0(\tlc0/bank_offset[6] ), 
    .A0(\tlc0/bank_offset[11]/sig_004/FeedThruLUT ), .F0(\tlc0/n7_adj_49211 ), 
    .F1(\tlc0/n262_adj_50034 ));
  SLICE_3767 SLICE_3767( .D1(\tlc0/bank_offset[5] ), 
    .C1(\tlc0/bank_offset[8] ), .C0(\tlc0/bank_offset[5] ), 
    .B0(\tlc0/bank_offset[8] ), .F0(\tlc0/n346 ), .F1(\tlc0/n177203 ));
  SLICE_3785 SLICE_3785( .D0(\tlc0/n8_adj_49176 ), .C0(\tlc0/n223_adj_49564 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n10 ), .F0(\tlc0/n154844 ));
  SLICE_3787 SLICE_3787( .DI1(\tlc0/n252_adj_50601 ), .D1(\tlc0/data[306] ), 
    .C1(\tlc0/n12_adj_49621 ), .B1(\tlc0/n406 ), .A1(\tlc0/n10_adj_49385 ), 
    .D0(\tlc0/n10_adj_49520 ), .C0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/bank_offset[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154781 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[306] ), 
    .F0(\tlc0/n12_adj_49621 ), .F1(\tlc0/n252_adj_50601 ));
  SLICE_3788 SLICE_3788( .DI1(\tlc0/n127935[0] ), .D1(\tlc0/n54159[0] ), 
    .C1(\tlc0/n16_adj_50551 ), .B1(\tlc0/n54153[0] ), 
    .A1(\tlc0/n15_adj_49730 ), .D0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/n14_adj_50548 ), .A0(\tlc0/bank_offset[0] ), .CE(\tlc0/n154104 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[506] ), .F0(\tlc0/n16_adj_50551 ), 
    .F1(\tlc0/n127935[0] ));
  SLICE_3797 SLICE_3797( .D0(\tlc0/n8_adj_49456 ), .C0(\tlc0/n214_adj_49734 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n12_adj_49100 ), 
    .F0(\tlc0/n154774 ));
  SLICE_3798 SLICE_3798( .D0(\tlc0/n8_adj_49130 ), .C0(\tlc0/n253_adj_50913 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n12_adj_49100 ), 
    .F0(\tlc0/n154882 ));
  SLICE_3799 SLICE_3799( .D0(\tlc0/n8_adj_49533 ), .C0(\tlc0/n203_adj_49757 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n155035 ));
  SLICE_3802 SLICE_3802( .D0(\tlc0/n8_adj_50567 ), .C0(\tlc0/n233_adj_50887 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n10 ), .F0(\tlc0/n154884 ));
  SLICE_3804 SLICE_3804( .D0(\tlc0/n8_adj_49580 ), .C0(\tlc0/n170_adj_50833 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n155117 ));
  SLICE_3805 SLICE_3805( .D0(\tlc0/n8_adj_49176 ), .C0(\tlc0/n233_adj_49797 ), 
    .B0(\tlc0/n13 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154856 ));
  SLICE_3806 SLICE_3806( .D0(\tlc0/n8_adj_49517 ), .C0(\tlc0/n203_adj_50885 ), 
    .B0(\tlc0/n13 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154984 ));
  SLICE_3812 SLICE_3812( .D0(\tlc0/n8_adj_49772 ), .C0(\tlc0/n180_adj_50895 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13_adj_49082 ), 
    .F0(\tlc0/n154883 ));
  SLICE_3814 SLICE_3814( .D0(\tlc0/n8_adj_49287 ), .C0(\tlc0/n204_adj_50860 ), 
    .B0(\tlc0/n10 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154773 ));
  SLICE_3816 SLICE_3816( .D0(\tlc0/n8_adj_49586 ), .C0(\tlc0/n180_adj_50821 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n155121 ));
  SLICE_3822 SLICE_3822( .D1(\tlc0/bank_offset[1] ), .C1(\tlc0/n7_adj_49444 ), 
    .B1(\tlc0/n54_adj_50454 ), .A1(\tlc0/state_3__N_2519 ), 
    .D0(\tlc0/n13_adj_49082 ), .C0(\tlc0/n7_adj_49444 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n51_adj_49204 ), 
    .F0(\tlc0/n154301 ), .F1(\tlc0/n167345 ));
  SLICE_3826 SLICE_3826( .D0(\tlc0/n8_adj_49582 ), .C0(\tlc0/n185_adj_50817 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n155043 ));
  SLICE_3827 SLICE_3827( .D0(\tlc0/n13 ), .C0(\tlc0/n214_adj_49948 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n8_adj_49667 ), .F0(\tlc0/n154764 ));
  SLICE_3828 SLICE_3828( .D0(\tlc0/n13 ), .C0(\tlc0/n160_adj_50839 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n8_adj_49580 ), .F0(\tlc0/n155116 ));
  SLICE_3834 SLICE_3834( .D0(\tlc0/n8_adj_50122 ), .C0(\tlc0/n214_adj_50783 ), 
    .B0(\tlc0/n10 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154762 ));
  SLICE_3836 SLICE_3836( .D0(\tlc0/n8_adj_49586 ), .C0(\tlc0/n170_adj_50827 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13 ), .F0(\tlc0/n155120 ));
  SLICE_3854 SLICE_3854( .D1(\tlc0/n174134 ), .C1(\tlc0/n174135 ), 
    .B1(\tlc0/bank_offset[4] ), .A1(\tlc0/n233_adj_50111 ), 
    .D0(\tlc0/bank_offset[4] ), .C0(\tlc0/data_2111__N_2568[3] ), 
    .F0(\tlc0/n77_adj_50879 ), .F1(\tlc0/n9_adj_49321 ));
  SLICE_3860 SLICE_3860( .D0(\tlc0/n8_adj_49722 ), .C0(\tlc0/n211_adj_50814 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13 ), .F0(\tlc0/n154797 ));
  SLICE_3861 SLICE_3861( .DI1(\tlc0/n221_adj_50324 ), 
    .D1(\tlc0/n11_adj_49157 ), .C1(\tlc0/bank_offset[0] ), .B1(\tlc0/n158332 ), 
    .A1(\tlc0/n230_adj_49238 ), .B0(\tlc0/bank_offset[3] ), 
    .A0(\tlc0/bank_offset[8] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154859 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[135] ), 
    .F0(\tlc0/n158332 ), .F1(\tlc0/n221_adj_50324 ));
  SLICE_3862 SLICE_3862( .DI1(\tlc0/n231_adj_50504 ), 
    .D1(\tlc0/n230_adj_49238 ), .C1(\tlc0/bank_offset[0] ), 
    .B1(\tlc0/n158206 ), .A1(\tlc0/n7_adj_49236 ), .D0(\tlc0/bank_offset[8] ), 
    .B0(\tlc0/bank_offset[3] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154780 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[137] ), 
    .F0(\tlc0/n7_adj_49236 ), .F1(\tlc0/n231_adj_50504 ));
  SLICE_3871 SLICE_3871( .DI1(\tlc0/n154627 ), .D1(\tlc0/state[1] ), 
    .C1(tlc_empty), .B1(\tlc0/line_pulse ), .C0(\tlc0/state[1] ), 
    .A0(\tlc0/state[0] ), .CE(\tlc0/n7_adj_49195 ), .LSR(\tlc0/n171756 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/state[0] ), .F0(\tlc0/tlc_sclk_c_enable_1 ), 
    .F1(\tlc0/n154627 ));
  SLICE_3873 SLICE_3873( .D0(\tlc0/n8_adj_49960 ), .C0(\tlc0/n231_adj_50200 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13 ), .F0(\tlc0/n154779 ));
  SLICE_3874 SLICE_3874( .D0(\tlc0/n8_adj_49087 ), .C0(\tlc0/n213_adj_50801 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13 ), .F0(\tlc0/n155123 ));
  SLICE_3878 SLICE_3878( .D0(\tlc0/n8_adj_49163 ), .C0(\tlc0/n211_adj_50724 ), 
    .B0(\tlc0/n10 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154788 ));
  SLICE_3885 SLICE_3885( .D0(\tlc0/n8_adj_49306 ), .C0(\tlc0/n193_adj_50223 ), 
    .B0(\tlc0/n10 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n155024 ));
  SLICE_3891 SLICE_3891( .D1(\tlc0/n154127 ), .C1(\tlc0/n16_adj_49799 ), 
    .B1(\tlc0/data[342] ), .A1(\tlc0/n15_adj_50162 ), .D0(\tlc0/data[350] ), 
    .C0(\tlc0/n15_adj_49824 ), .B0(\tlc0/n16_adj_49799 ), .A0(\tlc0/n154127 ), 
    .F0(\tlc0/n230_adj_50242 ), .F1(\tlc0/n240_adj_50837 ));
  SLICE_3893 SLICE_3893( .D0(\tlc0/n8_adj_49667 ), .C0(\tlc0/n224_adj_50246 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n12_adj_49100 ), 
    .F0(\tlc0/n154763 ));
  SLICE_3895 SLICE_3895( .D0(\tlc0/n8_adj_49964 ), .C0(\tlc0/n203_adj_50249 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13_adj_49082 ), 
    .F0(\tlc0/n155081 ));
  SLICE_3902 SLICE_3902( .D0(\tlc0/n8_adj_49287 ), .C0(\tlc0/n224_adj_50757 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n12_adj_49100 ), 
    .F0(\tlc0/n154768 ));
  SLICE_3904 SLICE_3904( .D0(\tlc0/n8_adj_49087 ), .C0(\tlc0/n223_adj_50732 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n12_adj_49100 ), 
    .F0(\tlc0/n155129 ));
  SLICE_3905 SLICE_3905( .D0(\tlc0/n8_adj_50017 ), .C0(\tlc0/n223_adj_50278 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13 ), .F0(\tlc0/n155139 ));
  SLICE_3909 SLICE_3909( .DI1(\tlc0/n216_adj_50515 ), 
    .D1(\tlc0/n12_adj_49113 ), .C1(\tlc0/data[349] ), .B1(\tlc0/n352 ), 
    .A1(\tlc0/n12_adj_49242 ), .D0(\tlc0/n15_adj_49824 ), 
    .C0(\tlc0/n16_adj_49800 ), .B0(\tlc0/data[349] ), .A0(\tlc0/n154127 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154837 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[349] ), .F0(\tlc0/n230_adj_50273 ), 
    .F1(\tlc0/n216_adj_50515 ));
  SLICE_3910 SLICE_3910( .DI1(\tlc0/n226_adj_49243 ), .D1(\tlc0/n352 ), 
    .C1(\tlc0/n12_adj_49242 ), .B1(\tlc0/n9 ), .A1(\tlc0/data[341] ), 
    .D0(\tlc0/n15_adj_50162 ), .C0(\tlc0/n154127 ), .B0(\tlc0/data[341] ), 
    .A0(\tlc0/n16_adj_49800 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154825 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[341] ), 
    .F0(\tlc0/n240_adj_50841 ), .F1(\tlc0/n226_adj_49243 ));
  SLICE_3923 SLICE_3923( .D0(\tlc0/state_3__N_2519 ), 
    .C0(\tlc0/n243_adj_50322 ), .B0(\tlc0/n13_adj_49082 ), 
    .A0(\tlc0/n8_adj_49130 ), .F0(\tlc0/n154872 ));
  SLICE_3932 SLICE_3932( .D0(\tlc0/n8_adj_49507 ), .C0(\tlc0/n251_adj_50692 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13 ), .F0(\tlc0/n154831 ));
  SLICE_3935 SLICE_3935( .D0(\tlc0/n8_adj_49964 ), .C0(\tlc0/n193_adj_50347 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n10 ), .F0(\tlc0/n155080 ));
  SLICE_3943 SLICE_3943( .D0(\tlc0/n8_adj_49306 ), .C0(\tlc0/n203_adj_50366 ), 
    .B0(\tlc0/n13_adj_49082 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n155021 ));
  SLICE_3944 SLICE_3944( .D0(\tlc0/n8_adj_50567 ), .C0(\tlc0/n243_adj_50662 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13_adj_49082 ), 
    .F0(\tlc0/n154889 ));
  SLICE_3946 SLICE_3946( .D0(\tlc0/n8_adj_50017 ), .C0(\tlc0/n233_adj_50621 ), 
    .B0(\tlc0/n12_adj_49100 ), .A0(\tlc0/state_3__N_2519 ), 
    .F0(\tlc0/n155140 ));
  SLICE_3949 SLICE_3949( .D1(\tlc0/n176111 ), .B1(\tlc0/n78038[0] ), 
    .A1(\tlc0/bank_offset[7] ), .D0(\tlc0/n192_adj_50254 ), 
    .C0(\tlc0/bank_offset[7] ), .B0(\tlc0/data_2111__N_2568[1] ), 
    .A0(\tlc0/n8_adj_49331 ), .F0(\tlc0/n257_adj_50376 ), 
    .F1(\tlc0/n78047[0] ));
  SLICE_3951 SLICE_3951( .D0(\tlc0/n8_adj_49582 ), .C0(\tlc0/n175_adj_50402 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13_adj_49082 ), 
    .F0(\tlc0/n155041 ));
  SLICE_3968 SLICE_3968( .D0(\tlc0/n8_adj_50567 ), .C0(\tlc0/n243_adj_50595 ), 
    .B0(\tlc0/n13 ), .A0(\tlc0/state_3__N_2519 ), .F0(\tlc0/n154893 ));
  SLICE_3982 SLICE_3982( .D0(\tlc0/n8_adj_50312 ), .C0(\tlc0/n253_adj_50514 ), 
    .B0(\tlc0/state_3__N_2519 ), .A0(\tlc0/n13_adj_49082 ), 
    .F0(\tlc0/n154899 ));
  SLICE_3985 SLICE_3985( .DI1(\tlc0/n226_adj_50522 ), 
    .D1(\tlc0/n12_adj_49113 ), .C1(\tlc0/data[348] ), .B1(\tlc0/n352 ), 
    .A1(\tlc0/n12_adj_49262 ), .D0(\tlc0/n15_adj_49824 ), .C0(\tlc0/n154127 ), 
    .B0(\tlc0/data[348] ), .A0(\tlc0/n16_adj_49805 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154836 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[348] ), .F0(\tlc0/n240_adj_50482 ), 
    .F1(\tlc0/n226_adj_50522 ));
  SLICE_3986 SLICE_3986( .DI1(\tlc0/n236 ), .D1(\tlc0/data[340] ), 
    .C1(\tlc0/n9 ), .B1(\tlc0/n12_adj_49262 ), .A1(\tlc0/n352 ), 
    .D0(\tlc0/n15_adj_50162 ), .C0(\tlc0/data[340] ), .B0(\tlc0/n154127 ), 
    .A0(\tlc0/n16_adj_49805 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154824 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[340] ), 
    .F0(\tlc0/n250_adj_50853 ), .F1(\tlc0/n236 ));
  SLICE_3987 SLICE_3987( .DI1(\tlc0/n272_adj_49529 ), 
    .D1(\tlc0/n10_adj_49385 ), .C1(\tlc0/n12_adj_49598 ), .B1(\tlc0/n351 ), 
    .A1(\tlc0/data[226] ), .D0(\tlc0/bank_offset[1] ), 
    .B0(\tlc0/n10_adj_50217 ), .A0(\tlc0/bank_offset[0] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154963 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[226] ), .F0(\tlc0/n12_adj_49598 ), 
    .F1(\tlc0/n272_adj_49529 ));
  SLICE_3988 SLICE_3988( .DI1(\tlc0/n148526[0] ), .D1(\tlc0/n147908[0] ), 
    .C1(\tlc0/n14_adj_49802 ), .B1(\tlc0/n148523[0] ), 
    .A1(\tlc0/n13_adj_49852 ), .D0(\tlc0/bank_offset[1] ), 
    .C0(\tlc0/bank_offset[3] ), .B0(\tlc0/n32_adj_49447 ), 
    .A0(\tlc0/bank_offset[0] ), .CE(\tlc0/n154345 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[3] ), .F0(\tlc0/n14_adj_49802 ), .F1(\tlc0/n148526[0] ));
  SLICE_3990 SLICE_3990( .DI1(\tlc0/n148373[0] ), .D1(\tlc0/n153856 ), 
    .C1(\tlc0/n147908[0] ), .B1(\tlc0/n13_adj_49082 ), .A1(\tlc0/n148370[0] ), 
    .D0(\tlc0/n32_adj_49447 ), .C0(\tlc0/bank_offset[2] ), .B0(\tlc0/n154127 ), 
    .A0(\tlc0/bank_offset[3] ), .CE(\tlc0/n154118 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[6] ), .F0(\tlc0/n153856 ), .F1(\tlc0/n148373[0] ));
  SLICE_3991 SLICE_3991( .D1(\tlc0/bank_offset[7] ), 
    .B1(\tlc0/bank_offset[1] ), .A1(\tlc0/bank_offset[10] ), 
    .B0(\tlc0/bank_offset[10] ), .A0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n158388 ), .F1(\tlc0/n158494 ));
  SLICE_3998 SLICE_3998( .DI1(\tlc0/n153929 ), .D1(\tlc0/n153918 ), 
    .C1(\tlc0/n88_adj_50382 ), .B1(\tlc0/n154127 ), .A1(\tlc0/data[473] ), 
    .D0(\tlc0/n14_adj_50360 ), .C0(\tlc0/n13 ), .B0(\tlc0/n8_adj_49369 ), 
    .A0(\tlc0/n4 ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155002 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[473] ), .F0(\tlc0/n88_adj_50382 ), 
    .F1(\tlc0/n153929 ));
  SLICE_4000 SLICE_4000( .D1(\tlc0/bank_offset[8] ), 
    .C1(\tlc0/bank_offset[7] ), .D0(\tlc0/bank_offset[7] ), 
    .C0(\tlc0/bank_offset[8] ), .F0(\tlc0/n4_adj_50852 ), 
    .F1(\tlc0/n188_adj_50882 ));
  SLICE_4009 SLICE_4009( .DI1(\tlc0/n245_adj_49159 ), .D1(\tlc0/data[292] ), 
    .C1(\tlc0/n11_adj_49158 ), .B1(\tlc0/n12_adj_49100 ), 
    .A1(\tlc0/n10_adj_49101 ), .D0(\tlc0/bank_offset[2] ), .B0(\tlc0/n368 ), 
    .A0(\tlc0/bank_offset[3] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154763 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[292] ), 
    .F0(\tlc0/n11_adj_49158 ), .F1(\tlc0/n245_adj_49159 ));
  SLICE_4014 SLICE_4014( .DI1(\tlc0/n148067[0] ), .D1(\tlc0/n154337 ), 
    .C1(\tlc0/n148064[0] ), .B1(\tlc0/n11_adj_50356 ), .A1(\tlc0/n147908[0] ), 
    .B0(\tlc0/bank_offset[0] ), .A0(\tlc0/bank_offset[2] ), 
    .CE(\tlc0/n154114 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[12] ), 
    .F0(\tlc0/n11_adj_50356 ), .F1(\tlc0/n148067[0] ));
  SLICE_4015 SLICE_4015( .DI1(\tlc0/n259 ), .D1(\tlc0/n12_adj_49362 ), 
    .C1(\tlc0/data[192] ), .B1(\tlc0/n12_adj_49100 ), 
    .A1(\tlc0/n16_adj_49365 ), .D0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/bank_offset[3] ), .A0(\tlc0/n154432 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172088 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[192] ), .F0(\tlc0/n16_adj_49365 ), .F1(\tlc0/n259 ));
  SLICE_4022 SLICE_4022( .DI1(\tlc0/n216 ), .D1(\tlc0/n9 ), 
    .C1(\tlc0/data[343] ), .B1(\tlc0/n352 ), .A1(\tlc0/n12_adj_49228 ), 
    .D0(\tlc0/data[343] ), .C0(\tlc0/n16_adj_49801 ), .B0(\tlc0/n154127 ), 
    .A0(\tlc0/n15_adj_50162 ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154827 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[343] ), 
    .F0(\tlc0/n230_adj_50815 ), .F1(\tlc0/n216 ));
  SLICE_4023 SLICE_4023( .DI1(\tlc0/n226_adj_50425 ), .D1(\tlc0/data[346] ), 
    .C1(\tlc0/n8 ), .B1(\tlc0/n12_adj_49241 ), .A1(\tlc0/n352 ), 
    .D0(\tlc0/n16_adj_49799 ), .C0(\tlc0/n154127 ), .B0(\tlc0/n15_adj_49618 ), 
    .A0(\tlc0/data[346] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154832 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[346] ), .F0(\tlc0/n240_adj_50687 ), 
    .F1(\tlc0/n226_adj_50425 ));
  SLICE_4027 SLICE_4027( .DI1(\tlc0/n148577[0] ), .D1(\tlc0/n148574[0] ), 
    .C1(\tlc0/n4_adj_50234 ), .B1(\tlc0/n147908[0] ), .A1(\tlc0/n8_adj_49919 ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/n32_adj_49447 ), 
    .B0(\tlc0/n13_adj_49852 ), .CE(\tlc0/n154119 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[2] ), .F0(\tlc0/n4_adj_50234 ), .F1(\tlc0/n148577[0] ));
  SLICE_4028 SLICE_4028( .DI1(\tlc0/n148271[0] ), .D1(\tlc0/n158206 ), 
    .C1(\tlc0/n148268[0] ), .B1(\tlc0/n153815 ), .A1(\tlc0/n147908[0] ), 
    .D0(\tlc0/n13_adj_49791 ), .C0(\tlc0/bank_offset[0] ), 
    .A0(\tlc0/n32_adj_49447 ), .CE(\tlc0/n154308 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[8] ), .F0(\tlc0/n153815 ), .F1(\tlc0/n148271[0] ));
  SLICE_4037 SLICE_4037( .DI1(\tlc0/n183_adj_49706 ), 
    .D1(\tlc0/n12_adj_49113 ), .C1(\tlc0/data[414] ), 
    .B1(\tlc0/n15_adj_49295 ), .A1(\tlc0/n154465 ), 
    .C0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/sr_bit_counter[1] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172033 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[414] ), .F0(\tlc0/n174621 ), .F1(\tlc0/n183_adj_49706 ));
  SLICE_4038 SLICE_4038( .DI1(\tlc0/lat_N_49053 ), .D1(\tlc0/lat_N_49055 ), 
    .C1(\tlc0/n4_adj_50858 ), .B1(\tlc0/n174621 ), .A1(\tlc0/n153477 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/sr_bit_counter[1] ), 
    .LSR(\tlc0/n7_adj_49218 ), .CLK(tlc_sclk_c), .Q1(tlc_lat_c), 
    .F0(\tlc0/n4_adj_50858 ), .F1(\tlc0/lat_N_49053 ));
  SLICE_4041 SLICE_4041( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] ), .B1(tlc_rd), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[6]_2 ), .D0(tlc_rd), 
    .C0(\rd_addr_p1_r[0] ), .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), 
    .A0(\rd_sig_rd_p_w[0] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_nxt_r[0] ), 
    .F1(\rd_encode_grey_o.genblk1[1].bin_val[2] ));
  SLICE_4045 SLICE_4045( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[2] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[2] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172134 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172137 ));
  SLICE_4047 SLICE_4047( .DI1(n171562), .D1(full_o), .C1(global_rst), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[9] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[9] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[9] ), .C0(full_o), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[9] ), 
    .CLK(smi_nwe_pi_c), .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[9] ), 
    .F0(\wr_encode_grey_o.genblk1[2].bin_val[1] ), .F1(n171562));
  SLICE_4048 SLICE_4048( .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[9] ), 
    .A1(full_o), .D0(full_o), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[9] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].f_wr_en_w )
    , 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].f_wr_en_w )
    );
  SLICE_4049 SLICE_4049( .DI1(\tlc0/state_3__N_2519$n0 ), .D1(\tlc0/state[0] ), 
    .B1(\tlc0/state[1] ), .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), 
    .C0(tlc_rd), .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[2]_2 ), 
    .CLK(tlc_sclk_c), .Q1(tlc_rd), 
    .F0(\rd_encode_grey_o.genblk1[0].bin_val[2] ), 
    .F1(\tlc0/state_3__N_2519$n0 ));
  SLICE_4050 SLICE_4050( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_nxt_r ), 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n167409 ), .B1(tlc_rd), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172456 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[5]_2 ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[5] ), .A0(tlc_rd), 
    .LSR(global_rst), .CLK(tlc_sclk_c), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_o ), 
    .F0(\rd_encode_grey_o.genblk1[1].bin_val[1] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/empty_nxt_r ));
  SLICE_4053 SLICE_4053( .DI1(\tlc0/n188_adj_49616 ), .D1(\tlc0/n10 ), 
    .C1(\tlc0/data[427] ), .B1(\tlc0/n14_adj_49366 ), .A1(\tlc0/n8 ), 
    .D0(\tlc0/data[427] ), .C0(\tlc0/sr_bit_counter[0] ), 
    .B0(\tlc0/data[426] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n171994 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[427] ), .F0(\tlc0/n422 ), 
    .F1(\tlc0/n188_adj_49616 ));
  SLICE_4054 SLICE_4054( .DI1(\tlc0/n163 ), .D1(\tlc0/data[79] ), 
    .C1(\tlc0/n154481 ), .B1(\tlc0/n19_adj_49288 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[79] ), .A0(\tlc0/data[78] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155053 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[79] ), .F0(\tlc0/n75_adj_50808 ), .F1(\tlc0/n163 ));
  SLICE_4055 SLICE_4055( .DI1(\tlc0/n208_adj_49653 ), 
    .D1(\tlc0/n12_adj_49100 ), .C1(\tlc0/n14_adj_49366 ), .B1(\tlc0/n8 ), 
    .A1(\tlc0/data[424] ), .C0(\tlc0/sr_bit_counter[0] ), 
    .B0(\tlc0/data[424] ), .A0(\tlc0/data[425] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172082 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[424] ), 
    .F0(\tlc0/n421 ), .F1(\tlc0/n208_adj_49653 ));
  SLICE_4058 SLICE_4058( .DI1(\tlc0/n130587[0] ), .D1(\tlc0/n18_adj_49673 ), 
    .C1(\tlc0/n57359[0] ), .B1(\tlc0/n57356[0] ), .A1(\tlc0/n17_adj_49925 ), 
    .D0(\tlc0/data[446] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[447] ), .CE(\tlc0/n154299 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[446] ), .F0(\tlc0/n440 ), .F1(\tlc0/n130587[0] ));
  SLICE_4059 SLICE_4059( .DI1(\tlc0/n128082[0] ), .D1(\tlc0/n54153[0] ), 
    .C1(\tlc0/n15_adj_49731 ), .B1(\tlc0/n16_adj_50552 ), 
    .A1(\tlc0/n54159[0] ), .C0(\tlc0/data[503] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[502] ), .CE(\tlc0/n154157 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[503] ), .F0(\tlc0/n496 ), 
    .F1(\tlc0/n128082[0] ));
  SLICE_4061 SLICE_4061( .DI1(\tlc0/n128327[0] ), .D1(\tlc0/n158568 ), 
    .C1(\tlc0/n54153[0] ), .B1(\tlc0/n16_adj_50551 ), .A1(\tlc0/n54159[0] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[498] ), 
    .A0(\tlc0/data[499] ), .CE(\tlc0/n154426 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[498] ), .F0(\tlc0/n493 ), .F1(\tlc0/n128327[0] ));
  SLICE_4062 SLICE_4062( .DI1(\tlc0/n252_adj_49602 ), .D1(\tlc0/n351 ), 
    .C1(\tlc0/n12_adj_49601 ), .B1(\tlc0/n9 ), .A1(\tlc0/data[231] ), 
    .D0(\tlc0/data[230] ), .B0(\tlc0/data[231] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154949 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[231] ), 
    .F0(\tlc0/n226_adj_50345 ), .F1(\tlc0/n252_adj_49602 ));
  SLICE_4066 SLICE_4066( .DI1(\tlc0/n236_adj_50557 ), .D1(\tlc0/data[337] ), 
    .C1(\tlc0/n12_adj_49242 ), .B1(\tlc0/n10_adj_49385 ), .A1(\tlc0/n352 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[336] ), 
    .A0(\tlc0/data[337] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154817 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[337] ), .F0(\tlc0/n334 ), 
    .F1(\tlc0/n236_adj_50557 ));
  SLICE_4067 SLICE_4067( .DI1(\tlc0/n229_adj_49375 ), 
    .D1(\tlc0/n10_adj_49317 ), .C1(\tlc0/data[206] ), 
    .B1(\tlc0/n16_adj_49138 ), .A1(\tlc0/n12_adj_49362 ), 
    .D0(\tlc0/data[207] ), .B0(\tlc0/data[206] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172037 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[206] ), 
    .F0(\tlc0/n202 ), .F1(\tlc0/n229_adj_49375 ));
  SLICE_4068 SLICE_4068( .DI1(\tlc0/n222_adj_50145 ), .D1(\tlc0/data[319] ), 
    .C1(\tlc0/n12_adj_49113 ), .B1(\tlc0/n406 ), .A1(\tlc0/n12_adj_49710 ), 
    .D0(\tlc0/data[318] ), .C0(\tlc0/data[319] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154799 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[319] ), 
    .F0(\tlc0/n313_adj_50023 ), .F1(\tlc0/n222_adj_50145 ));
  SLICE_4073 SLICE_4073( .D0(\tlc0/n176453 ), .C0(\tlc0/n176783 ), 
    .B0(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n173212 ));
  SLICE_4075 SLICE_4075( .DI1(\tlc0/n128866[0] ), .D1(\tlc0/n16_adj_50167 ), 
    .C1(\tlc0/n54937[0] ), .B1(\tlc0/n54943[0] ), .A1(\tlc0/n15_adj_50496 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[487] ), 
    .B0(\tlc0/data[486] ), .CE(\tlc0/n154156 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[487] ), .F0(\tlc0/n481 ), .F1(\tlc0/n128866[0] ));
  SLICE_4076 SLICE_4076( .DI1(\tlc0/n127984[0] ), .D1(\tlc0/n54153[0] ), 
    .C1(\tlc0/n15_adj_49730 ), .B1(\tlc0/n54159[0] ), 
    .A1(\tlc0/n16_adj_50549 ), .C0(\tlc0/data[505] ), .B0(\tlc0/data[504] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/n154105 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[505] ), .F0(\tlc0/n499 ), .F1(\tlc0/n127984[0] ));
  SLICE_4078 SLICE_4078( .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176657 ), 
    .A0(\tlc0/n176303 ), .F0(\tlc0/n172759 ));
  SLICE_4079 SLICE_4079( .C0(\tlc0/n176603 ), .B0(\tlc0/n176285 ), 
    .A0(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n172729 ));
  SLICE_4080 SLICE_4080( .D0(\tlc0/n175937 ), .C0(\tlc0/n176927 ), 
    .A0(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n172669 ));
  SLICE_4081 SLICE_4081( .C0(\tlc0/n176795 ), .B0(\tlc0/n176447 ), 
    .A0(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n173206 ));
  SLICE_4084 SLICE_4084( .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176879 ), 
    .A0(\tlc0/n175979 ), .F0(\tlc0/n172684 ));
  SLICE_4087 SLICE_4087( .DI1(\tlc0/n229_adj_49351 ), 
    .D1(\tlc0/n12_adj_49362 ), .C1(\tlc0/data[203] ), .B1(\tlc0/n10 ), 
    .A1(\tlc0/n16_adj_49364 ), .D0(\tlc0/data[203] ), .B0(\tlc0/data[202] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172014 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[203] ), 
    .F0(\tlc0/n199 ), .F1(\tlc0/n229_adj_49351 ));
  SLICE_4088 SLICE_4088( .DI1(\tlc0/n127886[0] ), .D1(\tlc0/n54153[0] ), 
    .C1(\tlc0/n15_adj_49730 ), .B1(\tlc0/n54159[0] ), 
    .A1(\tlc0/n16_adj_50552 ), .D0(\tlc0/sr_bit_counter[0] ), 
    .B0(\tlc0/data[506] ), .A0(\tlc0/data[507] ), .CE(\tlc0/n154161 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[507] ), .F0(\tlc0/n500 ), 
    .F1(\tlc0/n127886[0] ));
  SLICE_4089 SLICE_4089( .DI1(\tlc0/n249_adj_49234 ), .D1(\tlc0/data[200] ), 
    .C1(\tlc0/n12_adj_49100 ), .B1(\tlc0/n12_adj_49362 ), 
    .A1(\tlc0/n16_adj_49364 ), .D0(\tlc0/sr_bit_counter[0] ), 
    .C0(\tlc0/data[201] ), .A0(\tlc0/data[200] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172086 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[200] ), 
    .F0(\tlc0/n198_adj_49410 ), .F1(\tlc0/n249_adj_49234 ));
  SLICE_4090 SLICE_4090( .DI1(\tlc0/n127739[0] ), .D1(\tlc0/n16_adj_50551 ), 
    .C1(\tlc0/n54159[0] ), .B1(\tlc0/n54153[0] ), .A1(\tlc0/n15_adj_49728 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[510] ), 
    .B0(\tlc0/data[511] ), .CE(\tlc0/n154310 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[510] ), .F0(\tlc0/n503 ), .F1(\tlc0/n127739[0] ));
  SLICE_4093 SLICE_4093( .DI1(\tlc0/n173_adj_49391 ), .D1(\tlc0/n9_adj_49321 ), 
    .C1(\tlc0/data[95] ), .A1(\tlc0/n19_adj_49288 ), .D0(\tlc0/data[95] ), 
    .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[94] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155018 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[95] ), .F0(\tlc0/n90 ), .F1(\tlc0/n173_adj_49391 ));
  SLICE_4094 SLICE_4094( .DI1(\tlc0/n128817[0] ), .D1(\tlc0/n54937[0] ), 
    .C1(\tlc0/n54943[0] ), .B1(\tlc0/n15_adj_50513 ), 
    .A1(\tlc0/n16_adj_50149 ), .D0(\tlc0/data[488] ), .C0(\tlc0/data[489] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/n154102 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[488] ), .F0(\tlc0/n484 ), .F1(\tlc0/n128817[0] ));
  SLICE_4095 SLICE_4095( .DI1(\tlc0/n262 ), .D1(\tlc0/data[227] ), 
    .C1(\tlc0/n10_adj_49385 ), .B1(\tlc0/n12_adj_49601 ), .A1(\tlc0/n351 ), 
    .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[226] ), 
    .A0(\tlc0/data[227] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154962 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[227] ), .F0(\tlc0/n223_adj_49620 ), 
    .F1(\tlc0/n262 ));
  SLICE_4097 SLICE_4097( .DI1(\tlc0/n272 ), .D1(\tlc0/n12_adj_49594 ), 
    .C1(\tlc0/n351 ), .B1(\tlc0/data[225] ), .A1(\tlc0/n10_adj_49385 ), 
    .D0(\tlc0/data[225] ), .B0(\tlc0/data[224] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154964 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[225] ), 
    .F0(\tlc0/n222_adj_49624 ), .F1(\tlc0/n272 ));
  SLICE_4098 SLICE_4098( .DI1(\tlc0/n226_adj_50554 ), .D1(\tlc0/data[339] ), 
    .C1(\tlc0/n352 ), .B1(\tlc0/n12_adj_49228 ), .A1(\tlc0/n10_adj_49385 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[339] ), 
    .B0(\tlc0/data[338] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154820 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[339] ), .F0(\tlc0/n335 ), 
    .F1(\tlc0/n226_adj_50554 ));
  SLICE_4101 SLICE_4101( .DI1(\tlc0/n216_adj_50512 ), .D1(\tlc0/data[350] ), 
    .C1(\tlc0/n12_adj_49241 ), .B1(\tlc0/n12_adj_49113 ), .A1(\tlc0/n352 ), 
    .C0(\tlc0/data[350] ), .B0(\tlc0/data[351] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154838 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[350] ), 
    .F0(\tlc0/n345 ), .F1(\tlc0/n216_adj_50512 ));
  SLICE_4102 SLICE_4102( .DI1(\tlc0/n274_adj_50060 ), .D1(\tlc0/data[248] ), 
    .C1(\tlc0/n12_adj_49100 ), .B1(\tlc0/n14_adj_49416 ), .A1(\tlc0/n8 ), 
    .C0(\tlc0/data[249] ), .B0(\tlc0/data[248] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154882 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[248] ), 
    .F0(\tlc0/n244_adj_50472 ), .F1(\tlc0/n274_adj_50060 ));
  SLICE_4111 SLICE_4111( .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176681 ), 
    .B0(\tlc0/n176573 ), .F0(\tlc0/n173305 ));
  SLICE_4112 SLICE_4112( .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176873 ), 
    .A0(\tlc0/n176411 ), .F0(\tlc0/n173149 ));
  SLICE_4116 SLICE_4116( .DI1(\tlc0/n254_adj_50156 ), 
    .D1(\tlc0/n14_adj_49416 ), .C1(\tlc0/data[251] ), .B1(\tlc0/n10 ), 
    .A1(\tlc0/n8 ), .D0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[251] ), 
    .A0(\tlc0/data[250] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154867 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[251] ), .F0(\tlc0/n245_adj_50471 ), 
    .F1(\tlc0/n254_adj_50156 ));
  SLICE_4117 SLICE_4117( .DI1(\tlc0/n242_adj_50244 ), 
    .D1(\tlc0/n12_adj_49621 ), .C1(\tlc0/data[310] ), .B1(\tlc0/n406 ), 
    .A1(\tlc0/n9 ), .C0(\tlc0/data[311] ), .B0(\tlc0/data[310] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154787 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[310] ), 
    .F0(\tlc0/n306 ), .F1(\tlc0/n242_adj_50244 ));
  SLICE_4118 SLICE_4118( .DI1(\tlc0/n188 ), .D1(\tlc0/data[430] ), 
    .C1(\tlc0/n12_adj_49113 ), .B1(\tlc0/n10_adj_49317 ), 
    .A1(\tlc0/n14_adj_49366 ), .D0(\tlc0/data[431] ), .C0(\tlc0/data[430] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172036 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[430] ), 
    .F0(\tlc0/n425 ), .F1(\tlc0/n188 ));
  SLICE_4121 SLICE_4121( .DI1(\tlc0/n216_adj_50421 ), .D1(\tlc0/data[347] ), 
    .C1(\tlc0/n12_adj_49228 ), .B1(\tlc0/n352 ), .A1(\tlc0/n8 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[347] ), 
    .A0(\tlc0/data[346] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154833 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[347] ), .F0(\tlc0/n342 ), 
    .F1(\tlc0/n216_adj_50421 ));
  SLICE_4123 SLICE_4123( .DI1(\tlc0/n242_adj_50570 ), .D1(\tlc0/data[307] ), 
    .C1(\tlc0/n406 ), .B1(\tlc0/n12_adj_49710 ), .A1(\tlc0/n10_adj_49385 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[306] ), 
    .A0(\tlc0/data[307] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154783 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[307] ), .F0(\tlc0/n303_adj_49754 ), 
    .F1(\tlc0/n242_adj_50570 ));
  SLICE_4125 SLICE_4125( .DI1(\tlc0/n262_adj_50643 ), 
    .D1(\tlc0/n10_adj_49385 ), .C1(\tlc0/data[304] ), 
    .B1(\tlc0/n12_adj_49521 ), .A1(\tlc0/n406 ), .D0(\tlc0/data[304] ), 
    .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[305] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154778 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[304] ), .F0(\tlc0/n302 ), .F1(\tlc0/n262_adj_50643 ));
  SLICE_4126 SLICE_4126( .DI1(\tlc0/n254_adj_50375 ), .D1(\tlc0/data[254] ), 
    .C1(\tlc0/n10_adj_49317 ), .B1(\tlc0/n14_adj_49416 ), 
    .A1(\tlc0/n12_adj_49113 ), .D0(\tlc0/sr_bit_counter[0] ), 
    .C0(\tlc0/data[254] ), .A0(\tlc0/data[255] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154855 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[254] ), 
    .F0(\tlc0/n248_adj_50468 ), .F1(\tlc0/n254_adj_50375 ));
  SLICE_4127 SLICE_4127( .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176735 ), 
    .A0(\tlc0/n176489 ), .F0(\tlc0/n173257 ));
  SLICE_4128 SLICE_4128( .C0(\tlc0/n176855 ), .B0(\tlc0/sr_bit_counter[2] ), 
    .A0(\tlc0/n176423 ), .F0(\tlc0/n173161 ));
  SLICE_4133 SLICE_4133( .DI1(\tlc0/n153926 ), .D1(\tlc0/data[470] ), 
    .C1(\tlc0/n88_adj_50785 ), .B1(\tlc0/n154127 ), .A1(\tlc0/n153918 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[470] ), 
    .B0(\tlc0/data[471] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154998 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[470] ), .F0(\tlc0/n465 ), 
    .F1(\tlc0/n153926 ));
  SLICE_4134 SLICE_4134( .DI1(\tlc0/n250_adj_49897 ), 
    .D1(\tlc0/n12_adj_49325 ), .C1(\tlc0/n16_adj_49326 ), 
    .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/data[320] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[321] ), 
    .A0(\tlc0/data[320] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172068 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[320] ), .F0(\tlc0/n319 ), 
    .F1(\tlc0/n250_adj_49897 ));
  SLICE_4135 SLICE_4135( .DI1(\tlc0/n153924 ), .D1(\tlc0/n153918 ), 
    .C1(\tlc0/n154127 ), .B1(\tlc0/n99_adj_50407 ), .A1(\tlc0/data[466] ), 
    .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[466] ), 
    .A0(\tlc0/data[467] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154988 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[466] ), .F0(\tlc0/n462 ), 
    .F1(\tlc0/n153924 ));
  SLICE_4136 SLICE_4136( .DI1(\tlc0/n230 ), .D1(\tlc0/n16_adj_49326 ), 
    .C1(\tlc0/n10 ), .B1(\tlc0/n12_adj_49325 ), .A1(\tlc0/data[323] ), 
    .D0(\tlc0/data[323] ), .C0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[322] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172002 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[323] ), .F0(\tlc0/n320 ), 
    .F1(\tlc0/n230 ));
  SLICE_4137 SLICE_4137( .DI1(\tlc0/n153928 ), .D1(\tlc0/n153918 ), 
    .C1(\tlc0/data[465] ), .B1(\tlc0/n99_adj_50371 ), .A1(\tlc0/n154127 ), 
    .D0(\tlc0/data[465] ), .B0(\tlc0/data[464] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154987 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[465] ), 
    .F0(\tlc0/n461 ), .F1(\tlc0/n153928 ));
  SLICE_4138 SLICE_4138( .DI1(\tlc0/n220_adj_49345 ), .D1(\tlc0/data[327] ), 
    .C1(\tlc0/n16_adj_49314 ), .B1(\tlc0/n12_adj_49325 ), .A1(\tlc0/n10 ), 
    .D0(\tlc0/data[327] ), .C0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[326] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172003 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[327] ), .F0(\tlc0/n323 ), 
    .F1(\tlc0/n220_adj_49345 ));
  SLICE_4139 SLICE_4139( .C0(\tlc0/n176633 ), .B0(\tlc0/sr_bit_counter[2] ), 
    .A0(\tlc0/n176279 ), .F0(\tlc0/n172723 ));
  SLICE_4142 SLICE_4142( .D0(\tlc0/n176915 ), .C0(\tlc0/sr_bit_counter[2] ), 
    .A0(\tlc0/n175955 ), .F0(\tlc0/n172678 ));
  SLICE_4145 SLICE_4145( .DI1(\tlc0/n130979[0] ), .D1(\tlc0/n57359[0] ), 
    .C1(\tlc0/n18_adj_49673 ), .B1(\tlc0/n57356[0] ), 
    .A1(\tlc0/n17_adj_49744 ), .C0(\tlc0/data[438] ), .B0(\tlc0/data[439] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/n154332 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[438] ), .F0(\tlc0/n433 ), .F1(\tlc0/n130979[0] ));
  SLICE_4146 SLICE_4146( .DI1(\tlc0/n204_adj_49474 ), .D1(\tlc0/data[456] ), 
    .C1(\tlc0/n8 ), .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/n14_adj_49359 ), 
    .D0(\tlc0/data[457] ), .C0(\tlc0/data[456] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154974 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[456] ), 
    .F0(\tlc0/n453 ), .F1(\tlc0/n204_adj_49474 ));
  SLICE_4151 SLICE_4151( .DI1(\tlc0/n183_adj_49357 ), .D1(\tlc0/data[91] ), 
    .C1(\tlc0/n9_adj_49321 ), .B1(\tlc0/n10 ), .A1(\tlc0/n8 ), 
    .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[90] ), .A0(\tlc0/data[91] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155033 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[91] ), .F0(\tlc0/n87 ), .F1(\tlc0/n183_adj_49357 ));
  SLICE_4152 SLICE_4152( .DI1(\tlc0/n184_adj_49470 ), .D1(\tlc0/data[459] ), 
    .C1(\tlc0/n8 ), .B1(\tlc0/n14_adj_49359 ), .A1(\tlc0/n10 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[459] ), 
    .A0(\tlc0/data[458] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154978 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[459] ), .F0(\tlc0/n454 ), 
    .F1(\tlc0/n184_adj_49470 ));
  SLICE_4153 SLICE_4153( .D0(\tlc0/n176267 ), .C0(\tlc0/n176759 ), 
    .A0(\tlc0/sr_bit_counter[2] ), .F0(\tlc0/n172708 ));
  SLICE_4155 SLICE_4155( .DI1(\tlc0/n193_adj_49342 ), .D1(\tlc0/n9_adj_49361 ), 
    .C1(\tlc0/n9_adj_49321 ), .B1(\tlc0/data[89] ), .A1(\tlc0/n8 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[88] ), .A0(\tlc0/data[89] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155042 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[89] ), .F0(\tlc0/n86 ), .F1(\tlc0/n193_adj_49342 ));
  SLICE_4156 SLICE_4156( .DI1(\tlc0/n184_adj_49459 ), .D1(\tlc0/data[462] ), 
    .C1(\tlc0/n12_adj_49113 ), .B1(\tlc0/n10_adj_49317 ), 
    .A1(\tlc0/n14_adj_49359 ), .D0(\tlc0/sr_bit_counter[0] ), 
    .B0(\tlc0/data[463] ), .A0(\tlc0/data[462] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154983 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[462] ), 
    .F0(\tlc0/n457 ), .F1(\tlc0/n184_adj_49459 ));
  SLICE_4158 SLICE_4158( .D0(\tlc0/sr_bit_counter[2] ), .C0(\tlc0/n176885 ), 
    .B0(\tlc0/n175961 ), .F0(\tlc0/n172681 ));
  SLICE_4161 SLICE_4161( .DI1(\tlc0/n225_adj_49276 ), .D1(\tlc0/data[102] ), 
    .C1(\tlc0/n154509 ), .B1(\tlc0/n15_adj_49275 ), .A1(\tlc0/n9 ), 
    .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[103] ), 
    .A0(\tlc0/data[102] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172019 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[102] ), .F0(\tlc0/n99_adj_49680 ), 
    .F1(\tlc0/n225_adj_49276 ));
  SLICE_4162 SLICE_4162( .DI1(\tlc0/n274_adj_49975 ), .D1(\tlc0/data[241] ), 
    .C1(\tlc0/n10_adj_49385 ), .B1(\tlc0/n14_adj_49416 ), 
    .A1(\tlc0/n9_adj_49361 ), .C0(\tlc0/data[241] ), .B0(\tlc0/data[240] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154901 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[241] ), 
    .F0(\tlc0/n237_adj_50417 ), .F1(\tlc0/n274_adj_49975 ));
  SLICE_4164 SLICE_4164( .DI1(\tlc0/n264_adj_49988 ), .D1(\tlc0/data[243] ), 
    .C1(\tlc0/n14_adj_49416 ), .B1(\tlc0/n10 ), .A1(\tlc0/n10_adj_49385 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[242] ), 
    .A0(\tlc0/data[243] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154897 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[243] ), .F0(\tlc0/n238_adj_50416 ), 
    .F1(\tlc0/n264_adj_49988 ));
  SLICE_4165 SLICE_4165( .DI1(\tlc0/n131126[0] ), .D1(\tlc0/n57359[0] ), 
    .C1(\tlc0/n18_adj_49763 ), .B1(\tlc0/n57356[0] ), 
    .A1(\tlc0/n17_adj_49738 ), .C0(\tlc0/data[434] ), .B0(\tlc0/data[435] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/n154336 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[435] ), .F0(\tlc0/n430 ), .F1(\tlc0/n131126[0] ));
  SLICE_4166 SLICE_4166( .DI1(\tlc0/n254_adj_50056 ), .D1(\tlc0/data[247] ), 
    .C1(\tlc0/n9 ), .B1(\tlc0/n10 ), .A1(\tlc0/n14_adj_49416 ), 
    .D0(\tlc0/data[246] ), .C0(\tlc0/data[247] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154884 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[247] ), 
    .F0(\tlc0/n241_adj_50414 ), .F1(\tlc0/n254_adj_50056 ));
  SLICE_4167 SLICE_4167( .DI1(\tlc0/n223 ), .D1(\tlc0/n11_adj_49818 ), 
    .C1(\tlc0/n10 ), .B1(\tlc0/n10_adj_49816 ), .A1(\tlc0/data[287] ), 
    .C0(\tlc0/data[286] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[287] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154757 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[287] ), .F0(\tlc0/n282_adj_49872 ), 
    .F1(\tlc0/n223 ));
  SLICE_4170 SLICE_4170( .DI1(\tlc0/n230_adj_50563 ), .D1(\tlc0/data[329] ), 
    .C1(\tlc0/n16_adj_49338 ), .B1(\tlc0/n12_adj_49325 ), 
    .A1(\tlc0/n9_adj_49361 ), .D0(\tlc0/sr_bit_counter[0] ), 
    .C0(\tlc0/data[329] ), .B0(\tlc0/data[328] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172051 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[329] ), 
    .F0(\tlc0/n326 ), .F1(\tlc0/n230_adj_50563 ));
  SLICE_4171 SLICE_4171( .DI1(\tlc0/n225_adj_49308 ), .D1(\tlc0/data[99] ), 
    .C1(\tlc0/n10_adj_49385 ), .B1(\tlc0/n15_adj_49404 ), .A1(\tlc0/n154509 ), 
    .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[98] ), .A0(\tlc0/data[99] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172001 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[99] ), .F0(\tlc0/n96 ), .F1(\tlc0/n225_adj_49308 ));
  SLICE_4172 SLICE_4172( .DI1(\tlc0/n220_adj_49339 ), .D1(\tlc0/data[331] ), 
    .C1(\tlc0/n12_adj_49325 ), .B1(\tlc0/n10 ), .A1(\tlc0/n16_adj_49338 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[331] ), 
    .A0(\tlc0/data[330] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172004 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[331] ), .F0(\tlc0/n327 ), 
    .F1(\tlc0/n220_adj_49339 ));
  SLICE_4173 SLICE_4173( .DI1(\tlc0/n235_adj_49235 ), .D1(\tlc0/data[97] ), 
    .C1(\tlc0/n15_adj_49310 ), .B1(\tlc0/n154509 ), .A1(\tlc0/n10_adj_49385 ), 
    .C0(\tlc0/data[97] ), .B0(\tlc0/data[96] ), .A0(\tlc0/sr_bit_counter[0] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172046 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[97] ), .F0(\tlc0/n95 ), .F1(\tlc0/n235_adj_49235 ));
  SLICE_4174 SLICE_4174( .DI1(\tlc0/n210_adj_49328 ), .D1(\tlc0/data[335] ), 
    .C1(\tlc0/n12_adj_49325 ), .B1(\tlc0/n16_adj_49327 ), .A1(\tlc0/n10 ), 
    .C0(\tlc0/data[334] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[335] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172005 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[335] ), .F0(\tlc0/n330 ), 
    .F1(\tlc0/n210_adj_49328 ));
  SLICE_4177 SLICE_4177( .DI1(\tlc0/n236_adj_50431 ), .D1(\tlc0/data[344] ), 
    .C1(\tlc0/n8 ), .B1(\tlc0/n12_adj_49262 ), .A1(\tlc0/n352 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[344] ), 
    .A0(\tlc0/data[345] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154828 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[344] ), .F0(\tlc0/n341 ), 
    .F1(\tlc0/n236_adj_50431 ));
  SLICE_4181 SLICE_4181( .DI1(\tlc0/n225_adj_49499 ), .D1(\tlc0/data[302] ), 
    .C1(\tlc0/n10_adj_49317 ), .B1(\tlc0/n11_adj_49181 ), 
    .A1(\tlc0/n10_adj_49101 ), .C0(\tlc0/data[302] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[303] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154776 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[302] ), .F0(\tlc0/n298 ), .F1(\tlc0/n225_adj_49499 ));
  SLICE_4182 SLICE_4182( .DI1(\tlc0/n252_adj_50495 ), .D1(\tlc0/n406 ), 
    .C1(\tlc0/data[312] ), .B1(\tlc0/n8 ), .A1(\tlc0/n12_adj_49521 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[313] ), 
    .A0(\tlc0/data[312] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154789 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[312] ), .F0(\tlc0/n309 ), 
    .F1(\tlc0/n252_adj_50495 ));
  SLICE_4183 SLICE_4183( .DI1(\tlc0/n225_adj_50698 ), .D1(\tlc0/data[299] ), 
    .C1(\tlc0/n10_adj_49101 ), .B1(\tlc0/n11_adj_49102 ), .A1(\tlc0/n10 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[299] ), 
    .A0(\tlc0/data[298] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154773 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[299] ), .F0(\tlc0/n295_adj_49649 ), 
    .F1(\tlc0/n225_adj_50698 ));
  SLICE_4184 SLICE_4184( .DI1(\tlc0/n242_adj_50480 ), .D1(\tlc0/n406 ), 
    .C1(\tlc0/data[314] ), .B1(\tlc0/n8 ), .A1(\tlc0/n12_adj_49621 ), 
    .D0(\tlc0/data[314] ), .C0(\tlc0/data[315] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154792 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[314] ), 
    .F0(\tlc0/n310_adj_50331 ), .F1(\tlc0/n242_adj_50480 ));
  SLICE_4185 SLICE_4185( .DI1(\tlc0/n235 ), .D1(\tlc0/n11_adj_49102 ), 
    .C1(\tlc0/data[297] ), .B1(\tlc0/n10_adj_49101 ), .A1(\tlc0/n9_adj_49361 ), 
    .D0(\tlc0/data[297] ), .B0(\tlc0/data[296] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154770 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[297] ), 
    .F0(\tlc0/n294 ), .F1(\tlc0/n235 ));
  SLICE_4186 SLICE_4186( .DI1(\tlc0/n130881[0] ), .D1(\tlc0/n18_adj_49673 ), 
    .C1(\tlc0/n57356[0] ), .B1(\tlc0/n57359[0] ), .A1(\tlc0/n17_adj_49928 ), 
    .C0(\tlc0/data[440] ), .B0(\tlc0/data[441] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/n154111 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[440] ), .F0(\tlc0/n436 ), .F1(\tlc0/n130881[0] ));
  SLICE_4188 SLICE_4188( .DI1(\tlc0/n130783[0] ), .D1(\tlc0/n57359[0] ), 
    .C1(\tlc0/n17_adj_49936 ), .B1(\tlc0/n57356[0] ), 
    .A1(\tlc0/n18_adj_49673 ), .D0(\tlc0/data[442] ), .B0(\tlc0/data[443] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/n154333 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[442] ), .F0(\tlc0/n437 ), .F1(\tlc0/n130783[0] ));
  SLICE_4190 SLICE_4190( .DI1(\tlc0/n262_adj_49674 ), .D1(\tlc0/n8 ), 
    .C1(\tlc0/n12_adj_49594 ), .B1(\tlc0/n351 ), .A1(\tlc0/data[233] ), 
    .D0(\tlc0/data[233] ), .C0(\tlc0/data[232] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154943 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[233] ), 
    .F0(\tlc0/n229_adj_50220 ), .F1(\tlc0/n262_adj_49674 ));
  SLICE_4191 SLICE_4191( .DI1(\tlc0/n153934 ), .D1(\tlc0/data[478] ), 
    .C1(\tlc0/n77 ), .B1(\tlc0/n154127 ), .A1(\tlc0/n153918 ), 
    .C0(\tlc0/data[479] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[478] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155011 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[478] ), .F0(\tlc0/n472 ), 
    .F1(\tlc0/n153934 ));
  SLICE_4193 SLICE_4193( .DI1(\tlc0/n252_adj_49669 ), .D1(\tlc0/n351 ), 
    .C1(\tlc0/data[238] ), .B1(\tlc0/n12_adj_49598 ), 
    .A1(\tlc0/n12_adj_49113 ), .C0(\tlc0/data[239] ), .B0(\tlc0/data[238] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154917 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[238] ), 
    .F0(\tlc0/n233_adj_49907 ), .F1(\tlc0/n252_adj_49669 ));
  SLICE_4194 SLICE_4194( .DI1(\tlc0/n252_adj_49709 ), .D1(\tlc0/data[235] ), 
    .C1(\tlc0/n351 ), .B1(\tlc0/n8 ), .A1(\tlc0/n12_adj_49601 ), 
    .D0(\tlc0/data[235] ), .C0(\tlc0/data[234] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154930 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[235] ), 
    .F0(\tlc0/n230_adj_50208 ), .F1(\tlc0/n252_adj_49709 ));
  SLICE_4196 SLICE_4196( .DI1(\tlc0/n218_adj_49701 ), .D1(\tlc0/data[416] ), 
    .C1(\tlc0/n14_adj_49366 ), .B1(\tlc0/n12_adj_49100 ), 
    .A1(\tlc0/n10_adj_49385 ), .D0(\tlc0/data[417] ), .C0(\tlc0/data[416] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n172080 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[416] ), 
    .F0(\tlc0/n414 ), .F1(\tlc0/n218_adj_49701 ));
  SLICE_4197 SLICE_4197( .DI1(\tlc0/n193_adj_49290 ), .D1(\tlc0/data[86] ), 
    .C1(\tlc0/n9 ), .B1(\tlc0/n9_adj_49321 ), .A1(\tlc0/n10_adj_49317 ), 
    .C0(\tlc0/data[86] ), .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[87] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155045 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[86] ), .F0(\tlc0/n83_adj_49918 ), 
    .F1(\tlc0/n193_adj_49290 ));
  SLICE_4198 SLICE_4198( .DI1(\tlc0/n208_adj_49685 ), 
    .D1(\tlc0/n10_adj_49317 ), .C1(\tlc0/n14_adj_49366 ), 
    .B1(\tlc0/n10_adj_49385 ), .A1(\tlc0/data[418] ), .D0(\tlc0/data[419] ), 
    .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[418] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172034 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[418] ), .F0(\tlc0/n415 ), .F1(\tlc0/n208_adj_49685 ));
  SLICE_4199 SLICE_4199( .DI1(\tlc0/n203_adj_49249 ), 
    .D1(\tlc0/n10_adj_49317 ), .C1(\tlc0/n9_adj_49321 ), 
    .B1(\tlc0/n10_adj_49385 ), .A1(\tlc0/data[82] ), .D0(\tlc0/data[83] ), 
    .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[82] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155049 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[82] ), .F0(\tlc0/n80_adj_49921 ), 
    .F1(\tlc0/n203_adj_49249 ));
  SLICE_4200 SLICE_4200( .DI1(\tlc0/n127592[0] ), .D1(\tlc0/n78825[0] ), 
    .C1(\tlc0/n158380 ), .B1(\tlc0/n78831[0] ), .A1(\tlc0/n14_adj_50401 ), 
    .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[513] ), 
    .A0(\tlc0/data[512] ), .CE(\tlc0/n154169 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[513] ), .F0(\tlc0/n512 ), .F1(\tlc0/n127592[0] ));
  SLICE_4201 SLICE_4201( .DI1(\tlc0/n213 ), .D1(\tlc0/n12_adj_49100 ), 
    .C1(\tlc0/data[80] ), .B1(\tlc0/n9_adj_49321 ), .A1(\tlc0/n10_adj_49385 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[81] ), .A0(\tlc0/data[80] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155052 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[80] ), .F0(\tlc0/n79_adj_49926 ), .F1(\tlc0/n213 ));
  SLICE_4202 SLICE_4202( .DI1(\tlc0/n127543[0] ), .D1(\tlc0/n158380 ), 
    .C1(\tlc0/n78825[0] ), .B1(\tlc0/n78831[0] ), .A1(\tlc0/n14_adj_50355 ), 
    .C0(\tlc0/data[514] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[515] ), .CE(\tlc0/n154300 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[514] ), .F0(\tlc0/n513 ), .F1(\tlc0/n127543[0] ));
  SLICE_4203 SLICE_4203( .DI1(\tlc0/n226 ), .D1(\tlc0/data[342] ), 
    .C1(\tlc0/n9 ), .B1(\tlc0/n12_adj_49241 ), .A1(\tlc0/n352 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[342] ), 
    .A0(\tlc0/data[343] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154826 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[342] ), .F0(\tlc0/n338 ), 
    .F1(\tlc0/n226 ));
  SLICE_4205 SLICE_4205( .DI1(\tlc0/n129062[0] ), .D1(\tlc0/n54937[0] ), 
    .C1(\tlc0/n16_adj_50167 ), .B1(\tlc0/n54943[0] ), .A1(\tlc0/n158574 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[483] ), 
    .B0(\tlc0/data[482] ), .CE(\tlc0/n154109 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[483] ), .F0(\tlc0/n478 ), .F1(\tlc0/n129062[0] ));
  SLICE_4206 SLICE_4206( .DI1(\tlc0/n127298[0] ), .D1(\tlc0/n78825[0] ), 
    .C1(\tlc0/n14_adj_50406 ), .B1(\tlc0/n78831[0] ), .A1(\tlc0/n158380 ), 
    .C0(\tlc0/data[519] ), .B0(\tlc0/data[518] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/n177140 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[519] ), .F0(\tlc0/n516 ), .F1(\tlc0/n127298[0] ));
  SLICE_4209 SLICE_4209( .DI1(\tlc0/n240_adj_49999 ), .D1(\tlc0/n9 ), 
    .C1(\tlc0/n387 ), .B1(\tlc0/n10 ), .A1(\tlc0/data[263] ), 
    .D0(\tlc0/data[263] ), .C0(\tlc0/data[262] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154772 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[263] ), 
    .F0(\tlc0/n260_adj_49631 ), .F1(\tlc0/n240_adj_49999 ));
  SLICE_4210 SLICE_4210( .DI1(\tlc0/n243_adj_50891 ), .D1(\tlc0/data[281] ), 
    .C1(\tlc0/n9_adj_49361 ), .B1(\tlc0/n11_adj_49845 ), 
    .A1(\tlc0/n10_adj_49816 ), .C0(\tlc0/data[280] ), .B0(\tlc0/data[281] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154746 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[281] ), 
    .F0(\tlc0/n278_adj_50012 ), .F1(\tlc0/n243_adj_50891 ));
  SLICE_4211 SLICE_4211( .DI1(\tlc0/n260_adj_50540 ), .D1(\tlc0/data[258] ), 
    .C1(\tlc0/n10_adj_49317 ), .B1(\tlc0/n387 ), .A1(\tlc0/n10_adj_49385 ), 
    .D0(\tlc0/sr_bit_counter[0] ), .C0(\tlc0/data[258] ), 
    .B0(\tlc0/data[259] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154830 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[258] ), .F0(\tlc0/n257_adj_49622 ), 
    .F1(\tlc0/n260_adj_50540 ));
  SLICE_4212 SLICE_4212( .DI1(\tlc0/n243_adj_49277 ), .D1(\tlc0/data[282] ), 
    .C1(\tlc0/n10_adj_49317 ), .B1(\tlc0/n10_adj_49816 ), 
    .A1(\tlc0/n11_adj_49845 ), .D0(\tlc0/sr_bit_counter[0] ), 
    .B0(\tlc0/data[283] ), .A0(\tlc0/data[282] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154751 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[282] ), 
    .F0(\tlc0/n279_adj_50011 ), .F1(\tlc0/n243_adj_49277 ));
  SLICE_4213 SLICE_4213( .DI1(\tlc0/n260_adj_50539 ), .D1(\tlc0/n9_adj_49361 ), 
    .C1(\tlc0/n387 ), .B1(\tlc0/n10_adj_49385 ), .A1(\tlc0/data[257] ), 
    .D0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[257] ), 
    .A0(\tlc0/data[256] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154831 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[257] ), .F0(\tlc0/n256_adj_49623 ), 
    .F1(\tlc0/n260_adj_50539 ));
  SLICE_4214 SLICE_4214( .DI1(\tlc0/n188_adj_49664 ), .D1(\tlc0/data[423] ), 
    .C1(\tlc0/n10 ), .B1(\tlc0/n14_adj_49366 ), .A1(\tlc0/n9 ), 
    .C0(\tlc0/data[423] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[422] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172012 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[423] ), .F0(\tlc0/n418_adj_49996 ), 
    .F1(\tlc0/n188_adj_49664 ));
  SLICE_4217 SLICE_4217( .DI1(\tlc0/n129160[0] ), .D1(\tlc0/n54943[0] ), 
    .C1(\tlc0/n158574 ), .B1(\tlc0/n16_adj_50160 ), .A1(\tlc0/n54937[0] ), 
    .C0(\tlc0/data[481] ), .B0(\tlc0/data[480] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/n154108 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[481] ), .F0(\tlc0/n477 ), .F1(\tlc0/n129160[0] ));
  SLICE_4219 SLICE_4219( .DI1(\tlc0/n183_adj_49186 ), 
    .D1(\tlc0/n10_adj_49317 ), .C1(\tlc0/n154481 ), .B1(\tlc0/n8 ), 
    .A1(\tlc0/data[74] ), .D0(\tlc0/data[75] ), .B0(\tlc0/data[74] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155062 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[74] ), 
    .F0(\tlc0/n72_adj_49972 ), .F1(\tlc0/n183_adj_49186 ));
  SLICE_4222 SLICE_4222( .DI1(\tlc0/n153921 ), .D1(\tlc0/n153918 ), 
    .C1(\tlc0/data[472] ), .B1(\tlc0/n99_adj_50068 ), .A1(\tlc0/n154127 ), 
    .D0(\tlc0/data[473] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[472] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155000 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[472] ), .F0(\tlc0/n468 ), 
    .F1(\tlc0/n153921 ));
  SLICE_4223 SLICE_4223( .DI1(\tlc0/n153920 ), .D1(\tlc0/n153918 ), 
    .C1(\tlc0/data[474] ), .B1(\tlc0/n154127 ), .A1(\tlc0/n88_adj_50298 ), 
    .D0(\tlc0/data[474] ), .B0(\tlc0/data[475] ), 
    .A0(\tlc0/sr_bit_counter[0] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155004 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[474] ), 
    .F0(\tlc0/n469 ), .F1(\tlc0/n153920 ));
  SLICE_4224 SLICE_4224( .DI1(\tlc0/n214_adj_49497 ), .D1(\tlc0/data[448] ), 
    .C1(\tlc0/n14_adj_49359 ), .B1(\tlc0/n10_adj_49385 ), 
    .A1(\tlc0/n12_adj_49100 ), .D0(\tlc0/sr_bit_counter[0] ), 
    .C0(\tlc0/data[449] ), .A0(\tlc0/data[448] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154965 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[448] ), 
    .F0(\tlc0/n446 ), .F1(\tlc0/n214_adj_49497 ));
  SLICE_4225 SLICE_4225( .DI1(\tlc0/n128474[0] ), .D1(\tlc0/n16_adj_50167 ), 
    .C1(\tlc0/n15_adj_50524 ), .B1(\tlc0/n54937[0] ), .A1(\tlc0/n54943[0] ), 
    .C0(\tlc0/data[495] ), .B0(\tlc0/sr_bit_counter[0] ), 
    .A0(\tlc0/data[494] ), .CE(\tlc0/n154149 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[495] ), .F0(\tlc0/n488 ), .F1(\tlc0/n128474[0] ));
  SLICE_4226 SLICE_4226( .DI1(\tlc0/n194_adj_49491 ), 
    .D1(\tlc0/n10_adj_49385 ), .C1(\tlc0/data[451] ), 
    .B1(\tlc0/n14_adj_49359 ), .A1(\tlc0/n10 ), .D0(\tlc0/sr_bit_counter[0] ), 
    .B0(\tlc0/data[451] ), .A0(\tlc0/data[450] ), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n154969 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[451] ), 
    .F0(\tlc0/n447 ), .F1(\tlc0/n194_adj_49491 ));
  SLICE_4227 SLICE_4227( .DI1(\tlc0/n193_adj_49166 ), .D1(\tlc0/data[72] ), 
    .C1(\tlc0/n12_adj_49100 ), .B1(\tlc0/n154481 ), .A1(\tlc0/n8 ), 
    .C0(\tlc0/data[73] ), .B0(\tlc0/sr_bit_counter[0] ), .A0(\tlc0/data[72] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155065 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[72] ), .F0(\tlc0/n71_adj_49979 ), 
    .F1(\tlc0/n193_adj_49166 ));
  SLICE_4228 SLICE_4228( .DI1(\tlc0/n184_adj_49475 ), 
    .D1(\tlc0/n14_adj_49359 ), .C1(\tlc0/data[455] ), .B1(\tlc0/n9 ), 
    .A1(\tlc0/n10 ), .C0(\tlc0/sr_bit_counter[0] ), .B0(\tlc0/data[455] ), 
    .A0(\tlc0/data[454] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154973 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[455] ), .F0(\tlc0/n450 ), 
    .F1(\tlc0/n184_adj_49475 ));
  SLICE_4268 SLICE_4268( .D1(\tlc0/n183_adj_50157 ), 
    .C1(\tlc0/bank_offset[8] ), .B1(\tlc0/n186_adj_50812 ), 
    .D0(\tlc0/bank_offset[8] ), .B0(\tlc0/bank_offset[1] ), 
    .F0(\tlc0/n158235 ), .F1(\tlc0/n246_adj_50809 ));
  SLICE_4277 SLICE_4277( .DI1(\tlc0/n250_adj_50532 ), .D1(\tlc0/data[268] ), 
    .C1(\tlc0/n387 ), .B1(\tlc0/n12_adj_49100 ), .A1(\tlc0/n12_adj_49113 ), 
    .D0(\tlc0/n286 ), .C0(\tlc0/data[268] ), .B0(\tlc0/bank_offset[4] ), 
    .A0(\tlc0/n158273 ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154681 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[268] ), .F0(\tlc0/n173662 ), 
    .F1(\tlc0/n250_adj_50532 ));
  SLICE_4280 SLICE_4280( .DI1(\tlc0/n226_adj_50429 ), .D1(\tlc0/data[345] ), 
    .C1(\tlc0/n352 ), .B1(\tlc0/n8 ), .A1(\tlc0/n12_adj_49242 ), 
    .D0(\tlc0/n154127 ), .C0(\tlc0/n15_adj_49618 ), .B0(\tlc0/n16_adj_49800 ), 
    .A0(\tlc0/data[345] ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154829 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[345] ), .F0(\tlc0/n240_adj_50700 ), 
    .F1(\tlc0/n226_adj_50429 ));
  SLICE_4284 SLICE_4284( .DI1(\tlc0/n231_adj_49610 ), 
    .D1(\tlc0/n14_adj_49207 ), .C1(\tlc0/n230_adj_49238 ), 
    .B1(\tlc0/n7_adj_49236 ), .A1(\tlc0/bank_offset[0] ), 
    .D0(\tlc0/bank_offset[0] ), .C0(\tlc0/bank_offset[9] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154821 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[140] ), .F0(\tlc0/n158285 ), .F1(\tlc0/n231_adj_49610 ));
  SLICE_4293 SLICE_4293( 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[5] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[1] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[5] ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[5] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172404 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[5] ));
  SLICE_4294 SLICE_4294( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[1] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[4] ));
  SLICE_4295 SLICE_4295( .DI1(\tlc0/n203_adj_49259 ), 
    .D1(\tlc0/n12_adj_49100 ), .C1(\tlc0/data[84] ), .B1(\tlc0/n9_adj_49321 ), 
    .A1(\tlc0/n9 ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[10]_2 ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w[10] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155047 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[84] ), .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n11 ), 
    .F1(\tlc0/n203_adj_49259 ));
  SLICE_4297 SLICE_4297( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[5] ), .C1(full_o), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[5] ), .D0(full_o), 
    .B0(\wr_addr_r[0] ), .A0(\wr_addr_p1_r[0] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_nxt_r[0] ), 
    .F1(\wr_encode_grey_o.genblk1[1].bin_val[1] ));
  SLICE_4299 SLICE_4299( .DI1(\tlc0/n193_adj_49360 ), 
    .D1(\tlc0/n12_adj_49113 ), .C1(\tlc0/data[92] ), .B1(\tlc0/n9_adj_49321 ), 
    .A1(\tlc0/n12_adj_49100 ), .B0(full_o), .CE(\tlc0/state_3__N_2519 ), 
    .LSR(\tlc0/n155032 ), .CLK(tlc_sclk_c), .Q1(\tlc0/data[92] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_fifo_en_w ), 
    .F1(\tlc0/n193_adj_49360 ));
  SLICE_4300 SLICE_4300( 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[6] ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[2] )
    , .B1(\wr_addr_p1_r[7] ), 
    .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[1].g_val_z_w[3] )
    , .D0(full_o), .C0(\wr_addr_r[7] ), .A0(\wr_addr_p1_r[7] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_encode_grey_o.genblk1[1].bin_val[3] )
    , .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172372 ));
  SLICE_4302 SLICE_4302( .DI1(n155293), .D1(global_rst), .C1(full_o), 
    .B1(n172172), .C0(full_o), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[2] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_p1_r[2] ), 
    .CLK(smi_nwe_pi_c), .Q1(full_o), 
    .F0(\wr_encode_grey_o.genblk1[0].bin_val[2] ), .F1(n155293));
  SLICE_4303 SLICE_4303( .DI1(\GND_net\000/BUF0 ), .B0(global_rst), 
    .CLK(sys_clk), .Q1(global_rst), .F0(global_rst_N_152), 
    .F1(\GND_net\000/BUF0 ));
  SLICE_4304 SLICE_4304( .DI1(n155255), .C1(global_rst), .B1(frame_sync), 
    .A1(prev_frame_sync), .D0(global_rst), .B0(prev_frame_sync), 
    .A0(frame_sync), .CLK(sys_clk), .Q1(prev_frame_sync), .F0(n44899), 
    .F1(n155255));
  SLICE_4305 SLICE_4305( 
    .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9]/sig_005/FeedThruLUT )
    , .A1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9] ), 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][4] )
    , .C0(\tlc0/n61_adj_50349 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][4] )
    , .CLK(tlc_sclk_c), 
    .Q1(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r[9] )
    , .F0(\tlc0/n175692 ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9]/sig_005/FeedThruLUT ));
  SLICE_4307 SLICE_4307( 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[8] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n47 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[9] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff0_w[10] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n174598 ));
  SLICE_4308 SLICE_4308( 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[8] ), 
    .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n44 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[9] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_diff1_w[10] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n174597 ));
  SLICE_4311 SLICE_4311( .DI1(\tlc0/n167472 ), 
    .D1(\tlc0/color_bit_counter[1] ), .C1(\tlc0/color_bit_counter[0] ), 
    .B1(\tlc0/color_bit_counter[2] ), .C0(\tlc0/color_bit_counter[1] ), 
    .B0(\tlc0/color_bit_counter[0] ), .A0(\tlc0/color_bit_counter[2] ), 
    .CE(\tlc0/n154573 ), .LSR(\tlc0/n154698 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/color_bit_counter[2] ), .F0(\tlc0/n166640 ), .F1(\tlc0/n167472 ));
  SLICE_4312 SLICE_4312( .DI1(\tlc0/n45130[1] ), .C1(\tlc0/state[1] ), 
    .B1(\tlc0/lat_N_49055 ), .A1(\tlc0/state[0] ), .D0(\tlc0/state[1] ), 
    .B0(\tlc0/state[0] ), .CE(\tlc0/n7_adj_49195 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/state[1] ), .F0(\tlc0/n7_adj_49218 ), .F1(\tlc0/n45130[1] ));
  SLICE_4319 SLICE_4319( .DI1(\tlc0/n230_adj_50164 ), 
    .D1(\tlc0/n12_adj_49100 ), .C1(\tlc0/n16_adj_49327 ), 
    .B1(\tlc0/n12_adj_49325 ), .A1(\tlc0/data[332] ), 
    .D0(\tlc0/bank_offset[3] ), .C0(\tlc0/bank_offset[2] ), 
    .B0(\tlc0/n154476 ), .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n172075 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[332] ), .F0(\tlc0/n16_adj_49327 ), 
    .F1(\tlc0/n230_adj_50164 ));
  SLICE_4321 SLICE_4321( 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[2] ));
  SLICE_4323 SLICE_4323( .DI1(\tlc0/n221_adj_49842 ), 
    .D1(\tlc0/bank_offset[0] ), .C1(\tlc0/n11_adj_49237 ), 
    .B1(\tlc0/n230_adj_49238 ), .A1(\tlc0/n7_adj_49236 ), 
    .C0(\tlc0/bank_offset[0] ), .B0(\tlc0/n44_adj_49448 ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n154922 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[139] ), .F0(\tlc0/n6_adj_49312 ), 
    .F1(\tlc0/n221_adj_49842 ));
  SLICE_4327 SLICE_4327( .F0(VCC_net));
  SLICE_4329 SLICE_4329( .DI1(\tlc0/n126416[0] ), .D1(\tlc0/n15_adj_49215 ), 
    .C1(\tlc0/n78041[0] ), .B1(\tlc0/n78047[0] ), .A1(\tlc0/n16 ), 
    .B0(\tlc0/n158745 ), .A0(\tlc0/n154107 ), .CE(\tlc0/n154171 ), 
    .CLK(tlc_sclk_c), .Q1(\tlc0/data[537] ), .F0(\tlc0/n154108 ), 
    .F1(\tlc0/n126416[0] ));
  SLICE_4332 SLICE_4332( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155199 ), 
    .D1(global_rst), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[10]_2 ), 
    .B1(t_rd_fifo_en_w), .A1(\rd_addr_r[10] ), .B0(\rd_addr_r[10] ), 
    .CLK(tlc_sclk_c), .Q1(\rd_addr_r[10] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[10] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155199 ));
  SLICE_4334 SLICE_4334( .DI1(\tlc0/n183_adj_49324 ), .D1(\tlc0/n10 ), 
    .C1(\tlc0/data[87] ), .B1(\tlc0/n9 ), .A1(\tlc0/n9_adj_49321 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] ), 
    .CE(\tlc0/state_3__N_2519 ), .LSR(\tlc0/n155044 ), .CLK(tlc_sclk_c), 
    .Q1(\tlc0/data[87] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[8] ), 
    .F1(\tlc0/n183_adj_49324 ));
  SLICE_4335 SLICE_4335( 
    .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_nxt_r ), 
    .D1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n174598 ), 
    .C1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_chk ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n174597 ), 
    .B0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[9] ), 
    .LSR(global_rst), .CLK(tlc_sclk_c), .Q1(tlc_empty), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/NON_MIX.ADDR_ROUTE[0].chk_addr_r_w ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_nxt_r ));
  SLICE_4337 SLICE_4337( .DI1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155188 ), 
    .D1(t_rd_fifo_en_w), .C1(\rd_sig_rd_p_w[7] ), 
    .B1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_p1_r[7]_2 ), 
    .A1(global_rst), .B0(\rd_sig_rd_p_w[7] ), .CLK(tlc_sclk_c), 
    .Q1(\rd_sig_rd_p_w[7] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1_adj_49074[7] ), 
    .F1(\tlc_data_7__I_0/lscc_fifo_dc_inst/n155188 ));
  SLICE_4341 SLICE_4341( 
    .D0(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_decode_grey_o.genblk1[0].g_val_z_w[3] )
    , .C0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n172130 ), .B0(\wr_addr_r[3] ), 
    .A0(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[6] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n12_adj_49071 ));
  SLICE_4342 SLICE_4342( .B0(\rd_sig_rd_p_w[0] ), 
    .F0(\tlc_data_7__I_0/lscc_fifo_dc_inst/n1[0] ));
  SLICE_4344 SLICE_4344( .F0(GND_net));
  frame_cdc_i0_i0 frame_cdc_i0_i0( .PADDI(frame_sync_pi_c), 
    .CE(global_rst_N_152), .INCLK(sys_clk), .DI0(\frame_cdc[0] ));
  tlc0_sout \tlc0.sout ( .DO0(\tlc0/sout_N_49039 ), 
    .CE(\tlc0/tlc_sclk_c_enable_1 ), .OUTCLK(tlc_sclk_c), .PADDO(tlc_sin_c));
  tlc_sclk_I_0_lscc_pll_inst_u_PLL_B \tlc_sclk_I_0.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_in_c), 
    .FEEDBACK(\tlc_sclk_I_0/lscc_pll_inst/feedback_w ), 
    .RESET_N(global_rst_N_152), 
    .INTFBOUT(\tlc_sclk_I_0/lscc_pll_inst/feedback_w ), .OUTCORE(tlc_sclk_c));

    tlc_data_7__I_0_lscc_fifo_dc_inst_EBR_u_fifo_mem0_NON_MIX_ADDR_ROUTE_1__DATA_ROUTE_0__no_init_u_mem0_ICE_MEM_u_mem0
     
    \tlc_data_7__I_0.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0 
    ( .RADDR8(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] ), 
    .RADDR7(\rd_sig_rd_p_w[7] ), 
    .RADDR6(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] ), 
    .RADDR5(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[5] ), 
    .RADDR4(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] ), 
    .RADDR3(\rd_sig_rd_p_w[3] ), 
    .RADDR2(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] ), 
    .RADDR1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] ), 
    .RADDR0(\rd_sig_rd_p_w[0] ), 
    .WADDR8(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[8] ), 
    .WADDR7(\wr_addr_r[7] ), 
    .WADDR6(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[6] ), 
    .WADDR5(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[5] ), 
    .WADDR4(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[4] ), 
    .WADDR3(\wr_addr_r[3] ), 
    .WADDR2(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[2] ), 
    .WADDR1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[1] ), 
    .WADDR0(\wr_addr_r[0] ), .WDATA14(smi_data_pi_c_7), 
    .WDATA12(smi_data_pi_c_6), .WDATA10(smi_data_pi_c_5), 
    .WDATA8(smi_data_pi_c_4), .WDATA6(smi_data_pi_c_3), 
    .WDATA4(smi_data_pi_c_2), .WDATA2(smi_data_pi_c_1), 
    .WDATA0(smi_data_pi_c_0), .RCLKE(t_rd_fifo_en_w), .RCLK(tlc_sclk_c), 
    .RE(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].ff_rd_en_w )
    , .WCLKE(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_fifo_en_w ), 
    .WCLK(smi_nwe_pi_c), 
    .WE(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].f_wr_en_w )
    , 
    .RDATA14(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][7] )
    , 
    .RDATA12(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][6] )
    , 
    .RDATA10(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][5] )
    , 
    .RDATA8(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][4] )
    , 
    .RDATA6(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][3] )
    , 
    .RDATA4(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][2] )
    , 
    .RDATA2(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][1] )
    , 
    .RDATA0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[1][0] )
    );

    tlc_data_7__I_0_lscc_fifo_dc_inst_EBR_u_fifo_mem0_NON_MIX_ADDR_ROUTE_0__DATA_ROUTE_0__no_init_u_mem0_ICE_MEM_u_mem0
     
    \tlc_data_7__I_0.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.u_mem0 
    ( .RADDR8(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[8] ), 
    .RADDR7(\rd_sig_rd_p_w[7] ), 
    .RADDR6(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[6] ), 
    .RADDR5(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[5] ), 
    .RADDR4(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[4] ), 
    .RADDR3(\rd_sig_rd_p_w[3] ), 
    .RADDR2(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[2] ), 
    .RADDR1(\tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_rd_p_w[1] ), 
    .RADDR0(\rd_sig_rd_p_w[0] ), 
    .WADDR8(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[8] ), 
    .WADDR7(\wr_addr_r[7] ), 
    .WADDR6(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[6] ), 
    .WADDR5(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[5] ), 
    .WADDR4(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[4] ), 
    .WADDR3(\wr_addr_r[3] ), 
    .WADDR2(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[2] ), 
    .WADDR1(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r[1] ), 
    .WADDR0(\wr_addr_r[0] ), .WDATA14(smi_data_pi_c_7), 
    .WDATA12(smi_data_pi_c_6), .WDATA10(smi_data_pi_c_5), 
    .WDATA8(smi_data_pi_c_4), .WDATA6(smi_data_pi_c_3), 
    .WDATA4(smi_data_pi_c_2), .WDATA2(smi_data_pi_c_1), 
    .WDATA0(smi_data_pi_c_0), .RCLKE(t_rd_fifo_en_w), .RCLK(tlc_sclk_c), 
    .RE(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].ff_rd_en_w )
    , .WCLKE(\tlc_data_7__I_0/lscc_fifo_dc_inst/wr_fifo_en_w ), 
    .WCLK(smi_nwe_pi_c), 
    .WE(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].f_wr_en_w )
    , 
    .RDATA14(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][7] )
    , 
    .RDATA12(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][6] )
    , 
    .RDATA10(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][5] )
    , 
    .RDATA8(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][4] )
    , 
    .RDATA6(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][3] )
    , 
    .RDATA4(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][2] )
    , 
    .RDATA2(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][1] )
    , 
    .RDATA0(\tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.rd_data_raw_w[0][0] )
    );
  OSCInst0 OSCInst0( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(sys_clk));
  smi_data_pi_7_ \smi_data_pi[7]_I ( .PADDI(smi_data_pi_c_7), 
    .smidatapi7(smi_data_pi[7]));
  frame_sync_pi frame_sync_pi_I( .PADDI(frame_sync_pi_c), 
    .frame_sync_pi(frame_sync_pi));
  clk_in clk_in_I( .PADDI(clk_in_c), .clk_in(clk_in));
  smi_data_pi_5_ \smi_data_pi[5]_I ( .PADDI(smi_data_pi_c_5), 
    .smidatapi5(smi_data_pi[5]));
  smi_data_pi_6_ \smi_data_pi[6]_I ( .PADDI(smi_data_pi_c_6), 
    .smidatapi6(smi_data_pi[6]));
  smi_nwe_pi smi_nwe_pi_I( .PADDI(smi_nwe_pi_c), .smi_nwe_pi(smi_nwe_pi));
  smi_data_pi_2_ \smi_data_pi[2]_I ( .PADDI(smi_data_pi_c_2), 
    .smidatapi2(smi_data_pi[2]));
  smi_data_pi_1_ \smi_data_pi[1]_I ( .PADDI(smi_data_pi_c_1), 
    .smidatapi1(smi_data_pi[1]));
  smi_data_pi_4_ \smi_data_pi[4]_I ( .PADDI(smi_data_pi_c_4), 
    .smidatapi4(smi_data_pi[4]));
  smi_data_pi_3_ \smi_data_pi[3]_I ( .PADDI(smi_data_pi_c_3), 
    .smidatapi3(smi_data_pi[3]));
  line_sync line_sync_I( .PADDO(line_sync_c), .line_sync(line_sync));
  tlc_gclk tlc_gclk_I( .PADDO(GND_net), .tlc_gclk(tlc_gclk));
  tlc_sclk tlc_sclk_I( .PADDO(tlc_sclk_c), .tlc_sclk(tlc_sclk));
  tlc_sin tlc_sin_I( .PADDO(tlc_sin_c), .tlc_sin(tlc_sin));
  tlc_lat tlc_lat_I( .PADDO(tlc_lat_c), .tlc_lat(tlc_lat));
  smi_data_pi_0_ \smi_data_pi[0]_I ( .PADDI(smi_data_pi_c_0), 
    .smidatapi0(smi_data_pi[0]));
endmodule

module SLICE_0 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tlc0/sr_bit_counter_122267_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/sr_bit_counter_122267__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc0/sr_bit_counter_122267__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module SLICE_1 ( input D1, B1, D0, B0, CIN0, CIN1, output COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc0/add_124357_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc0/add_124357_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \tlc0/fifo_counter_122264_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/fifo_counter_122264__i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tlc0/add_124357_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_5 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tlc0/add_124357_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tlc0/fifo_counter_122264_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/fifo_counter_122264__i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc0/fifo_counter_122264__i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \tlc0/sr_bit_counter_122267_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc0/sr_bit_counter_122267__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tlc0/sr_bit_counter_122267_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/sr_bit_counter_122267__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tlc0/sr_bit_counter_122267__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tlc0/fifo_counter_122264_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/fifo_counter_122264__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc0/fifo_counter_122264__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tlc0/fifo_counter_122264_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/fifo_counter_122264__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc0/fifo_counter_122264__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \tlc0/fifo_counter_122264_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc0/fifo_counter_122264__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_12 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \tlc0/sr_bit_counter_122267_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/sr_bit_counter_122267__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_13 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124107_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_14 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124106_12 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_15 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124106_10 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_16 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124106_8 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_17 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124106_6 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124106_4 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_19 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124106_2 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_20 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_28_add_5_11 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_21 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_28_add_5_9 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_22 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_28_add_5_7 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_23 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_32_add_5_7 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_24 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_32_add_5_5 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_25 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_28_add_5_5 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_26 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_28_add_5_3 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_27 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_28_add_5_1 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_28 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124107_12 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_29 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_32_add_5_11 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_30 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124107_10 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_31 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_32_add_5_3 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_32 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_32_add_5_9 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_33 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_32_add_5_1 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_34 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124107_8 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_35 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124107_6 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_36 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tlc_data_7__I_0/lscc_fifo_dc_inst/add_124107_4 ( .A0(GNDI), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_37 ( input DI0, D1, D0, C0, B0, CE, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 add_139727_25( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 line_time_counter_res1_i0_i23( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_38 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 add_139727_23( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 line_time_counter_res1_i0_i21( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 line_time_counter_res1_i0_i22( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_39 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 add_139727_21( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 line_time_counter_res1_i0_i19( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 line_time_counter_res1_i0_i20( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_40 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 add_139727_19( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 line_time_counter_res1_i0_i17( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 line_time_counter_res1_i0_i18( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_41 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122263_add_4_3( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 frame_time_counter_122263__i1( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 frame_time_counter_122263__i2( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_42 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122263_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 frame_time_counter_122263__i0( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_43 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 add_139727_17( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 line_time_counter_res1_i0_i15( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 line_time_counter_res1_i0_i16( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_44 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 add_139727_15( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 line_time_counter_res1_i0_i13( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 line_time_counter_res1_i0_i14( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_45 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 add_139727_13( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 line_time_counter_res1_i0_i11( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 line_time_counter_res1_i0_i12( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_46 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 add_139727_11( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 line_time_counter_res1_i0_i9( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 line_time_counter_res1_i0_i10( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_47 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 add_139727_9( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 line_time_counter_res1_i0_i7( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 line_time_counter_res1_i0_i8( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_48 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 add_139727_7( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 line_time_counter_res1_i0_i5( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 line_time_counter_res1_i0_i6( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_49 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 add_139727_5( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 line_time_counter_res1_i0_i3( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 line_time_counter_res1_i0_i4( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_50 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 add_139727_3( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 line_time_counter_res1_i0_i1( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ffsre20001 line_time_counter_res1_i0_i2( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_51 ( input DI1, D1, C1, B1, B0, CE, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 add_139727_1( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 line_time_counter_res1_i0_i0( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_52 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122263_add_4_25( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 frame_time_counter_122263__i23( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_53 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122263_add_4_23( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 frame_time_counter_122263__i21( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 frame_time_counter_122263__i22( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_54 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122263_add_4_21( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 frame_time_counter_122263__i19( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 frame_time_counter_122263__i20( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_55 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122263_add_4_19( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 frame_time_counter_122263__i17( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 frame_time_counter_122263__i18( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_56 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122263_add_4_17( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 frame_time_counter_122263__i15( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 frame_time_counter_122263__i16( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_57 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122263_add_4_15( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 frame_time_counter_122263__i13( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 frame_time_counter_122263__i14( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_58 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122263_add_4_13( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 frame_time_counter_122263__i11( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 frame_time_counter_122263__i12( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_59 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122263_add_4_11( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 frame_time_counter_122263__i9( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 frame_time_counter_122263__i10( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_60 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122263_add_4_9( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 frame_time_counter_122263__i7( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 frame_time_counter_122263__i8( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_61 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122263_add_4_7( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 frame_time_counter_122263__i5( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 frame_time_counter_122263__i6( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_62 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 frame_time_counter_122263_add_4_5( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 frame_time_counter_122263__i3( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 frame_time_counter_122263__i4( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_63 ( input DI0, D0, C0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut4 \tlc0/i1_3_lut_adj_21499 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i159 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xF050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_64 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \tlc0/i1_3_lut_4_lut_adj_22312 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i184 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_65 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \tlc0/i1_3_lut_4_lut_adj_22060 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i41 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_66 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \tlc0/i1_3_lut_4_lut_adj_22965 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i42 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_67 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \tlc0/i1_3_lut_4_lut_adj_22074 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i185 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_68 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40006 \tlc0/i1_3_lut_4_lut_adj_22856 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i43 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xAA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_69 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40007 \tlc0/i1_3_lut_4_lut_adj_22706 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i44 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_70 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40008 \tlc0/i1_3_lut_4_lut_adj_22555 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i45 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xCC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_71 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40009 \tlc0/i1_3_lut_4_lut_adj_22454 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i46 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_72 ( input DI0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40010 \tlc0/i1_3_lut_adj_21721 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i47 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xD0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_73 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40011 \tlc0/i1_3_lut_4_lut_adj_22968 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i186 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_74 ( input DI0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40012 \tlc0/i1_3_lut_adj_21853 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i48 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_75 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40013 \tlc0/i1_3_lut_4_lut_adj_21935 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i49 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_76 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40014 \tlc0/mux_122058_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_77 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \tlc0/i1_3_lut_4_lut_adj_22866 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i50 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_78 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40015 \tlc0/i1_3_lut_4_lut_adj_22830 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i187 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_79 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40016 \tlc0/i1_3_lut_4_lut_adj_22812 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i51 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xC8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_80 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40017 \tlc0/mux_122097_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_81 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40018 \tlc0/i1_3_lut_4_lut_adj_22707 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i188 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_82 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40019 \tlc0/i1_3_lut_4_lut_adj_21974 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i52 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_83 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40020 \tlc0/i1_3_lut_4_lut_adj_21587 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i53 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_84 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40021 \tlc0/i1_3_lut_4_lut_adj_22560 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i189 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xEF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_86 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40022 \tlc0/i1_3_lut_4_lut_adj_21409 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i54 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_87 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40023 \tlc0/i1_3_lut_4_lut_adj_23029 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i55 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_88 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40024 \tlc0/i1_3_lut_4_lut_adj_22288 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i56 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_89 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40020 \tlc0/i1_3_lut_4_lut_adj_22072 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i57 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_91 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40013 \tlc0/i1_3_lut_4_lut_adj_22966 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i58 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_93 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40025 \tlc0/i1_3_lut_4_lut_adj_22854 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i59 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_94 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40009 \tlc0/i1_3_lut_4_lut_adj_22688 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i60 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_95 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40026 \tlc0/i1_3_lut_4_lut_adj_22549 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i61 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_96 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40007 \tlc0/i1_3_lut_4_lut_adj_22483 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i190 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_97 ( input DI0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40027 \tlc0/i1_3_lut_adj_22179 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i191 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xB0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_100 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40009 \tlc0/i1_3_lut_4_lut_adj_22452 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i62 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_101 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40028 \tlc0/i1_3_lut_4_lut_adj_21287 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i296 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_102 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40029 \tlc0/i1_3_lut_4_lut_adj_21497 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i63 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xCC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_104 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40030 \tlc0/i1_3_lut_4_lut_adj_21414 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i193 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_105 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40028 \tlc0/i1_3_lut_4_lut_adj_21932 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i65 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_106 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \tlc0/i1_3_lut_4_lut_adj_22862 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i66 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_107 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40031 \tlc0/i1_3_lut_4_lut_adj_22821 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i67 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xCC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_108 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40007 \tlc0/i1_3_lut_4_lut_adj_22733 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i295 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_109 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40019 \tlc0/i1_3_lut_4_lut_adj_22480 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i194 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_110 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40028 \tlc0/i1_3_lut_4_lut_adj_21979 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i68 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_111 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40032 \tlc0/i1_3_lut_4_lut_adj_21564 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i69 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_113 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40033 \tlc0/i1_3_lut_4_lut_adj_23016 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i195 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xC8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_114 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40024 \tlc0/i1_3_lut_4_lut_adj_21406 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i70 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_116 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40034 \tlc0/i1_3_lut_4_lut_adj_23026 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i71 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xA8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_118 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \tlc0/i1_3_lut_4_lut_adj_22062 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i73 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_120 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40035 \tlc0/i1_3_lut_4_lut_adj_21291 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i125 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_121 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40036 \tlc0/i1_3_lut_4_lut_adj_22977 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i196 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_123 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40037 \tlc0/i1_3_lut_4_lut_adj_22828 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i75 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_124 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40026 \tlc0/i1_3_lut_4_lut_adj_22675 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i76 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_130 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40038 \tlc0/i1_3_lut_4_lut_adj_22557 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i77 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xA8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_131 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40009 \tlc0/i1_3_lut_4_lut_adj_22484 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i78 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_132 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40028 \tlc0/i1_3_lut_4_lut_adj_21416 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i197 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_133 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \tlc0/i1_3_lut_4_lut_adj_23067 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i293 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_134 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40039 \tlc0/i1_3_lut_4_lut_adj_22478 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i158 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xCC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_138 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40020 \tlc0/i1_3_lut_4_lut_adj_22477 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i198 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_142 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \tlc0/i1_3_lut_4_lut_adj_21921 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i81 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_146 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40040 \tlc0/i1_3_lut_4_lut_adj_22809 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i83 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xC8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_148 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \tlc0/i1_3_lut_4_lut_adj_21596 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i85 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_158 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40019 \tlc0/i1_3_lut_4_lut_adj_22301 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i88 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_160 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40041 \tlc0/i1_3_lut_4_lut_adj_22969 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i90 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_161 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40011 \tlc0/i1_3_lut_4_lut_adj_21413 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i201 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_162 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40042 \tlc0/mux_122214_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_163 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40043 SLICE_163_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/line_sync_c_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_165 ( input DI1, DI0, D1, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 i128620_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 SLICE_165_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \tlc0/line_pulse_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc0/line_prev_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_167 ( input DI1, DI0, D1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40046 SLICE_167_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 SLICE_167_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \tlc0/line_cdc_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc0/line_cdc_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_168 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40018 \tlc0/i1_3_lut_4_lut_adj_22559 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i157 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_170 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40048 \tlc0/i1_3_lut_4_lut_adj_23119 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i325 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_171 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40036 \tlc0/i1_3_lut_4_lut_adj_22995 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i322 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_173 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40036 \tlc0/i1_3_lut_4_lut_adj_21388 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i101 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_174 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40049 \tlc0/i1_3_lut_4_lut_adj_22961 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i204 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_175 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40050 \tlc0/i1_3_lut_4_lut_adj_22677 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i156 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_176 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40041 \tlc0/i1_3_lut_4_lut_adj_21412 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i205 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_179 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40051 \tlc0/i1_3_lut_4_lut_adj_22554 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i93 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_180 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40052 \tlc0/i1_3_lut_4_lut_adj_22479 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i94 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xEF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_181 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40053 \tlc0/i1_3_lut_4_lut_adj_22365 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i120 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_182 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \tlc0/i1_3_lut_4_lut_adj_22366 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i121 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_184 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40054 \tlc0/i1_3_lut_4_lut_adj_23003 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i207 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_185 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40019 \tlc0/i1_3_lut_4_lut_adj_22309 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i208 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_186 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40023 \tlc0/i1_3_lut_4_lut_adj_22827 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i155 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_187 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40022 \tlc0/i1_3_lut_4_lut_adj_22311 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i209 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_188 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \tlc0/i1_3_lut_4_lut_adj_22319 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i210 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_189 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \tlc0/i1_3_lut_4_lut_adj_22967 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i154 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_190 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40055 \tlc0/i1_3_lut_4_lut_adj_22325 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i211 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_193 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40019 \tlc0/i1_3_lut_4_lut_adj_21600 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i212 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_194 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40028 \tlc0/i1_3_lut_4_lut_adj_21629 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i213 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_195 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \tlc0/i1_3_lut_4_lut_adj_21636 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i214 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_197 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40011 \tlc0/i1_3_lut_4_lut_adj_22071 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i153 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_198 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40056 \tlc0/i1_3_lut_4_lut_adj_21637 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i215 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xC8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_200 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40028 \tlc0/i1_3_lut_4_lut_adj_22314 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i152 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_201 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40024 \tlc0/i1_3_lut_4_lut_adj_22726 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i216 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_205 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40011 \tlc0/i1_3_lut_4_lut_adj_22727 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i217 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_208 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \tlc0/i1_3_lut_4_lut_adj_22729 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i218 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_210 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40057 \tlc0/i1_3_lut_4_lut_adj_23024 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i151 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_214 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40058 \tlc0/i1_3_lut_4_lut_adj_22730 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i219 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_216 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40059 \tlc0/i1_3_lut_4_lut_adj_22803 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i220 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_218 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40060 \tlc0/i1_3_lut_4_lut_adj_22817 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i221 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_220 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \tlc0/i1_3_lut_4_lut_adj_21395 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i150 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_222 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40061 \tlc0/i1_3_lut_4_lut_adj_22818 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i222 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xEF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_226 ( input DI0, D0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40062 \tlc0/i1_3_lut_adj_22951 ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i463 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xCC44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_227 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40013 \tlc0/i1_3_lut_4_lut_adj_21584 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i149 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_229 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40050 \tlc0/i1_3_lut_4_lut_adj_22564 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i461 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_230 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40063 \tlc0/i1_3_lut_4_lut_adj_22820 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i223 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xC4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_231 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40064 \tlc0/i1_3_lut_4_lut_adj_22759 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i460 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_232 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40028 \tlc0/i1_3_lut_4_lut_adj_21970 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i148 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_234 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40053 \tlc0/i1_3_lut_4_lut_adj_22971 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i458 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_236 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40048 \tlc0/i1_3_lut_4_lut_adj_22091 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i457 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_240 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40013 \tlc0/i1_3_lut_4_lut_adj_21411 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i454 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_241 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \tlc0/i1_3_lut_4_lut_adj_21593 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i453 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_242 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40065 \tlc0/i1_3_lut_4_lut_adj_21958 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i452 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_244 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40065 \tlc0/i1_3_lut_4_lut_adj_22414 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i224 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_245 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40048 \tlc0/i1_3_lut_4_lut_adj_22855 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i450 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_246 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40022 \tlc0/i1_3_lut_4_lut_adj_21925 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i449 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_251 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \tlc0/i1_3_lut_4_lut_adj_21543 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i228 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_253 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \tlc0/i1_3_lut_4_lut_adj_21544 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i229 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_254 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40028 \tlc0/i1_3_lut_4_lut_adj_21546 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i230 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_255 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40066 \tlc0/i1_3_lut_4_lut_adj_21823 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i431 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xB0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_257 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40021 \tlc0/i1_3_lut_4_lut_adj_22565 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i429 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_258 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40067 \tlc0/i1_3_lut_4_lut_adj_22810 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i147 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_259 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40021 \tlc0/i1_3_lut_4_lut_adj_22772 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i428 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_261 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \tlc0/i1_3_lut_4_lut_adj_22973 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i426 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_262 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40019 \tlc0/i1_3_lut_4_lut_adj_22092 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i425 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_265 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40041 \tlc0/i1_3_lut_4_lut_adj_22126 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i232 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_267 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40041 \tlc0/i1_3_lut_4_lut_adj_22861 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i146 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_268 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40022 \tlc0/i1_3_lut_4_lut_adj_21415 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i422 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_270 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40024 \tlc0/i1_3_lut_4_lut_adj_21599 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i421 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_271 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \tlc0/i1_3_lut_4_lut_adj_21993 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i420 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_272 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40067 \tlc0/i1_3_lut_4_lut_adj_22823 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i419 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_274 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \tlc0/i1_3_lut_4_lut_adj_21913 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i417 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_275 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40048 \tlc0/i1_3_lut_4_lut_adj_21937 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i145 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_276 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40068 \tlc0/i1_3_lut_4_lut_adj_22132 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i234 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_278 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40069 \tlc0/i1_3_lut_4_lut_adj_21850 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i415 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_279 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40070 \tlc0/i1_3_lut_4_lut_adj_22923 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i144 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_281 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40021 \tlc0/i1_3_lut_4_lut_adj_21863 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i413 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_283 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40007 \tlc0/i1_3_lut_4_lut_adj_21866 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i412 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_284 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40013 \tlc0/i1_3_lut_4_lut_adj_21722 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i411 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_285 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40011 \tlc0/i1_3_lut_4_lut_adj_21730 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i410 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_286 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40019 \tlc0/i1_3_lut_4_lut_adj_21740 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i409 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_287 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40050 \tlc0/i1_3_lut_4_lut_adj_22735 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i291 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_288 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \tlc0/i1_3_lut_4_lut_adj_21742 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i408 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_290 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40061 \tlc0/i1_3_lut_4_lut_adj_21578 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i236 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_291 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40071 \tlc0/i1_3_lut_4_lut_adj_21377 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i407 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_297 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40036 \tlc0/i1_3_lut_4_lut_adj_21380 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i405 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_300 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40013 \tlc0/i1_3_lut_4_lut_adj_21383 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i404 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_304 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \tlc0/i1_3_lut_4_lut_adj_21827 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i400 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_305 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \tlc0/i1_3_lut_4_lut_adj_21430 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i103 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_307 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \tlc0/i1_3_lut_4_lut_adj_22761 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i104 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_308 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40072 \tlc0.i7_2_lut_3_lut_adj_22528 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i399 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_311 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40073 \tlc0/i1_3_lut_4_lut_adj_22336 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i240 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_312 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40074 \tlc0.i7_2_lut_3_lut_adj_21876 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i398 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_314 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40075 \tlc0/i7_2_lut_3_lut_4_lut_adj_21680 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i396 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_319 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40076 \tlc0/i7_2_lut_4_lut_adj_23155 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i393 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_320 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40020 \tlc0/i1_3_lut_4_lut_adj_22884 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i242 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_321 ( input DI0, D0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40077 \tlc0/i7_2_lut_adj_22412 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i392 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_324 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \tlc0/i1_3_lut_4_lut_adj_21994 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i244 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_326 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40048 \tlc0/i1_3_lut_4_lut_adj_21604 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i245 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_330 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40024 \tlc0/i1_3_lut_4_lut_adj_21438 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i246 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_333 ( input DI0, D0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40078 \tlc0/i7_2_lut_adj_22723 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i384 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_334 ( input DI0, D0, C0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40079 \tlc0/i1_3_lut_adj_22738 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i383 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xF030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_336 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40050 \tlc0/i1_3_lut_4_lut_adj_22496 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i382 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_338 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40009 \tlc0/i1_3_lut_4_lut_adj_22566 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i381 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_339 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40080 \tlc0/i1_3_lut_4_lut_adj_22094 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i249 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_342 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40035 \tlc0/i1_3_lut_4_lut_adj_22875 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i379 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_343 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40024 \tlc0/i1_3_lut_4_lut_adj_22974 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i378 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_344 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40032 \tlc0/i1_3_lut_4_lut_adj_22095 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i377 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_345 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40022 \tlc0/i1_3_lut_4_lut_adj_22357 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i376 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_346 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40057 \tlc0/i1_3_lut_4_lut_adj_23039 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i375 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_347 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40068 \tlc0/i1_3_lut_4_lut_adj_22975 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i250 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_348 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40081 \tlc0/i1_3_lut_4_lut_adj_21447 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i374 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_349 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40030 \tlc0/i1_3_lut_4_lut_adj_21605 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i373 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_350 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40080 \tlc0/i1_3_lut_4_lut_adj_21997 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i372 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_351 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40082 \tlc0/i1_3_lut_4_lut_adj_22831 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i371 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xCC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_353 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40024 \tlc0/i1_3_lut_4_lut_adj_22893 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i370 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_354 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \tlc0/i1_3_lut_4_lut_adj_21964 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i369 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_355 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40083 \tlc0/i1_3_lut_4_lut_adj_22300 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i368 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_356 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40084 \tlc0/i1_3_lut_4_lut_adj_22778 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i252 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_357 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40085 \tlc0.i7_2_lut_3_lut_adj_22258 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i367 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_363 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40039 \tlc0/i1_3_lut_4_lut_adj_22569 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i253 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_365 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40080 \tlc0/i1_3_lut_4_lut_adj_22776 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i106 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_370 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40086 \tlc0/i7_2_lut_3_lut_4_lut_adj_21491 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i360 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_371 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40087 \tlc0/i7_2_lut_4_lut_adj_21893 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i359 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_376 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40088 \tlc0/i1_3_lut_4_lut_adj_22000 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i318 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_377 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40015 \tlc0/i1_3_lut_4_lut_adj_21957 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i317 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_378 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40048 \tlc0/i1_3_lut_4_lut_adj_22997 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i326 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_379 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40080 \tlc0/i1_3_lut_4_lut_adj_21918 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i324 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_380 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40059 \tlc0/i1_3_lut_4_lut_adj_21956 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i316 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_381 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40030 \tlc0/i1_3_lut_4_lut_adj_23239 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i315 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_385 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40089 \tlc0/i5_2_lut_3_lut_4_lut_adj_21529 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i142 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_388 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40090 \tlc0/i7_2_lut_3_lut_4_lut_adj_21496 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i356 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_389 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40041 \tlc0/i1_3_lut_4_lut_adj_23236 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i313 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_390 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40031 \tlc0/i1_3_lut_4_lut_adj_21293 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i127 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_392 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40020 \tlc0/i1_3_lut_4_lut_adj_21481 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i298 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_394 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40091 \tlc0/i7_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i354 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_395 ( input DI0, D0, C0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40092 \tlc0/i1_3_lut_adj_21519 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i255 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xAF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_397 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40093 \tlc0/i5_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i138 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_399 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40094 \tlc0/i7_2_lut_3_lut_4_lut_adj_21490 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i352 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_400 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40036 \tlc0/i1_3_lut_4_lut_adj_22780 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i107 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_407 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40014 \tlc0/mux_108998_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i437 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_416 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40095 \tlc0/mux_108702_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i445 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_421 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40096 \tlc0/mux_107631_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i480 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFD08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_427 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40095 \tlc0/mux_107446_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i485 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_431 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40097 \tlc0/mux_107298_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i489 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_438 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40098 \tlc0/mux_107039_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i496 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xEF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_439 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40099 \tlc0/mux_107002_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i497 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xAACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_440 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40007 \tlc0/i1_3_lut_4_lut_adj_21450 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i108 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_443 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40100 \tlc0/mux_106891_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i500 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_444 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40009 \tlc0/i1_3_lut_4_lut_adj_21462 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i109 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_445 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40100 \tlc0/mux_106854_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i501 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_457 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40017 \tlc0/mux_106447_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i512 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_460 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40096 \tlc0/mux_106336_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i515 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_461 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40099 \tlc0/mux_106299_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i516 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_462 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40101 \tlc0/i5_2_lut_3_lut_4_lut_adj_22387 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i143 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_464 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40102 \tlc0/mux_106262_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i517 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xCACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_465 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40103 \tlc0/mux_106225_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i518 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_469 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40018 \tlc0/i1_3_lut_4_lut_adj_21464 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i110 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_477 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40019 \tlc0/i1_3_lut_4_lut_adj_21483 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i290 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_478 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40104 \tlc0/mux_106077_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i522 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_487 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40080 \tlc0/i1_3_lut_4_lut_adj_22367 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i122 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_488 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40035 \tlc0/i1_3_lut_4_lut_adj_21305 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i126 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_490 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40105 \tlc0/mux_105855_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i528 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_491 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40106 \tlc0/mux_105818_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i529 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_492 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40099 \tlc0/mux_105781_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i530 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_497 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40071 \tlc0/i1_3_lut_4_lut_adj_23149 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i96 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_499 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40028 \tlc0/i1_3_lut_4_lut_adj_23219 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i336 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_500 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40095 \tlc0/mux_105707_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i532 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_502 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40042 \tlc0/mux_105670_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i533 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_503 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40013 \tlc0/i1_3_lut_4_lut_adj_23000 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i334 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_504 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40024 \tlc0/i1_3_lut_4_lut_adj_23169 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i333 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_506 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40107 \tlc0/mux_105633_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i534 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xACCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_508 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40024 \tlc0/i1_3_lut_4_lut_adj_23001 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i330 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_513 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40020 \tlc0/i1_3_lut_4_lut_adj_22082 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i309 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_515 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40108 \tlc0/mux_105559_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i536 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_517 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40109 \tlc0/mux_105485_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i538 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_521 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40048 \tlc0/i1_3_lut_4_lut_adj_22076 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i308 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_524 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \tlc0/i1_3_lut_4_lut_adj_21818 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i261 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_526 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40013 \tlc0/i1_3_lut_4_lut_adj_22593 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i112 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_527 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40068 \tlc0/i1_3_lut_4_lut_adj_22600 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i113 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_528 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40020 \tlc0/i1_3_lut_4_lut_adj_22601 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i114 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_529 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40019 \tlc0/i1_3_lut_4_lut_adj_22604 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i115 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_530 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40020 \tlc0/i1_3_lut_4_lut_adj_22370 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i123 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_532 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40082 \tlc0/i1_3_lut_4_lut_adj_21314 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i124 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_536 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \tlc0/i1_3_lut_4_lut_adj_23068 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i289 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_542 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40110 \tlc0/i1_3_lut_4_lut_adj_22736 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i303 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_555 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \tlc0/i1_3_lut_4_lut_adj_21324 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i300 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_567 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \tlc0/i1_3_lut_4_lut_adj_21608 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i165 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_568 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40024 \tlc0/i1_3_lut_4_lut_adj_22984 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i170 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_570 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40071 \tlc0/i1_3_lut_4_lut_adj_21990 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i177 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_571 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40066 \tlc0/i1_3_lut_4_lut_adj_21880 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i175 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_572 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40030 \tlc0/i1_3_lut_4_lut_adj_22009 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i161 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_574 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40030 \tlc0/i1_3_lut_4_lut_adj_21503 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i166 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_575 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40031 \tlc0/i1_3_lut_4_lut_adj_23044 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i167 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_576 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40002 \tlc0/i1_3_lut_4_lut_adj_22363 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i168 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_577 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40111 \tlc0/i5_2_lut_3_lut_4_lut_adj_22326 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i130 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_578 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40028 \tlc0/i1_3_lut_4_lut_adj_22104 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i169 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_580 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40081 \tlc0/i1_3_lut_4_lut_adj_22011 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i164 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_581 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40040 \tlc0/i1_3_lut_4_lut_adj_22834 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i163 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_582 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40112 \tlc0/i1_3_lut_4_lut_adj_22879 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i171 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_583 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40113 \tlc0/i1_4_lut_adj_22453 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xAA20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_588 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40021 \tlc0/i1_3_lut_4_lut_adj_22796 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i172 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_589 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40021 \tlc0/i1_3_lut_4_lut_adj_22579 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i173 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_590 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40050 \tlc0/i1_3_lut_4_lut_adj_22502 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i174 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_591 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40114 \tlc0/i1_3_lut_4_lut_adj_21650 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i176 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_592 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40024 \tlc0/i1_3_lut_4_lut_adj_22898 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i162 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_593 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40028 \tlc0/i1_3_lut_4_lut_adj_22902 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i178 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_594 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40088 \tlc0/i1_3_lut_4_lut_adj_22836 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i179 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_598 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40011 \tlc0/i1_3_lut_4_lut_adj_22023 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i180 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_604 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40013 \tlc0/i1_3_lut_4_lut_adj_21610 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i181 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_606 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40115 \tlc0/i1_3_lut_4_lut_adj_21545 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i32 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_607 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40028 \tlc0/i1_3_lut_4_lut_adj_22032 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i33 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_608 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40019 \tlc0/i1_3_lut_4_lut_adj_22903 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i34 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_609 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40015 \tlc0/i1_3_lut_4_lut_adj_22838 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i35 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_610 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40013 \tlc0/i1_3_lut_4_lut_adj_22050 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i36 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_611 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40080 \tlc0/i1_3_lut_4_lut_adj_21611 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i37 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_612 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40071 \tlc0/i1_3_lut_4_lut_adj_21512 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i38 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_613 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40023 \tlc0/i1_3_lut_4_lut_adj_23045 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i39 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_614 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40022 \tlc0/i1_3_lut_4_lut_adj_22364 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i40 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_615 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40020 \tlc0/i1_3_lut_4_lut_adj_21548 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i182 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_616 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40115 \tlc0/i1_3_lut_4_lut_adj_21530 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i160 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_621 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40023 \tlc0/i1_3_lut_4_lut_adj_23030 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i183 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_622 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40116 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_2_.bin_val_2__I_0_36_i1_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_2_.bin_val_2__I_0_36_i2_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i9 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i10 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x56A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x1BE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_623 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40118 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_encode_grey_o.genblk1_1_.bin_val_3__I_0_i1_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_encode_grey_o.genblk1_0_.bin_val_3__I_0_i3_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i5 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i3 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x663C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x636C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module SLICE_624 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40120 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_encode_grey_o.genblk1_2_.bin_val_2__I_0_34_i2_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_encode_grey_o.genblk1_2_.bin_val_2__I_0_34_i1_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i10 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i9 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x1DE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x656A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_625 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40118 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_0_.bin_val_3__I_0_i3_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_1_.bin_val_3__I_0_i1_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i5 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x1DE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_626 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40123 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_0_.bin_val_3__I_0_i1_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_0_.bin_val_3__I_0_i2_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i1 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i2 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x665A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x53AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_627 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40125 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_encode_grey_o.genblk1_1_.bin_val_3__I_0_i2_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_encode_grey_o.genblk1_1_.bin_val_3__I_0_i3_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i6 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i7 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x4B78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x369C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_628 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40118 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_encode_grey_o.genblk1_0_.bin_val_3__I_0_i1_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_encode_grey_o.genblk1_0_.bin_val_3__I_0_i2_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i1 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i2 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_631 ( input DI1, DI0, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40127 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_1_.bin_val_3__I_0_i2_2_lut 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_encode_grey_o.genblk1_1_.bin_val_3__I_0_i3_2_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i6 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i7 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_640 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40128 \tlc_data_7__I_0/lscc_fifo_dc_inst/i128583_2_lut_4_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 i1_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i3 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x3120") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x0B08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_641 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40130 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_4_lut_4_lut_adj_21278 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 i1_2_lut_2_lut_adj_23329( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i2 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x00B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x4450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_642 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40132 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_4_lut_4_lut_adj_21263 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40133 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i8 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x5044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x00AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_645 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40128 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_4_lut_4_lut_adj_21273 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 i1_2_lut_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x5410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_648 ( input DI1, DI0, D1, B1, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40135 i128636_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 i128644_2_lut_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_650 ( input DI1, DI0, D1, B1, D0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40135 i128621_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 i128622_2_lut_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x5500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_652 ( input DI1, DI0, C1, A1, D0, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40138 i128616_2_lut_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 i128617_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_654 ( input DI1, DI0, D1, A1, D0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40140 i128595_2_lut_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 i128614_2_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i11 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i11 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x5500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_655 ( input DI1, DI0, C1, B1, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40142 i128608_2_lut_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 i128613_2_lut_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i5 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i6 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_656 ( input DI1, DI0, D1, B1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40135 i128606_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 i128612_2_lut_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i8 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i7 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_657 ( input DI1, DI0, C1, B1, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40145 i128605_2_lut_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 i128611_2_lut_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_658 ( input DI1, DI0, D1, C1, D0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40146 i128609_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 i128610_2_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i10 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i9 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_661 ( input DI1, DI0, D1, B1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40135 i128597_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 i128607_2_lut_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i1 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync2_r__i2 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_664 ( input DI1, DI0, D1, A1, D0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40140 i128603_2_lut_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 i128604_2_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i8 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i7 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_666 ( input DI1, DI0, C1, A1, D0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly;

  lut40148 i128596_2_lut_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 i128602_2_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i10 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rp_sync1_r__i9 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_667 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40149 \tlc_data_7__I_0.lscc_fifo_dc_inst.i128542_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 i128601_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i3 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x5410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x00B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_668 ( input DI1, DI0, C1, A1, D0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40148 i128572_2_lut_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 i128599_2_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_669 ( input DI1, DI0, C1, A1, D0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40148 i128550_2_lut_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 i128598_2_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_673 ( input DI1, DI0, C1, B1, D0, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40145 i128566_2_lut_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \tlc_data_7__I_0.lscc_fifo_dc_inst.i128589_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i8 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x4450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_674 ( input DI1, DI0, C1, B1, D0, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40142 i128574_2_lut_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 \tlc_data_7__I_0.lscc_fifo_dc_inst.i128588_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i5 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i4 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x3202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_675 ( input DI1, DI0, D1, B1, D0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 i128541_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 i128587_2_lut_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i7 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i8 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_676 ( input DI1, DI0, C1, A1, C0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40148 i128564_2_lut_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 i128585_2_lut_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i10 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i9 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_677 ( input DI1, DI0, C1, B1, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40142 i128571_2_lut_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 i128584_2_lut_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i9 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i10 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_679 ( input DI1, DI0, C1, B1, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40142 i128555_2_lut_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 i128580_2_lut_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i11 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i11 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_680 ( input DI1, DI0, D1, B1, D0, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40135 i128539_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40154 i128579_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i6 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i5 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_683 ( input DI1, DI0, D1, B1, D0, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 i128540_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40154 i128573_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i5 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i6 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_686 ( input DI1, DI0, C1, B1, D0, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40142 i128552_2_lut_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 i128570_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i8 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i7 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_687 ( input DI1, DI0, C1, A1, D0, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40138 i128551_2_lut_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 i128569_2_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_690 ( input DI1, DI0, C1, A1, D0, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40148 i128545_2_lut_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 \tlc_data_7__I_0.lscc_fifo_dc_inst.i128565_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i1 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x3210") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_692 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, CLK_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40156 i128546_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 \tlc_data_7__I_0/lscc_fifo_dc_inst/i128563_2_lut_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_grey_sync_r_i8 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i10 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x5410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x2230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_695 ( input DI1, DI0, D1, B1, C0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 i128544_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 i128553_2_lut_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i4 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i3 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_708 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40158 i128557_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 i128637_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 line_time_i0_i1( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 line_time_i0_i0( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_710 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40160 i128615_3_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 i128618_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 frame_cdc_i0_i1( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 frame_sync_c( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_713 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40162 i128562_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40163 i128594_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 line_time_i0_i21( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 line_time_i0_i20( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_714 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40164 i128578_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 i128593_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 line_time_i0_i22( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 line_time_i0_i23( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_715 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40166 i128586_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 i128592_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 line_time_i0_i17( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 line_time_i0_i16( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_716 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40168 i128558_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 i128591_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 line_time_i0_i3( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 line_time_i0_i2( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_717 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40170 i128576_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 i128590_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 line_time_i0_i4( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 line_time_i0_i5( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_719 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40172 i128548_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 i128582_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 line_time_i0_i10( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 line_time_i0_i11( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_720 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40162 i128560_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40163 i128581_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 line_time_i0_i15( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 line_time_i0_i14( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_722 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40168 i128547_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 i128577_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 line_time_i0_i7( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 line_time_i0_i6( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_724 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40174 i128543_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 i128568_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 line_time_i0_i8( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 line_time_i0_i9( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_727 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40175 i128554_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 i128561_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 line_time_i0_i18( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 line_time_i0_i19( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_729 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40164 i128549_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 i128559_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 line_time_i0_i12( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 line_time_i0_i13( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_737 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 \tlc0/i1_3_lut_4_lut_adj_23129 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40178 \tlc0/i1_4_lut_4_lut_adj_21376 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xCEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x0210") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_739 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40179 \tlc0.i146027_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 \tlc0/mux_41_Mux_0_i236_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x3074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xBC06") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_741 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40181 \tlc0/i147729_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \tlc0/i331_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xAEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_743 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40183 \tlc0/i1_3_lut_4_lut_adj_23204 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40184 \tlc0/i1_3_lut_4_lut_4_lut_adj_22748 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x0120") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_745 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 \tlc0/i54_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 \tlc0/i125412_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x00A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_746 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40187 \tlc0/i1_4_lut_adj_23181 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \tlc0/i1_2_lut_adj_21359 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_747 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 \tlc0/i279_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 \tlc0/i147373_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_748 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \tlc0/i3_2_lut_3_lut_adj_21338 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 \tlc0/i1_4_lut_adj_22350 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xB3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_749 ( input D0, C0, B0, A0, output F0 );

  lut40192 \tlc0/i298_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_750 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40193 \tlc0/i1_2_lut_3_lut_4_lut_adj_21403 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40194 \tlc0/i1_4_lut_adj_23326 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xBA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_751 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40195 \tlc0/i1_4_lut_adj_21281 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \tlc0/i9_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_752 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \tlc0/i128232_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \tlc0/i2_4_lut_adj_22349 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xF200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_753 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40199 \tlc0/i147791_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 \tlc0/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x3131") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_754 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40201 \tlc0/i1_3_lut_adj_22027 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40202 \tlc0/i365_4_lut_adj_22029 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x40EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_755 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128478_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 \tlc0/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_756 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40205 \tlc0/i1_4_lut_adj_21330 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 \tlc0/i8_2_lut_3_lut_4_lut_adj_22904 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_757 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40207 \tlc0/i148339_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40208 \tlc0/i387_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0x8F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x74FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_758 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40209 \tlc0/i147525_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 \tlc0/i1_2_lut_3_lut_adj_21486 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x88F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_759 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40211 \tlc0/i1_4_lut_adj_21286 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 \tlc0/i299_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xB3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_760 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40213 \tlc0/i304_4_lut_adj_22910 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40214 \tlc0/i300_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0x6240") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_761 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40215 \tlc0/n176822_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40216 \tlc0/sr_bit_counter[0]_bdd_4_lut_442 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_763 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40217 \tlc0/i1_4_lut_adj_21289 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \tlc0/i147765_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_764 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40219 \tlc0/i352_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40220 \tlc0/i349_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x9180") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_765 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 \tlc0/i361_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40221 \tlc0/i147500_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xFF2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_767 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_21299 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40223 \tlc0/i1_4_lut_adj_21302 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xF200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x8A88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_769 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40224 \tlc0/i147544_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40225 \tlc0/i131725_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xEEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_770 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40226 \tlc0/i373_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40227 \tlc0/i370_4_lut_adj_22671 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x54FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_771 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 \tlc0/i88_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 \tlc0/i131764_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x03AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_772 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 \tlc0/i77_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \tlc0/i1_2_lut_3_lut_adj_22806 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x3A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x8282") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_773 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40232 \tlc0/i1_4_lut_4_lut_adj_21308 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40233 \tlc0/i1_4_lut_adj_22459 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x2232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_774 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40234 \tlc0/i1_4_lut_4_lut_adj_23092 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \tlc0/i1_2_lut_3_lut_adj_23085 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x00CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_775 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128155_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 \tlc0/i1_4_lut_adj_21318 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_776 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \tlc0/i2_4_lut_adj_21320 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40239 \tlc0/i9_2_lut_3_lut_adj_23325 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_777 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40240 \tlc0/i6_2_lut_3_lut_4_lut_adj_22788 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40241 \tlc0/i1_4_lut_adj_21319 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xFDEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_778 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40242 \tlc0/i2_4_lut_adj_21321 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 \tlc0/i148263_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x0044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_779 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40244 \tlc0/n176486_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 \tlc0/sr_bit_counter[0]_bdd_4_lut_388 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_781 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40246 \tlc0/n176828_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 \tlc0/mux_41_Mux_5_i172_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x33FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_782 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40248 \tlc0/i132302_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \tlc0/tlc_data[3]_bdd_4_lut_439_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x010F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x58F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_783 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128154_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40250 \tlc0/i1_4_lut_adj_21326 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_784 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40222 \tlc0/i2_4_lut_adj_21328 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40251 \tlc0/i9_2_lut_3_lut_adj_21812 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_785 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_21327 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40253 \tlc0/i1_4_lut_adj_21331 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xCC08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_787 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40254 \tlc0/i147651_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40255 \tlc0/i9_2_lut_3_lut_adj_22514 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xF4FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_788 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40256 \tlc0/i1_4_lut_adj_21551 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40257 \tlc0/i378_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xC088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_789 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40258 \tlc0/i351_4_lut_adj_21612 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40259 \tlc0/i147507_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xF4FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_791 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40260 \tlc0/i6_2_lut_4_lut_adj_23286 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40261 \tlc0/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_792 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40262 \tlc0/i405_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40263 \tlc0/i147414_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xF0DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xCEAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_793 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40264 \tlc0/i1_4_lut_adj_21351 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 \tlc0/i368_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xE200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_794 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40266 \tlc0/i147676_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 \tlc0/i9_2_lut_3_lut_adj_22529 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_795 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \tlc0/n176240_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 \tlc0/i145512_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_796 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40269 \tlc0/sr_bit_counter[3]_bdd_4_lut_346 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40270 \tlc0/n176054_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_797 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40271 \tlc0/tlc_data[6]_bdd_4_lut_389 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40272 \tlc0/i145994_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_798 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \tlc0/i1_2_lut_adj_21854 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \tlc0/n176510_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_799 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40274 \tlc0/i148413_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40275 \tlc0/i299_4_lut_adj_21373 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xB1A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_801 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128138_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \tlc0/i2_4_lut_adj_21379 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_802 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40276 \tlc0/i1_4_lut_adj_21386 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40277 \tlc0/i9_2_lut_3_lut_4_lut_adj_21859 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xF400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_803 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \tlc0/n176018_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40279 \tlc0/bank_offset[5]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_805 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \tlc0/i356_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40281 \tlc0/i147700_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_807 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_21400 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 \tlc0/i1_4_lut_adj_21408 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_809 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40283 \tlc0/n176492_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40284 \tlc0/i145536_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_810 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40285 \tlc0/sr_bit_counter[3]_bdd_4_lut_394 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40286 \tlc0/n176006_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_811 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40287 \tlc0/i1_2_lut_adj_22899 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \tlc0/bank_offset[8]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_812 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40289 \tlc0/n176066_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40290 \tlc0/i148303_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_813 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40246 \tlc0/n176516_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40291 \tlc0/i145930_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x03DF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_814 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40292 \tlc0/tlc_data[4]_bdd_4_lut_387 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40293 \tlc0/mux_41_Mux_1_i46_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x5FCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_815 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40215 \tlc0/n176876_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40294 \tlc0/sr_bit_counter[0]_bdd_4_lut_447 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_817 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \tlc0/n176108_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 \tlc0/bank_offset[4]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_819 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40297 \tlc0/i1_4_lut_adj_21429 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40298 \tlc0/i148262_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_820 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \tlc0/i294_4_lut_adj_22648 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40300 \tlc0/i287_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0x5088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_821 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40301 \tlc0/i1_4_lut_adj_21432 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40302 \tlc0/i1_4_lut_adj_21454 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xDC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_822 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 \tlc0/i1_4_lut_adj_21436 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40304 \tlc0/i324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_823 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40305 \tlc0/i146009_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 \tlc0/mux_41_Mux_1_i236_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x44E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0x2ACD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_824 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40166 \tlc0/i145920_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \tlc0/i145919_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0x9319") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_825 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40308 \tlc0/i3_4_lut_adj_21448 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40309 \tlc0/i1_3_lut_4_lut_adj_22613 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0x23C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_826 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40310 \tlc0/i2_4_lut_adj_21451 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40311 \tlc0/i1_2_lut_adj_22470 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x40C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xFF55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_828 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40166 \tlc0/mux_53123_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40312 \tlc0/i323_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0x8380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_829 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40313 \tlc0/i1_4_lut_adj_21460 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40314 \tlc0/i1_4_lut_4_lut_adj_21504 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0x4054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_832 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40315 \tlc0/i336_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40316 \tlc0/i148238_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0x7744") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0x0820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_833 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128143_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \tlc0/i2_4_lut_adj_21463 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_834 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40317 \tlc0/i1_4_lut_adj_21466 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 \tlc0/i9_2_lut_3_lut_4_lut_adj_21783 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_835 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40319 \tlc0/i276_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40214 \tlc0/i275_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_836 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40320 \tlc0/i372_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 \tlc0/i385_4_lut_adj_23075 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_837 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40322 \tlc0/i1_4_lut_adj_21472 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40323 \tlc0/i2_4_lut_adj_21474 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_839 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40324 \tlc0/i376_4_lut_adj_22618 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40325 \tlc0/i147598_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xF4FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_841 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40326 \tlc0/n176840_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40327 \tlc0/i148332_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_842 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40328 \tlc0/tlc_data[4]_bdd_4_lut_444 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40329 \tlc0.mux_41_Mux_5_i188_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0x0FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_843 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40330 \tlc0/i376_4_lut_adj_22424 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40331 \tlc0/i147604_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0xFF2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_845 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40332 \tlc0/i351_4_lut_adj_22768 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40333 \tlc0/i147496_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xDCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_847 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \tlc0/n176312_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40334 \tlc0/sr_bit_counter[0]_bdd_4_lut_357 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_849 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40335 \tlc0/i366_4_lut_adj_22651 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 \tlc0/i147583_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0xFF70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_851 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40337 \tlc0/sr_bit_counter[3]_bdd_4_lut_406 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40338 \tlc0/n176072_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_852 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40339 \tlc0/sr_bit_counter[1]_bdd_4_lut_321 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40165 \tlc0/sout_I_0_i502_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_853 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40340 \tlc0/i351_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40341 \tlc0.i147475_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0xDCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_856 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40342 \tlc0/n176594_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 \tlc0/n176144_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_857 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40344 \tlc0/tlc_data[3]_bdd_4_lut_372_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40345 \tlc0/mux_41_Mux_2_i70_3_lut_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0x64EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0x0A55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_858 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40289 \tlc0/n176366_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40346 \tlc0/n176396_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xD3D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_859 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40340 \tlc0/i368_4_lut_adj_22574 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40281 \tlc0/i147656_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_861 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40347 \tlc0/i244_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40348 \tlc0/i2_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0x4F40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0x4C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_863 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \tlc0/n175916_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40294 \tlc0/sr_bit_counter[0]_bdd_4_lut_300 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_865 ( input D0, C0, B0, A0, output F0 );

  lut40286 \tlc0/n176150_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_866 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40349 \tlc0/sr_bit_counter[1]_bdd_4_lut_329 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40163 \tlc0/sout_I_0_i329_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_867 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40350 \tlc0/i147600_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 \tlc0/i9_2_lut_3_lut_adj_22741 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0xF2FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_868 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 \tlc0/i1_4_lut_adj_23156 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40353 \tlc0/i356_4_lut_adj_23160 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_869 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176600_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40355 \tlc0/sr_bit_counter[0]_bdd_4_lut_401 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_871 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \tlc0/n175922_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40356 \tlc0/sr_bit_counter[0]_bdd_4_lut_301 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_873 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40357 \tlc0/i148331_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \tlc0/i1_2_lut_adj_21910 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xFEDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_874 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40358 \tlc0/i147730_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40359 \tlc0.i1_2_lut_adj_21760 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0xE040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_875 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128477_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \tlc0/i2_4_lut_adj_21509 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_876 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40264 \tlc0/i1_4_lut_adj_21526 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40360 \tlc0/i8_2_lut_3_lut_4_lut_adj_22896 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_877 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128139_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40361 \tlc0/i2_4_lut_adj_21510 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0xF400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_878 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40362 \tlc0/i1_4_lut_adj_21511 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40363 \tlc0/i9_2_lut_3_lut_4_lut_adj_22272 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_879 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40364 \tlc0/i128157_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 \tlc0/i1_4_lut_adj_21514 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_880 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_21515 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40365 \tlc0/i9_2_lut_3_lut_4_lut_adj_21936 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_881 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40366 \tlc0/i3_4_lut_adj_23120 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40367 \tlc0/i2_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0xCC88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_883 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40368 \tlc0/i128289_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 \tlc0/i1_4_lut_adj_21523 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_884 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_21528 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40370 \tlc0/i9_2_lut_3_lut_4_lut_adj_22109 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_885 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_21524 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40223 \tlc0/i1_4_lut_adj_21525 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_887 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40371 \tlc0.i145827_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 \tlc0/n175928_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0xB8E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_888 ( input D0, C0, B0, A0, output F0 );

  lut40216 \tlc0/sr_bit_counter[2]_bdd_4_lut_317 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_889 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40372 \tlc0/i343_4_lut_adj_23099 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40373 \tlc0/i147712_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0xBFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_891 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40374 \tlc0/n175934_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \tlc0/sr_bit_counter[0]_bdd_4_lut_303 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_893 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_21547 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40376 \tlc0/i1_4_lut_adj_21555 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0xC808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_895 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40377 \tlc0/sr_bit_counter[3]_bdd_4_lut_431 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40286 \tlc0/n176156_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_896 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40378 \tlc0/sr_bit_counter[1]_bdd_4_lut_331 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40379 \tlc0/sout_I_0_i471_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_897 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \tlc0/n176564_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40338 \tlc0/n175940_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_898 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40339 \tlc0/sr_bit_counter[1]_bdd_4_lut_302 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40380 \tlc0/sout_I_0_i259_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_899 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40215 \tlc0/n176606_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 \tlc0/sr_bit_counter[0]_bdd_4_lut_402 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_901 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40256 \tlc0/i128464_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40381 \tlc0/i147755_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_902 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40382 \tlc0/i299_4_lut_adj_21569 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40383 \tlc0/i6_2_lut_3_lut_4_lut_adj_22340 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_903 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40384 \tlc0/i145889_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40385 \tlc0/mux_41_Mux_6_i124_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xE7CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_905 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40246 \tlc0/n176162_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 \tlc0/n176204_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_906 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40377 \tlc0/sr_bit_counter[3]_bdd_4_lut_341 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40286 \tlc0/n176036_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_907 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40246 \tlc0/n176078_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40386 \tlc0/n176114_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_908 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40328 \tlc0/sout_N_49040[7]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40387 \tlc0/n176216_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_909 ( input D0, C0, B0, A0, output F0 );

  lut40388 \tlc0/n176318_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_910 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40339 \tlc0/sr_bit_counter[1]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40389 \tlc0/sout_I_0_i297_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_911 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40342 \tlc0/n176228_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40390 \tlc0/n175946_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_912 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40391 \tlc0/sr_bit_counter[1]_bdd_4_lut_306 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40163 \tlc0/sout_I_0_i98_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_913 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40372 \tlc0/i356_4_lut_adj_22880 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40392 \tlc0/i147684_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0xAEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_915 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 \tlc0/n176612_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 \tlc0/sr_bit_counter[0]_bdd_4_lut_403 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_917 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40393 \tlc0/n176168_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40394 \tlc0/sout_I_0_i429_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_918 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40339 \tlc0/sr_bit_counter[1]_bdd_4_lut_333 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40395 \tlc0/sout_I_0_i432_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_919 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40396 \tlc0/n176618_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 \tlc0/sr_bit_counter[0]_bdd_4_lut_404 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_921 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128135_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40397 \tlc0/i2_4_lut_adj_21602 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_922 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40362 \tlc0/i1_4_lut_adj_21660 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40398 \tlc0/i9_2_lut_3_lut_adj_21797 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_923 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40354 \tlc0/n176084_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \tlc0/i145401_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_924 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40399 \tlc0/sr_bit_counter[3]_bdd_4_lut_330 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40171 \tlc0/i145476_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_925 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40244 \tlc0/n176624_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40355 \tlc0/sr_bit_counter[0]_bdd_4_lut_405 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_927 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40400 \tlc0/n175952_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40401 \tlc0/sr_bit_counter[0]_bdd_4_lut_304 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_929 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40393 \tlc0/n176324_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40355 \tlc0/sr_bit_counter[0]_bdd_4_lut_358 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_931 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40402 \tlc0/i332_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40403 \tlc0/i1_2_lut_3_lut_adj_21620 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0xBB8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_933 ( input D0, C0, B0, A0, output F0 );

  lut40404 \tlc0/n176234_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_934 ( input D0, C0, B0, A0, output F0 );

  lut40296 \tlc0/sout_N_49040[5]_bdd_4_lut_345 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_935 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40215 \tlc0/n176330_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 \tlc0/sr_bit_counter[0]_bdd_4_lut_359 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_937 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_21638 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40405 \tlc0/i1_4_lut_adj_21640 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xCE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_939 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40372 \tlc0/i343_4_lut_adj_22570 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40406 \tlc0/i147717_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0xFF4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_941 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40393 \tlc0/n176630_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40407 \tlc0/sr_bit_counter[0]_bdd_4_lut_407 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_943 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128322_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \tlc0/i2_4_lut_adj_21646 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_944 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40256 \tlc0/i1_4_lut_adj_21652 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40408 \tlc0/i8_2_lut_3_lut_4_lut_adj_22887 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_945 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40400 \tlc0/n176174_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40409 \tlc0/sr_bit_counter[0]_bdd_4_lut_347 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_947 ( input D0, C0, B0, A0, output F0 );

  lut40410 \tlc0/n176180_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_948 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40391 \tlc0/sr_bit_counter[1]_bdd_4_lut_334 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40171 \tlc0/sout_I_0_i464_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_949 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40400 \tlc0/n176336_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40411 \tlc0/sr_bit_counter[0]_bdd_4_lut_360 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_951 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40215 \tlc0/n176090_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 \tlc0/sr_bit_counter[0]_bdd_4_lut_325 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_953 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40412 \tlc0.i1_3_lut_adj_21639 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40413 \tlc0/i1_4_lut_adj_21658 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0x5450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_954 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40414 \tlc0/i2_4_lut_adj_21659 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40415 \tlc0/i1_2_lut_adj_23055 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0x22A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_955 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \tlc0/n176342_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40416 \tlc0/sr_bit_counter[0]_bdd_4_lut_361 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_957 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40417 \tlc0/i2_4_lut_adj_21666 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40418 \tlc0/i1_4_lut_adj_21667 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_959 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40372 \tlc0/i368_4_lut_adj_22446 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40419 \tlc0/i147661_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0xDFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_961 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40400 \tlc0/n176348_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40356 \tlc0/sr_bit_counter[0]_bdd_4_lut_362 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_963 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40420 \tlc0/n176636_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40410 \tlc0/n176222_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0xADA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_965 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128463_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40323 \tlc0/i2_4_lut_adj_21685 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_966 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40205 \tlc0/i1_4_lut_adj_21688 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40421 \tlc0/i8_2_lut_3_lut_4_lut_adj_22901 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_967 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40422 \tlc0/i147552_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40353 \tlc0/i302_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_969 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40423 \tlc0/i128378_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40397 \tlc0/i2_4_lut_adj_21693 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0xF200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_970 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 \tlc0/i1_4_lut_adj_21701 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40424 \tlc0/i8_2_lut_3_lut_4_lut_adj_22897 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_971 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_21694 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40425 \tlc0/i1_4_lut_adj_21717 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_973 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40426 \tlc0/i145880_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40427 \tlc0.i148403_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0x4700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_974 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40428 \tlc0/n176432_bdd_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40429 \tlc0.i131841_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0x07D9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_975 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_21696 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40430 \tlc0/i1_4_lut_adj_21698 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0xF400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_978 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40340 \tlc0/i317_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40431 \tlc0/i148269_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_979 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40264 \tlc0/i128462_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40381 \tlc0/i147752_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_980 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \tlc0/i302_4_lut_adj_21708 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40432 \tlc0/i6_2_lut_3_lut_4_lut_adj_22399 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_981 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40433 \tlc0/mux_41_Mux_8_i94_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40434 \tlc0/mux_41_Mux_8_i78_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0x3074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0x888D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_982 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40435 \tlc0/i125482_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40436 \tlc0/i131844_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0x3399") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0xEAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_983 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176642_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40356 \tlc0/sr_bit_counter[0]_bdd_4_lut_408 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_985 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40219 \tlc0/i360_4_lut_adj_21715 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40437 \tlc0/i359_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0xD1C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_986 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40438 \tlc0/i291_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 \tlc0/i147407_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_987 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40364 \tlc0/i128336_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40440 \tlc0/i1_4_lut_adj_21728 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_988 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \tlc0/i2_4_lut_adj_21738 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40441 \tlc0/i9_2_lut_3_lut_adj_22293 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_989 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128279_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40442 \tlc0/i1_4_lut_adj_21729 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_990 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_21732 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40443 \tlc0/i9_2_lut_3_lut_4_lut_adj_22191 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_991 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40417 \tlc0/i2_4_lut_adj_21736 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40444 \tlc0/i1_4_lut_adj_21737 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0xBA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_993 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40364 \tlc0/i128153_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40440 \tlc0/i1_4_lut_adj_21739 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_994 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40222 \tlc0/i2_4_lut_adj_21743 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40239 \tlc0/i9_2_lut_3_lut_adj_23322 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_995 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \tlc0/n176354_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40216 \tlc0/sr_bit_counter[0]_bdd_4_lut_363 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_997 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40445 \tlc0/i1_4_lut_adj_21745 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40446 \tlc0/i132278_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0x0C5D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0xEAE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_999 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \tlc0/n176648_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 \tlc0/sr_bit_counter[0]_bdd_4_lut_409 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1001 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40447 \tlc0/mux_41_Mux_7_i255_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40448 \tlc0/mux_41_Mux_7_i190_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0x47EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1002 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40289 \tlc0/n176918_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40410 \tlc0/n176810_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1003 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40449 \tlc0/i1_4_lut_adj_21749 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40450 \tlc0/i368_4_lut_adj_21754 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1004 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40254 \tlc0/i147692_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40451 \tlc0/i9_2_lut_3_lut_4_lut_adj_22517 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1005 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40452 \tlc0/i148125_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40453 \tlc0/i385_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0xF044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1007 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40349 \tlc0/sr_bit_counter[1]_bdd_4_lut_323 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40454 \tlc0/sout_I_0_i281_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1008 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40378 \tlc0/sr_bit_counter[3]_bdd_4_lut_399 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40270 \tlc0/n176102_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1009 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_21763 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40455 \tlc0/i1_4_lut_adj_21807 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0x88C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1011 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40264 \tlc0/i1_4_lut_adj_21764 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40456 \tlc0/i366_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1012 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40457 \tlc0/i147613_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40458 \tlc0/i9_2_lut_3_lut_4_lut_adj_22543 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0xF4FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1013 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40459 \tlc0/i311_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40460 \tlc0/mux_41_Mux_8_i255_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0x44A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1014 ( input D0, C0, B0, A0, output F0 );

  lut40461 \tlc0/n176900_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1015 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \tlc0/n176654_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40462 \tlc0/sr_bit_counter[0]_bdd_4_lut_410 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1017 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40330 \tlc0/i356_4_lut_adj_21781 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40325 \tlc0/i147629_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1019 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40332 \tlc0/i371_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40463 \tlc0/i147480_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0xF2FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1021 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40464 \tlc0/i88_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40465 \tlc0.i148156_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1023 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40466 \tlc0/i327_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40467 \tlc0/i148094_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0xFEDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1025 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40256 \tlc0/i1_4_lut_adj_21792 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40468 \tlc0/i366_4_lut_adj_21793 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1026 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40457 \tlc0/i147624_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40363 \tlc0/i9_2_lut_3_lut_4_lut_adj_22522 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1027 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128467_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 \tlc0/i2_4_lut_adj_21804 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1028 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 \tlc0/i1_4_lut_adj_21810 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40408 \tlc0/i8_2_lut_3_lut_4_lut_adj_22892 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1030 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40292 \tlc0/sr_bit_counter[1]_bdd_4_lut_312 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40394 \tlc0/sout_I_0_i89_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1031 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_21815 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 \tlc0/i1_4_lut_adj_21833 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1033 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 \tlc0/i1_4_lut_adj_21811 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40469 \tlc0/i366_4_lut_adj_21816 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1034 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40266 \tlc0/i147591_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 \tlc0/i9_2_lut_3_lut_adj_22701 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1035 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40470 \tlc0/i293_4_lut_adj_23137 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40471 \tlc0/i1_2_lut_3_lut_adj_21820 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0xFCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1037 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40400 \tlc0/n175958_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40355 \tlc0/sr_bit_counter[0]_bdd_4_lut_305 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1039 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40472 \tlc0.i145428_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40473 \tlc0/n176846_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0xDE84") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1040 ( input D0, C0, B0, A0, output F0 );

  lut40245 \tlc0/sr_bit_counter[2]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1041 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40474 \tlc0/i1_4_lut_adj_21829 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40475 \tlc0/i356_4_lut_adj_21831 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1042 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40457 \tlc0/i147619_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40363 \tlc0/i9_2_lut_3_lut_4_lut_adj_22267 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1043 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40391 \tlc0/sr_bit_counter[3]_bdd_4_lut_383 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40390 \tlc0/n176246_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1044 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40292 \tlc0/sr_bit_counter[1]_bdd_4_lut_354 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40476 \tlc0/sout_I_0_i439_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1045 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_21838 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40477 \tlc0/i1_4_lut_adj_21858 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40477 ( input A, B, C, D, output Z );

  LUT4 #("0xCC40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1047 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128151_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40478 \tlc0/i1_4_lut_adj_21839 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40478 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1048 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40417 \tlc0/i2_4_lut_adj_21851 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 \tlc0/i9_2_lut_3_lut_adj_21788 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1049 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40364 \tlc0/i128461_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40397 \tlc0/i2_4_lut_adj_21840 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1050 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40474 \tlc0/i1_4_lut_adj_21845 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40479 \tlc0/i8_2_lut_3_lut_4_lut_adj_22912 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40479 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1051 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40480 \tlc0/i3_4_lut_adj_21843 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40481 \tlc0/i1_4_lut_adj_21846 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40480 ( input A, B, C, D, output Z );

  LUT4 #("0x30BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40481 ( input A, B, C, D, output Z );

  LUT4 #("0xA0EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1052 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40482 \tlc0/i333_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40483 \tlc0/i1_2_lut_3_lut_4_lut_adj_22633 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40482 ( input A, B, C, D, output Z );

  LUT4 #("0xF7C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40483 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1053 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 \tlc0/i147580_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40484 \tlc0/i299_4_lut_adj_21900 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40484 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1055 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176882_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40401 \tlc0/sr_bit_counter[0]_bdd_4_lut_452 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1057 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40393 \tlc0/n176360_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 \tlc0/sr_bit_counter[0]_bdd_4_lut_370 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1059 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40215 \tlc0/n176660_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \tlc0/sr_bit_counter[0]_bdd_4_lut_411 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1061 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40215 \tlc0/n176570_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40216 \tlc0/sr_bit_counter[0]_bdd_4_lut_396 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1064 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40377 \tlc0/tlc_data[5]_bdd_4_lut_365 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40346 \tlc0/n176888_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1065 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40292 \tlc0/tlc_data[3]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40485 \tlc0/mux_41_Mux_3_i165_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  LUT4 #("0xA50F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1067 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40486 \tlc0/i366_4_lut_adj_21868 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40487 \tlc0/i365_3_lut_4_lut_4_lut_adj_23150 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40486 ( input A, B, C, D, output Z );

  LUT4 #("0x22E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40487 ( input A, B, C, D, output Z );

  LUT4 #("0xBD54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1069 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40488 \tlc0/n176498_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40489 \tlc0/i145960_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40488 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40489 ( input A, B, C, D, output Z );

  LUT4 #("0xC78F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1070 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40377 \tlc0/tlc_data[4]_bdd_4_lut_385 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40490 \tlc0/i145958_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40490 ( input A, B, C, D, output Z );

  LUT4 #("0x01FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1071 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40400 \tlc0/n176282_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40355 \tlc0/sr_bit_counter[0]_bdd_4_lut_351 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1073 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \tlc0/n176936_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40491 \tlc0/sr_bit_counter[0]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40491 ( input A, B, C, D, output Z );

  LUT4 #("0xEC2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1075 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \tlc0/n176666_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40492 \tlc0/sr_bit_counter[0]_bdd_4_lut_412 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40492 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1077 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40493 \tlc0/i1_2_lut_3_lut_4_lut_adj_21716 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40494 \tlc0/i1_4_lut_adj_21878 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40493 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40494 ( input A, B, C, D, output Z );

  LUT4 #("0xF200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1078 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40495 \tlc0/i1_3_lut_4_lut_adj_23291 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40496 \tlc0/i131783_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40495 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40496 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1079 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \tlc0/n176852_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40216 \tlc0/sr_bit_counter[0]_bdd_4_lut_443 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1081 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40497 \tlc0/i308_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40498 \tlc0/i1_2_lut_3_lut_adj_22929 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40497 ( input A, B, C, D, output Z );

  LUT4 #("0x55FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40498 ( input A, B, C, D, output Z );

  LUT4 #("0x3322") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1082 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40499 \tlc0/i1_3_lut_4_lut_adj_22669 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40500 \tlc0/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40499 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40500 ( input A, B, C, D, output Z );

  LUT4 #("0x30BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1083 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40264 \tlc0/i128466_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40501 \tlc0/i147771_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40501 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1084 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40502 \tlc0/i314_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40503 \tlc0/i6_2_lut_3_lut_4_lut_adj_22342 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40502 ( input A, B, C, D, output Z );

  LUT4 #("0xC0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40503 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1085 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 \tlc0/i356_4_lut_adj_21885 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40333 \tlc0/i147696_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1087 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40399 \tlc0/sr_bit_counter[1]_bdd_4_lut_326 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40504 \tlc0/sout_I_0_i487_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1088 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40505 \tlc0/n176126_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40394 \tlc0/sout_I_0_i485_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1089 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40506 \tlc0/sr_bit_counter[1]_bdd_4_lut_318 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40284 \tlc0/sout_I_0_i312_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40506 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1091 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40507 \tlc0/i1_2_lut_3_lut_4_lut_adj_22493 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40508 \tlc0/i266_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40508 ( input A, B, C, D, output Z );

  LUT4 #("0x0EA6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1092 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40509 \tlc0/i1_4_lut_adj_22108 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40398 \tlc0/i131613_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40509 ( input A, B, C, D, output Z );

  LUT4 #("0xECFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1093 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128327_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 \tlc0/i1_4_lut_adj_21887 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1094 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \tlc0/i2_4_lut_adj_22100 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40510 \tlc0/i9_2_lut_3_lut_adj_22069 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40510 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1095 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40511 \tlc0/i3_4_lut_adj_22608 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40512 \tlc0/i1_4_lut_4_lut_adj_21894 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40511 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40512 ( input A, B, C, D, output Z );

  LUT4 #("0x2330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1097 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40513 \tlc0/i13237355_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \tlc0/n176024_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40513 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1098 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40285 \tlc0/tlc_data[5]_bdd_4_lut_364 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40514 \tlc0/i148181_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40514 ( input A, B, C, D, output Z );

  LUT4 #("0x0026") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1099 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 \tlc0/i1_4_lut_adj_21896 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40353 \tlc0/i366_4_lut_adj_21897 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1100 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40457 \tlc0/i147595_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40515 \tlc0/i9_2_lut_3_lut_adj_22536 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40515 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1101 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40368 \tlc0/i128424_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40397 \tlc0/i2_4_lut_adj_21902 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1102 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40449 \tlc0/i1_4_lut_adj_21903 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40516 \tlc0/i8_2_lut_3_lut_4_lut_adj_22918 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40516 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1103 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40517 \tlc0/i299_4_lut_adj_21895 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40518 \tlc0/i148015_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40517 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40518 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1104 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40519 \tlc0/i147835_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40520 \tlc0/i1_2_lut_adj_21706 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40519 ( input A, B, C, D, output Z );

  LUT4 #("0xAA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40520 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1105 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \tlc0/i333_4_lut_adj_21966 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40521 \tlc0/i147721_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  LUT4 #("0xBAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1107 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176672_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40522 \tlc0/sr_bit_counter[0]_bdd_4_lut_413 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1109 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40289 \tlc0/n176522_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40523 \tlc0/i147983_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40523 ( input A, B, C, D, output Z );

  LUT4 #("0x8C48") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1110 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40378 \tlc0/tlc_data[4]_bdd_4_lut_420 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40524 \tlc0/i145921_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40524 ( input A, B, C, D, output Z );

  LUT4 #("0xE747") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1111 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40525 \tlc0/i147546_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40526 \tlc0/i292_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40525 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40526 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1113 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \tlc0/i343_4_lut_adj_21917 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40527 \tlc0/i336_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40527 ( input A, B, C, D, output Z );

  LUT4 #("0x6420") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1114 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40242 \tlc0/i147735_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40528 \tlc0.i1_2_lut_adj_23042 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40528 ( input A, B, C, D, output Z );

  LUT4 #("0xE020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1115 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40324 \tlc0/i386_4_lut_adj_21924 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40521 \tlc0/i147780_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1117 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 \tlc0/i1_4_lut_adj_21919 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40353 \tlc0/i346_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1118 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40529 \tlc0/i147637_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40458 \tlc0/i9_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40529 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1119 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176294_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40530 \tlc0/sr_bit_counter[0]_bdd_4_lut_353 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1121 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128149_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40478 \tlc0/i1_4_lut_adj_21930 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1122 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40531 \tlc0/i2_4_lut_adj_21931 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 \tlc0/i9_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40531 ( input A, B, C, D, output Z );

  LUT4 #("0xF400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1123 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40215 \tlc0/n175964_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40389 \tlc0/i145989_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1124 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40271 \tlc0/sr_bit_counter[3]_bdd_4_lut_311 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40532 \tlc0/i145446_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1125 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_21941 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40425 \tlc0/i1_4_lut_adj_21944 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1127 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40400 \tlc0/n176858_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40522 \tlc0/sr_bit_counter[0]_bdd_4_lut_445 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1129 ( input D0, C0, B0, A0, output F0 );

  lut40390 \tlc0/n176186_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1130 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40533 \tlc0/sr_bit_counter[1]_bdd_4_lut_335 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40504 \tlc0/sout_I_0_i305_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40533 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40372 \tlc0/i356_4_lut_adj_21945 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40406 \tlc0/i147708_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1133 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 \tlc0/i381_4_lut_adj_21946 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40534 \tlc0.i147429_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40534 ( input A, B, C, D, output Z );

  LUT4 #("0xDFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1135 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176678_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40355 \tlc0/sr_bit_counter[0]_bdd_4_lut_414 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1137 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40466 \tlc0/i303_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40241 \tlc0/i147834_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40535 \tlc0.i147903_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40461 \tlc0/n176372_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40535 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1140 ( input D0, C0, B0, A0, output F0 );

  lut40355 \tlc0/tlc_data[5]_bdd_4_lut_366 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1141 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128127_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40361 \tlc0/i2_4_lut_adj_21972 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1142 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40317 \tlc0/i1_4_lut_adj_21995 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40510 \tlc0/i9_2_lut_3_lut_adj_21777 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1143 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40536 \tlc0/i6_2_lut_3_lut_4_lut_adj_21759 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40537 \tlc0/i302_4_lut_adj_21976 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40537 ( input A, B, C, D, output Z );

  LUT4 #("0xB1A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1144 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \tlc0/i313_4_lut_adj_22015 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40538 \tlc0/i3_2_lut_3_lut_adj_23241 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1145 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40256 \tlc0/i128451_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40539 \tlc0/i147536_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40539 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1146 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40219 \tlc0/i302_4_lut_adj_21985 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40540 \tlc0/i6_2_lut_3_lut_4_lut_adj_22345 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40422 \tlc0/i147738_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40541 \tlc0/i299_4_lut_adj_22038 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  LUT4 #("0xC0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1149 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \tlc0/n176684_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40356 \tlc0/sr_bit_counter[0]_bdd_4_lut_418 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40542 \tlc0/i1_4_lut_adj_21959 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40543 \tlc0/i3_4_lut_adj_21989 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40542 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40543 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1152 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40544 \tlc0/i293_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40545 \tlc0/i2_4_lut_adj_22019 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40544 ( input A, B, C, D, output Z );

  LUT4 #("0x0F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40545 ( input A, B, C, D, output Z );

  LUT4 #("0x0A22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40546 \tlc0/i147374_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40547 \tlc0/i292_4_lut_adj_22021 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40546 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40547 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1155 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40548 \tlc0.i1_2_lut_adj_22024 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 \tlc0/n176378_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40548 ( input A, B, C, D, output Z );

  LUT4 #("0x3210") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40271 \tlc0/tlc_data[5]_bdd_4_lut_392 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40549 \tlc0/n175970_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1157 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \tlc0/i356_4_lut_adj_22018 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40221 \tlc0/i147680_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1159 ( input D0, C0, B0, A0, output F0 );

  lut40550 \tlc0/i147750_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40550 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1160 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40551 \tlc0/i148141_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40552 \tlc0/i131624_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40551 ( input A, B, C, D, output Z );

  LUT4 #("0x2203") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40552 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128244_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \tlc0/i2_4_lut_adj_22022 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40195 \tlc0/i1_4_lut_adj_22042 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40553 \tlc0.i9_2_lut_3_lut_adj_22253 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40553 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1163 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40289 \tlc0/n176690_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40554 \tlc0/i146023_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40554 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1164 ( input D0, C0, B0, A0, output F0 );

  lut40288 \tlc0/tlc_data[5]_bdd_4_lut_450 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1165 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40555 \tlc0/n176258_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40390 \tlc0/n176030_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40555 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1166 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40292 \tlc0/sr_bit_counter[1]_bdd_4_lut_313 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40163 \tlc0/sout_I_0_i515_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1167 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40556 \tlc0/n176384_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40557 \tlc0/mux_41_Mux_1_i141_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40556 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40557 ( input A, B, C, D, output Z );

  LUT4 #("0xAF5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1168 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40285 \tlc0/tlc_data[3]_bdd_4_lut_369 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40558 \tlc0/i131921_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40558 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1169 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40438 \tlc0/i376_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40559 \tlc0/i374_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40559 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1171 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40246 \tlc0/n176696_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40560 \tlc0/i132104_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40560 ( input A, B, C, D, output Z );

  LUT4 #("0x0AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1172 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40285 \tlc0/tlc_data[3]_bdd_4_lut_417 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40561 \tlc0/i145976_3_lut_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  LUT4 #("0x77EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1173 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40474 \tlc0/i1_4_lut_adj_22007 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40257 \tlc0/i356_4_lut_adj_22040 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1174 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40266 \tlc0/i147671_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40562 \tlc0/i9_2_lut_3_lut_adj_22659 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40562 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1175 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40563 \tlc0/i1_4_lut_adj_22044 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40564 \tlc0/i2_4_lut_adj_22049 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40563 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40564 ( input A, B, C, D, output Z );

  LUT4 #("0xDC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1178 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40292 \tlc0/sr_bit_counter[1]_bdd_4_lut_314 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40565 \tlc0/sout_I_0_i344_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1179 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40289 \tlc0/n176894_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40566 \tlc0/i128020_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40566 ( input A, B, C, D, output Z );

  LUT4 #("0x4699") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1180 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \tlc0/i145847_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40567 \tlc0/mux_41_Mux_4_i221_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1181 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40340 \tlc0/i343_4_lut_adj_22058 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40521 \tlc0/i147703_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128243_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 \tlc0/i2_4_lut_adj_22064 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40568 \tlc0/i1_4_lut_adj_22093 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40569 \tlc0.i9_2_lut_3_lut_adj_21884 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40568 ( input A, B, C, D, output Z );

  LUT4 #("0xF200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40569 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_22065 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40570 \tlc0/i1_4_lut_adj_22067 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40570 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1187 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40340 \tlc0/i361_4_lut_adj_22068 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40571 \tlc0/i147485_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  LUT4 #("0xCEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40326 \tlc0/n176864_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40572 \tlc0/i147477_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40572 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40292 \tlc0/tlc_data[4]_bdd_4_lut_449 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40573 \tlc0/i132199_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40573 ( input A, B, C, D, output Z );

  LUT4 #("0x3337") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1191 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40555 \tlc0/n176390_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40270 \tlc0/n176306_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1193 ( input D0, C0, B0, A0, output F0 );

  lut40574 \tlc0/i398_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  LUT4 #("0xC0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1195 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40575 \tlc0/i311_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40576 \tlc0/i147535_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40575 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40576 ( input A, B, C, D, output Z );

  LUT4 #("0x2B22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40372 \tlc0/i371_4_lut_adj_22087 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40534 \tlc0.i147436_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1199 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40289 \tlc0/n176702_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40577 \tlc0/i148201_2_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1200 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40328 \tlc0/tlc_data[3]_bdd_4_lut_425 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40578 \tlc0/i132161_2_lut_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40578 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1201 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_22096 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40579 \tlc0/i1_4_lut_adj_22098 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  LUT4 #("0xB0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1203 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40556 \tlc0/n176504_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40580 \tlc0/i145951_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40580 ( input A, B, C, D, output Z );

  LUT4 #("0x1178") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40271 \tlc0/tlc_data[4]_bdd_4_lut_386 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40581 \tlc0/i145949_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40581 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1205 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_22101 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40582 \tlc0/i1_4_lut_adj_22129 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40582 ( input A, B, C, D, output Z );

  LUT4 #("0xC088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1207 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \tlc0/i128126_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 \tlc0/i2_4_lut_adj_22103 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1208 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40583 \tlc0/i1_4_lut_adj_22105 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40251 \tlc0/i9_2_lut_3_lut_adj_21292 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40420 \tlc0/n176786_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 \tlc0/n176042_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1210 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40584 \tlc0/sr_bit_counter[1]_bdd_4_lut_315 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40585 \tlc0/sout_I_0_i225_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40584 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40585 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1211 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40278 \tlc0/n176012_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40532 \tlc0/i145935_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1212 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40378 \tlc0/sr_bit_counter[3]_bdd_4_lut_319 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40389 \tlc0/i145965_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176708_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40279 \tlc0/sr_bit_counter[0]_bdd_4_lut_422 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1215 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40205 \tlc0/i1_4_lut_adj_22115 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40469 \tlc0/i356_4_lut_adj_22119 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1216 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40350 \tlc0/i147633_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40586 \tlc0/i9_2_lut_3_lut_4_lut_adj_22513 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40586 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \tlc0/i128242_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40361 \tlc0/i2_4_lut_adj_22120 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40568 \tlc0/i1_4_lut_adj_22121 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40587 \tlc0.i9_2_lut_3_lut_adj_21929 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40587 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1219 ( input D0, C0, B0, A0, output F0 );

  lut40404 \tlc0/n176252_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1220 ( input D0, C0, B0, A0, output F0 );

  lut40245 \tlc0/sout_N_49040[5]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_22124 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40588 \tlc0/i1_4_lut_adj_22134 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40588 ( input A, B, C, D, output Z );

  LUT4 #("0xAC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1223 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40258 \tlc0/i371_4_lut_adj_22131 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40589 \tlc0.i147443_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40589 ( input A, B, C, D, output Z );

  LUT4 #("0xBFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1225 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40513 \tlc0/i145825_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40270 \tlc0/n176192_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1226 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40378 \tlc0/sr_bit_counter[1]_bdd_4_lut_336 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40380 \tlc0/sout_I_0_i201_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1227 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40590 \tlc0/mux_41_Mux_0_i93_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40591 \tlc0/mux_41_Mux_0_i134_3_lut_4_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40590 ( input A, B, C, D, output Z );

  LUT4 #("0xD1C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40591 ( input A, B, C, D, output Z );

  LUT4 #("0xC003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1229 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40322 \tlc0/i1_4_lut_adj_22142 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \tlc0/i2_4_lut_adj_22143 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1231 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40592 \tlc0/i301_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40593 \tlc0/i316_4_lut_adj_22177 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40592 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40593 ( input A, B, C, D, output Z );

  LUT4 #("0x22F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1233 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40555 \tlc0/n176714_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40594 \tlc0/i147829_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40594 ( input A, B, C, D, output Z );

  LUT4 #("0x0550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1234 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40328 \tlc0/tlc_data[2]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40595 \tlc0.i131975_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40595 ( input A, B, C, D, output Z );

  LUT4 #("0xBF8F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1235 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_22151 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40596 \tlc0/i1_4_lut_adj_22158 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40596 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1237 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40597 \tlc0/n176720_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40598 \tlc0/i148158_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40597 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40598 ( input A, B, C, D, output Z );

  LUT4 #("0xCEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1238 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40337 \tlc0/tlc_data[4]_bdd_4_lut_421 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40599 \tlc0/i145928_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40599 ( input A, B, C, D, output Z );

  LUT4 #("0xD9B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1239 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128145_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \tlc0/i2_4_lut_adj_22162 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1240 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40195 \tlc0/i1_4_lut_adj_22165 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40600 \tlc0/i9_2_lut_3_lut_4_lut_adj_21355 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40600 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1241 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40601 \tlc0/i2_2_lut_3_lut_adj_22164 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40602 \tlc0/i1_2_lut_3_lut_adj_21889 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40601 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40602 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1242 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40603 \tlc0/i2_4_lut_adj_21437 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40604 \tlc0.i147565_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40603 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40604 ( input A, B, C, D, output Z );

  LUT4 #("0xAAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1243 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40372 \tlc0/i361_4_lut_adj_22170 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40392 \tlc0/i147491_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1245 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_22171 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40605 \tlc0/i1_4_lut_adj_22173 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40605 ( input A, B, C, D, output Z );

  LUT4 #("0xA0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1247 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40264 \tlc0/i128459_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40606 \tlc0/i147734_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40606 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40607 \tlc0/i302_4_lut_adj_22182 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40608 \tlc0/i6_2_lut_3_lut_4_lut_adj_22397 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40607 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40608 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1249 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128239_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 \tlc0/i2_4_lut_adj_22184 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1250 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40568 \tlc0/i1_4_lut_adj_22185 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \tlc0/i9_2_lut_adj_22186 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1251 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40609 \tlc0/mux_41_Mux_8_i15_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40610 \tlc0/mux_41_Mux_4_i205_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40609 ( input A, B, C, D, output Z );

  LUT4 #("0xCF8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40610 ( input A, B, C, D, output Z );

  LUT4 #("0x5702") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1252 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40611 \tlc0/i148291_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40612 \tlc0/i131617_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40611 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40612 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1253 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40213 \tlc0/i354_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40613 \tlc0/i147759_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40613 ( input A, B, C, D, output Z );

  LUT4 #("0xF8FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1254 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40614 \tlc0/i1_2_lut_4_lut_adj_21574 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40615 \tlc0/i1_2_lut_3_lut_adj_22983 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40614 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40615 ( input A, B, C, D, output Z );

  LUT4 #("0x2A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1255 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128332_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40478 \tlc0/i1_4_lut_adj_22193 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1256 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40531 \tlc0/i2_4_lut_adj_22200 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 \tlc0/i9_2_lut_3_lut_adj_22156 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1257 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_22195 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40596 \tlc0/i1_4_lut_adj_22198 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1259 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40417 \tlc0/i2_4_lut_adj_22201 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40616 \tlc0/i1_4_lut_adj_22228 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40616 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128331_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 \tlc0/i1_4_lut_adj_22205 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1262 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \tlc0/i2_4_lut_adj_22206 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40255 \tlc0/i9_2_lut_3_lut_adj_22276 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1263 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40364 \tlc0/i128237_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40361 \tlc0/i2_4_lut_adj_22210 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1264 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40568 \tlc0/i1_4_lut_adj_22219 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40617 \tlc0/i9_2_lut_adj_22220 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40617 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1265 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_22211 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40616 \tlc0/i1_4_lut_adj_22215 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1268 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40285 \tlc0/sr_bit_counter[3]_bdd_4_lut_368 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40504 \tlc0/i145434_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1269 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \tlc0/i343_4_lut_adj_22214 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40618 \tlc0/i147687_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40618 ( input A, B, C, D, output Z );

  LUT4 #("0xDCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40342 \tlc0/n176726_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40619 \tlc0.i148344_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40619 ( input A, B, C, D, output Z );

  LUT4 #("0x0019") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1272 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40377 \tlc0/tlc_data[4]_bdd_4_lut_424 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40620 \tlc0/i145943_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40620 ( input A, B, C, D, output Z );

  LUT4 #("0x837C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1273 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40621 \tlc0/i131850_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40622 \tlc0/mux_41_Mux_10_i63_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40621 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40622 ( input A, B, C, D, output Z );

  LUT4 #("0x91B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1275 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40623 \tlc0/i1_3_lut_adj_22321 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40624 \tlc0/i1_4_lut_adj_22221 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40623 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40624 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1276 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40625 \tlc0/i309_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40626 \tlc0/i1_4_lut_4_lut_adj_23205 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40625 ( input A, B, C, D, output Z );

  LUT4 #("0x3D3D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40626 ( input A, B, C, D, output Z );

  LUT4 #("0x2810") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1277 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_22224 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40627 \tlc0/i1_4_lut_adj_22225 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40627 ( input A, B, C, D, output Z );

  LUT4 #("0xDC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1279 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40332 \tlc0/i361_4_lut_adj_22229 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40628 \tlc0.i147451_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40628 ( input A, B, C, D, output Z );

  LUT4 #("0xCEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1281 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \tlc0/n176870_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40279 \tlc0/sr_bit_counter[0]_bdd_4_lut_446 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1283 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40215 \tlc0/n176528_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40416 \tlc0/sr_bit_counter[0]_bdd_4_lut_393 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1285 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_22242 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40596 \tlc0/i1_4_lut_adj_22244 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \tlc0/n176732_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 \tlc0/sr_bit_counter[0]_bdd_4_lut_423 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1289 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176402_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40530 \tlc0/sr_bit_counter[0]_bdd_4_lut_371 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1291 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_22262 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40579 \tlc0/i1_4_lut_adj_22271 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1293 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40556 \tlc0/n176096_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40532 \tlc0/sout_I_0_i492_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1294 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40378 \tlc0/sr_bit_counter[1]_bdd_4_lut_322 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40394 \tlc0/sout_I_0_i495_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1295 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128330_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 \tlc0/i1_4_lut_adj_22265 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1296 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40222 \tlc0/i2_4_lut_adj_22268 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40398 \tlc0/i9_2_lut_3_lut_adj_22075 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1297 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176738_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40629 \tlc0/sr_bit_counter[0]_bdd_4_lut_426 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40629 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1299 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128326_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40440 \tlc0/i1_4_lut_adj_22269 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1300 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40238 \tlc0/i2_4_lut_adj_22273 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40630 \tlc0/i9_2_lut_3_lut_adj_22277 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40630 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1301 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40555 \tlc0/n176744_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40631 \tlc0/i128016_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40631 ( input A, B, C, D, output Z );

  LUT4 #("0x3236") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1302 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40285 \tlc0/tlc_data[4]_bdd_4_lut_440 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40632 \tlc0/mux_41_Mux_3_i124_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40632 ( input A, B, C, D, output Z );

  LUT4 #("0x1D3D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1303 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40340 \tlc0/i371_4_lut_adj_22278 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40633 \tlc0.i147455_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40633 ( input A, B, C, D, output Z );

  LUT4 #("0xFF4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1305 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128234_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \tlc0/i2_4_lut_adj_22279 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1306 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40195 \tlc0/i1_4_lut_adj_22281 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40552 \tlc0/i9_2_lut_adj_22284 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1307 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_22285 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40634 \tlc0/i1_4_lut_adj_22346 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40634 ( input A, B, C, D, output Z );

  LUT4 #("0x8C88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1309 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40364 \tlc0/i128329_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 \tlc0/i1_4_lut_adj_22290 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1310 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40222 \tlc0/i2_4_lut_adj_22308 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40398 \tlc0/i9_2_lut_3_lut_adj_22282 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1311 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \tlc0/n176408_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40492 \tlc0/sr_bit_counter[0]_bdd_4_lut_373 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1313 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_22304 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40635 \tlc0/i1_4_lut_adj_22335 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40635 ( input A, B, C, D, output Z );

  LUT4 #("0xF200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1315 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40377 \tlc0/tlc_data[3]_bdd_4_lut_367 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40636 \tlc0/mux_41_Mux_5_i123_3_lut_3_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40636 ( input A, B, C, D, output Z );

  LUT4 #("0x22DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1317 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \tlc0/n176924_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40629 \tlc0/sr_bit_counter[0]_bdd_4_lut_455 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1319 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128285_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 \tlc0/i1_4_lut_adj_22315 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_22316 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40586 \tlc0/i9_2_lut_3_lut_4_lut_adj_22296 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1321 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_22348 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40637 \tlc0/i1_4_lut_adj_22351 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40637 ( input A, B, C, D, output Z );

  LUT4 #("0xD080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1323 ( input D0, C0, B0, A0, output F0 );

  lut40270 \tlc0/n176198_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1324 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40506 \tlc0/sr_bit_counter[1]_bdd_4_lut_337 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40173 \tlc0/sout_I_0_i424_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1325 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_22358 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40638 \tlc0/i1_4_lut_adj_22359 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40638 ( input A, B, C, D, output Z );

  LUT4 #("0x88C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1327 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40342 \tlc0/n176414_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40639 \tlc0/mux_41_Mux_6_i70_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40639 ( input A, B, C, D, output Z );

  LUT4 #("0xAF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1328 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40399 \tlc0/tlc_data[3]_bdd_4_lut_390 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40640 \tlc0/mux_41_Mux_6_i85_3_lut_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40640 ( input A, B, C, D, output Z );

  LUT4 #("0xF03F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1329 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \tlc0/n175976_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40216 \tlc0/sr_bit_counter[0]_bdd_4_lut_307 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1331 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40337 \tlc0/sr_bit_counter[3]_bdd_4_lut_457 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40270 \tlc0/n175982_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1332 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40378 \tlc0/sr_bit_counter[1]_bdd_4_lut_308 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40532 \tlc0/sout_I_0_i247_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1333 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40244 \tlc0/n175988_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40641 \tlc0/sr_bit_counter[0]_bdd_4_lut_320 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40641 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1335 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40642 \tlc0/i1_2_lut_3_lut_4_lut_adj_23276 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40643 \tlc0/i4_4_lut_adj_22404 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40642 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40643 ( input A, B, C, D, output Z );

  LUT4 #("0x00DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1336 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40644 \tlc0/i2_2_lut_3_lut_adj_22440 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40645 \tlc0/i46_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40644 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40645 ( input A, B, C, D, output Z );

  LUT4 #("0x1241") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1337 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40422 \tlc0/i1_4_lut_adj_22405 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40646 \tlc0/i128040_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40646 ( input A, B, C, D, output Z );

  LUT4 #("0x4949") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1339 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_22410 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40253 \tlc0/i1_4_lut_adj_22411 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1341 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40505 \tlc0/n176942_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40532 \tlc0/i146058_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1342 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40328 \tlc0/sr_bit_counter[3]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40171 \tlc0/i145425_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1343 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \tlc0/n176132_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40530 \tlc0/sr_bit_counter[0]_bdd_4_lut_332 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1345 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40400 \tlc0/n176264_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40356 \tlc0/sr_bit_counter[0]_bdd_4_lut_348 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1347 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \tlc0/i1_2_lut_adj_23059 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40404 \tlc0/n176534_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1348 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40647 \tlc0.i1_2_lut_adj_21446 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40216 \tlc0/tlc_data[6]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40647 ( input A, B, C, D, output Z );

  LUT4 #("0x3202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1350 ( input D0, C0, B0, A0, output F0 );

  lut40294 \tlc0/sout_N_49040[5]_bdd_4_lut_339 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1352 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40648 \tlc0/i147933_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40649 \tlc0/i1_4_lut_4_lut_adj_23139 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40648 ( input A, B, C, D, output Z );

  LUT4 #("0xCD34") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40649 ( input A, B, C, D, output Z );

  LUT4 #("0x8009") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1353 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_22460 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40579 \tlc0/i1_4_lut_adj_22461 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1355 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \tlc0/n176774_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40650 \tlc0/tlc_data[3]_bdd_4_lut_433_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40650 ( input A, B, C, D, output Z );

  LUT4 #("0xBA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1357 ( input D0, C0, B0, A0, output F0 );

  lut40273 \tlc0/n176060_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1358 ( input D0, C0, B0, A0, output F0 );

  lut40296 \tlc0/sr_bit_counter[2]_bdd_4_lut_380 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1359 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40335 \tlc0/i330_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40651 \tlc0/i1_3_lut_4_lut_adj_22464 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40651 ( input A, B, C, D, output Z );

  LUT4 #("0xBE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1361 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40264 \tlc0/i128446_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40652 \tlc0/i147959_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40652 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1362 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40219 \tlc0/i292_4_lut_adj_22572 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40653 \tlc0/i6_2_lut_3_lut_4_lut_adj_22343 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40653 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1363 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176420_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40491 \tlc0/sr_bit_counter[0]_bdd_4_lut_374 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1365 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_22508 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40654 \tlc0/i1_4_lut_adj_22510 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40654 ( input A, B, C, D, output Z );

  LUT4 #("0xAA08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1368 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40655 \tlc0/sr_bit_counter[1]_bdd_4_lut_338 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40176 \tlc0/sout_I_0_i322_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40655 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1369 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40393 \tlc0/n176576_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40530 \tlc0/sr_bit_counter[0]_bdd_4_lut_397 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1371 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_22545 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40634 \tlc0/i1_4_lut_adj_22547 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1373 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \tlc0/n176300_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40462 \tlc0/sr_bit_counter[0]_bdd_4_lut_355 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1375 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \tlc0/n176426_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40409 \tlc0/sr_bit_counter[0]_bdd_4_lut_375 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1378 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40292 \tlc0/sr_bit_counter[1]_bdd_4_lut_328 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40380 \tlc0/sout_I_0_i480_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1379 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40656 \tlc0/i1_4_lut_adj_22582 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40657 \tlc0/i148236_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40656 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40657 ( input A, B, C, D, output Z );

  LUT4 #("0x0F08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1380 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40658 \tlc0/i2_2_lut_3_lut_adj_23268 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40659 \tlc0/i1_4_lut_4_lut_adj_23021 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40658 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40659 ( input A, B, C, D, output Z );

  LUT4 #("0x4550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1381 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_22591 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40660 \tlc0/i1_4_lut_adj_22592 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40660 ( input A, B, C, D, output Z );

  LUT4 #("0x8C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1383 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40661 \tlc0/n176750_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40662 \tlc0/i125499_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40661 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40662 ( input A, B, C, D, output Z );

  LUT4 #("0x5A55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1384 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40271 \tlc0/tlc_data[3]_bdd_4_lut_429 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40663 \tlc0/mux_41_Mux_5_i92_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40663 ( input A, B, C, D, output Z );

  LUT4 #("0x05FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1385 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40664 \tlc0/i2_4_lut_adj_22597 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \tlc0/i1_2_lut_adj_22028 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40664 ( input A, B, C, D, output Z );

  LUT4 #("0xB0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1386 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40665 \tlc0/i147382_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40666 \tlc0/i1_3_lut_adj_22598 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40665 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40666 ( input A, B, C, D, output Z );

  LUT4 #("0xC300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1387 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40667 \tlc0/i1_2_lut_adj_21767 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 \tlc0/i340_4_lut_adj_22599 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40667 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40668 ( input A, B, C, D, output Z );

  LUT4 #("0xE4F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1388 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40669 \tlc0/i1_3_lut_4_lut_adj_23049 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40670 \tlc0/i1_2_lut_3_lut_4_lut_adj_22986 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40669 ( input A, B, C, D, output Z );

  LUT4 #("0x50DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40670 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1389 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40563 \tlc0/i1_4_lut_adj_22603 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40671 \tlc0/i2_4_lut_adj_22607 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40671 ( input A, B, C, D, output Z );

  LUT4 #("0xCC40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1391 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176558_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40522 \tlc0/sr_bit_counter[0]_bdd_4_lut_395 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1393 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \tlc0/n176288_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40491 \tlc0/sr_bit_counter[0]_bdd_4_lut_352 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1395 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_22628 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40672 \tlc0/i1_4_lut_adj_22640 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40672 ( input A, B, C, D, output Z );

  LUT4 #("0xE200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1397 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_22630 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40673 \tlc0/i1_4_lut_adj_22631 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40673 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1399 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176582_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40356 \tlc0/sr_bit_counter[0]_bdd_4_lut_398 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1401 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \tlc0/n176756_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \tlc0/sr_bit_counter[0]_bdd_4_lut_428 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1403 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_22645 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40672 \tlc0/i1_4_lut_adj_22653 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1405 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176438_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40355 \tlc0/sr_bit_counter[0]_bdd_4_lut_376 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1407 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40417 \tlc0/i2_4_lut_adj_22655 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40638 \tlc0/i1_4_lut_adj_22656 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1409 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40466 \tlc0/i326_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40674 \tlc0/i147946_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40674 ( input A, B, C, D, output Z );

  LUT4 #("0xD4AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1411 ( input D0, C0, B0, A0, output F0 );

  lut40338 \tlc0/n176210_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1412 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40506 \tlc0/sr_bit_counter[1]_bdd_4_lut_340 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40165 \tlc0/sout_I_0_i456_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1413 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40340 \tlc0/i351_4_lut_adj_22673 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40259 \tlc0/i147512_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1415 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \tlc0/i341_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40675 \tlc0/i147518_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40675 ( input A, B, C, D, output Z );

  LUT4 #("0xBAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1417 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40215 \tlc0/n176444_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40356 \tlc0/sr_bit_counter[0]_bdd_4_lut_377 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1419 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40676 \tlc0/i148022_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40677 \tlc0/i2_3_lut_4_lut_adj_22686 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40676 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40677 ( input A, B, C, D, output Z );

  LUT4 #("0x080A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1421 ( input D0, C0, B0, A0, output F0 );

  lut40390 \tlc0/n175994_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1422 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40391 \tlc0/sr_bit_counter[1]_bdd_4_lut_309 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40678 \tlc0/sout_I_0_i240_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40678 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1423 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128317_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 \tlc0/i1_4_lut_adj_22692 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1424 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \tlc0/i2_4_lut_adj_22693 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 \tlc0/i9_2_lut_3_lut_adj_22190 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1425 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40256 \tlc0/i128465_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40679 \tlc0/i147768_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40679 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1426 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \tlc0/i299_4_lut_adj_22698 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40680 \tlc0/i6_2_lut_3_lut_4_lut_adj_22394 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40680 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1427 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40681 \tlc0/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40682 \tlc0/i1_4_lut_4_lut_adj_22720 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40681 ( input A, B, C, D, output Z );

  LUT4 #("0x0184") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40682 ( input A, B, C, D, output Z );

  LUT4 #("0x6804") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1428 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40683 \tlc0.i1_4_lut_adj_23184 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40684 \tlc0/i87_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40683 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40684 ( input A, B, C, D, output Z );

  LUT4 #("0x05A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1429 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40205 \tlc0/i1_4_lut_adj_22721 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40456 \tlc0/i376_4_lut_adj_22722 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1430 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40254 \tlc0/i148130_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40239 \tlc0/i9_2_lut_3_lut_adj_22751 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1431 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40205 \tlc0/i1_4_lut_adj_22731 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40475 \tlc0/i376_4_lut_adj_22734 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1432 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40350 \tlc0/i147581_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40685 \tlc0/i9_2_lut_3_lut_adj_22537 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40685 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1434 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40686 \tlc0/sout_N_49040[5]_bdd_4_lut_342 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40687 \tlc0/i124516_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40686 ( input A, B, C, D, output Z );

  LUT4 #("0xEC2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40687 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1435 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40215 \tlc0/n176450_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40216 \tlc0/sr_bit_counter[0]_bdd_4_lut_378 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1437 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128253_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \tlc0/i2_4_lut_adj_22765 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1438 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40195 \tlc0/i1_4_lut_adj_22842 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40688 \tlc0.i9_2_lut_3_lut_adj_21317 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40688 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1439 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40211 \tlc0/i1_4_lut_adj_22767 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40689 \tlc0/i366_4_lut_adj_22791 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40689 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1440 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40320 \tlc0/i365_4_lut_adj_22770 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40690 \tlc0/i367_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40690 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1441 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40364 \tlc0/i128315_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 \tlc0/i1_4_lut_adj_22775 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1442 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_22779 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40691 \tlc0/i9_2_lut_3_lut_4_lut_adj_22280 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40691 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1443 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40371 \tlc0.i145974_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40387 \tlc0/n176762_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1444 ( input D0, C0, B0, A0, output F0 );

  lut40522 \tlc0/sr_bit_counter[2]_bdd_4_lut_441 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1445 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40320 \tlc0/mux_41_Mux_2_i158_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40692 \tlc0/mux_41_Mux_2_i142_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40692 ( input A, B, C, D, output Z );

  LUT4 #("0xB740") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1447 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40264 \tlc0/i128445_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40539 \tlc0/i147947_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1448 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40502 \tlc0/i282_4_lut_adj_22826 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40586 \tlc0/i6_2_lut_3_lut_4_lut_adj_22398 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1449 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40246 \tlc0/n176540_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40693 \tlc0.i132250_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40693 ( input A, B, C, D, output Z );

  LUT4 #("0x8A80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1450 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40285 \tlc0/tlc_data[3]_bdd_4_lut_391 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40694 \tlc0/i148101_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40694 ( input A, B, C, D, output Z );

  LUT4 #("0xFF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1451 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40322 \tlc0/i1_4_lut_adj_22784 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40397 \tlc0/i2_4_lut_adj_22787 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1453 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128313_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40323 \tlc0/i2_4_lut_adj_22785 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1454 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40205 \tlc0/i1_4_lut_adj_22786 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40458 \tlc0/i8_2_lut_3_lut_4_lut_adj_22916 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1455 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40330 \tlc0/i366_4_lut_adj_23089 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40463 \tlc0/i147608_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1457 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40695 \tlc0/i128311_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 \tlc0/i1_4_lut_adj_22795 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40695 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1458 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_22797 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40696 \tlc0/i9_2_lut_3_lut_4_lut_adj_22149 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40696 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1459 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40417 \tlc0/i2_4_lut_adj_22800 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40673 \tlc0/i1_4_lut_adj_22811 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1461 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40697 \tlc0/mux_41_Mux_2_i189_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40698 \tlc0/mux_41_Mux_2_i188_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40697 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40698 ( input A, B, C, D, output Z );

  LUT4 #("0x1E1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1463 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_22837 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 \tlc0/i1_4_lut_adj_22894 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1465 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_22846 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40605 \tlc0/i1_4_lut_adj_22847 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1467 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_22849 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40699 \tlc0/i1_4_lut_adj_22852 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40699 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1469 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40420 \tlc0/n176930_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40294 \tlc0/sr_bit_counter[0]_bdd_4_lut_456 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1471 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128304_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40440 \tlc0/i1_4_lut_adj_22859 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1472 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i2_4_lut_adj_22860 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40421 \tlc0/i9_2_lut_3_lut_4_lut_adj_22289 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1473 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \tlc0/n176456_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40409 \tlc0/sr_bit_counter[0]_bdd_4_lut_381 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1475 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_22881 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40596 \tlc0/i1_4_lut_adj_22926 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1477 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40700 \tlc0/mux_41_Mux_9_i255_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40461 \tlc0/n176906_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40700 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1479 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176588_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40294 \tlc0/sr_bit_counter[0]_bdd_4_lut_400 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1481 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40701 \tlc0/i1_2_lut_adj_21794 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40702 \tlc0/i2_4_lut_adj_22905 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40701 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40702 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1482 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40703 \tlc0/i2_4_lut_adj_22907 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40704 \tlc0.i1_2_lut_adj_22298 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40703 ( input A, B, C, D, output Z );

  LUT4 #("0xC088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40704 ( input A, B, C, D, output Z );

  LUT4 #("0x70F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1483 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40705 \tlc0/i312_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40706 \tlc0/i147974_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40705 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40706 ( input A, B, C, D, output Z );

  LUT4 #("0xFECE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1485 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40707 \tlc0/i1_4_lut_adj_22906 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40708 \tlc0/i308_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40707 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40708 ( input A, B, C, D, output Z );

  LUT4 #("0xAADD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1487 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40364 \tlc0/i128301_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40397 \tlc0/i2_4_lut_adj_22915 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1488 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40205 \tlc0/i1_4_lut_adj_22917 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40709 \tlc0/i8_2_lut_3_lut_4_lut_adj_22908 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40709 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1489 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40396 \tlc0/n176912_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40416 \tlc0/sr_bit_counter[0]_bdd_4_lut_454 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1491 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40246 \tlc0/n176546_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40710 \tlc0/mux_41_Mux_0_i197_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40710 ( input A, B, C, D, output Z );

  LUT4 #("0x5566") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1492 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40377 \tlc0/tlc_data[3]_bdd_4_lut_416 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40711 \tlc0/i148289_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40711 ( input A, B, C, D, output Z );

  LUT4 #("0xF30C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1493 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128298_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40478 \tlc0/i1_4_lut_adj_22927 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1494 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_22928 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40363 \tlc0/i9_2_lut_3_lut_4_lut_adj_22239 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1495 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40400 \tlc0/n176270_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40355 \tlc0/sr_bit_counter[0]_bdd_4_lut_349 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1497 ( input D0, C0, B0, A0, output F0 );

  lut40410 \tlc0/n176000_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1498 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40712 \tlc0/sr_bit_counter[1]_bdd_4_lut_310 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40171 \tlc0/sout_I_0_i232_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40712 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1499 ( input D0, C0, B0, A0, output F0 );

  lut40410 \tlc0/n176120_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1500 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40506 \tlc0/sr_bit_counter[1]_bdd_4_lut_324 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40380 \tlc0/sout_I_0_i74_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1501 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40340 \tlc0/i361_4_lut_adj_22936 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40713 \tlc0.i147461_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40713 ( input A, B, C, D, output Z );

  LUT4 #("0xFF70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1503 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_22939 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40444 \tlc0/i1_4_lut_adj_22940 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1505 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40417 \tlc0/i2_4_lut_adj_22943 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40635 \tlc0/i1_4_lut_adj_22963 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1507 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128166_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40478 \tlc0/i1_4_lut_adj_22946 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1508 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40417 \tlc0/i2_4_lut_adj_22981 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40443 \tlc0/i9_2_lut_3_lut_4_lut_adj_22338 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1509 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40422 \tlc0/i147667_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40714 \tlc0/i302_4_lut_adj_23009 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40714 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1511 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40377 \tlc0/tlc_data[3]_bdd_4_lut_435 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40715 \tlc0/i132290_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40715 ( input A, B, C, D, output Z );

  LUT4 #("0x7171") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1513 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \tlc0/i128292_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 \tlc0/i1_4_lut_adj_22959 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1514 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40222 \tlc0/i2_4_lut_adj_22960 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40600 \tlc0/i9_2_lut_3_lut_4_lut_adj_22287 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1515 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40393 \tlc0/n176276_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \tlc0/sr_bit_counter[0]_bdd_4_lut_350 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1517 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176768_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40530 \tlc0/sr_bit_counter[0]_bdd_4_lut_430 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1519 ( input D0, C0, B0, A0, output F0 );

  lut40286 \tlc0/n176048_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1520 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40506 \tlc0/sr_bit_counter[1]_bdd_4_lut_316 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40678 \tlc0/sout_I_0_i82_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1522 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40716 \tlc0/sr_bit_counter[1]_bdd_4_lut_356 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40717 \tlc0/sout_I_0_i417_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40716 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40717 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1525 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40417 \tlc0/i2_4_lut_adj_22992 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40718 \tlc0/i1_4_lut_adj_22993 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40718 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1527 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40719 \tlc0/i147942_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40720 \tlc0/i301_4_lut_adj_23034 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40719 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40720 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1529 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40721 \tlc0/i303_4_lut_adj_23015 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40722 \tlc0/i147932_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40721 ( input A, B, C, D, output Z );

  LUT4 #("0xB1A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40722 ( input A, B, C, D, output Z );

  LUT4 #("0xE200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1531 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40563 \tlc0/i1_4_lut_adj_23047 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40723 \tlc0/i2_4_lut_adj_23050 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40723 ( input A, B, C, D, output Z );

  LUT4 #("0x8A88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1534 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40724 \tlc0/i124541_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40725 \tlc0.i148137_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40724 ( input A, B, C, D, output Z );

  LUT4 #("0xFA72") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40725 ( input A, B, C, D, output Z );

  LUT4 #("0xBBA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1535 ( input D0, C0, B0, A0, output F0 );

  lut40270 \tlc0/n176138_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1536 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40391 \tlc0/sr_bit_counter[1]_bdd_4_lut_327 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40504 \tlc0/sout_I_0_i337_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1537 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40400 \tlc0/n176780_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40522 \tlc0/sr_bit_counter[0]_bdd_4_lut_432 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1539 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40726 \tlc0.i148041_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40461 \tlc0/n176552_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40726 ( input A, B, C, D, output Z );

  LUT4 #("0xD800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1540 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40727 \tlc0/tlc_data[5]_bdd_4_lut_415 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40717 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_6_i1_3_lut 
    ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40727 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1541 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40511 \tlc0/i147576_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40728 \tlc0/i302_4_lut_adj_23084 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40728 ( input A, B, C, D, output Z );

  LUT4 #("0xC0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1543 ( input D0, C0, B0, A0, output F0 );

  lut40386 \tlc0/n176468_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1544 ( input D0, C0, B0, A0, output F0 );

  lut40491 \tlc0/sr_bit_counter[2]_bdd_4_lut_427 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1545 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128480_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40323 \tlc0/i2_4_lut_adj_23102 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1546 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40474 \tlc0/i1_4_lut_adj_23103 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40516 \tlc0/i8_2_lut_3_lut_4_lut_adj_22883 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1547 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40729 \tlc0/i147662_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40469 \tlc0/i292_4_lut_adj_23123 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40729 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1549 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40531 \tlc0/i2_4_lut_adj_23116 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40730 \tlc0/i1_4_lut_adj_23121 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40730 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1551 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40364 \tlc0/i128164_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40478 \tlc0/i1_4_lut_adj_23138 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1552 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_23142 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40731 \tlc0/i9_2_lut_3_lut_4_lut_adj_21347 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40731 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1554 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40712 \tlc0/sr_bit_counter[1]_bdd_4_lut_344 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40167 \tlc0/sout_I_0_i449_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1557 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40215 \tlc0/n176792_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 \tlc0/sr_bit_counter[0]_bdd_4_lut_434 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1559 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_23191 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40672 \tlc0/i1_4_lut_adj_23193 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1561 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_23195 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40732 \tlc0/i1_4_lut_adj_23197 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40732 ( input A, B, C, D, output Z );

  LUT4 #("0x88A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1563 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40488 \tlc0/n176474_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40733 \tlc0/i145966_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40733 ( input A, B, C, D, output Z );

  LUT4 #("0x9D88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1564 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40377 \tlc0/tlc_data[4]_bdd_4_lut_384 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40734 \tlc0/i148429_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40734 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1565 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \tlc0/i361_4_lut_adj_23207 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40341 \tlc0.i147466_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1567 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40735 \tlc0/i380_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40736 \tlc0/i2_2_lut_3_lut_4_lut_adj_23209 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40735 ( input A, B, C, D, output Z );

  LUT4 #("0xAA03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40736 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1569 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40531 \tlc0/i2_4_lut_adj_23215 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40730 \tlc0/i1_4_lut_adj_23216 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1571 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128163_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 \tlc0/i1_4_lut_adj_23238 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1572 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40417 \tlc0/i2_4_lut_adj_23245 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40737 \tlc0/i9_2_lut_3_lut_4_lut_adj_22275 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40737 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1573 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40738 \tlc0/n176480_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 \tlc0/sr_bit_counter[0]_bdd_4_lut_382 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40738 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1576 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40328 \tlc0/sr_bit_counter[3]_bdd_4_lut_343 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40171 \tlc0/i145914_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1577 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i2_4_lut_adj_23262 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40627 \tlc0/i1_4_lut_adj_23263 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1579 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \tlc0/n176804_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 \tlc0/sr_bit_counter[0]_bdd_4_lut_436 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1582 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40271 \tlc0/tlc_data[3]_bdd_4_lut_438 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40739 \tlc0/i148152_2_lut_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40739 ( input A, B, C, D, output Z );

  LUT4 #("0xF555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1583 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40322 \tlc0/i1_4_lut_adj_23284 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40671 \tlc0/i2_4_lut_adj_23285 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1585 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \tlc0/n176816_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40522 \tlc0/sr_bit_counter[0]_bdd_4_lut_437 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1587 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \tlc0/i128347_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \tlc0/i2_4_lut_adj_23308 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1588 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 \tlc0/i1_4_lut_adj_23311 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40740 \tlc0/i8_2_lut_3_lut_4_lut_adj_22890 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40740 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1589 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40741 \tlc0/i2_4_lut_adj_23310 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40425 \tlc0/i1_4_lut_adj_23313 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40741 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1591 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40742 \tlc_data_7__I_0/lscc_fifo_dc_inst/i2_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40743 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_4_lut_adj_21257 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40742 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40743 ( input A, B, C, D, output Z );

  LUT4 #("0x555D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1593 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40744 \tlc_data_7__I_0/lscc_fifo_dc_inst/i2_4_lut_adj_21258 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40745 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_4_lut_adj_21259 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40744 ( input A, B, C, D, output Z );

  LUT4 #("0xF2FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40745 ( input A, B, C, D, output Z );

  LUT4 #("0x04FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1595 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40746 \tlc_data_7__I_0/lscc_fifo_dc_inst/i145168_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40747 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_4_lut_adj_21279 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40746 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40747 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1597 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40748 \tlc0.i125304_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40173 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_2_i1_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40748 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1599 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40749 \tlc0/i127994_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40284 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_0_i1_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40749 ( input A, B, C, D, output Z );

  LUT4 #("0xFE08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1600 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40750 \tlc0/i5_2_lut_3_lut_4_lut_adj_21407 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40751 \tlc0.i131804_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i136 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40750 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40751 ( input A, B, C, D, output Z );

  LUT4 #("0xFD5D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1601 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40752 \tlc0/mux_41_Mux_4_i220_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_1_i1_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40752 ( input A, B, C, D, output Z );

  LUT4 #("0x33FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1602 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40753 \tlc0.i131735_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40754 \tlc0.i148422_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40753 ( input A, B, C, D, output Z );

  LUT4 #("0x04C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40754 ( input A, B, C, D, output Z );

  LUT4 #("0x5A66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1603 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40755 line_time_23__I_0_i46_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40756 line_time_23__I_0_i44_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40755 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40756 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1604 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40757 i131814_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40758 i131806_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40757 ( input A, B, C, D, output Z );

  LUT4 #("0x3110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40758 ( input A, B, C, D, output Z );

  LUT4 #("0x5110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1606 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40759 \tlc0.i1_2_lut_3_lut_adj_21672 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40218 \tlc0/i1_2_lut_adj_22886 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40759 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1607 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40760 \tlc0/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40761 \tlc0/i6_2_lut_3_lut_adj_22468 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40760 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40761 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1608 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40762 \tlc0/i2_4_lut_adj_22552 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40763 \tlc0/i1_2_lut_3_lut_adj_23022 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40762 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40763 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1609 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40764 \tlc0/i1_3_lut_4_lut_adj_21280 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40765 \tlc0/i6_2_lut_3_lut_adj_22222 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40764 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40765 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1610 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40766 \tlc0/i128203_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 \tlc0/i335_4_lut_adj_22538 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40766 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1611 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128346_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40397 \tlc0/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1613 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40767 \tlc0/i314_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40768 \tlc0/i91_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40767 ( input A, B, C, D, output Z );

  LUT4 #("0x4A40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40768 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1614 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40769 \tlc0/i1_4_lut_adj_23164 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40770 \tlc0/i2_3_lut_adj_23180 ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40769 ( input A, B, C, D, output Z );

  LUT4 #("0x5054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40770 ( input A, B, C, D, output Z );

  LUT4 #("0x0088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1615 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40771 \tlc0/i6_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40772 \tlc0/i4_4_lut_adj_22077 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40771 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40772 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1616 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40773 \tlc0/i148076_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40147 \tlc0/i3_2_lut_adj_22141 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40773 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1617 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40774 \tlc0/i147720_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40775 \tlc0/i147694_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40774 ( input A, B, C, D, output Z );

  LUT4 #("0x1050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40775 ( input A, B, C, D, output Z );

  LUT4 #("0x1300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1618 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128114_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40699 \tlc0/i1_4_lut_adj_21883 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1619 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40776 \tlc0/i1_4_lut_adj_21674 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40777 \tlc0/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40776 ( input A, B, C, D, output Z );

  LUT4 #("0x5510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40777 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1621 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40778 \tlc0/i1_4_lut_adj_22476 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40779 \tlc0/i6_2_lut_3_lut_4_lut_adj_21282 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40778 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40779 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1623 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40780 \tlc0/i147502_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40781 \tlc0/i8_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40780 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40781 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1624 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 \tlc0/i325_4_lut_adj_23225 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40782 \tlc0/i148319_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40782 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1625 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40783 \tlc0/i6_2_lut_3_lut_adj_23125 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \tlc0/i1_3_lut_4_lut_adj_21284 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40783 ( input A, B, C, D, output Z );

  LUT4 #("0xFF77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1628 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40784 \tlc0/i3_2_lut_3_lut_adj_21595 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40437 \tlc0/i381_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40784 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1629 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40785 \tlc0/mux_41_Mux_2_i93_3_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40786 \tlc0/i128018_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40785 ( input A, B, C, D, output Z );

  LUT4 #("0x3D1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40786 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1630 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40787 \tlc0/i2_2_lut_3_lut_4_lut_adj_21473 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40379 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_3_i1_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40787 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1631 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40788 \tlc0/i1_3_lut_4_lut_adj_22330 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40789 \tlc0/i147690_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i280 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40788 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40789 ( input A, B, C, D, output Z );

  LUT4 #("0x0222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1633 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40790 \tlc0/i1_4_lut_adj_22499 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40791 \tlc0/i6_2_lut_3_lut_4_lut_adj_21285 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i19 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40790 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40791 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1634 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40792 \tlc0/i147853_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40196 \tlc0/i2_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40792 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1635 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40793 \tlc0/i147549_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40794 \tlc0/i5_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40793 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40794 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1636 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \tlc0/i313_4_lut_adj_22922 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40795 \tlc0/i148325_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40795 ( input A, B, C, D, output Z );

  LUT4 #("0x8F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1637 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40796 \tlc0/i147649_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \tlc0/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40796 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1638 ( input D0, output F0 );
  wire   GNDI;

  lut40043 SLICE_1638_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1639 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40797 \tlc0/i277_4_lut_adj_23299 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40415 \tlc0/i147886_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40797 ( input A, B, C, D, output Z );

  LUT4 #("0xC0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1641 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40778 \tlc0/i1_4_lut_adj_22816 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40798 \tlc0/i6_2_lut_3_lut_4_lut_adj_21288 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i26 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40798 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1642 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40260 \tlc0/i148074_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40799 \tlc0/i4_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40799 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1643 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128343_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40800 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1644 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40801 \tlc0/i128370_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40802 \tlc0/i5_2_lut_4_lut_adj_22642 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40801 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40802 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1646 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40803 \tlc0/i147861_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 \tlc0/i145848_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40803 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1647 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40792 \tlc0/i8_2_lut_3_lut_4_lut_adj_21296 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40218 \tlc0/i1_2_lut_adj_21290 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1648 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40804 \tlc0/i2_3_lut_adj_23131 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40805 \tlc0/i8_2_lut_3_lut_4_lut_adj_23242 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40804 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40805 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1649 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40806 \tlc0/i2_3_lut_4_lut_adj_22169 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40807 \tlc0/i148569_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40806 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40807 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1650 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \tlc0/i128184_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40808 \tlc0/i2_4_lut_adj_23314 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40808 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1651 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40809 \tlc0/i1_3_lut_4_lut_adj_22329 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40810 \tlc0/i147645_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i272 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40809 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40810 ( input A, B, C, D, output Z );

  LUT4 #("0x004C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1654 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40811 \tlc0/i147548_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40812 \tlc0/i131847_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40811 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40812 ( input A, B, C, D, output Z );

  LUT4 #("0x002E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1655 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40809 \tlc0/i1_3_lut_4_lut_adj_23289 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40813 \tlc0/i147654_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i273 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40813 ( input A, B, C, D, output Z );

  LUT4 #("0x1030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1656 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128100_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 \tlc0/i1_4_lut_adj_22540 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1657 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40814 \tlc0.i9_2_lut_3_lut_adj_22264 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40206 \tlc0/i8_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40814 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1660 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40815 \tlc0/i9_2_lut_adj_22337 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40816 \tlc0/i7_2_lut_3_lut_4_lut_adj_22994 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40815 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40816 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1661 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40817 \tlc0/i1_4_lut_adj_22509 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40818 \tlc0/i6_2_lut_3_lut_4_lut_adj_21294 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40817 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40818 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1662 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40819 \tlc0/i148080_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40820 \tlc0/i2_2_lut_adj_21849 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40819 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40820 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1663 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40238 \tlc0/i1_4_lut_adj_21295 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40821 \tlc0/i9_2_lut_3_lut_adj_21670 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40821 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1664 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40822 \tlc0/i132068_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40267 \tlc0/i1_3_lut_adj_22956 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40822 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1666 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40823 \tlc0/i276_4_lut_adj_22112 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40824 \tlc0/i147806_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40823 ( input A, B, C, D, output Z );

  LUT4 #("0x22E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40824 ( input A, B, C, D, output Z );

  LUT4 #("0xBA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1667 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40825 \tlc0/i3_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40475 \tlc0/i379_4_lut_adj_21960 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40825 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1668 ( input D0, C0, B0, A0, output F0 );

  lut40826 \tlc0/i128349_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40826 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1669 ( input D0, C0, B0, A0, output F0 );

  lut40827 \tlc0/i128345_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40827 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1670 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40828 \tlc0/i6_2_lut_3_lut_4_lut_adj_22690 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40829 \tlc0/i297_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40828 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40829 ( input A, B, C, D, output Z );

  LUT4 #("0xFE54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1671 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40830 \tlc0/i148274_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40831 \tlc0/i148333_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40830 ( input A, B, C, D, output Z );

  LUT4 #("0xA0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40831 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1673 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \tlc0/i1_4_lut_adj_21298 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40832 \tlc0/i9_2_lut_3_lut_adj_23280 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40832 ( input A, B, C, D, output Z );

  LUT4 #("0x0088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1675 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40760 \tlc0/i1_3_lut_4_lut_adj_21769 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40833 \tlc0/i147659_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i274 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40833 ( input A, B, C, D, output Z );

  LUT4 #("0x020A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1676 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128101_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40616 \tlc0/i1_4_lut_adj_22427 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1677 ( input D0, C0, B0, A0, output F0 );

  lut40834 \tlc0/i128248_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40834 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1678 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40835 \tlc0/i3_2_lut_3_lut_adj_22524 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40836 \tlc0/i3_2_lut_3_lut_adj_22682 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40835 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40836 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1679 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40837 \tlc0/i344_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40838 \tlc0/i1_3_lut_4_lut_adj_21300 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40837 ( input A, B, C, D, output Z );

  LUT4 #("0x88D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40838 ( input A, B, C, D, output Z );

  LUT4 #("0x00F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1681 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40839 \tlc0/i1_3_lut_4_lut_adj_21762 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40840 \tlc0/i147664_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i275 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40839 ( input A, B, C, D, output Z );

  LUT4 #("0xFD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40840 ( input A, B, C, D, output Z );

  LUT4 #("0x0222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1683 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40841 \tlc0/i2_4_lut_adj_22571 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40842 \tlc0/i6_2_lut_3_lut_4_lut_adj_21303 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40841 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40842 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1684 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40843 \tlc0/i6_2_lut_3_lut_4_lut_adj_21369 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40189 \tlc0/i4_4_lut_adj_22611 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40843 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1686 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40844 \tlc0.i9_2_lut_3_lut_adj_21375 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40845 \tlc0/i8_2_lut_3_lut_4_lut_adj_23244 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40844 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40845 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1687 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40846 \tlc0/i3_2_lut_3_lut_adj_21855 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40847 \tlc0/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40846 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40847 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1688 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40848 \tlc0/i2_4_lut_adj_21828 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40849 \tlc0/i2_4_lut_adj_21877 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40848 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40849 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1689 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40850 \tlc0/i147509_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40851 \tlc0/i5_2_lut_4_lut_adj_21306 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40850 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40851 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1691 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40852 \tlc0/i147497_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40853 \tlc0/i8_2_lut_4_lut_adj_21307 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40852 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40853 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1692 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40332 \tlc0/i313_4_lut_adj_23126 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40782 \tlc0/i148316_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1693 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40532 \tlc0/i301_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1694 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40217 \tlc0/i1_4_lut_adj_21391 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \tlc0/i148028_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1695 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40809 \tlc0/i1_3_lut_4_lut_adj_22328 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40854 \tlc0/i147673_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i276 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40854 ( input A, B, C, D, output Z );

  LUT4 #("0x0070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1697 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40788 \tlc0/i1_3_lut_4_lut_adj_23273 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40789 \tlc0/i147678_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i277 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1698 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40368 \tlc0/i128109_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40672 \tlc0/i1_4_lut_adj_22001 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1699 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40258 \tlc0/i294_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40855 \tlc0/i148277_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40855 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1701 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40856 \tlc0/i1_4_lut_adj_21309 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40857 \tlc0/i147971_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40856 ( input A, B, C, D, output Z );

  LUT4 #("0xEFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40857 ( input A, B, C, D, output Z );

  LUT4 #("0x3131") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1702 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40858 \tlc0/i56_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40859 \tlc0/i147960_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40858 ( input A, B, C, D, output Z );

  LUT4 #("0x4242") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40859 ( input A, B, C, D, output Z );

  LUT4 #("0x5154") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1703 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40860 \tlc0/i148348_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \tlc0/i1_2_lut_adj_21310 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40860 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1704 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40861 \tlc0/i147411_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40415 \tlc0/i1_2_lut_adj_21325 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40861 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1705 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40862 \tlc0/i128344_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 \tlc0/i335_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40862 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1706 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40863 \tlc0/i6_2_lut_3_lut_adj_22641 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \tlc0/i1_3_lut_4_lut_adj_21428 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40863 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1707 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40864 \tlc0/i1_2_lut_3_lut_adj_21311 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40865 \tlc0/i32_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40864 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40865 ( input A, B, C, D, output Z );

  LUT4 #("0x2299") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1708 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40536 \tlc0/i2_3_lut_4_lut_adj_22333 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40866 \tlc0/i1_3_lut_4_lut_adj_22589 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40866 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1710 ( input D1, C1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40867 \tlc0/mux_51306_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \tlc0/i1_2_lut_adj_22824 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40867 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1711 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40868 \tlc0/i148264_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40869 \tlc0/i316_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40868 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40869 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1713 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40870 \tlc0/i1_3_lut_4_lut_adj_21758 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40871 \tlc0/i147682_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i278 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40870 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40871 ( input A, B, C, D, output Z );

  LUT4 #("0x0700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1714 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128110_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40872 \tlc0/i1_4_lut_adj_22802 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40872 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1716 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40873 \tlc0/i132146_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40874 \tlc0/i8_3_lut_adj_21671 ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40873 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40874 ( input A, B, C, D, output Z );

  LUT4 #("0x4400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1717 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40575 \tlc0/i289_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40875 \tlc0/i147444_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40875 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1720 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40876 \tlc0/i9_2_lut_3_lut_4_lut_adj_21928 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40877 \tlc0.i1_2_lut_3_lut_adj_21673 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40876 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40877 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1722 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40878 \tlc0/i3_2_lut_3_lut_adj_22947 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40878 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1723 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40879 \tlc0/i125459_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40854 \tlc0/i147698_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40879 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1724 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40368 \tlc0/i128119_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40872 \tlc0/i1_4_lut_adj_22208 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1725 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40880 \tlc0/i347_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40881 \tlc0/i1_3_lut_4_lut_adj_21316 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40880 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40881 ( input A, B, C, D, output Z );

  LUT4 #("0x3233") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1728 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40882 \tlc0/i147438_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40883 \tlc0/i8_2_lut_4_lut_adj_22699 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40882 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40883 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1729 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40884 \tlc0/i1_3_lut_4_lut_adj_21734 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40885 \tlc0/i147702_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i283 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40884 ( input A, B, C, D, output Z );

  LUT4 #("0xFD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40885 ( input A, B, C, D, output Z );

  LUT4 #("0x1050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1730 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128121_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 \tlc0/i1_4_lut_adj_22046 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1731 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40886 \tlc0/i148296_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40887 \tlc0/i6_2_lut_3_lut_4_lut_adj_21679 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40886 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40887 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1732 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40888 \tlc0/i148294_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40889 \tlc0/i5_2_lut_3_lut_4_lut_adj_22998 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40888 ( input A, B, C, D, output Z );

  LUT4 #("0xC0EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40889 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1733 ( input D0, C0, B0, A0, output F0 );

  lut40890 \tlc0/i128231_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40890 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1734 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40891 \tlc0/i128223_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 \tlc0/i3_2_lut_3_lut_adj_22261 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40891 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1736 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40892 \tlc0/i1_4_lut_adj_23300 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40893 \tlc0/i1_2_lut_3_lut_adj_22620 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40892 ( input A, B, C, D, output Z );

  LUT4 #("0x5444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40893 ( input A, B, C, D, output Z );

  LUT4 #("0x9900") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1737 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40894 \tlc0/i1_3_lut_4_lut_adj_22327 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40810 \tlc0/i147706_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i284 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40894 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1738 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40364 \tlc0/i128122_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40872 \tlc0/i1_4_lut_adj_21940 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1739 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40895 \tlc0/i307_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40699 \tlc0/i1_4_lut_adj_21341 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40895 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1740 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40340 \tlc0/i334_4_lut_adj_22934 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40896 \tlc0/i148093_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40896 ( input A, B, C, D, output Z );

  LUT4 #("0x0088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1743 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40897 \tlc0/i128342_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40898 \tlc0/i6_2_lut_3_lut_4_lut_adj_22694 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40897 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40898 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1745 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40899 \tlc0/i147657_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40900 \tlc0/i291_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40899 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40900 ( input A, B, C, D, output Z );

  LUT4 #("0x0CA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1747 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40760 \tlc0/i1_3_lut_4_lut_adj_23272 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40833 \tlc0/i147710_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i285 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1748 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128123_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40672 \tlc0/i1_4_lut_adj_23038 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1749 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40901 \tlc0/i325_4_lut_adj_22295 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40902 \tlc0/i147864_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40901 ( input A, B, C, D, output Z );

  LUT4 #("0xFBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40902 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1750 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40903 \tlc0/i2_3_lut_4_lut_adj_21662 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40904 \tlc0/i131650_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40903 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40904 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1751 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \tlc0/i1_4_lut_adj_21329 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40770 \tlc0/i9_2_lut_3_lut_adj_23281 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1753 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40905 \tlc0/i1_3_lut_4_lut_adj_21723 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40906 \tlc0/i147716_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i286 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40905 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40906 ( input A, B, C, D, output Z );

  LUT4 #("0x004C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1754 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40368 \tlc0/i128124_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40872 \tlc0/i1_4_lut_adj_22444 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1755 ( input D0, C0, B0, A0, output F0 );

  lut40907 \tlc0/i1_3_lut_4_lut_adj_21332 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40907 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1756 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40908 \tlc0/i1_4_lut_adj_23232 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40909 \tlc0/i91_4_lut_adj_23233 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40908 ( input A, B, C, D, output Z );

  LUT4 #("0x0ACE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40909 ( input A, B, C, D, output Z );

  LUT4 #("0x22F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1757 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40910 \tlc0/i2_4_lut_adj_23046 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40911 \tlc0/i6_2_lut_3_lut_4_lut_adj_21334 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40910 ( input A, B, C, D, output Z );

  LUT4 #("0xF200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40911 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1759 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40912 \tlc0/i1_2_lut_3_lut_4_lut_adj_22436 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40101 \tlc0/i1_2_lut_4_lut_adj_21335 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40912 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1760 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40913 \tlc0/i1_4_lut_adj_23172 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40914 \tlc0/i57_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40913 ( input A, B, C, D, output Z );

  LUT4 #("0x88F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40914 ( input A, B, C, D, output Z );

  LUT4 #("0x8D05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1761 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40915 \tlc0/i2_4_lut_adj_23041 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40916 \tlc0/i6_2_lut_3_lut_4_lut_adj_21336 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40915 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40916 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1764 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40695 \tlc0/i128468_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40917 \tlc0/i2_4_lut_adj_21755 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40917 ( input A, B, C, D, output Z );

  LUT4 #("0xF400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1765 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40918 \tlc0/i1_2_lut_3_lut_4_lut_adj_22048 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40479 \tlc0/i1_2_lut_4_lut_adj_21339 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40918 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1766 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40919 \tlc0.i9_2_lut_3_lut_adj_21337 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40920 \tlc0/i3_2_lut_adj_23158 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40919 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40920 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1767 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40921 \tlc0/i9_2_lut_3_lut_4_lut_adj_21340 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40218 \tlc0/i3_2_lut_adj_22685 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40921 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1770 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40922 \tlc0.i1_2_lut_adj_21968 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40923 \tlc0.i1_2_lut_adj_22691 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40922 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40923 ( input A, B, C, D, output Z );

  LUT4 #("0x00E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1771 ( input D0, C0, B0, A0, output F0 );

  lut40924 \tlc0/i128341_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40924 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1772 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40891 \tlc0/i128353_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40925 \tlc0/i6_2_lut_3_lut_4_lut_adj_22558 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40925 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1774 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128125_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40872 \tlc0/i1_4_lut_adj_21915 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1775 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40867 \tlc0/mux_68851_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40926 \tlc0/i278_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40926 ( input A, B, C, D, output Z );

  LUT4 #("0x8830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1777 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \tlc0/i1_4_lut_adj_21342 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40875 \tlc0/i9_2_lut_3_lut_adj_21677 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1779 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40927 \tlc0/i2_4_lut_adj_23056 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40928 \tlc0/i6_2_lut_3_lut_4_lut_adj_21343 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40927 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40928 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1781 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40929 \tlc0/i1_3_lut_4_lut_adj_21709 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40854 \tlc0/i147686_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i279 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40929 ( input A, B, C, D, output Z );

  LUT4 #("0xEF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1782 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128111_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40582 \tlc0/i1_4_lut_adj_22207 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1783 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40927 \tlc0/i2_4_lut_adj_23063 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40930 \tlc0/i6_2_lut_3_lut_4_lut_adj_21344 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40930 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1785 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40931 \tlc0/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40932 \tlc0/i5_4_lut_adj_22463 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40931 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40932 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1787 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40933 \tlc0/i128230_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40934 \tlc0/i265_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40933 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40934 ( input A, B, C, D, output Z );

  LUT4 #("0x22E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1788 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40935 \tlc0/i1_3_lut_4_lut_adj_22241 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40936 \tlc0/i1_4_lut_4_lut_adj_22230 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40935 ( input A, B, C, D, output Z );

  LUT4 #("0xF700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40936 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1789 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40915 \tlc0/i2_4_lut_adj_23069 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40937 \tlc0/i6_2_lut_3_lut_4_lut_adj_21346 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40937 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1791 ( input D0, C0, B0, A0, output F0 );

  lut40924 \tlc0/i128108_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1792 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40803 \tlc0/i3_2_lut_3_lut_adj_22360 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40938 \tlc0/i382_4_lut_adj_22292 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40938 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1793 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40939 \tlc0/i128148_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \tlc0/i1_3_lut_4_lut_adj_21352 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40939 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1795 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40940 \tlc0/i147492_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40941 \tlc0/i8_2_lut_4_lut_adj_21354 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40940 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40941 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1796 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40891 \tlc0/i128270_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40689 \tlc0/i284_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1798 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40942 \tlc0.i9_2_lut_3_lut_adj_21312 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40943 \tlc0/i3_2_lut_adj_23071 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40942 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40943 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1799 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40915 \tlc0/i2_4_lut_adj_23076 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40944 \tlc0/i6_2_lut_3_lut_4_lut_adj_21356 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40944 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1801 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40915 \tlc0/i2_4_lut_adj_23086 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40945 \tlc0/i6_2_lut_3_lut_4_lut_adj_21357 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40945 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1803 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40841 \tlc0/i2_4_lut_adj_23091 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40946 \tlc0/i6_2_lut_3_lut_4_lut_adj_21358 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40946 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1806 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40372 \tlc0/i369_4_lut_adj_23170 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40947 \tlc0/i147385_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40947 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1808 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40921 \tlc0/i148061_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40586 \tlc0/i148048_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1809 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40948 \tlc0/i147824_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40586 \tlc0/i6_2_lut_3_lut_4_lut_adj_22909 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40948 ( input A, B, C, D, output Z );

  LUT4 #("0xF222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1810 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40949 \tlc0.i131835_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40950 \tlc0.i131729_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40949 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40950 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1811 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40915 \tlc0/i2_4_lut_adj_23097 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40951 \tlc0/i6_2_lut_3_lut_4_lut_adj_21361 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40951 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1813 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40897 \tlc0/i128328_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40304 \tlc0/i335_4_lut_adj_21370 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1814 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40952 \tlc0/i5_2_lut_3_lut_4_lut_adj_21534 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40005 \tlc0/i1_3_lut_4_lut_adj_21539 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i132 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40952 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1815 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40953 \tlc0/i147490_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40954 \tlc0/i347_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40953 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40954 ( input A, B, C, D, output Z );

  LUT4 #("0x8580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1816 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40955 \tlc0.i395_4_lut_adj_22005 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40956 \tlc0/i327_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40955 ( input A, B, C, D, output Z );

  LUT4 #("0x5088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40956 ( input A, B, C, D, output Z );

  LUT4 #("0x8580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1817 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40915 \tlc0/i2_4_lut_adj_23101 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40957 \tlc0/i6_2_lut_3_lut_4_lut_adj_21363 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40957 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1819 ( input D0, C0, B0, A0, output F0 );

  lut40924 \tlc0/i128340_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1820 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40897 \tlc0/i128351_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40958 \tlc0/i6_2_lut_3_lut_4_lut_adj_22703 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40958 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1821 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40417 \tlc0/i1_4_lut_adj_21365 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40832 \tlc0/i9_2_lut_3_lut_adj_23287 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1823 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40959 \tlc0/i1_4_lut_adj_21367 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40960 \tlc0/i147788_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40959 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40960 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1826 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128410_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40961 \tlc0/i2_4_lut_adj_23100 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40961 ( input A, B, C, D, output Z );

  LUT4 #("0xF200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1827 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40962 \tlc0/i147867_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40963 \tlc0/i147417_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40962 ( input A, B, C, D, output Z );

  LUT4 #("0x3022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40963 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1830 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40780 \tlc0/i147457_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40964 \tlc0/i8_2_lut_4_lut_adj_22425 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40964 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1832 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40965 \tlc0/i147963_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \tlc0/i131701_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40965 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1833 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40966 \tlc0/i148310_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40967 \tlc0/i6_2_lut_3_lut_4_lut_adj_21372 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40966 ( input A, B, C, D, output Z );

  LUT4 #("0xF444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40967 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1835 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40211 \tlc0/i148302_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40968 \tlc0/i6_2_lut_3_lut_4_lut_adj_21381 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40968 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1836 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40969 \tlc0/i147764_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40970 \tlc0/i131931_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40969 ( input A, B, C, D, output Z );

  LUT4 #("0x08AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40970 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1838 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40971 \tlc0/i3_2_lut_3_lut_adj_22188 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40971 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1839 ( input D0, C0, B0, A0, output F0 );

  lut40972 \tlc0/i1_2_lut_3_lut_4_lut_adj_21374 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40972 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1840 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40973 \tlc0/i1_3_lut_adj_23227 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40421 \tlc0/i5_2_lut_4_lut_adj_22580 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40973 ( input A, B, C, D, output Z );

  LUT4 #("0xF500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1841 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40974 \tlc0/i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40975 \tlc0/i1_2_lut_4_lut_adj_22900 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40974 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40975 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1845 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40976 \tlc0/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40977 \tlc0/i2_3_lut_4_lut_adj_21598 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40976 ( input A, B, C, D, output Z );

  LUT4 #("0x00FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40977 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1849 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40978 \tlc0/i1_4_lut_adj_21382 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40979 \tlc0/i94_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40978 ( input A, B, C, D, output Z );

  LUT4 #("0x50DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40979 ( input A, B, C, D, output Z );

  LUT4 #("0x88D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1850 ( input C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 \tlc0/i2_2_lut_adj_22614 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40980 \tlc0/i1_2_lut_3_lut_adj_22724 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40980 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1851 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40981 \tlc0/i1_2_lut_3_lut_4_lut_adj_21384 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40437 \tlc0/i293_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40981 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1853 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40888 \tlc0/i148308_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40982 \tlc0/i6_2_lut_3_lut_4_lut_adj_21385 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40982 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1855 ( input D0, C0, B0, A0, output F0 );

  lut40924 \tlc0/i128339_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1856 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40897 \tlc0/i128350_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40709 \tlc0/i6_2_lut_3_lut_4_lut_adj_22553 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1857 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128381_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40983 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1858 ( input B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40984 \tlc0/i131853_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40836 \tlc0/i3_2_lut_3_lut_adj_23229 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40984 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1859 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40264 \tlc0/i128440_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40985 \tlc0/i147427_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40985 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1860 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40986 \tlc0/i147388_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40987 \tlc0/i2_3_lut_4_lut_adj_22443 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40986 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40987 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1861 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \tlc0/i1_4_lut_adj_21387 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40255 \tlc0/i9_2_lut_3_lut_adj_21678 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1864 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40988 \tlc0/i148412_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40687 \tlc0/i1_2_lut_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40988 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1865 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40989 \tlc0/i148313_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \tlc0/i6_2_lut_3_lut_4_lut_adj_21389 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40989 ( input A, B, C, D, output Z );

  LUT4 #("0xF222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1866 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40340 \tlc0/i335_4_lut_adj_22256 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40990 \tlc0/i148298_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40990 ( input A, B, C, D, output Z );

  LUT4 #("0x8F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1867 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40991 \tlc0/i1_2_lut_3_lut_adj_21390 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40992 \tlc0/i1_4_lut_adj_23053 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40991 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40992 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1869 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40841 \tlc0/i2_4_lut_adj_22498 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40432 \tlc0/i6_2_lut_3_lut_4_lut_adj_21392 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1871 ( input D1, C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40993 \tlc0/i147420_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \tlc0/i1_2_lut_adj_21393 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40993 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1872 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40994 \tlc0/i148027_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \tlc0/i1_2_lut_adj_22807 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40994 ( input A, B, C, D, output Z );

  LUT4 #("0x3120") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1873 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40995 \tlc0/i1_2_lut_3_lut_4_lut_adj_23248 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40421 \tlc0/i1_2_lut_3_lut_4_lut_adj_21394 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40995 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1874 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40876 \tlc0/i1_2_lut_3_lut_4_lut_adj_21761 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40154 \tlc0/i1_2_lut_adj_21482 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1875 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40994 \tlc0/i148220_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40996 \tlc0/i148129_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40996 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1877 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40703 \tlc0/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40997 \tlc0/i1_2_lut_adj_21923 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40997 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1878 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40998 \tlc0/i148066_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40600 \tlc0/i148054_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40998 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1879 ( input D0, C0, B0, A0, output F0 );

  lut40999 \tlc0/i128338_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40999 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1880 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40897 \tlc0/i128348_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41000 \tlc0/i6_2_lut_3_lut_4_lut_adj_22702 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41000 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1882 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41001 \tlc0/i1_4_lut_adj_21424 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41002 \tlc0/i1_4_lut_adj_21427 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41001 ( input A, B, C, D, output Z );

  LUT4 #("0xBA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41002 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1883 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40222 \tlc0/i1_4_lut_adj_21401 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41003 \tlc0/i9_2_lut_3_lut_adj_23290 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41003 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1885 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41004 \tlc0/i365_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41005 \tlc0/i303_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41004 ( input A, B, C, D, output Z );

  LUT4 #("0x22C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41005 ( input A, B, C, D, output Z );

  LUT4 #("0x22C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1887 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40504 \tlc0/i377_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1888 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41006 \tlc0/i362_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41007 \tlc0/i361_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41006 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41007 ( input A, B, C, D, output Z );

  LUT4 #("0x8580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1890 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41008 \tlc0/i1_3_lut_4_lut_adj_22488 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41009 \tlc0/i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41008 ( input A, B, C, D, output Z );

  LUT4 #("0xCC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41009 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1891 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41010 \tlc0/i128366_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \tlc0/i1_3_lut_4_lut_adj_21405 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41010 ( input A, B, C, D, output Z );

  LUT4 #("0xF400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1892 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40894 \tlc0/i1_3_lut_4_lut_adj_22090 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41011 \tlc0/i3_4_lut_adj_23247 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41011 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1893 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41012 \tlc0/i1_4_lut_adj_21651 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40768 \tlc0/i299_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41012 ( input A, B, C, D, output Z );

  LUT4 #("0x8C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1894 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41013 \tlc0/i3_4_lut_adj_23327 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41014 \tlc0/i2_2_lut_4_lut_adj_22666 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41013 ( input A, B, C, D, output Z );

  LUT4 #("0xFCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41014 ( input A, B, C, D, output Z );

  LUT4 #("0x2080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1895 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41015 \tlc0/i277_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41016 \tlc0/i147891_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41015 ( input A, B, C, D, output Z );

  LUT4 #("0xA0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41016 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1897 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41017 \tlc0/i1_2_lut_3_lut_4_lut_adj_21417 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40728 \tlc0/i347_4_lut_adj_23250 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41017 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1899 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41018 \tlc0/i1_2_lut_3_lut_4_lut_adj_22374 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40408 \tlc0/i1_2_lut_3_lut_4_lut_adj_21418 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41018 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1900 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41019 \tlc0/i1_2_lut_3_lut_4_lut_adj_21707 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41020 \tlc0/i4_2_lut_adj_21848 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41019 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41020 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1901 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41021 \tlc0/i1_2_lut_3_lut_4_lut_adj_21420 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41022 \tlc0/i369_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41021 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41022 ( input A, B, C, D, output Z );

  LUT4 #("0xF022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1903 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41023 \tlc0/i128229_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \tlc0/i1_3_lut_4_lut_adj_22497 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41023 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1905 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41024 \tlc0/i276_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41025 \tlc0/i147822_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41024 ( input A, B, C, D, output Z );

  LUT4 #("0x7340") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41025 ( input A, B, C, D, output Z );

  LUT4 #("0x88F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1906 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40912 \tlc0/i148064_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40421 \tlc0/i148051_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1907 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41026 \tlc0/i5_2_lut_3_lut_4_lut_adj_22402 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40068 \tlc0/i1_3_lut_4_lut_adj_21425 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i131 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41026 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1908 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41027 \tlc0.i8_2_lut_3_lut_adj_22937 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40820 \tlc0/i131593_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41027 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1912 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41028 \tlc0/i6_2_lut_3_lut_4_lut_adj_22714 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40689 \tlc0/i360_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41028 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1913 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41029 \tlc0/i128499_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \tlc0/i1_3_lut_4_lut_adj_21431 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41029 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1915 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41030 \tlc0/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40413 \tlc0/i1_4_lut_adj_21440 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41030 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1917 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40703 \tlc0/i147841_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41009 \tlc0/i1_2_lut_adj_21434 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1920 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41031 \tlc0/i388_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41032 \tlc0/i147563_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41031 ( input A, B, C, D, output Z );

  LUT4 #("0xFACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41032 ( input A, B, C, D, output Z );

  LUT4 #("0xEE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1921 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \tlc0/mux_121664_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40163 \tlc0/mux_64647_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1922 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41033 \tlc0/i1_2_lut_3_lut_4_lut_adj_23035 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40532 \tlc0/i146034_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41033 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1923 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41034 \tlc0.i1_2_lut_3_lut_adj_21459 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41035 \tlc0/i3_4_lut_adj_21439 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41034 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41035 ( input A, B, C, D, output Z );

  LUT4 #("0xCC40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1926 ( input D1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41036 \tlc0/i1_2_lut_adj_21911 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41037 \tlc0/i2_2_lut_3_lut_adj_22450 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41036 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41037 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1927 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41038 \tlc0/i5_2_lut_3_lut_4_lut_adj_23096 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40020 \tlc0/i1_3_lut_4_lut_adj_21443 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i128 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41038 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1929 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41023 \tlc0/i128533_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \tlc0/i1_3_lut_4_lut_adj_21445 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1931 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41039 \tlc0/i1_2_lut_adj_21566 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41040 \tlc0/i2_4_lut_adj_21449 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41039 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41040 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1932 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41041 \tlc0/i350_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 \tlc0/i1_2_lut_adj_22196 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41041 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1933 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41042 \tlc0/i1_2_lut_3_lut_4_lut_adj_21452 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41043 \tlc0/i305_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41042 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41043 ( input A, B, C, D, output Z );

  LUT4 #("0xCC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1935 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40933 \tlc0/i128228_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41044 \tlc0/i276_4_lut_adj_21461 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41044 ( input A, B, C, D, output Z );

  LUT4 #("0x44E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1936 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41045 \tlc0/i7_2_lut_3_lut_4_lut_adj_21520 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40008 \tlc0/i1_3_lut_4_lut_adj_22567 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i365 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41045 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1937 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41046 \tlc0/i1_4_lut_adj_21453 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41047 \tlc0/i147404_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41046 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41047 ( input A, B, C, D, output Z );

  LUT4 #("0x5505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1939 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40146 \tlc0/i1_2_lut_adj_23320 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40443 \tlc0/i1_2_lut_3_lut_4_lut_adj_21455 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1941 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41048 \tlc0/i1_2_lut_3_lut_4_lut_adj_22957 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41049 \tlc0/i1_3_lut_adj_21456 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41048 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41049 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1943 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41050 \tlc0/i91_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41051 \tlc0/i148355_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41050 ( input A, B, C, D, output Z );

  LUT4 #("0xBA10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41051 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1944 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40644 \tlc0/i1_2_lut_3_lut_adj_22725 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41052 \tlc0/i95_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41052 ( input A, B, C, D, output Z );

  LUT4 #("0x1028") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1945 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40894 \tlc0/i1_3_lut_4_lut_adj_21457 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41053 \tlc0/i6_2_lut_3_lut_adj_21676 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41053 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1946 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41054 \tlc0/i128498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41055 \tlc0/i7_2_lut_3_lut_4_lut_adj_21822 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41054 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41055 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1947 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41056 \tlc0/i1_3_lut_4_lut_adj_21458 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41057 \tlc0/i6_2_lut_3_lut_adj_21669 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41056 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41057 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1948 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41054 \tlc0/i128496_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41058 \tlc0/i6_2_lut_3_lut_4_lut_adj_21920 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41058 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1950 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41059 \tlc0/i147820_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41060 \tlc0/i5_2_lut_3_lut_4_lut_adj_22889 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41059 ( input A, B, C, D, output Z );

  LUT4 #("0xB3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41060 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1951 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40164 \tlc0/i145851_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41061 \tlc0/i145850_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41061 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1952 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41062 \tlc0.i1_2_lut_adj_21826 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_7_i1_3_lut 
    ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41062 ( input A, B, C, D, output Z );

  LUT4 #("0x00B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1954 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40891 \tlc0/i128144_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41063 \tlc0/i3_2_lut_3_lut_adj_22393 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41063 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1955 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41064 \tlc0/i148398_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41065 \tlc0/i1_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41064 ( input A, B, C, D, output Z );

  LUT4 #("0xAEAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41065 ( input A, B, C, D, output Z );

  LUT4 #("0x14B5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1956 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41066 \tlc0/i1_4_lut_adj_23301 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41067 \tlc0/i1_2_lut_adj_22006 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41066 ( input A, B, C, D, output Z );

  LUT4 #("0xEFAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41067 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1958 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 \tlc0/mux_69464_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40454 \tlc0/mux_51871_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1960 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41068 \tlc0/i302_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40359 \tlc0.i1_2_lut_adj_22056 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41068 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1961 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40590 \tlc0/i342_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41069 \tlc0/i148119_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41069 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1962 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41070 \tlc0/i348_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40765 \tlc0/i2_2_lut_3_lut_adj_23146 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41070 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1963 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41071 \tlc0/i1_2_lut_3_lut_4_lut_adj_23106 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41072 \tlc0/i1_2_lut_3_lut_4_lut_adj_21468 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41071 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41072 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1964 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41073 \tlc0/i4_4_lut_adj_22518 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41074 \tlc0/i1_4_lut_adj_22520 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41073 ( input A, B, C, D, output Z );

  LUT4 #("0x3310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41074 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1965 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41075 \tlc0/i390_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41076 \tlc0/i1_2_lut_3_lut_adj_21480 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41075 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41076 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1967 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41077 \tlc0/i294_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41078 \tlc0/i131573_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41077 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41078 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1968 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41079 \tlc0/i1_4_lut_adj_23144 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \tlc0/i1_2_lut_adj_23154 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41079 ( input A, B, C, D, output Z );

  LUT4 #("0x7400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1969 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41080 \tlc0/i2_4_lut_adj_23260 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \tlc0/i1_2_lut_adj_21471 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41080 ( input A, B, C, D, output Z );

  LUT4 #("0xBAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1970 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41081 \tlc0/i147386_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40943 \tlc0/i1_2_lut_adj_21725 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41081 ( input A, B, C, D, output Z );

  LUT4 #("0x5140") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1971 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128158_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1972 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40891 \tlc0/i128160_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41082 \tlc0/i3_2_lut_3_lut_adj_21500 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41082 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1973 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41083 \tlc0/i147868_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41084 \tlc0/i147957_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41083 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41084 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1980 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40897 \tlc0/i128217_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40934 \tlc0/i286_4_lut_adj_21934 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1981 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40258 \tlc0/i308_4_lut_adj_23246 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41085 \tlc0/i147391_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41085 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1983 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40788 \tlc0/i1_3_lut_4_lut_adj_21572 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40311 \tlc0/i1_2_lut_adj_21475 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1984 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40939 \tlc0/i128219_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \tlc0/i1_3_lut_4_lut_adj_23043 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1985 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41086 \tlc0/i286_4_lut_adj_22634 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41087 \tlc0/i147375_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41086 ( input A, B, C, D, output Z );

  LUT4 #("0x22F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41087 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1987 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41088 \tlc0/i6_2_lut_3_lut_4_lut_adj_21297 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40971 \tlc0/i3_2_lut_3_lut_adj_21476 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41088 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1988 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128129_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40582 \tlc0/i1_4_lut_adj_23077 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1989 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40933 \tlc0/i128150_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41089 \tlc0/i3_2_lut_3_lut_adj_21477 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41089 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1990 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128140_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1991 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41090 \tlc0/i1_2_lut_3_lut_4_lut_adj_21731 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40779 \tlc0/i1_3_lut_4_lut_adj_21479 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41090 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1992 ( input D0, C0, B0, A0, output F0 );

  lut41091 \tlc0/i1_2_lut_3_lut_4_lut_adj_22408 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41091 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1993 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41092 \tlc0/i132241_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41093 \tlc0/i145871_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41092 ( input A, B, C, D, output Z );

  LUT4 #("0x0333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41093 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1994 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41094 \tlc0/i145198_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40717 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_4_i1_3_lut 
    ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41094 ( input A, B, C, D, output Z );

  LUT4 #("0x5999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1995 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128380_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40582 \tlc0/i1_4_lut_adj_21484 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1996 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41095 \tlc0/i3_2_lut_3_lut_adj_23266 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41096 \tlc0/i3_2_lut_3_lut_adj_23183 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41095 ( input A, B, C, D, output Z );

  LUT4 #("0x0044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41096 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1997 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40258 \tlc0/i370_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40874 \tlc0/i148223_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2000 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40850 \tlc0/i147476_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41097 \tlc0/i5_2_lut_4_lut_adj_23265 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41097 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2002 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40897 \tlc0/i128218_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40460 \tlc0/i286_4_lut_adj_22204 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2003 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41098 \tlc0/i1_3_lut_adj_22243 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41099 \tlc0/i1_2_lut_3_lut_adj_21487 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41098 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41099 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2004 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41100 \tlc0/i48740_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41101 \tlc0/i20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41100 ( input A, B, C, D, output Z );

  LUT4 #("0xDFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41101 ( input A, B, C, D, output Z );

  LUT4 #("0xCF77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2005 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41102 \tlc0/i147652_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41103 \tlc0/i1_2_lut_4_lut_adj_21489 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41102 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41103 ( input A, B, C, D, output Z );

  LUT4 #("0x134C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2008 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41104 \tlc0/i4_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41105 \tlc0/i380_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41104 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41105 ( input A, B, C, D, output Z );

  LUT4 #("0xC0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2009 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40297 \tlc0/i128427_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40360 \tlc0/i147773_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2011 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40766 \tlc0/i128198_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40578 \tlc0/i3_2_lut_3_lut_adj_21495 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2012 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40590 \tlc0/i374_4_lut_adj_22952 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41106 \tlc0/i147399_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41106 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2013 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40933 \tlc0/i128214_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41107 \tlc0/i286_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41107 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2014 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41108 \tlc0/i7_2_lut_3_lut_4_lut_adj_21516 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40112 \tlc0/i1_3_lut_4_lut_adj_22833 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i355 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41108 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2015 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41109 \tlc0/i7_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \tlc0/i1_3_lut_4_lut_adj_21498 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i358 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41109 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2017 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128369_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2018 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40897 \tlc0/i128359_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41110 \tlc0/i3_2_lut_3_lut_adj_21983 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41110 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2019 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41111 \tlc0/i147379_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41112 \tlc0/i148133_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41111 ( input A, B, C, D, output Z );

  LUT4 #("0xECFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41112 ( input A, B, C, D, output Z );

  LUT4 #("0x4C04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2021 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40784 \tlc0/i147410_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40532 \tlc0/i145854_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2022 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 \tlc0/mux_69462_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40454 \tlc0/mux_54967_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2023 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41024 \tlc0/i145853_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41113 \tlc0/mux_41_Mux_5_i221_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41113 ( input A, B, C, D, output Z );

  LUT4 #("0x444E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2025 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41114 \tlc0/i1_2_lut_3_lut_4_lut_adj_21965 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40842 \tlc0/i1_2_lut_3_lut_4_lut_adj_21502 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41114 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2026 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41115 \tlc0/i1_2_lut_3_lut_4_lut_adj_22771 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41116 \tlc0/i1_2_lut_4_lut_adj_23147 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41115 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41116 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2027 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41117 \tlc0/i5_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41118 \tlc0/i3_4_lut_adj_22718 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41117 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41118 ( input A, B, C, D, output Z );

  LUT4 #("0xFDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2029 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41119 \tlc0/i128235_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41120 \tlc0/i148071_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41119 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41120 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2031 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41121 \tlc0/i148257_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \tlc0/i1_4_lut_adj_21522 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41121 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2033 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41122 \tlc0/i2_3_lut_4_lut_adj_21505 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41123 \tlc0/i132144_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41122 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41123 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2036 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41124 \tlc0/i148052_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41091 \tlc0/i147797_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41124 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2037 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41125 \tlc0/i147796_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41126 \tlc0/i7_2_lut_3_lut_4_lut_adj_22313 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41125 ( input A, B, C, D, output Z );

  LUT4 #("0xB3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41126 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2039 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41127 \tlc0/i1_2_lut_3_lut_4_lut_adj_21834 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40630 \tlc0/i1_2_lut_3_lut_adj_21507 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41127 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2040 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41128 \tlc0.i1_2_lut_3_lut_adj_21800 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41129 \tlc0/i131924_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41128 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41129 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2042 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40766 \tlc0/i128406_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40441 \tlc0/i3_2_lut_3_lut_adj_22581 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2043 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41130 \tlc0/mux_121660_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \tlc0/mux_52467_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41130 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2045 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40897 \tlc0/i128227_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40689 \tlc0/i313_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2046 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41131 \tlc0/i1_3_lut_4_lut_adj_21378 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \tlc0/i1_3_lut_4_lut_adj_21542 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i406 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41131 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2048 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40895 \tlc0/mux_68868_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40565 \tlc0/mux_53719_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2049 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41132 \tlc0.i148184_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40171 \tlc0/i145998_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41132 ( input A, B, C, D, output Z );

  LUT4 #("0x88C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2051 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41133 \tlc0/i374_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41134 \tlc0/i147573_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41133 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41134 ( input A, B, C, D, output Z );

  LUT4 #("0x0550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2052 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41135 \tlc0/i1_4_lut_adj_21562 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41136 \tlc0/i380_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41135 ( input A, B, C, D, output Z );

  LUT4 #("0xBBFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41136 ( input A, B, C, D, output Z );

  LUT4 #("0x5F50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2053 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41137 \tlc0/i1_2_lut_3_lut_4_lut_adj_21513 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41138 \tlc0/i3_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41137 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41138 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2054 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41139 \tlc0/i1_2_lut_3_lut_4_lut_adj_23054 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41140 \tlc0/i145188_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41139 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41140 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2055 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128474_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2056 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41141 \tlc0/i128481_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41142 \tlc0/i3_2_lut_3_lut_adj_22339 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41141 ( input A, B, C, D, output Z );

  LUT4 #("0xDC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41142 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2057 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40915 \tlc0/i2_4_lut_adj_21517 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \tlc0/i6_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2058 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41143 \tlc0/i128506_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40415 \tlc0/i1_2_lut_adj_22254 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41143 ( input A, B, C, D, output Z );

  LUT4 #("0xD800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2059 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41144 \tlc0/i128213_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \tlc0/i1_3_lut_4_lut_adj_22895 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41144 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2061 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40213 \tlc0/i296_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41145 \tlc0/i147794_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41145 ( input A, B, C, D, output Z );

  LUT4 #("0xF444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2064 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40815 \tlc0/i6_2_lut_adj_21766 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40772 \tlc0/i4_4_lut_adj_22089 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2065 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40809 \tlc0/i1_3_lut_4_lut_adj_21521 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41146 \tlc0/i4_2_lut_3_lut_adj_22473 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41146 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2066 ( input D0, C0, B0, A0, output F0 );

  lut40827 \tlc0/i128272_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2067 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40590 \tlc0/i267_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 \tlc0/i147934_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2070 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40811 \tlc0/i3_2_lut_3_lut_adj_22843 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41147 \tlc0/i1_4_lut_adj_21832 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41147 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2073 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40989 \tlc0/i148309_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40925 \tlc0/i6_2_lut_3_lut_4_lut_adj_21690 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2075 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40897 \tlc0/i128211_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40460 \tlc0/i296_4_lut_adj_21531 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2076 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41148 \tlc0/i7_2_lut_3_lut_4_lut_adj_21518 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40080 \tlc0/i1_3_lut_4_lut_adj_21971 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i353 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41148 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2078 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41149 \tlc0/i8_2_lut_3_lut_4_lut_adj_22209 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41150 \tlc0/i147790_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41149 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41150 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2079 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41151 \tlc0/i147789_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41152 \tlc0/i7_2_lut_3_lut_4_lut_adj_22250 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41151 ( input A, B, C, D, output Z );

  LUT4 #("0xDC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41152 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2082 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41153 \tlc0/i147553_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40728 \tlc0/i308_4_lut_adj_22106 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41153 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2083 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40891 \tlc0/i128210_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40689 \tlc0/i325_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2085 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41154 \tlc0/i1_3_lut_4_lut_adj_22010 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41155 \tlc0/i2_2_lut_adj_21532 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41154 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41155 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2086 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40224 \tlc0/i1_3_lut_4_lut_adj_22153 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41156 \tlc0/i5_2_lut_4_lut_adj_23171 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i118 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41156 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2087 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40891 \tlc0/i128483_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40947 \tlc0/i3_2_lut_3_lut_adj_21533 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2088 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128482_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2089 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40912 \tlc0/i147364_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40971 \tlc0/i3_2_lut_3_lut_adj_21535 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2092 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41157 \tlc0/i148322_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40600 \tlc0/i5_2_lut_4_lut_adj_22755 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41157 ( input A, B, C, D, output Z );

  LUT4 #("0xA0EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2095 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40891 \tlc0/i128487_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41158 \tlc0/i3_2_lut_3_lut_adj_21537 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41158 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2096 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128486_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2097 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41127 \tlc0/i5_2_lut_3_lut_4_lut_adj_22451 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40003 \tlc0/i1_3_lut_4_lut_adj_21538 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i134 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2098 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40766 \tlc0/i128246_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40689 \tlc0/i325_4_lut_adj_21860 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2099 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40894 \tlc0/i1_3_lut_4_lut_adj_21540 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41159 \tlc0/i4_2_lut_3_lut_adj_23192 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41159 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2101 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41160 \tlc0/i128364_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \tlc0/i6_2_lut_3_lut_4_lut_adj_22782 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41160 ( input A, B, C, D, output Z );

  LUT4 #("0xBA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2103 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41161 \tlc0/i5_2_lut_3_lut_4_lut_adj_22400 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40065 \tlc0/i1_3_lut_4_lut_adj_21541 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i133 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41161 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2104 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40897 \tlc0/i128287_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40450 \tlc0/i325_4_lut_adj_21906 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2105 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128473_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2106 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41141 \tlc0/i128476_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41162 \tlc0/i3_2_lut_3_lut_adj_22486 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41162 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2107 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40764 \tlc0/i1_3_lut_4_lut_adj_21550 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41163 \tlc0/i4_2_lut_3_lut_adj_23115 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41163 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2109 ( input D0, C0, B0, A0, output F0 );

  lut40924 \tlc0/i128099_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2110 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40766 \tlc0/i128107_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41164 \tlc0/i3_2_lut_3_lut_adj_23226 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41164 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2111 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41165 \tlc0/i5_2_lut_3_lut_4_lut_adj_22390 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40110 \tlc0/i1_3_lut_4_lut_adj_21553 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i141 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41165 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2112 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40933 \tlc0/i128276_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40689 \tlc0/i313_4_lut_adj_22252 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2113 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41144 \tlc0/i128161_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \tlc0/i1_3_lut_4_lut_adj_21554 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2115 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40939 \tlc0/i128202_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \tlc0/i1_3_lut_4_lut_adj_21556 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2117 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40939 \tlc0/i128189_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \tlc0/i1_3_lut_4_lut_adj_21557 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2119 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41166 \tlc0/i8_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40925 \tlc0/i7_2_lut_3_lut_4_lut_adj_21577 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41166 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2120 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41167 \tlc0/i1_4_lut_adj_22647 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40740 \tlc0/i6_2_lut_4_lut_adj_22492 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41167 ( input A, B, C, D, output Z );

  LUT4 #("0xF222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2121 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41168 \tlc0/mux_41_Mux_0_i142_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41169 \tlc0/mux_41_Mux_0_i141_3_lut_4_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41168 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41169 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2123 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40939 \tlc0/i128209_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41170 \tlc0/i1_3_lut_adj_21565 ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41170 ( input A, B, C, D, output Z );

  LUT4 #("0xCC88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2124 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40447 \tlc0/i306_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41171 \tlc0/i147786_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41171 ( input A, B, C, D, output Z );

  LUT4 #("0xA0EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2126 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41172 \tlc0/i2_3_lut_4_lut_adj_22371 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40154 \tlc0/i1_2_lut_adj_21622 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41172 ( input A, B, C, D, output Z );

  LUT4 #("0xAA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2127 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41173 \tlc0/i1_4_lut_adj_23114 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \tlc0/i1_4_lut_adj_21560 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41173 ( input A, B, C, D, output Z );

  LUT4 #("0x7350") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2129 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41174 \tlc0/i1_4_lut_adj_22627 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \tlc0/i1_2_lut_adj_21561 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41174 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2131 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41175 \tlc0/i1_4_lut_adj_21563 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \tlc0/i1_rep_175_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41175 ( input A, B, C, D, output Z );

  LUT4 #("0x5101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2133 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40364 \tlc0/i128363_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40699 \tlc0/i1_4_lut_adj_21568 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2135 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41176 \tlc0/i147584_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40904 \tlc0/i131672_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41176 ( input A, B, C, D, output Z );

  LUT4 #("0x0A88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2136 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41177 \tlc0/i131654_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41178 \tlc0/i147596_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41177 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41178 ( input A, B, C, D, output Z );

  LUT4 #("0x5C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41179 \tlc0/i147430_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41180 \tlc0/i131690_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41179 ( input A, B, C, D, output Z );

  LUT4 #("0x8F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41180 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2141 ( input D0, C0, B0, A0, output F0 );

  lut41181 \tlc0/i128472_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41181 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2142 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40927 \tlc0/i2_4_lut_adj_21570 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40617 \tlc0/i6_2_lut_adj_21571 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2143 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41182 \tlc0/i6_2_lut_3_lut_4_lut_adj_21567 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40532 \tlc0/i368_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41182 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2144 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41183 \tlc0/i147413_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40552 \tlc0/i148388_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41183 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2145 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41184 \tlc0/i128379_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \tlc0/i6_2_lut_3_lut_4_lut_adj_22848 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41184 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2147 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40721 \tlc0/i288_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40520 \tlc0/i147875_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2151 ( input D0, C0, B0, A0, output F0 );

  lut40827 \tlc0/i128226_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2152 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41185 \tlc0/i7_2_lut_3_lut_4_lut_adj_21494 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40052 \tlc0/i1_3_lut_4_lut_adj_22789 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i364 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41185 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2154 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41186 \tlc0/i1_3_lut_4_lut_adj_23190 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41187 \tlc0/i2_2_lut_adj_23292 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41186 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41187 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2155 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40502 \tlc0/i379_4_lut_adj_22175 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41188 \tlc0/i6_2_lut_3_lut_4_lut_adj_21573 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41188 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40852 \tlc0/i148383_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40469 \tlc0/i386_4_lut_adj_22283 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2158 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41189 \tlc0/i147745_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40943 \tlc0/i1_2_lut_adj_21733 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41189 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2159 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40780 \tlc0/i1_4_lut_adj_21575 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41190 \tlc0/i6_2_lut_3_lut_4_lut_adj_22704 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41190 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2160 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40187 \tlc0/i1_4_lut_adj_21786 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 \tlc0/i5_2_lut_3_lut_4_lut_adj_22851 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40219 \tlc0/i366_4_lut_adj_22139 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40443 \tlc0/i6_2_lut_3_lut_4_lut_adj_21576 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40852 \tlc0/i148379_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 \tlc0/i376_4_lut_adj_22245 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2166 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41191 \tlc0/i147872_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41192 \tlc0/i4_2_lut_3_lut_adj_23251 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41191 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41192 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2167 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40809 \tlc0/i1_3_lut_4_lut_adj_21579 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41193 \tlc0/i4_2_lut_3_lut_adj_23002 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41193 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2169 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40219 \tlc0/i386_4_lut_adj_22420 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41194 \tlc0/i6_2_lut_3_lut_4_lut_adj_21581 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41194 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2170 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40525 \tlc0/i148387_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40484 \tlc0/i376_4_lut_adj_22435 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2171 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40297 \tlc0/i128435_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41195 \tlc0/i147906_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41195 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2173 ( input D0, C0, B0, A0, output F0 );

  lut40890 \tlc0/i128471_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2174 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40915 \tlc0/i2_4_lut_adj_21582 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40415 \tlc0/i6_2_lut_adj_21592 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2175 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40502 \tlc0/i386_4_lut_adj_21963 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40608 \tlc0/i6_2_lut_3_lut_4_lut_adj_21583 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40525 \tlc0/i148391_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41196 \tlc0/i376_4_lut_adj_22534 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41196 ( input A, B, C, D, output Z );

  LUT4 #("0x8F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2178 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40897 \tlc0/i128134_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41197 \tlc0/i3_2_lut_3_lut_adj_22539 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41197 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2179 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41198 \tlc0/i386_4_lut_adj_22026 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41199 \tlc0/i6_2_lut_3_lut_4_lut_adj_21585 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41198 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41199 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2180 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40546 \tlc0/i148369_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41200 \tlc0/i379_4_lut_adj_22626 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41200 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2181 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41201 \tlc0/i1_4_lut_adj_22750 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41202 \tlc0/i1_2_lut_adj_21586 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41201 ( input A, B, C, D, output Z );

  LUT4 #("0x88A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41202 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2182 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41001 \tlc0/i1_4_lut_adj_23317 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41203 \tlc0/i1_4_lut_adj_23324 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41203 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40219 \tlc0/i386_4_lut_adj_22218 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41204 \tlc0/i6_2_lut_3_lut_4_lut_adj_21589 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41204 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40525 \tlc0/i148393_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40484 \tlc0/i376_4_lut_adj_22573 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2185 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41041 \tlc0/i315_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41087 \tlc0/i147966_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2187 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40219 \tlc0/i379_4_lut_adj_22249 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41205 \tlc0/i6_2_lut_3_lut_4_lut_adj_21594 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41205 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2188 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41206 \tlc0/i148365_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40728 \tlc0/i393_4_lut_adj_23110 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41206 ( input A, B, C, D, output Z );

  LUT4 #("0xA0EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40607 \tlc0/i379_4_lut_adj_22382 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41207 \tlc0/i6_2_lut_3_lut_4_lut_adj_21597 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41207 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40511 \tlc0/i148389_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 \tlc0/i386_4_lut_adj_22530 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2191 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41208 \tlc0/i128362_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \tlc0/i1_3_lut_4_lut_adj_21991 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41208 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2192 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41209 \tlc0/i6_2_lut_3_lut_4_lut_adj_22783 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41210 \tlc0/i6_2_lut_3_lut_4_lut_adj_22844 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41209 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41210 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2193 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40159 \tlc0/mux_53146_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2194 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 \tlc0/mux_53140_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40678 \tlc0/mux_53119_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2195 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40166 \tlc0/i145971_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41211 \tlc0/i145970_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41211 ( input A, B, C, D, output Z );

  LUT4 #("0x8F38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41212 \tlc0/mux_41_Mux_5_i173_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41213 \tlc0/n176462_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41212 ( input A, B, C, D, output Z );

  LUT4 #("0x2F2D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41213 ( input A, B, C, D, output Z );

  LUT4 #("0xB56B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40884 \tlc0/i1_3_lut_4_lut_adj_21601 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41214 \tlc0/i2_4_lut_adj_22054 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41214 ( input A, B, C, D, output Z );

  LUT4 #("0xCEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2198 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40801 \tlc0/i128494_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41215 \tlc0/i6_2_lut_3_lut_4_lut_adj_21962 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41215 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2199 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41216 \tlc0/i148211_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41217 \tlc0/i6_2_lut_3_lut_4_lut_adj_21603 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41216 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41217 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2201 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41024 \tlc0/i286_4_lut_adj_21606 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41145 \tlc0/i147818_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2202 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41218 \tlc0/i1_3_lut_4_lut_adj_22777 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40608 \tlc0/i148057_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i380 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41218 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2203 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41219 \tlc0/i7_2_lut_3_lut_4_lut_adj_21527 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40048 \tlc0/i1_3_lut_4_lut_adj_21607 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i357 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41219 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2207 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40513 \tlc0/mux_53144_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40389 \tlc0/mux_51883_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2209 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41220 \tlc0/i148241_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41221 \tlc0/i1_4_lut_adj_21624 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41220 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41221 ( input A, B, C, D, output Z );

  LUT4 #("0x88F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40766 \tlc0/i128361_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40616 \tlc0/i1_4_lut_adj_21609 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41222 \tlc0/i2_3_lut_4_lut_adj_21613 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41223 \tlc0/i131637_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41222 ( input A, B, C, D, output Z );

  LUT4 #("0x9666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41223 ( input A, B, C, D, output Z );

  LUT4 #("0x0770") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2215 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41224 \tlc0/i4_2_lut_3_lut_adj_22495 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41225 \tlc0/i147743_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41224 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41225 ( input A, B, C, D, output Z );

  LUT4 #("0x00CB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41226 \tlc0/i1_3_lut_4_lut_adj_21614 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41227 \tlc0/i132073_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41226 ( input A, B, C, D, output Z );

  LUT4 #("0xE888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41227 ( input A, B, C, D, output Z );

  LUT4 #("0x3700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2218 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41228 \tlc0/i124530_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41229 \tlc0.i147952_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41228 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41229 ( input A, B, C, D, output Z );

  LUT4 #("0xA050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 \tlc0/i1_4_lut_adj_22004 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41230 \tlc0/i6_2_lut_3_lut_4_lut_adj_21615 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41230 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2221 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41231 \tlc0/i277_4_lut_adj_21617 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40077 \tlc0/i147907_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41231 ( input A, B, C, D, output Z );

  LUT4 #("0xF044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2223 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40303 \tlc0/i1_4_lut_adj_22008 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41232 \tlc0/i6_2_lut_3_lut_4_lut_adj_21618 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41232 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2224 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41001 \tlc0/i1_4_lut_adj_22194 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40606 \tlc0/i1_4_lut_adj_22202 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2225 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40729 \tlc0/i1_4_lut_adj_22055 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40503 \tlc0/i6_2_lut_3_lut_4_lut_adj_21619 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2227 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40297 \tlc0/i128426_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41233 \tlc0/i148256_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41233 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2229 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128470_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2230 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41234 \tlc0/i2_4_lut_adj_21628 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40943 \tlc0/i6_2_lut_adj_21632 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41234 ( input A, B, C, D, output Z );

  LUT4 #("0xF400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2231 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40780 \tlc0/i1_4_lut_adj_21663 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41235 \tlc0/i6_2_lut_3_lut_4_lut_adj_21626 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41235 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2233 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41236 \tlc0/mux_109183_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41237 \tlc0/i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i432 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41236 ( input A, B, C, D, output Z );

  LUT4 #("0xD8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41237 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2235 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40897 \tlc0/i128167_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40441 \tlc0/i3_2_lut_3_lut_adj_21627 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2238 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40766 \tlc0/i128305_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40578 \tlc0/i3_2_lut_3_lut_adj_23303 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2239 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40224 \tlc0/i1_3_lut_4_lut_adj_21630 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41238 \tlc0/i6_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41238 ( input A, B, C, D, output Z );

  LUT4 #("0xFF77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2240 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41239 \tlc0/i7_2_lut_3_lut_4_lut_adj_21675 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40369 \tlc0/i128495_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41239 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2241 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40222 \tlc0/i1_4_lut_adj_22953 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40821 \tlc0/i9_2_lut_3_lut_adj_21635 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2243 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40891 \tlc0/i128225_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41107 \tlc0/i276_4_lut_adj_21645 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2244 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41240 \tlc0/i7_2_lut_3_lut_4_lut_adj_21508 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40035 \tlc0/i1_3_lut_4_lut_adj_22878 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i363 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41240 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2246 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41241 \tlc0.i132252_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41242 \tlc0/i131607_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41241 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41242 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2249 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41243 \tlc0/i128493_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \tlc0/i1_3_lut_4_lut_adj_21644 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41243 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2253 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41244 \tlc0/i1_4_lut_adj_21954 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41245 \tlc0/i1_2_lut_3_lut_4_lut_adj_21647 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41244 ( input A, B, C, D, output Z );

  LUT4 #("0xDDDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41245 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2255 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41246 \tlc0/i1_2_lut_3_lut_adj_22550 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41247 \tlc0/i1_4_lut_adj_21648 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41246 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41247 ( input A, B, C, D, output Z );

  LUT4 #("0x88C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2257 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40948 \tlc0/i147816_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41248 \tlc0/i7_2_lut_3_lut_4_lut_adj_22873 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41248 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2261 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41249 \tlc0/i148361_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41250 \tlc0/i131781_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41249 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41250 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2264 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41251 \tlc0/i1_4_lut_adj_21978 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40586 \tlc0/i6_2_lut_3_lut_4_lut_adj_22717 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41251 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2265 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41252 \tlc0/i125466_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41253 \tlc0/mux_41_Mux_3_i204_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41252 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41253 ( input A, B, C, D, output Z );

  LUT4 #("0x30CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2266 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41130 \tlc0/mux_41_Mux_5_i142_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41254 \tlc0/mux_41_Mux_5_i134_3_lut_4_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41254 ( input A, B, C, D, output Z );

  LUT4 #("0xAFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2267 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128469_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2268 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40915 \tlc0/i2_4_lut_adj_21654 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \tlc0/i6_2_lut_adj_21655 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2269 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40417 \tlc0/i1_4_lut_adj_23243 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 \tlc0/i9_2_lut_3_lut_adj_21656 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41029 \tlc0/i128492_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \tlc0/i1_3_lut_4_lut_adj_21657 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2273 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40891 \tlc0/i128360_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40304 \tlc0/i325_4_lut_adj_21695 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2275 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41255 \tlc0/i128490_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \tlc0/i1_3_lut_4_lut_adj_21661 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41255 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2280 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40187 \tlc0/i1_4_lut_adj_22161 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41256 \tlc0/i5_2_lut_3_lut_4_lut_adj_22251 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41256 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2281 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41257 \tlc0/i9_2_lut_3_lut_adj_21664 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41258 \tlc0/i1_2_lut_3_lut_4_lut_adj_22794 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41257 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41258 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2283 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41042 \tlc0/i3_4_lut_adj_22938 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 \tlc0/i2_2_lut_adj_21665 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2284 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40260 \tlc0/i148258_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40443 \tlc0/i148249_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2286 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41259 \tlc0/i6_2_lut_3_lut_adj_21905 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41260 \tlc0.i3_4_lut_adj_22107 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41259 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41260 ( input A, B, C, D, output Z );

  LUT4 #("0xC0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41231 \tlc0/i91_4_lut_adj_21668 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41261 \tlc0/i148353_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41261 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2290 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40563 \tlc0/i128516_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \tlc0/i1_3_lut_4_lut_adj_22526 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2292 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41262 \tlc0/i147812_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41263 \tlc0/i7_2_lut_3_lut_4_lut_adj_22841 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41262 ( input A, B, C, D, output Z );

  LUT4 #("0xAE0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41263 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41264 \tlc0/i128500_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 \tlc0/i1_3_lut_4_lut_adj_22159 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41264 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2296 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41265 \tlc0/i128517_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \tlc0/i1_3_lut_4_lut_adj_22506 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41265 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2298 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41266 \tlc0/i147804_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41215 \tlc0/i7_2_lut_3_lut_4_lut_adj_22310 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41266 ( input A, B, C, D, output Z );

  LUT4 #("0xCE0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2299 ( input D0, C0, B0, A0, output F0 );

  lut40924 \tlc0/i128247_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2300 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut41087 \tlc0/i3_2_lut_3_lut_adj_22868 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2301 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41267 \tlc0/i148259_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41268 \tlc0/i1_4_lut_adj_21751 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41267 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41268 ( input A, B, C, D, output Z );

  LUT4 #("0xDC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2303 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41141 \tlc0/i128337_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41269 \tlc0/i6_2_lut_3_lut_4_lut_adj_22563 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41269 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2306 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 \tlc0/i325_4_lut_adj_21938 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41270 \tlc0/i148312_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41270 ( input A, B, C, D, output Z );

  LUT4 #("0xC0EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2307 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \tlc0/i1_4_lut_adj_21692 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40875 \tlc0/i9_2_lut_3_lut_adj_21681 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2309 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40797 \tlc0/i267_4_lut_adj_21682 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40520 \tlc0/i147937_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2311 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41271 \tlc0/i2_4_lut_adj_21683 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41272 \tlc0/i1_4_lut_adj_21687 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41271 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41272 ( input A, B, C, D, output Z );

  LUT4 #("0xECE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2312 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40226 \tlc0/i124542_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41273 \tlc0/i148134_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41273 ( input A, B, C, D, output Z );

  LUT4 #("0x5100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2313 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40888 \tlc0/i148300_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41274 \tlc0/i6_2_lut_3_lut_4_lut_adj_21684 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41274 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2315 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41143 \tlc0/i128453_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41275 \tlc0/i147564_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41275 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2317 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40989 \tlc0/i148304_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41276 \tlc0/i6_2_lut_3_lut_4_lut_adj_21686 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41276 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2319 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41277 \tlc0/i7_2_lut_3_lut_4_lut_adj_21724 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41278 \tlc0/i7_2_lut_3_lut_4_lut_adj_21691 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41277 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41278 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40563 \tlc0/i128514_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \tlc0/i1_3_lut_4_lut_adj_22145 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2322 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41279 \tlc0/i3_4_lut_adj_22888 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41280 \tlc0/i1_2_lut_3_lut_4_lut_adj_23269 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41279 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41280 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2323 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 \tlc0/i145876_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41281 \tlc0/mux_41_Mux_4_i93_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41281 ( input A, B, C, D, output Z );

  LUT4 #("0x6761") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2324 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41282 \tlc0/i145927_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41283 \tlc0/i128022_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41282 ( input A, B, C, D, output Z );

  LUT4 #("0xAF32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41283 ( input A, B, C, D, output Z );

  LUT4 #("0xAB54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2325 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41284 \tlc0/i1_4_lut_adj_23261 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40421 \tlc0/i7_2_lut_3_lut_4_lut_adj_21697 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41284 ( input A, B, C, D, output Z );

  LUT4 #("0xF444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2327 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41167 \tlc0/i1_4_lut_adj_23275 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40736 \tlc0/i7_2_lut_3_lut_4_lut_adj_21699 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2330 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41045 \tlc0/i147869_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41285 \tlc0/i147751_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41285 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2331 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41189 \tlc0/i147732_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40077 \tlc0/i147421_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2333 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41286 \tlc0/i1_4_lut_adj_23252 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41016 \tlc0/i7_2_lut_3_lut_4_lut_adj_21700 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41286 ( input A, B, C, D, output Z );

  LUT4 #("0xA0EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2335 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41287 \tlc0/i7_2_lut_3_lut_adj_23298 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41288 \tlc0/mux_121978_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41287 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41288 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2337 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41289 \tlc0/i147857_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40552 \tlc0/i131676_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41289 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2338 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40995 \tlc0/i8_2_lut_3_lut_4_lut_adj_23087 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40515 \tlc0/i5_2_lut_3_lut_adj_22636 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2339 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41167 \tlc0/i1_4_lut_adj_23315 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40424 \tlc0/i7_2_lut_3_lut_4_lut_adj_21702 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2341 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40222 \tlc0/i1_4_lut_adj_22152 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 \tlc0/i9_2_lut_3_lut_adj_21703 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2343 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41290 \tlc0/i1_2_lut_3_lut_4_lut_adj_21705 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41291 \tlc0/i1_4_lut_adj_22481 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41290 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41291 ( input A, B, C, D, output Z );

  LUT4 #("0x0ACE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2346 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41292 \tlc0/i5_4_lut_adj_22987 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41293 \tlc0/i76_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41292 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41293 ( input A, B, C, D, output Z );

  LUT4 #("0x03C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2347 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128413_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2348 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40897 \tlc0/i128412_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41197 \tlc0/i3_2_lut_3_lut_adj_22448 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2349 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128208_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2350 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41294 \tlc0/i4_2_lut_3_lut_adj_23234 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40510 \tlc0/i3_2_lut_3_lut_adj_23321 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41294 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2351 ( input D1, C1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 \tlc0/i145398_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40768 \tlc0/i124501_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2353 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41295 \tlc0/i2_4_lut_adj_21711 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \tlc0/i1_2_lut_adj_21714 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41295 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2355 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41296 \tlc0/i1_4_lut_adj_21713 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 \tlc0/i6_2_lut_4_lut_adj_22487 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41296 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2358 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40721 \tlc0/i343_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40363 \tlc0/i148338_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2359 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41297 \tlc0/i282_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41072 \tlc0/i147527_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41297 ( input A, B, C, D, output Z );

  LUT4 #("0xC0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2361 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41298 \tlc0/mux_122017_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40874 \tlc0/i7_2_lut_3_lut_adj_23224 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41298 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2363 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41299 \tlc0/i128377_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40616 \tlc0/i1_4_lut_adj_21774 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41299 ( input A, B, C, D, output Z );

  LUT4 #("0xF400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2364 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41300 \tlc0/i1_2_lut_3_lut_4_lut_adj_21735 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41192 \tlc0/i3_2_lut_3_lut_adj_22503 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41300 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2365 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41301 \tlc0/i1_2_lut_4_lut_adj_22368 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41302 \tlc0/i1_2_lut_3_lut_4_lut_adj_21719 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41301 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41302 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2366 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41303 \tlc0/i1_2_lut_3_lut_4_lut_adj_22406 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41304 \tlc0/i131802_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41303 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41304 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2367 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40447 \tlc0/i361_4_lut_adj_21720 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41305 \tlc0.i1_2_lut_adj_22020 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41305 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2371 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40895 \tlc0/i280_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41306 \tlc0/i288_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41306 ( input A, B, C, D, output Z );

  LUT4 #("0x44A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2374 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41264 \tlc0/i128501_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 \tlc0/i1_3_lut_4_lut_adj_22150 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2375 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40590 \tlc0/i401_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41307 \tlc0/i148145_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41307 ( input A, B, C, D, output Z );

  LUT4 #("0xC088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2376 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41201 \tlc0/i128263_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41089 \tlc0/i3_2_lut_3_lut_adj_23062 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2377 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41308 \tlc0/i147378_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40496 \tlc0/i131656_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41308 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2378 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41309 \tlc0/i148114_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41107 \tlc0/i339_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41309 ( input A, B, C, D, output Z );

  LUT4 #("0x3032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2379 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41310 \tlc0/i1_2_lut_3_lut_4_lut_adj_21741 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40937 \tlc0/i1_2_lut_3_lut_4_lut_adj_21817 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41310 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2380 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41311 \tlc0/i3_4_lut_adj_22457 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41242 \tlc0/i131785_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41311 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2381 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41312 \tlc0/i128112_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40971 \tlc0/i3_2_lut_3_lut_adj_23237 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41312 ( input A, B, C, D, output Z );

  LUT4 #("0xAA20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2383 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41313 \tlc0/i1_2_lut_3_lut_4_lut_adj_21746 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40235 \tlc0/i125405_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41313 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2385 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41314 \tlc0.i2_3_lut_adj_21750 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41315 \tlc0/i1_4_lut_adj_21753 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41314 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41315 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2387 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41316 \tlc0/i377_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40943 \tlc0/i131589_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41316 ( input A, B, C, D, output Z );

  LUT4 #("0xB1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2392 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41086 \tlc0/i278_4_lut_adj_21901 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40630 \tlc0/i147532_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2393 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41317 \tlc0/mux_122173_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41318 \tlc0/mux_122134_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41317 ( input A, B, C, D, output Z );

  LUT4 #("0xD8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41318 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2394 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41168 \tlc0/mux_121662_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40476 \tlc0/mux_53715_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2395 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41319 \tlc0/i91_4_lut_adj_21757 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41320 \tlc0/i148351_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41319 ( input A, B, C, D, output Z );

  LUT4 #("0xB1A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41320 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2397 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41321 \tlc0/mux_122095_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41322 \tlc0/i7_2_lut_3_lut_adj_22525 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41321 ( input A, B, C, D, output Z );

  LUT4 #("0xD8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41322 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2398 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41323 \tlc0/mux_122056_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41324 \tlc0/i6_2_lut_3_lut_4_lut_adj_22825 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41323 ( input A, B, C, D, output Z );

  LUT4 #("0xACCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41324 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2399 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128102_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2401 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41088 \tlc0/i1_2_lut_3_lut_4_lut_adj_22438 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40496 \tlc0/i131599_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2402 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41325 \tlc0/i1_4_lut_adj_23212 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41022 \tlc0/i94_4_lut_adj_23214 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41325 ( input A, B, C, D, output Z );

  LUT4 #("0x30BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2404 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41326 \tlc0/i334_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41327 \tlc0/i147776_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41326 ( input A, B, C, D, output Z );

  LUT4 #("0x9180") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41327 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2405 ( input D0, C0, B0, A0, output F0 );

  lut41328 \tlc0/i1_4_lut_adj_21770 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41328 ( input A, B, C, D, output Z );

  LUT4 #("0xBA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2406 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40415 \tlc0/i1_2_lut_adj_21775 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2407 ( input D0, C0, B0, A0, output F0 );

  lut41329 \tlc0/i128278_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41329 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41330 \tlc0/i147482_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41331 \tlc0/i8_2_lut_4_lut_adj_23213 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41330 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41331 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2411 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41332 \tlc0/i128271_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41333 \tlc0/i147405_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41332 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41333 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2414 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41334 \tlc0/i1_4_lut_adj_23133 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41335 \tlc0/i126852_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41334 ( input A, B, C, D, output Z );

  LUT4 #("0x7350") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41335 ( input A, B, C, D, output Z );

  LUT4 #("0x22E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2415 ( input D0, C0, B0, A0, output F0 );

  lut41329 \tlc0/i128222_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2416 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41336 \tlc0/i7_2_lut_3_lut_4_lut_adj_21492 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40004 \tlc0/i1_3_lut_4_lut_adj_22976 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i362 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41336 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2417 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41337 \tlc0/i147893_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41338 \tlc0/i131626_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41337 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41338 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2419 ( input D0, C0, B0, A0, output F0 );

  lut41339 \tlc0/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41339 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2420 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40340 \tlc0/i300_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41340 \tlc0/i148327_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41340 ( input A, B, C, D, output Z );

  LUT4 #("0xC0EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2421 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41341 \tlc0/i148193_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41342 \tlc0.i1_2_lut_adj_21825 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41341 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41342 ( input A, B, C, D, output Z );

  LUT4 #("0x88C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2423 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \tlc0/i128050_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40699 \tlc0/i1_4_lut_adj_21779 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2424 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40766 \tlc0/i128084_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41343 \tlc0/i3_2_lut_3_lut_adj_22458 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41343 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2426 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41344 \tlc0/i1_3_lut_4_lut_adj_22432 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41345 \tlc0/i147634_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i269 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41344 ( input A, B, C, D, output Z );

  LUT4 #("0xFD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41345 ( input A, B, C, D, output Z );

  LUT4 #("0x2A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2428 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40815 \tlc0/i9_2_lut_adj_22247 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41346 \tlc0/i7_2_lut_3_lut_4_lut_adj_22989 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41346 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2429 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128401_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2430 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40910 \tlc0/i2_4_lut_adj_21795 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41347 \tlc0/i6_2_lut_3_lut_4_lut_adj_22469 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41347 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2431 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40372 \tlc0/i325_4_lut_adj_21790 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40997 \tlc0/i148265_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2432 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41348 \tlc0/i5_2_lut_3_lut_4_lut_adj_22320 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40600 \tlc0/i1_2_lut_3_lut_4_lut_adj_22799 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41348 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2433 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40721 \tlc0/i338_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41120 \tlc0/i148100_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2434 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41201 \tlc0/i128196_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41082 \tlc0/i3_2_lut_3_lut_adj_22999 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2435 ( input D0, C0, B0, A0, output F0 );

  lut40999 \tlc0/i128049_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2438 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41349 \tlc0.i8_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40943 \tlc0/i1_2_lut_adj_21847 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41349 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2440 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \tlc0/i261_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 \tlc0/i147365_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2442 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41350 \tlc0/i3_2_lut_3_lut_adj_22948 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41351 \tlc0/i3_2_lut_3_lut_adj_22305 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41350 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41351 ( input A, B, C, D, output Z );

  LUT4 #("0x0088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2443 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40823 \tlc0/i286_4_lut_adj_21796 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41352 \tlc0/i147814_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41352 ( input A, B, C, D, output Z );

  LUT4 #("0xDC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2449 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \tlc0/i264_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41353 \tlc0/i147977_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41353 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2451 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41231 \tlc0/i321_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41354 \tlc0/i147863_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41354 ( input A, B, C, D, output Z );

  LUT4 #("0x5F13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2458 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41355 \tlc0/i9_2_lut_adj_22160 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40277 \tlc0/i7_2_lut_3_lut_4_lut_adj_22991 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41355 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2459 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \tlc0/i128450_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41356 \tlc0/i147403_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41356 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2461 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41357 \tlc0/i147774_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41358 \tlc0.i147371_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41357 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41358 ( input A, B, C, D, output Z );

  LUT4 #("0xE040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2463 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41359 \tlc0/i148098_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 \tlc0/i1_2_lut_adj_21926 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41359 ( input A, B, C, D, output Z );

  LUT4 #("0x3210") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2465 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41360 \tlc0/i147409_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40794 \tlc0/i147540_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41360 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2467 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut41361 \tlc0/i1_2_lut_3_lut_adj_21806 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41361 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2469 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128152_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2472 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41166 \tlc0/i9_2_lut_adj_22199 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41362 \tlc0/i7_2_lut_3_lut_4_lut_adj_22988 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41362 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2473 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41363 \tlc0/i2_3_lut_4_lut_adj_21814 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41078 \tlc0/i131789_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41363 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2474 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41364 \tlc0/i1_2_lut_3_lut_4_lut_adj_22147 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41365 \tlc0.i1_2_lut_3_lut_adj_21799 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41364 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41365 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2476 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40164 \tlc0/i362_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41366 \tlc0/i2_2_lut_3_lut_adj_22752 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41366 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2478 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41367 \tlc0/i6_2_lut_3_lut_adj_21856 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40855 \tlc0/i1_2_lut_3_lut_adj_22347 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41367 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2479 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128048_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2481 ( input D0, C0, B0, A0, output F0 );

  lut40924 \tlc0/i128400_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2482 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40891 \tlc0/i128386_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41368 \tlc0/i3_2_lut_3_lut_adj_23306 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41368 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2484 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40563 \tlc0/i128513_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \tlc0/i1_3_lut_4_lut_adj_22146 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2485 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40841 \tlc0/i2_4_lut_adj_21824 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41369 \tlc0/i6_2_lut_3_lut_4_lut_adj_22583 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41369 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2491 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40899 \tlc0/i1_2_lut_adj_22384 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40218 \tlc0/i1_2_lut_adj_21835 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2492 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41370 \tlc0/i1_4_lut_adj_23122 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41371 \tlc0/i1_4_lut_4_lut_adj_22753 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41370 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41371 ( input A, B, C, D, output Z );

  LUT4 #("0x0145") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2493 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41024 \tlc0/i382_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41372 \tlc0/i368_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41372 ( input A, B, C, D, output Z );

  LUT4 #("0xC00A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2495 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41373 \tlc0/i147725_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41374 \tlc0/i2_2_lut_3_lut_adj_21836 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41373 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41374 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2497 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41375 \tlc0/i128333_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41376 \tlc0/i131779_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41375 ( input A, B, C, D, output Z );

  LUT4 #("0x8A88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41376 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2500 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41141 \tlc0/i128146_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40578 \tlc0/i3_2_lut_3_lut_adj_22485 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2501 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128399_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2502 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40927 \tlc0/i2_4_lut_adj_21844 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41377 \tlc0/i6_2_lut_3_lut_4_lut_adj_22587 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41377 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2503 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41378 \tlc0/i132737237_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41366 \tlc0/i2_3_lut_adj_21841 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41378 ( input A, B, C, D, output Z );

  LUT4 #("0x0ACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2504 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41379 \tlc0/i124523_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41380 \tlc0/color_bit_counter_3__I_0_56_Mux_6_i15_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41379 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41380 ( input A, B, C, D, output Z );

  LUT4 #("0x2530") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2506 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40891 \tlc0/i128458_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41368 \tlc0/i3_2_lut_3_lut_adj_22489 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2508 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41381 \tlc0/i1_3_lut_4_lut_adj_21364 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40577 \tlc0/i2_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i100 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41381 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2509 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41382 \tlc0/i383_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41383 \tlc0/i147964_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41382 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41383 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2511 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40340 \tlc0/i387_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41110 \tlc0/i147361_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2513 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41029 \tlc0/i128376_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \tlc0/i1_3_lut_4_lut_adj_22561 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2516 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40368 \tlc0/i128365_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40582 \tlc0/i1_4_lut_adj_22516 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2519 ( input D1, C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40867 \tlc0/mux_50714_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41020 \tlc0/i1_2_lut_adj_21857 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2520 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41384 \tlc0/i148116_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41385 \tlc0.i1_2_lut_adj_23140 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41384 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41385 ( input A, B, C, D, output Z );

  LUT4 #("0x3202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2521 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40918 \tlc0/i147711_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41386 \tlc0/i147472_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41386 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2525 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41387 \tlc0/i386_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41388 \tlc0/i395_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41387 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41388 ( input A, B, C, D, output Z );

  LUT4 #("0x9180") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2526 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41389 \tlc0/i132158_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41377 \tlc0/i132156_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41389 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2528 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41390 \tlc0/i147879_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41391 \tlc0/i131605_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41390 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41391 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2529 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128417_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2530 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40891 \tlc0/i128419_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41392 \tlc0/i3_2_lut_3_lut_adj_23007 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41392 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2532 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41393 \tlc0/i147467_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41394 \tlc0/i8_2_lut_4_lut_adj_23323 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41393 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41394 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2533 ( input B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41395 \tlc0/i1_2_lut_adj_22117 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \tlc0/i1_2_lut_adj_21864 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41395 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2534 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41189 \tlc0/i147392_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40415 \tlc0/i1_2_lut_adj_21933 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2535 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40927 \tlc0/i2_4_lut_adj_21865 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41396 \tlc0/i6_2_lut_3_lut_4_lut_adj_23064 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41396 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2537 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41189 \tlc0/i148275_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40889 \tlc0/i148407_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2540 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41189 \tlc0/i148144_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41397 \tlc0/i148153_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41397 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2541 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128398_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2542 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41398 \tlc0/i2_4_lut_adj_21875 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 \tlc0/i6_2_lut_3_lut_4_lut_adj_22747 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41398 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2543 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 \tlc0/i2_2_lut_adj_21704 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40321 \tlc0/i379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2544 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41038 \tlc0/i147754_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41399 \tlc0/i317_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41399 ( input A, B, C, D, output Z );

  LUT4 #("0xA404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2545 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41398 \tlc0/i2_4_lut_adj_21874 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41400 \tlc0/i6_2_lut_3_lut_4_lut_adj_23256 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41400 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2547 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40897 \tlc0/i128505_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41076 \tlc0/i3_2_lut_3_lut_adj_21882 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2548 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128503_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2549 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40297 \tlc0/i128452_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41401 \tlc0/i147550_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41401 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2551 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41308 \tlc0/i147530_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41129 \tlc0/i131567_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2553 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41168 \tlc0/i268_3_lut_adj_23167 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41402 \tlc0/i1_2_lut_3_lut_adj_21886 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41402 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2556 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41130 \tlc0/i263_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40689 \tlc0/i256_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2557 ( input D0, C0, B0, A0, output F0 );

  lut40834 \tlc0/i128416_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2558 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40910 \tlc0/i2_4_lut_adj_21890 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41386 \tlc0/i6_2_lut_3_lut_4_lut_adj_23118 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2559 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41264 \tlc0/i128375_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \tlc0/i1_3_lut_4_lut_adj_22758 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2563 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40330 \tlc0/i400_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41403 \tlc0/i148235_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41403 ( input A, B, C, D, output Z );

  LUT4 #("0x4400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2567 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41404 \tlc0/i8_2_lut_3_lut_4_lut_adj_22344 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41405 \tlc0/i1_2_lut_adj_21898 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41404 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41405 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2569 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i148005_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \tlc0/i147850_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2570 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41406 \tlc0/i147854_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40821 \tlc0/i5_2_lut_3_lut_adj_22455 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41406 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2572 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41184 \tlc0/i128518_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 \tlc0/i1_3_lut_4_lut_adj_22494 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2574 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40850 \tlc0/i147462_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41407 \tlc0/i8_2_lut_4_lut_adj_22381 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41407 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2575 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41408 \tlc0/mux_41_Mux_9_i31_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41409 \tlc0.i132234_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41408 ( input A, B, C, D, output Z );

  LUT4 #("0xAA57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41409 ( input A, B, C, D, output Z );

  LUT4 #("0xD800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2577 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41410 \tlc0/i128207_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 \tlc0/i1_4_lut_adj_21907 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41410 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2580 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40285 \tlc0/tlc_data[5]_bdd_4_lut_453 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41411 \tlc0/i132084_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41411 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2581 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41166 \tlc0/i148382_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41412 \tlc0/i5_2_lut_4_lut_adj_21908 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41412 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2582 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40952 \tlc0/i148378_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40600 \tlc0/i148394_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2583 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41413 \tlc0/i335_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41414 \tlc0/i319_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41413 ( input A, B, C, D, output Z );

  LUT4 #("0x929A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41414 ( input A, B, C, D, output Z );

  LUT4 #("0x0CA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2584 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41131 \tlc0/i1_3_lut_4_lut_adj_21469 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41415 \tlc0/i3_4_lut_adj_22013 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i294 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41415 ( input A, B, C, D, output Z );

  LUT4 #("0x0ACE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2585 ( input D0, C0, B0, A0, output F0 );

  lut41416 \tlc0/i1_4_lut_adj_21909 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41416 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2586 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41122 \tlc0/i6_4_lut_adj_21912 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41417 \tlc0/i5_4_lut_adj_21914 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41417 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2589 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41208 \tlc0/i128355_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \tlc0/i1_3_lut_4_lut_adj_21916 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2591 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128087_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2593 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40297 \tlc0/i128430_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40653 \tlc0/i147919_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2595 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \tlc0/i128438_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41394 \tlc0/i147897_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2597 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41418 \tlc0/i148250_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41268 \tlc0/i1_4_lut_adj_21977 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41418 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2599 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 \tlc0/i128538_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40501 \tlc0/i148375_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2602 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41419 \tlc0/i148210_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41420 \tlc0/i132150_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41419 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41420 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2605 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40933 \tlc0/i128245_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41082 \tlc0/i3_2_lut_3_lut_adj_22447 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2607 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41421 \tlc0/i147775_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40740 \tlc0/i148069_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41421 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2608 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40213 \tlc0/i296_4_lut_adj_22031 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41422 \tlc0/i147810_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41422 ( input A, B, C, D, output Z );

  LUT4 #("0xC0EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2609 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \tlc0/i147997_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40360 \tlc0/i147852_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2611 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41423 \tlc0/i1_2_lut_3_lut_adj_22732 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41424 \tlc0/i1_2_lut_3_lut_adj_21942 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41423 ( input A, B, C, D, output Z );

  LUT4 #("0x1212") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41424 ( input A, B, C, D, output Z );

  LUT4 #("0x4400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2613 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i148002_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40737 \tlc0/i147851_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2615 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41299 \tlc0/i128393_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40672 \tlc0/i1_4_lut_adj_21943 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2617 ( input D0, C0, B0, A0, output F0 );

  lut40999 \tlc0/i128415_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2618 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40841 \tlc0/i2_4_lut_adj_21949 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \tlc0/i6_2_lut_adj_21951 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2621 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41189 \tlc0/i148214_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40874 \tlc0/i147757_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2623 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40797 \tlc0/i277_4_lut_adj_21948 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \tlc0/i147920_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2625 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41425 \tlc0/i311_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41426 \tlc0/i148212_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41425 ( input A, B, C, D, output Z );

  LUT4 #("0x6363") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41426 ( input A, B, C, D, output Z );

  LUT4 #("0xBB55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2626 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41427 \tlc0/i1_4_lut_adj_21987 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41428 \tlc0/i148372_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41427 ( input A, B, C, D, output Z );

  LUT4 #("0xCA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41428 ( input A, B, C, D, output Z );

  LUT4 #("0xCEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2627 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41429 \tlc0/i6_2_lut_3_lut_4_lut_adj_21939 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41430 \tlc0/i6_2_lut_3_lut_4_lut_adj_21950 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41429 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41430 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2628 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41264 \tlc0/i128515_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \tlc0/i1_3_lut_4_lut_adj_22532 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2629 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41220 \tlc0/i147406_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \tlc0/i1_4_lut_adj_21984 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2631 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41431 \tlc0/i2_3_lut_4_lut_adj_22138 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41432 \tlc0/i148206_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41431 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41432 ( input A, B, C, D, output Z );

  LUT4 #("0x51F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2632 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41433 \tlc0/i2_4_lut_adj_21986 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41434 \tlc0/i393_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41433 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41434 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2633 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41435 \tlc0/i286_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41436 \tlc0/i1_2_lut_4_lut_adj_21952 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41435 ( input A, B, C, D, output Z );

  LUT4 #("0x700F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41436 ( input A, B, C, D, output Z );

  LUT4 #("0x00A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2635 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41437 \tlc0/i3_4_lut_adj_21982 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41438 \tlc0/i1_4_lut_4_lut_adj_21953 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41437 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41438 ( input A, B, C, D, output Z );

  LUT4 #("0xCBEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2637 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41439 \tlc0/i4_2_lut_3_lut_adj_21955 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41440 \tlc0/i340_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41439 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41440 ( input A, B, C, D, output Z );

  LUT4 #("0xFCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2639 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41143 \tlc0/i128460_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41441 \tlc0/i147988_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41441 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2642 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40897 \tlc0/i128221_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40934 \tlc0/i286_4_lut_adj_21992 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2646 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41024 \tlc0/i368_4_lut_adj_21980 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41442 \tlc0/i365_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41442 ( input A, B, C, D, output Z );

  LUT4 #("0x8830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2647 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40962 \tlc0/i148186_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41443 \tlc0/i362_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41443 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2649 ( input D0, C0, B0, A0, output F0 );

  lut40872 \tlc0/i128434_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2651 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41444 \tlc0/i147422_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \tlc0/i1_2_lut_adj_21973 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41444 ( input A, B, C, D, output Z );

  LUT4 #("0x00E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2653 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41445 \tlc0/i148243_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41268 \tlc0/i1_4_lut_adj_21975 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41445 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2656 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40897 \tlc0/i128128_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40538 \tlc0/i3_2_lut_3_lut_adj_22885 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2657 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41231 \tlc0/i267_4_lut_adj_21969 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40370 \tlc0/i147910_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2660 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41182 \tlc0/i7_2_lut_3_lut_4_lut_adj_21506 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40049 \tlc0/i1_3_lut_4_lut_adj_22099 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i361 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2661 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40590 \tlc0/i277_4_lut_adj_21981 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41009 \tlc0/i147895_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2663 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40340 \tlc0/i364_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41197 \tlc0/i147534_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2666 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41446 \tlc0/i3_4_lut_adj_22341 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40496 \tlc0/i1_2_lut_adj_22259 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41446 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2667 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41447 \tlc0.i1_2_lut_adj_21623 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40456 \tlc0/i277_4_lut_adj_21996 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41447 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2669 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41448 \tlc0/i2_4_lut_adj_22521 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41449 \tlc0/i131571_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41448 ( input A, B, C, D, output Z );

  LUT4 #("0x8B00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41449 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2670 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41450 \tlc0/i147948_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41451 \tlc0/i1_4_lut_adj_23058 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41450 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41451 ( input A, B, C, D, output Z );

  LUT4 #("0x40CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2671 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41144 \tlc0/i128216_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \tlc0/i1_3_lut_4_lut_adj_21998 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2673 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41452 \tlc0/mux_107483_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41453 \tlc0/i7_2_lut_3_lut_4_lut_adj_22002 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i484 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41452 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41453 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2675 ( input C1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41454 \tlc0/i33_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40520 \tlc0/i131770_rep_1220_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41454 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2677 ( input D0, C0, B0, A0, output F0 );

  lut41106 \tlc0/i4_4_lut_adj_22003 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2679 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41455 \tlc0/i128368_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41456 \tlc0/i6_2_lut_3_lut_4_lut_adj_22845 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41455 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41456 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2682 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40862 \tlc0/i128274_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40689 \tlc0/i274_4_lut_adj_22606 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2684 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41457 \tlc0/i1_4_lut_adj_23168 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41458 \tlc0.i1_2_lut_adj_21830 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41457 ( input A, B, C, D, output Z );

  LUT4 #("0x5140") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41458 ( input A, B, C, D, output Z );

  LUT4 #("0x2320") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2685 ( input DI1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40868 \tlc0/i7_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \tlc0/i1_3_lut_4_lut_adj_22012 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i394 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2687 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40876 \tlc0/i147914_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40137 \tlc0/i2_2_lut_adj_22236 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2689 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40815 \tlc0/i8_2_lut_adj_23194 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41269 \tlc0/i6_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2691 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128414_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2692 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40910 \tlc0/i2_4_lut_adj_22025 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41009 \tlc0/i6_2_lut_adj_22037 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2693 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41459 \tlc0/i358_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41460 \tlc0/i131678_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41459 ( input A, B, C, D, output Z );

  LUT4 #("0xD8FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41460 ( input A, B, C, D, output Z );

  LUT4 #("0xAFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2695 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40264 \tlc0/i128522_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41461 \tlc0/i148385_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41461 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2697 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41341 \tlc0/i147842_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41462 \tlc0.i1_2_lut_adj_21892 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41462 ( input A, B, C, D, output Z );

  LUT4 #("0x0E04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2699 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40939 \tlc0/i128220_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \tlc0/i1_3_lut_4_lut_adj_22361 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2701 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41463 \tlc0/i1_4_lut_adj_22766 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41464 \tlc0/i3_4_lut_adj_22034 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41463 ( input A, B, C, D, output Z );

  LUT4 #("0xBA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41464 ( input A, B, C, D, output Z );

  LUT4 #("0xECEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2702 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41465 \tlc0/i2_4_lut_adj_22041 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41333 \tlc0/i2_2_lut_adj_22123 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41465 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2703 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \tlc0/i128433_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41466 \tlc0/i148244_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41466 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2705 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41467 \tlc0/i148120_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40585 \tlc0/i363_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41467 ( input A, B, C, D, output Z );

  LUT4 #("0x1010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2707 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41468 \tlc0/i1_3_lut_4_lut_adj_22681 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \tlc0/i1_3_lut_4_lut_adj_22036 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41468 ( input A, B, C, D, output Z );

  LUT4 #("0xA8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2708 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41469 \tlc0/i128262_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41470 \tlc0/i284_4_lut_adj_22533 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41469 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41470 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2709 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41220 \tlc0/i148245_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41471 \tlc0/i1_4_lut_adj_22053 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41471 ( input A, B, C, D, output Z );

  LUT4 #("0x88F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2711 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40721 \tlc0/i277_4_lut_adj_22047 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \tlc0/i147913_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2713 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41144 \tlc0/i128374_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40672 \tlc0/i1_4_lut_adj_22061 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2715 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128206_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2716 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41295 \tlc0/i2_4_lut_adj_22083 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40520 \tlc0/i1_2_lut_adj_22097 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2717 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41472 \tlc0/i1_3_lut_4_lut_adj_22303 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41473 \tlc0/i1_2_lut_adj_22052 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41472 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41473 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2718 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41029 \tlc0/i128372_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 \tlc0/i1_3_lut_4_lut_adj_22970 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2720 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41474 \tlc0/i1_2_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41475 \tlc0/i1_2_lut_3_lut_4_lut_adj_22801 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41474 ( input A, B, C, D, output Z );

  LUT4 #("0x0006") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41475 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2721 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40480 \tlc0/i3_4_lut_adj_22057 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41476 \tlc0/i390_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41476 ( input A, B, C, D, output Z );

  LUT4 #("0xA011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2722 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut41477 \tlc0/i5_2_lut_3_lut_adj_22449 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41477 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2723 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41478 \tlc0/i1_3_lut_4_lut_adj_22684 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \tlc0/i1_3_lut_4_lut_adj_22059 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41478 ( input A, B, C, D, output Z );

  LUT4 #("0xA8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2724 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40897 \tlc0/i128256_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41479 \tlc0/i294_4_lut_adj_22665 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41479 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2725 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41480 \tlc0/i1_3_lut_adj_22063 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41481 \tlc0/i1_4_lut_4_lut_adj_22431 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41480 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41481 ( input A, B, C, D, output Z );

  LUT4 #("0x8F8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2727 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41482 \tlc0/i336_4_lut_adj_22066 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41483 \tlc0.i147733_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41482 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41483 ( input A, B, C, D, output Z );

  LUT4 #("0x4CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2729 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40793 \tlc0/i147486_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41484 \tlc0/i8_2_lut_4_lut_adj_22419 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41484 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2731 ( input D0, C0, B0, A0, output F0 );

  lut40834 \tlc0/i128475_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2732 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40910 \tlc0/i2_4_lut_adj_22079 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40617 \tlc0/i6_2_lut_adj_22081 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2733 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41485 \tlc0/i3_4_lut_adj_23151 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41486 \tlc0/i1_2_lut_3_lut_4_lut_adj_22073 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41485 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41486 ( input A, B, C, D, output Z );

  LUT4 #("0x008A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2736 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41487 \tlc0/i3_2_lut_adj_22291 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41488 \tlc0/i260_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41487 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41488 ( input A, B, C, D, output Z );

  LUT4 #("0x0AC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2737 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41144 \tlc0/i128391_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40699 \tlc0/i1_4_lut_adj_22086 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2740 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41489 \tlc0/mux_122212_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41331 \tlc0/i6_2_lut_3_lut_4_lut_adj_22832 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41489 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2742 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41490 \tlc0/i258_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41491 \tlc0/i257_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41490 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41491 ( input A, B, C, D, output Z );

  LUT4 #("0x9180") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2743 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41492 \tlc0/i1_4_lut_adj_22792 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41493 \tlc0/color_bit_counter_3__I_0_56_Mux_8_i15_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/color_bit_counter_122265__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41492 ( input A, B, C, D, output Z );

  LUT4 #("0x82AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41493 ( input A, B, C, D, output Z );

  LUT4 #("0x07C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2745 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41494 \tlc0/i128373_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \tlc0/i1_3_lut_4_lut_adj_22869 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41494 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2747 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40933 \tlc0/i128277_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41495 \tlc0/i345_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41495 ( input A, B, C, D, output Z );

  LUT4 #("0xF022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2749 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41496 \tlc0.i147894_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41497 \tlc0/i370_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41496 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41497 ( input A, B, C, D, output Z );

  LUT4 #("0x9810") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2752 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41166 \tlc0/i1_2_lut_adj_23316 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41498 \tlc0/i1_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41498 ( input A, B, C, D, output Z );

  LUT4 #("0x1353") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2755 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41499 \tlc0/i1_4_lut_adj_22102 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41500 \tlc0/i131713_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41499 ( input A, B, C, D, output Z );

  LUT4 #("0x1505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41500 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2759 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40264 \tlc0/i128429_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41501 \tlc0/i148253_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41501 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2763 ( input D0, C0, B0, A0, output F0 );

  lut40999 \tlc0/i128335_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2764 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40238 \tlc0/i1_4_lut_adj_22114 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41502 \tlc0/i9_2_lut_3_lut_adj_23293 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41502 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2765 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41503 \tlc0/i287_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41504 \tlc0/i294_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41503 ( input A, B, C, D, output Z );

  LUT4 #("0xD8DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41504 ( input A, B, C, D, output Z );

  LUT4 #("0x6C64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2767 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40939 \tlc0/i128390_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40672 \tlc0/i1_4_lut_adj_22118 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2769 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128205_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2770 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41505 \tlc0/i2_4_lut_adj_22116 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \tlc0/i1_2_lut_adj_22130 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41505 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2772 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41506 \tlc0/i147555_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40807 \tlc0/i147558_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41506 ( input A, B, C, D, output Z );

  LUT4 #("0x00E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2773 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40364 \tlc0/i128137_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 \tlc0/i1_4_lut_adj_22286 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2775 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41507 \tlc0/i147801_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41441 \tlc0/i7_2_lut_3_lut_4_lut_adj_22318 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41507 ( input A, B, C, D, output Z );

  LUT4 #("0xF444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2777 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40297 \tlc0/i128437_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41508 \tlc0/i147394_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41508 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2779 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41231 \tlc0/i267_4_lut_adj_22127 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41258 \tlc0/i147927_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2781 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41001 \tlc0/i1_4_lut_adj_22133 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41509 \tlc0/i1_4_lut_adj_22136 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41509 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2782 ( input D0, C0, B0, A0, output F0 );

  lut41510 \tlc0/i4_4_lut_adj_22437 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41510 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2783 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41267 \tlc0/i147393_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41268 \tlc0/i1_4_lut_adj_22140 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2785 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40172 \tlc0/i146017_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41511 \tlc0/mux_41_Mux_0_i77_3_lut_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41511 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2787 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41512 \tlc0/i128006_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41513 \tlc0.i131890_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41512 ( input A, B, C, D, output Z );

  LUT4 #("0xEA6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41513 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2789 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41514 \tlc0/i277_4_lut_adj_22137 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40370 \tlc0/i147902_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41514 ( input A, B, C, D, output Z );

  LUT4 #("0xF022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2791 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40205 \tlc0/i128509_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41461 \tlc0/i148395_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2793 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40271 \tlc0/tlc_data[4]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41515 \tlc0/mux_41_Mux_4_i188_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41515 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2794 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41516 \tlc0/i1_3_lut_4_lut_adj_22740 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40504 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_9__I_0_Mux_5_i1_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41516 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2795 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40511 \tlc0/i147445_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41517 \tlc0/i8_2_lut_4_lut_adj_22657 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41517 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2797 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41231 \tlc0/i277_4_lut_adj_22622 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41016 \tlc0/i147915_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2799 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41518 \tlc0/i128334_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41519 \tlc0/i6_2_lut_3_lut_4_lut_adj_22556 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41518 ( input A, B, C, D, output Z );

  LUT4 #("0xBA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41519 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2801 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128241_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2802 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40766 \tlc0/i128238_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40874 \tlc0/i3_2_lut_3_lut_adj_22391 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2804 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40998 \tlc0/i6_2_lut_3_lut_4_lut_adj_21366 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41520 \tlc0/i6_2_lut_3_lut_4_lut_adj_22853 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41520 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2805 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40897 \tlc0/i128269_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41076 \tlc0/i3_2_lut_3_lut_adj_22155 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2806 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128265_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2809 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41521 \tlc0/i277_4_lut_adj_23159 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 \tlc0/i147881_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41521 ( input A, B, C, D, output Z );

  LUT4 #("0x8D88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2811 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41028 \tlc0/i2_3_lut_4_lut_adj_22504 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \tlc0/i2_2_lut_adj_22163 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2812 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40193 \tlc0/i1_2_lut_3_lut_4_lut_adj_22511 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41522 \tlc0/i1_2_lut_3_lut_4_lut_adj_22512 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41522 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2813 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40695 \tlc0/i128371_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40872 \tlc0/i1_4_lut_adj_22166 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2815 ( input D0, C0, B0, A0, output F0 );

  lut41523 \tlc0/mux_121666_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41523 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2816 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41524 \tlc0/mux_121783_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41525 \tlc0/i6_2_lut_3_lut_4_lut_adj_22814 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41524 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41525 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2817 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41526 \tlc0/i1_2_lut_3_lut_adj_22167 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40709 \tlc0/i5_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41526 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2819 ( input D1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41527 \tlc0/i6_2_lut_3_lut_adj_22913 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41528 \tlc0/i1_2_lut_3_lut_adj_22168 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41527 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41528 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2820 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41529 \tlc0/i1_2_lut_3_lut_adj_22372 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41377 \tlc0/i5_2_lut_3_lut_4_lut_adj_22865 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41529 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2822 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41530 \tlc0/i1_3_lut_4_lut_adj_22176 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41242 \tlc0/i131611_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41530 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2823 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40264 \tlc0/i128504_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40501 \tlc0/i148367_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2824 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41531 \tlc0/i5_2_lut_3_lut_4_lut_adj_22396 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41302 \tlc0/i148082_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i129 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41531 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2825 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41532 \tlc0/n176834_bdd_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41533 \tlc0.i125269_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41532 ( input A, B, C, D, output Z );

  LUT4 #("0x724E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41533 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2827 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40797 \tlc0/i257_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41258 \tlc0/i147939_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2831 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40264 \tlc0/i128428_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41534 \tlc0/i148255_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41534 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2832 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41535 \tlc0/i7_2_lut_3_lut_4_lut_adj_21712 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41235 \tlc0/i148254_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i388 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41535 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2833 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41536 \tlc0/i1_4_lut_adj_22174 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41537 \tlc0.i1_2_lut_adj_22178 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41536 ( input A, B, C, D, output Z );

  LUT4 #("0x00F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41537 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2836 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40252 \tlc0/i1_4_lut_adj_22181 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41538 \tlc0/i9_2_lut_3_lut_adj_23294 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41538 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2837 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40213 \tlc0/i371_4_lut_adj_22212 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41539 \tlc0/i366_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41539 ( input A, B, C, D, output Z );

  LUT4 #("0x5808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2840 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41540 \tlc0.i7_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \tlc0/i1_3_lut_4_lut_adj_22678 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i395 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41540 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2843 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41231 \tlc0/i277_4_lut_adj_22187 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41541 \tlc0/i147930_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41541 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2845 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41542 \tlc0/i1_3_lut_4_lut_adj_21621 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41543 \tlc0/i147609_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i264 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41542 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41543 ( input A, B, C, D, output Z );

  LUT4 #("0x20A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2847 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41544 \tlc0/mux_121744_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41538 \tlc0/i7_2_lut_3_lut_adj_22839 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41544 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2849 ( input D0, C0, B0, A0, output F0 );

  lut41217 \tlc0/i6_2_lut_3_lut_4_lut_adj_22197 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2850 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41545 \tlc0/i48_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41546 \tlc0/i2_3_lut_4_lut_adj_23052 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41545 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41546 ( input A, B, C, D, output Z );

  LUT4 #("0x8008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2853 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40741 \tlc0/i148036_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41547 \tlc0/i147836_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41547 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2855 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41544 \tlc0/mux_121824_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \tlc0/mux_121822_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i11 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_2856 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41548 \tlc0/mux_121939_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41549 \tlc0/i6_2_lut_3_lut_4_lut_adj_22822 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41548 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41549 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2857 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41550 \tlc0/i1_3_lut_4_lut_adj_21493 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40944 \tlc0/i8_2_lut_3_lut_4_lut_adj_22203 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i64 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41550 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2859 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40741 \tlc0/i148032_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40889 \tlc0/i147839_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2861 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41010 \tlc0/i128367_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \tlc0/i1_3_lut_4_lut_adj_23027 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2863 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i148025_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40277 \tlc0/i147843_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2865 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40474 \tlc0/i128537_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41461 \tlc0/i148377_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2866 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41137 \tlc0/i148370_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41551 \tlc0/i148374_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41551 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2871 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41552 \tlc0/i148146_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41553 \tlc0/i1_4_lut_adj_22235 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41552 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41553 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2875 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40939 \tlc0/i128388_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40582 \tlc0/i1_4_lut_adj_22227 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2877 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2878 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40933 \tlc0/i128233_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41164 \tlc0/i3_2_lut_3_lut_adj_22356 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2879 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40852 \tlc0/i147452_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41554 \tlc0/i8_2_lut_4_lut_adj_22612 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41554 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2881 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41041 \tlc0/i358_4_lut_adj_22234 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41368 \tlc0/i147360_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2883 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41555 \tlc0/i128536_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40696 \tlc0/i148376_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41555 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2887 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i148020_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41556 \tlc0/i147844_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41556 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2889 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40271 \tlc0/tlc_data[5]_bdd_4_lut_451 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41557 \tlc0.mux_41_Mux_8_i125_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41557 ( input A, B, C, D, output Z );

  LUT4 #("0x3364") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2891 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40340 \tlc0/i274_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41353 \tlc0/i147994_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2893 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40474 \tlc0/i128535_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41461 \tlc0/i148381_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2896 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40841 \tlc0/i2_4_lut_adj_22255 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40943 \tlc0/i6_2_lut_adj_22257 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2902 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41558 \tlc0/i132305_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41559 \tlc0/i1_2_lut_3_lut_adj_22743 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41558 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41559 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2904 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40513 \tlc0/mux_51300_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40394 \tlc0/mux_51283_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2905 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41168 \tlc0/mux_51304_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40678 \tlc0/mux_51291_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2907 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41560 \tlc0/i128532_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40740 \tlc0/i148380_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41560 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2909 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40531 \tlc0/i148017_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40424 \tlc0/i147845_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2911 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41299 \tlc0/i128385_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40672 \tlc0/i1_4_lut_adj_22274 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2913 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i148011_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40363 \tlc0/i147848_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2915 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \tlc0/i148014_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41120 \tlc0/i147846_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2917 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40449 \tlc0/i128444_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41534 \tlc0/i147929_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2919 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40166 \tlc0/mux_51302_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40504 \tlc0/mux_51287_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2920 ( input C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41561 \tlc0/i148084_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40284 \tlc0/mux_50703_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41561 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2921 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40264 \tlc0/i128421_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41562 \tlc0/i148261_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41562 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2923 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41563 \tlc0/i2_4_lut_adj_22294 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41564 \tlc0/i128036_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41563 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41564 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2925 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41565 \tlc0/i384_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \tlc0/mux_50687_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41565 ( input A, B, C, D, output Z );

  LUT4 #("0xC00A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2926 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 \tlc0/mux_50708_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40717 \tlc0/mux_50691_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2927 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41566 \tlc0/i314_4_lut_adj_22306 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41567 \tlc0/i147368_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41566 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41567 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2929 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40264 \tlc0/i128521_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41461 \tlc0/i148373_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2931 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41568 \tlc0/i1_2_lut_3_lut_4_lut_adj_22332 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41569 \tlc0/i131591_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41568 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41569 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2932 ( input DI1, D1, C1, B1, A1, C0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41321 \tlc0/mux_121746_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40552 \tlc0/i3_2_lut_adj_22661 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i13 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_2934 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41570 \tlc0/i1_2_lut_3_lut_adj_23254 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41361 \tlc0/i1_2_lut_3_lut_adj_23270 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41570 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2935 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41571 \tlc0/i128290_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41572 \tlc0/i1_2_lut_3_lut_4_lut_adj_22334 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41571 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41572 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2936 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41573 \tlc0/i1_4_lut_adj_22637 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40820 \tlc0/i131688_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41573 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2938 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41574 \tlc0/i148415_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41575 \tlc0/i131652_rep_99_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41574 ( input A, B, C, D, output Z );

  LUT4 #("0x8DD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41575 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2939 ( input D0, C0, B0, A0, output F0 );

  lut40924 \tlc0/i128204_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2940 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41576 \tlc0/i2_4_lut_adj_22353 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \tlc0/i1_2_lut_adj_22355 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41576 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2941 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41577 \tlc0/i307_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41578 \tlc0/i147614_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41577 ( input A, B, C, D, output Z );

  LUT4 #("0xBB8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41578 ( input A, B, C, D, output Z );

  LUT4 #("0x3033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2945 ( input D0, C0, B0, A0, output F0 );

  lut40282 \tlc0/i128432_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2946 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41267 \tlc0/i148246_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41268 \tlc0/i1_4_lut_adj_22649 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2948 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40340 \tlc0/i343_4_lut_adj_23282 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41579 \tlc0/i148110_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41579 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2951 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40862 \tlc0/i128268_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 \tlc0/i284_4_lut_adj_22392 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2953 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40474 \tlc0/i128520_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40606 \tlc0/i148371_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2957 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41580 \tlc0/mux_41_Mux_8_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41581 \tlc0/mux_41_Mux_8_i30_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41580 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41581 ( input A, B, C, D, output Z );

  LUT4 #("0xB330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2959 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41582 \tlc0/i147572_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41583 \tlc0/i147605_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41582 ( input A, B, C, D, output Z );

  LUT4 #("0x7040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41583 ( input A, B, C, D, output Z );

  LUT4 #("0x7020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2961 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40897 \tlc0/i128266_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 \tlc0/i294_4_lut_adj_22433 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2963 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41143 \tlc0/i128519_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 \tlc0/i148384_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2966 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40280 \tlc0/i286_4_lut_adj_22442 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41584 \tlc0/i147402_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41584 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2967 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40417 \tlc0/i148008_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40731 \tlc0/i147849_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2970 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41585 \tlc0/i1_2_lut_3_lut_4_lut_adj_22439 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41202 \tlc0/i3_2_lut_adj_23082 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41585 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2971 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41586 \tlc0/i1_4_lut_adj_22456 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41587 \tlc0/i131945_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41586 ( input A, B, C, D, output Z );

  LUT4 #("0x5054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41587 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2973 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41186 \tlc0/i1_3_lut_4_lut_adj_21625 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41588 \tlc0/i147615_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i265 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41588 ( input A, B, C, D, output Z );

  LUT4 #("0x0A88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2976 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40895 \tlc0/mux_50712_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40454 \tlc0/mux_50699_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2977 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40897 \tlc0/i128264_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 \tlc0/i274_4_lut_adj_22465 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2979 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40513 \tlc0/mux_50710_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40380 \tlc0/mux_50695_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2981 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41589 \tlc0/i5_4_lut_adj_22466 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41590 \tlc0/i147769_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41589 ( input A, B, C, D, output Z );

  LUT4 #("0x2230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41590 ( input A, B, C, D, output Z );

  LUT4 #("0x1122") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2982 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut41591 \tlc0/i7_2_lut_3_lut_adj_23117 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41591 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2984 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40760 \tlc0/i1_3_lut_4_lut_adj_22113 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41156 \tlc0/i5_2_lut_4_lut_adj_23186 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i116 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2985 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41592 \tlc0/i1_3_lut_4_lut_adj_22857 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41593 \tlc0/i147588_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i259 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41592 ( input A, B, C, D, output Z );

  LUT4 #("0xCC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41593 ( input A, B, C, D, output Z );

  LUT4 #("0x2A20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2986 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \tlc0/i128162_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40872 \tlc0/i1_4_lut_adj_22595 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2989 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41001 \tlc0/i1_4_lut_adj_22505 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41594 \tlc0/i1_4_lut_adj_22515 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41594 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2991 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41595 \tlc0/i147426_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41596 \tlc0/i147885_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41595 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41596 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2992 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40352 \tlc0/i128441_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41501 \tlc0/i147505_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2993 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40809 \tlc0/i1_3_lut_4_lut_adj_21782 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41588 \tlc0/i147592_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i260 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2994 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \tlc0/i128159_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40672 \tlc0/i1_4_lut_adj_22578 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2995 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41597 \tlc0/i145199_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41391 \tlc0/i131577_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41597 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2999 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41560 \tlc0/i128512_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40805 \tlc0/i148386_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3001 ( input D0, C0, B0, A0, output F0 );

  lut40582 \tlc0/i128511_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3003 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41041 \tlc0/i367_4_lut_adj_23113 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41368 \tlc0/i2_2_lut_3_lut_adj_22535 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3008 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40205 \tlc0/i128442_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41501 \tlc0/i147890_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3009 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41598 \tlc0/i147744_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41599 \tlc0/i1_2_lut_adj_22551 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41598 ( input A, B, C, D, output Z );

  LUT4 #("0x3222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41599 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3011 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41560 \tlc0/i128510_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \tlc0/i148390_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3015 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40862 \tlc0/i128260_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 \tlc0/i284_4_lut_adj_22605 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3016 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41313 \tlc0/i7_2_lut_3_lut_4_lut_adj_22379 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40049 \tlc0/i1_3_lut_4_lut_adj_23199 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i389 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3017 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41600 \tlc0/i2_3_lut_adj_22575 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41601 \tlc0/i1_4_lut_adj_22576 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41600 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41601 ( input A, B, C, D, output Z );

  LUT4 #("0x50DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3018 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41602 \tlc0/i4_4_lut_adj_22672 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40670 \tlc0/i145192_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41602 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3020 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41603 \tlc0/i2_2_lut_3_lut_adj_23028 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40689 \tlc0/i86_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41603 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3021 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41604 \tlc0/i1_2_lut_adj_22577 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41605 \tlc0/i1_4_lut_adj_22594 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41604 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41605 ( input A, B, C, D, output Z );

  LUT4 #("0x5150") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3022 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41355 \tlc0/i3_2_lut_adj_22696 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41606 \tlc0/i1_3_lut_4_lut_4_lut_adj_23135 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41606 ( input A, B, C, D, output Z );

  LUT4 #("0x5504") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3023 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41607 \tlc0/mux_69466_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40532 \tlc0/mux_69460_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41607 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3030 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41017 \tlc0/i3_4_lut_adj_22941 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41608 \tlc0/i3_4_lut_adj_22689 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41608 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3031 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41609 \tlc0/i1_4_lut_adj_22590 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41242 \tlc0/i131646_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41609 ( input A, B, C, D, output Z );

  LUT4 #("0x0014") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3034 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41610 \tlc0/i3_4_lut_adj_22609 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41611 \tlc0/i2_2_lut_4_lut_adj_23010 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41610 ( input A, B, C, D, output Z );

  LUT4 #("0x00F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41611 ( input A, B, C, D, output Z );

  LUT4 #("0x0054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3035 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41612 \tlc0/i3_4_lut_adj_22596 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41613 \tlc0/i1_2_lut_3_lut_adj_23011 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41612 ( input A, B, C, D, output Z );

  LUT4 #("0xCE0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41613 ( input A, B, C, D, output Z );

  LUT4 #("0x66FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3037 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41143 \tlc0/i128479_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40503 \tlc0/i148208_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3039 ( input D0, C0, B0, A0, output F0 );

  lut40999 \tlc0/i128420_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3040 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40915 \tlc0/i2_4_lut_adj_22602 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41614 \tlc0/i6_2_lut_3_lut_4_lut_adj_23104 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41614 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3042 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40741 \tlc0/i147981_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41522 \tlc0/i147856_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3044 ( input D0, C0, B0, A0, output F0 );

  lut41615 \tlc0.i1_2_lut_3_lut_adj_21442 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41615 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3046 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41616 \tlc0/i1_4_lut_adj_22924 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41617 \tlc0/i2_2_lut_4_lut_adj_22919 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41616 ( input A, B, C, D, output Z );

  LUT4 #("0xDC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41617 ( input A, B, C, D, output Z );

  LUT4 #("0x0054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3047 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40862 \tlc0/i128259_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41618 \tlc0/i294_4_lut_adj_22621 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41618 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3049 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40897 \tlc0/i128258_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 \tlc0/i284_4_lut_adj_22638 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3051 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41619 \tlc0/i1_3_lut_adj_23198 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41620 \tlc0/i131941_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41619 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41620 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3052 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40878 \tlc0/i2_3_lut_adj_23202 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3053 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128201_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3054 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41621 \tlc0/i2_4_lut_adj_22646 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40617 \tlc0/i1_2_lut_adj_22652 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41621 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3055 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41114 \tlc0/i7_2_lut_3_lut_4_lut_adj_22644 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41622 \tlc0/i37_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41622 ( input A, B, C, D, output Z );

  LUT4 #("0x1420") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3058 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40780 \tlc0/i1_4_lut_adj_22668 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41519 \tlc0/i6_2_lut_3_lut_4_lut_adj_22715 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3059 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41208 \tlc0/i128358_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \tlc0/i1_3_lut_4_lut_adj_22819 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3063 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \tlc0/i281_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41623 \tlc0/i280_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41623 ( input A, B, C, D, output Z );

  LUT4 #("0x8380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3066 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41624 \tlc0/i55_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41625 \tlc0/i131699_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41624 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41625 ( input A, B, C, D, output Z );

  LUT4 #("0xFF5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3068 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41626 \tlc0/i3_4_lut_adj_23111 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41627 \tlc0/i290_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41626 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41627 ( input A, B, C, D, output Z );

  LUT4 #("0xDD8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3069 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40766 \tlc0/i128357_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40672 \tlc0/i1_4_lut_adj_22670 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3072 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41628 \tlc0/i2_4_lut_adj_22676 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41020 \tlc0/i1_2_lut_adj_22680 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41628 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3075 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40891 \tlc0/i128187_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41076 \tlc0/i3_2_lut_3_lut_adj_22697 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3076 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128185_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3077 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40891 \tlc0/i128255_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40450 \tlc0/i294_4_lut_adj_22708 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3078 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41308 \tlc0/i7_2_lut_4_lut_adj_22979 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40004 \tlc0/i1_3_lut_4_lut_adj_23200 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i385 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3079 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128200_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3080 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41576 \tlc0/i2_4_lut_adj_22709 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41009 \tlc0/i1_2_lut_adj_22716 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3081 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41050 \tlc0/i296_4_lut_adj_23201 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41629 \tlc0/i148030_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41629 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3084 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41001 \tlc0/i1_4_lut_adj_23163 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41594 \tlc0/i1_4_lut_adj_23176 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3085 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41630 \tlc0/i148358_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41327 \tlc0/i132139_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41630 ( input A, B, C, D, output Z );

  LUT4 #("0x0110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3087 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40862 \tlc0/i128254_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40574 \tlc0/i304_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3089 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128197_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3090 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41631 \tlc0/i2_4_lut_adj_22739 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40552 \tlc0/i1_2_lut_adj_22744 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41631 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3091 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41632 \tlc0.i1_3_lut_adj_22958 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \tlc0/i1_2_lut_adj_22749 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41632 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3093 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40695 \tlc0/i128384_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40672 \tlc0/i1_4_lut_adj_22931 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3095 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41633 \tlc0/i128356_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \tlc0/i1_3_lut_4_lut_adj_22858 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41633 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3097 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41634 \tlc0/i1_4_lut_adj_22754 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41635 \tlc0/i2_2_lut_3_lut_4_lut_adj_23305 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41634 ( input A, B, C, D, output Z );

  LUT4 #("0x44C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41635 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3100 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41636 \tlc0/i2_4_lut_adj_22764 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40617 \tlc0/i1_2_lut_adj_22769 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41636 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3103 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41341 \tlc0/i147828_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41322 \tlc0/i148038_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3105 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40258 \tlc0/i316_4_lut_adj_23107 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41110 \tlc0/i148037_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3107 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41054 \tlc0/i128382_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41522 \tlc0/i6_2_lut_3_lut_4_lut_adj_22781 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3109 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41143 \tlc0/i128454_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41347 \tlc0/i147575_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3111 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40590 \tlc0/i315_4_lut_adj_23079 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41347 \tlc0/i148042_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3115 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41637 \tlc0.i1_2_lut_adj_22180 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41638 \tlc0/i1_4_lut_4_lut_4_lut_adj_22804 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41637 ( input A, B, C, D, output Z );

  LUT4 #("0xBA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41638 ( input A, B, C, D, output Z );

  LUT4 #("0x8068") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3117 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40897 \tlc0/i128193_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41639 \tlc0/i3_2_lut_3_lut_adj_22805 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41639 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3118 ( input D0, C0, B0, A0, output F0 );

  lut40999 \tlc0/i128192_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3119 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41640 \tlc0/i274_4_lut_adj_23018 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41368 \tlc0/i148252_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41640 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3121 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41143 \tlc0/i128455_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40781 \tlc0/i147428_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3123 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40372 \tlc0/i284_4_lut_adj_22864 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \tlc0/i147991_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3125 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41641 \tlc0/i128354_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41642 \tlc0/i1_3_lut_4_lut_adj_22872 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41641 ( input A, B, C, D, output Z );

  LUT4 #("0xDC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41642 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3128 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41643 \tlc0/i131746_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40911 \tlc0/i6_2_lut_4_lut_adj_23185 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41643 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40299 \tlc0/i295_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41644 \tlc0/i300_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41644 ( input A, B, C, D, output Z );

  LUT4 #("0x0AC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3133 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41143 \tlc0/i128457_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41556 \tlc0/i147431_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3135 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40895 \tlc0/i145922_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41645 \tlc0/mux_41_Mux_1_i180_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41645 ( input A, B, C, D, output Z );

  LUT4 #("0xDADA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40862 \tlc0/i128273_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41646 \tlc0/i274_4_lut_adj_23178 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41646 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3140 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41240 \tlc0/i7_2_lut_3_lut_4_lut_adj_22380 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40049 \tlc0/i1_3_lut_4_lut_adj_23189 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i397 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3144 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40661 \tlc0/n176798_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41647 \tlc0/mux_41_Mux_2_i204_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41647 ( input A, B, C, D, output Z );

  LUT4 #("0xA9A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3145 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128195_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3146 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41295 \tlc0/i2_4_lut_adj_23019 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41541 \tlc0/i1_2_lut_adj_23033 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3148 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41648 \tlc0.i147917_2_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41649 \tlc0/i302_4_lut_adj_23017 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41648 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41649 ( input A, B, C, D, output Z );

  LUT4 #("0x8380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3150 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41024 \tlc0/i296_4_lut_adj_23222 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41650 \tlc0/i147799_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41650 ( input A, B, C, D, output Z );

  LUT4 #("0xBA30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3153 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128194_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3154 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41621 \tlc0/i2_4_lut_adj_23080 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40943 \tlc0/i1_2_lut_adj_23083 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3155 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41651 \tlc0/i3_4_lut_adj_23078 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41652 \tlc0/i270_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41651 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41652 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3157 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40741 \tlc0/i147987_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 \tlc0/i147855_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3160 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41505 \tlc0/i2_4_lut_adj_23088 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41405 \tlc0/i1_2_lut_adj_23095 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41653 \tlc0/i148127_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41307 \tlc0/i147831_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41653 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3163 ( input D0, C0, B0, A0, output F0 );

  lut40216 \tlc0/tlc_data[5]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3165 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41560 \tlc0/i128456_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40889 \tlc0/i147666_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3167 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40994 \tlc0/i147830_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41654 \tlc0/i148045_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41654 ( input A, B, C, D, output Z );

  LUT4 #("0x5410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3169 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41655 \tlc0/i1_4_lut_adj_23098 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41656 \tlc0/i1_2_lut_3_lut_4_lut_adj_23179 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41655 ( input A, B, C, D, output Z );

  LUT4 #("0xD950") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41656 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3171 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41631 \tlc0/i2_4_lut_adj_23108 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41541 \tlc0/i1_2_lut_adj_23112 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3173 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41657 \tlc0.i148044_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40483 \tlc0/i3_4_lut_adj_23127 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41657 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3177 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40166 \tlc0/mux_68870_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \tlc0/mux_64063_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3182 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40910 \tlc0/i2_4_lut_adj_23174 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41541 \tlc0/i6_2_lut_adj_23187 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40368 \tlc0/i128383_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40582 \tlc0/i1_4_lut_adj_23203 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41658 \tlc0/i303_4_lut_adj_23196 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41659 \tlc0/i1_4_lut_adj_23319 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41658 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41659 ( input A, B, C, D, output Z );

  LUT4 #("0x7020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3188 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \tlc0/i1_4_lut_adj_23206 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40832 \tlc0/i9_2_lut_3_lut_adj_23278 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3189 ( input D0, C0, B0, A0, output F0 );

  lut40834 \tlc0/i128188_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3190 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41660 \tlc0/i2_4_lut_adj_23249 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40552 \tlc0/i1_2_lut_adj_23253 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41660 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3192 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41631 \tlc0/i2_4_lut_adj_23257 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \tlc0/i1_2_lut_adj_23264 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3193 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40264 \tlc0/i1_4_lut_adj_23267 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41002 \tlc0/i147538_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3195 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41631 \tlc0/i2_4_lut_adj_23274 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40943 \tlc0/i1_2_lut_adj_23283 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3197 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40447 \tlc0/i338_4_lut_adj_23277 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40552 \tlc0/i1_2_lut_adj_23318 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3200 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40332 \tlc0/i335_4_lut_adj_23288 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41661 \tlc0/i148113_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41661 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3201 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \tlc0/i1_4_lut_adj_23295 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41662 \tlc0/i9_2_lut_3_lut_adj_23279 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41662 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3207 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41663 \tlc_data_7__I_0/lscc_fifo_dc_inst/i145207_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41664 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41663 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41664 ( input A, B, C, D, output Z );

  LUT4 #("0x9966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3208 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut41665 \tlc_data_7__I_0/lscc_fifo_dc_inst/i6_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41665 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3209 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41666 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_adj_21254 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41667 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_adj_21252 ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41666 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41667 ( input A, B, C, D, output Z );

  LUT4 #("0x9966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3210 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41668 \tlc_data_7__I_0/lscc_fifo_dc_inst/i5_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41669 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1_2_.g_val_z_w_3__I_0_31_i3_2_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41668 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41669 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3211 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41670 \tlc_data_7__I_0/lscc_fifo_dc_inst/i4_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41671 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_adj_21253 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41670 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41671 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3214 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41672 \tlc_data_7__I_0/lscc_fifo_dc_inst/i145255_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41673 \tlc_data_7__I_0/lscc_fifo_dc_inst/i145249_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41672 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41673 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3215 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41674 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41675 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_adj_21270 ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41674 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41675 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41676 \tlc_data_7__I_0/lscc_fifo_dc_inst/i145263_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41677 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_4_lut_adj_21255 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41676 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41677 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40873 \tlc_data_7__I_0/lscc_fifo_dc_inst/i10_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41678 \tlc_data_7__I_0/lscc_fifo_dc_inst/i7_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41678 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3223 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41679 \tlc_data_7__I_0/lscc_fifo_dc_inst/i145209_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41675 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1_2_.g_val_z_w_3__I_0_31_i8_2_lut 
    ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41679 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3224 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41679 \tlc_data_7__I_0/lscc_fifo_dc_inst/i3_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41680 \tlc_data_7__I_0.lscc_fifo_dc_inst.i1_2_lut_adj_21256 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41680 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3225 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41681 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40768 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_decode_grey_o.genblk1_2_.g_val_z_w_3__I_0_31_i6_2_lut 
    ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41681 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3226 ( input D1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41682 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i7_1_lut 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41683 \tlc_data_7__I_0.lscc_fifo_dc_inst.i1_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41682 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41683 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3227 ( input B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41684 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i4_1_lut 
    ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41685 \tlc_data_7__I_0/lscc_fifo_dc_inst/i145211_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41684 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41685 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3229 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41686 \tlc_data_7__I_0/lscc_fifo_dc_inst/i145243_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40483 \tlc_data_7__I_0/lscc_fifo_dc_inst/i145241_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41686 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3231 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41687 \tlc_data_7__I_0/lscc_fifo_dc_inst/i145247_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41688 \tlc_data_7__I_0/lscc_fifo_dc_inst/i145245_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41687 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41688 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3233 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40846 \tlc_data_7__I_0/lscc_fifo_dc_inst/i5_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 \tlc_data_7__I_0/lscc_fifo_dc_inst/i4_4_lut_adj_21260 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3235 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41257 \tlc_data_7__I_0/lscc_fifo_dc_inst/i5_3_lut_adj_21261 ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40443 \tlc_data_7__I_0/lscc_fifo_dc_inst/i4_4_lut_adj_21262 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3237 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41689 \tlc_data_7__I_0/lscc_fifo_dc_inst/i148414_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40094 \tlc_data_7__I_0/lscc_fifo_dc_inst/i9_4_lut_adj_21264 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41689 ( input A, B, C, D, output Z );

  LUT4 #("0x88B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3239 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41672 \tlc_data_7__I_0/lscc_fifo_dc_inst/i9_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41690 \tlc_data_7__I_0/lscc_fifo_dc_inst/i6_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41690 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3241 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41561 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_en_i_I_0_2_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41691 \tlc_data_7__I_0/lscc_fifo_dc_inst/i3_4_lut_adj_21265 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41691 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3242 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41692 \tlc_data_7__I_0/lscc_fifo_dc_inst/i145215_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut41669 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_adj_21272 ( .A(A0), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41692 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3243 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41681 \tlc_data_7__I_0/lscc_fifo_dc_inst/i5_4_lut_adj_21266 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41693 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_adj_21274 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41693 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3244 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41694 \tlc_data_7__I_0/lscc_fifo_dc_inst/i2_4_lut_adj_21268 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41695 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_adj_21276 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41694 ( input A, B, C, D, output Z );

  LUT4 #("0x4182") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41695 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3245 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41668 \tlc_data_7__I_0/lscc_fifo_dc_inst/i4_4_lut_adj_21267 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41671 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_adj_21275 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3250 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41696 line_time_23__I_0_i42_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41697 line_time_23__I_0_i40_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41696 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41697 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3252 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41698 line_time_23__I_0_i38_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40756 line_time_23__I_0_i36_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41698 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3254 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40755 line_time_23__I_0_i34_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41699 line_time_23__I_0_i32_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41699 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3256 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41700 line_time_23__I_0_i30_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41699 line_time_23__I_0_i28_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41700 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3258 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41701 line_time_23__I_0_i26_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41699 line_time_23__I_0_i24_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41701 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3260 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41701 line_time_23__I_0_i22_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40756 line_time_23__I_0_i20_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3262 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41702 line_time_23__I_0_i18_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41703 line_time_23__I_0_i16_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41702 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41703 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3264 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41701 line_time_23__I_0_i14_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40756 line_time_23__I_0_i12_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3266 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41696 line_time_23__I_0_i10_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40756 line_time_23__I_0_i8_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3268 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40755 line_time_23__I_0_i6_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41704 line_time_23__I_0_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41704 ( input A, B, C, D, output Z );

  LUT4 #("0xDF45") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3269 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41705 \tlc0/i1_4_lut_adj_22773 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41706 \tlc0/i6_2_lut_3_lut_4_lut_adj_21283 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i25 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41705 ( input A, B, C, D, output Z );

  LUT4 #("0xF200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41706 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3270 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41705 \tlc0/i1_4_lut_adj_22955 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40736 \tlc0/i6_2_lut_3_lut_4_lut_adj_21315 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i29 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3274 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40817 \tlc0/i1_4_lut_adj_22760 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40853 \tlc0/i6_2_lut_3_lut_4_lut_adj_21353 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i23 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3275 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41707 \tlc0/i1_4_lut_adj_22882 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40479 \tlc0/i6_2_lut_3_lut_4_lut_adj_21304 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i28 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41707 ( input A, B, C, D, output Z );

  LUT4 #("0xF400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3276 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41705 \tlc0/i1_4_lut_adj_22189 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41708 \tlc0/i6_2_lut_3_lut_4_lut_adj_23296 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i24 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41708 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3281 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41705 \tlc0/i1_4_lut_adj_22982 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40370 \tlc0/i6_2_lut_3_lut_4_lut_adj_21323 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i30 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3282 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40817 \tlc0/i1_4_lut_adj_22695 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41556 \tlc0/i6_2_lut_3_lut_4_lut_adj_21350 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3284 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41709 \tlc0.i7_2_lut_3_lut_adj_22192 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41233 \tlc0/i6_2_lut_3_lut_4_lut_adj_21396 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i366 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41709 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3285 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41710 \tlc0/i145948_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41711 \tlc0/i145957_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41710 ( input A, B, C, D, output Z );

  LUT4 #("0x80E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41711 ( input A, B, C, D, output Z );

  LUT4 #("0xC92D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40773 \tlc0/i1_2_lut_4_lut_adj_22375 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41712 \tlc0/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41712 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3289 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41713 \tlc0/i145967_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41714 \tlc0/i145942_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41713 ( input A, B, C, D, output Z );

  LUT4 #("0x9B44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41714 ( input A, B, C, D, output Z );

  LUT4 #("0x303E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3293 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41715 \tlc0/mux_106595_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41716 \tlc0/i6_2_lut_3_lut_4_lut_adj_21631 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i508 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41715 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41716 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3294 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41717 \tlc0/mux_106928_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41718 \tlc0/i131967_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \tlc0/data_i0_i499 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41717 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41718 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3295 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41719 \tlc0/mux_106743_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41720 \tlc0/i6_2_lut_3_lut_4_lut_adj_21633 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i504 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41719 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41720 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3296 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41721 \tlc0/mux_106817_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41722 \tlc0/i6_2_lut_3_lut_4_lut_adj_21634 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i502 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41721 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41722 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3297 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41544 \tlc0/mux_109109_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41723 \tlc0/i7_2_lut_3_lut_4_lut_adj_21641 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i434 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41723 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3298 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41317 \tlc0/mux_108776_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41724 \tlc0/i7_2_lut_3_lut_4_lut_adj_21813 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i443 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41724 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3299 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41725 \tlc0/mux_109035_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41720 \tlc0/i7_2_lut_3_lut_4_lut_adj_21642 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i436 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41725 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3300 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41726 \tlc0/mux_108850_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41727 \tlc0/i7_2_lut_3_lut_4_lut_adj_21803 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i441 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41726 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41727 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3301 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41726 \tlc0/mux_108924_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41716 \tlc0/i7_2_lut_3_lut_4_lut_adj_21643 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i439 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3302 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41726 \tlc0/mux_108739_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41232 \tlc0/i7_2_lut_3_lut_4_lut_adj_21802 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i444 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3303 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41728 \tlc0/mux_109146_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41123 \tlc0/i131733_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \tlc0/data_i0_i433 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41728 ( input A, B, C, D, output Z );

  LUT4 #("0xB8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3304 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41317 \tlc0/mux_108628_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41729 \tlc0/i7_2_lut_3_lut_4_lut_adj_21801 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i447 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41729 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3305 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41730 \tlc0/i1_2_lut_3_lut_4_lut_adj_23005 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40318 \tlc0/i1_2_lut_3_lut_4_lut_adj_21649 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41730 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3308 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41731 \tlc0/i264_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41732 \tlc0/i145237_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41731 ( input A, B, C, D, output Z );

  LUT4 #("0xC5C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41732 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3309 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41733 \tlc0/i376_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41734 \tlc0/i148135_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41733 ( input A, B, C, D, output Z );

  LUT4 #("0xC78C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41734 ( input A, B, C, D, output Z );

  LUT4 #("0xD5A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3312 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41735 \tlc0/i1_2_lut_3_lut_adj_22542 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41275 \tlc0/i1_2_lut_3_lut_4_lut_adj_21756 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41735 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3313 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41736 \tlc0/i1_2_lut_3_lut_4_lut_adj_21752 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41551 \tlc0/i1_2_lut_3_lut_4_lut_adj_21718 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41736 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3316 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41737 \tlc0/i1_2_lut_3_lut_4_lut_adj_22617 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41256 \tlc0/i1_2_lut_3_lut_4_lut_adj_23208 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41737 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3318 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41738 \tlc0/i6_2_lut_3_lut_4_lut_adj_22541 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40709 \tlc0/i6_2_lut_3_lut_4_lut_adj_22422 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41738 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41739 \tlc0/i1_2_lut_3_lut_4_lut_adj_21773 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41740 \tlc0/i1_2_lut_3_lut_4_lut_adj_21771 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41739 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41740 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3321 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41124 \tlc0/i1_2_lut_3_lut_4_lut_adj_21768 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41741 \tlc0/i1_2_lut_3_lut_4_lut_adj_21765 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41741 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3323 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41742 \tlc0/i6_2_lut_3_lut_4_lut_adj_22421 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41743 \tlc0/i6_2_lut_3_lut_4_lut_adj_21772 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41742 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41743 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3325 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41744 \tlc0/i6_2_lut_3_lut_4_lut_adj_22416 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41745 \tlc0/i6_2_lut_3_lut_4_lut_adj_21776 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41744 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41745 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3327 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41240 \tlc0/i6_2_lut_3_lut_4_lut_adj_22415 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40091 \tlc0/i6_2_lut_3_lut_4_lut_adj_21778 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3333 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41746 \tlc0/mux_41_Mux_4_i173_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41747 \tlc0/mux_41_Mux_3_i93_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41746 ( input A, B, C, D, output Z );

  LUT4 #("0xBA5D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41747 ( input A, B, C, D, output Z );

  LUT4 #("0x06F9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3338 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40773 \tlc0/i1_2_lut_3_lut_4_lut_adj_22763 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41248 \tlc0/i1_2_lut_3_lut_4_lut_adj_22790 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3339 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41748 \tlc0/i1_2_lut_3_lut_4_lut_adj_22441 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41749 \tlc0/i1_2_lut_3_lut_4_lut_adj_22051 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41748 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41749 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3345 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41750 \tlc0/i1_2_lut_3_lut_4_lut_adj_22944 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41751 \tlc0/i1_2_lut_3_lut_4_lut_adj_22148 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41750 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41751 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3348 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41752 \tlc0/i148350_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41753 \tlc0/i148161_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41752 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41753 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3351 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41754 \tlc0/i145952_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41755 \tlc0/mux_41_Mux_1_i157_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41754 ( input A, B, C, D, output Z );

  LUT4 #("0xAE40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41755 ( input A, B, C, D, output Z );

  LUT4 #("0xCF12") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3353 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41239 \tlc0/i1_2_lut_3_lut_4_lut_adj_22728 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40586 \tlc0/i1_2_lut_3_lut_4_lut_adj_22183 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3359 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41524 \tlc0/mux_106151_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40898 \tlc0/i6_2_lut_3_lut_4_lut_adj_22217 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i520 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3360 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41452 \tlc0/mux_106040_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40432 \tlc0/i6_2_lut_3_lut_4_lut_adj_22248 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i523 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3361 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40513 \tlc0/i239_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41756 \tlc0/i301_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41756 ( input A, B, C, D, output Z );

  LUT4 #("0x9B98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3363 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41544 \tlc0/mux_105929_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \tlc0/i6_2_lut_3_lut_4_lut_adj_22223 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i526 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3364 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41298 \tlc0/mux_105892_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40363 \tlc0/i6_2_lut_3_lut_4_lut_adj_22238 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i527 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3367 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41298 \tlc0/mux_106003_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \tlc0/i6_2_lut_3_lut_4_lut_adj_22231 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i524 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3368 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41321 \tlc0/mux_106114_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41757 \tlc0/i6_2_lut_3_lut_4_lut_adj_22233 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i521 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41757 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3369 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41758 \tlc0/i148572_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41759 \tlc0/i1_4_lut_adj_22322 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41758 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41759 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3379 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41760 \tlc0/i1_2_lut_3_lut_4_lut_adj_22413 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40737 \tlc0/i1_2_lut_3_lut_4_lut_adj_22373 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41760 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3385 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41761 \tlc0/i145931_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41762 \tlc0/mux_41_Mux_1_i78_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41761 ( input A, B, C, D, output Z );

  LUT4 #("0x0634") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41762 ( input A, B, C, D, output Z );

  LUT4 #("0x93A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3389 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41071 \tlc0/i1_2_lut_3_lut_4_lut_adj_22624 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40928 \tlc0/i1_2_lut_3_lut_4_lut_adj_22467 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3393 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41568 \tlc0/i1_2_lut_3_lut_4_lut_adj_22531 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40516 \tlc0/i1_2_lut_3_lut_4_lut_adj_22471 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3395 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41763 \tlc0/i1_3_lut_4_lut_4_lut_adj_22757 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41764 \tlc0/i376_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41763 ( input A, B, C, D, output Z );

  LUT4 #("0x4118") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41764 ( input A, B, C, D, output Z );

  LUT4 #("0x1D2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3398 ( input DI1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40138 \tlc0/i7_2_lut_adj_22462 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40586 \tlc0/i6_2_lut_3_lut_4_lut_adj_23165 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i391 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3403 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41765 \tlc0/i7_2_lut_adj_22658 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41724 \tlc0/i6_2_lut_3_lut_4_lut_adj_22544 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i386 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41765 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3404 ( input DI1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40138 \tlc0/i7_2_lut_adj_22629 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41274 \tlc0/i6_2_lut_3_lut_4_lut_adj_23162 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i387 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3405 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41766 \tlc0/mux_105374_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41767 \tlc0/i6_2_lut_4_lut_adj_22546 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \tlc0/data_i0_i541 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41766 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41767 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3406 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41236 \tlc0/mux_105744_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41768 \tlc0/i131756_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i531 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41768 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3409 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41769 \tlc0/mux_105448_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41720 \tlc0/i6_2_lut_4_lut_adj_22619 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \tlc0/data_i0_i539 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41769 ( input A, B, C, D, output Z );

  LUT4 #("0xACCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3410 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41726 \tlc0/mux_105596_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41722 \tlc0/i6_2_lut_4_lut_adj_22664 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \tlc0/data_i0_i535 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3411 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41770 \tlc0/i1_2_lut_3_lut_4_lut_adj_22835 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40851 \tlc0/i1_2_lut_3_lut_4_lut_adj_22719 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41770 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3415 ( input DI1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41771 \tlc0/i1_1_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41772 \tlc0/i3_3_lut_4_lut_adj_22793 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \tlc0/color_bit_counter_122265__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41771 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41772 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3416 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41773 \tlc0/i1_4_lut_adj_21904 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41774 \tlc0/color_bit_counter_3__I_0_56_Mux_7_i15_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/color_bit_counter_122265__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41773 ( input A, B, C, D, output Z );

  LUT4 #("0xA22A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41774 ( input A, B, C, D, output Z );

  LUT4 #("0x063C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3417 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41452 \tlc0/mux_107187_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41767 \tlc0/i6_2_lut_4_lut_adj_23143 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \tlc0/data_i0_i492 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3418 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41775 \tlc0/mux_107557_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41688 \tlc0/i131973_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i482 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41775 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3419 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41776 \tlc0/mux_107261_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41051 \tlc0/i6_2_lut_4_lut_adj_23145 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \tlc0/data_i0_i490 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41776 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3420 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41719 \tlc0/mux_107409_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41722 \tlc0/i6_2_lut_4_lut_adj_23153 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \tlc0/data_i0_i486 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3427 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40778 \tlc0/i1_4_lut_adj_22527 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41777 \tlc0/i6_2_lut_3_lut_4_lut_adj_21301 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i21 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41777 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3428 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40817 \tlc0/i1_4_lut_adj_22039 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41778 \tlc0/i6_2_lut_3_lut_4_lut_adj_23271 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41778 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3433 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41071 \tlc0/i1_2_lut_3_lut_4_lut_adj_23124 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40945 \tlc0/i1_2_lut_3_lut_4_lut_adj_21371 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3439 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41585 \tlc0/i1_2_lut_3_lut_4_lut_adj_23132 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40421 \tlc0/i1_2_lut_3_lut_4_lut_adj_21410 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3441 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41124 \tlc0/i1_2_lut_3_lut_4_lut_adj_22949 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40945 \tlc0/i1_2_lut_3_lut_4_lut_adj_21419 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3443 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40260 \tlc0/i1_2_lut_3_lut_4_lut_adj_21744 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40586 \tlc0/i1_2_lut_3_lut_4_lut_adj_21421 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3444 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41021 \tlc0/i1_2_lut_3_lut_4_lut_adj_21423 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40421 \tlc0/i1_2_lut_3_lut_4_lut_adj_23240 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3445 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41017 \tlc0/i1_2_lut_3_lut_4_lut_adj_21426 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40737 \tlc0/i1_2_lut_3_lut_4_lut_adj_21422 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3446 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41779 \tlc0/i128275_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41556 \tlc0/i1_2_lut_3_lut_4_lut_adj_22985 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41779 ( input A, B, C, D, output Z );

  LUT4 #("0xB0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3448 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41730 \tlc0/i1_2_lut_3_lut_4_lut_adj_23012 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41091 \tlc0/i1_2_lut_3_lut_4_lut_adj_22990 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3450 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41780 \tlc0/i1_2_lut_3_lut_4_lut_adj_21433 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41194 \tlc0/i1_2_lut_4_lut_adj_22615 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41780 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3452 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41781 \tlc0/i132197_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41782 \tlc0/i128028_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41781 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41782 ( input A, B, C, D, output Z );

  LUT4 #("0x65A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3454 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41239 \tlc0/i1_2_lut_3_lut_4_lut_adj_23157 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41150 \tlc0/i1_2_lut_3_lut_4_lut_adj_23166 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3455 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41783 \tlc0/i1_2_lut_3_lut_4_lut_adj_23014 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41784 \tlc0/i1_2_lut_3_lut_4_lut_adj_21435 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41783 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41784 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3457 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40843 \tlc0/i1_2_lut_3_lut_4_lut_adj_23130 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41522 \tlc0/i1_2_lut_3_lut_4_lut_adj_21444 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3459 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41240 \tlc0/i1_2_lut_3_lut_4_lut_adj_22110 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41377 \tlc0/i1_2_lut_3_lut_4_lut_adj_21465 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3461 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41785 \tlc0/i1_2_lut_3_lut_4_lut_adj_21842 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41194 \tlc0/i1_2_lut_3_lut_4_lut_adj_21470 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41785 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3467 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40921 \tlc0/i1_2_lut_3_lut_4_lut_adj_22585 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40458 \tlc0/i1_2_lut_3_lut_4_lut_adj_21488 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3471 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40998 \tlc0/i1_2_lut_3_lut_4_lut_adj_22798 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40731 \tlc0/i1_2_lut_3_lut_4_lut_adj_21501 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3473 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41381 \tlc0/i1_3_lut_4_lut_adj_22711 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41786 \tlc0/i5_2_lut_3_lut_adj_21536 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i305 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41786 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3474 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40809 \tlc0/i1_3_lut_4_lut_adj_22088 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41238 \tlc0/i5_2_lut_3_lut_adj_21616 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i311 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3481 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41787 \tlc0/i1_2_lut_3_lut_4_lut_adj_21748 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40365 \tlc0/i1_2_lut_3_lut_4_lut_adj_21689 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41787 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3491 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41088 \tlc0/i1_2_lut_3_lut_4_lut_adj_23221 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40451 \tlc0/i1_2_lut_3_lut_4_lut_adj_21747 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3493 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41788 \tlc0/i1_2_lut_3_lut_4_lut_adj_21787 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40101 \tlc0/i1_2_lut_3_lut_4_lut_adj_21780 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41788 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3497 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40912 \tlc0/i1_2_lut_3_lut_4_lut_adj_23230 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40318 \tlc0/i1_2_lut_3_lut_4_lut_adj_21784 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3499 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41219 \tlc0/i1_2_lut_3_lut_4_lut_adj_21791 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40516 \tlc0/i1_2_lut_3_lut_4_lut_adj_21785 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3502 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41789 \tlc0/i1_2_lut_3_lut_4_lut_adj_23231 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41572 \tlc0/i1_2_lut_3_lut_4_lut_adj_23090 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41789 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3503 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41018 \tlc0/i1_2_lut_3_lut_4_lut_adj_23093 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41522 \tlc0/i1_2_lut_3_lut_4_lut_adj_21798 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3505 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40773 \tlc0/i1_2_lut_3_lut_4_lut_adj_23304 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40600 \tlc0/i1_2_lut_3_lut_4_lut_adj_21819 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3508 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41790 \tlc0/i1_2_lut_3_lut_4_lut_adj_22584 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40365 \tlc0/i1_2_lut_3_lut_4_lut_adj_22978 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41790 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3509 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41788 \tlc0/i1_2_lut_3_lut_4_lut_adj_22297 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40370 \tlc0/i1_2_lut_3_lut_4_lut_adj_21852 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3512 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40894 \tlc0/i1_3_lut_4_lut_adj_22762 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41791 \tlc0/i6_2_lut_3_lut_adj_22667 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i105 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41791 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3513 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41787 \tlc0/i1_2_lut_3_lut_4_lut_adj_21872 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40925 \tlc0/i1_2_lut_3_lut_4_lut_adj_21867 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3517 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40260 \tlc0/i1_2_lut_3_lut_4_lut_adj_21871 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41792 \tlc0/i1_2_lut_3_lut_4_lut_adj_21870 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41792 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3522 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41045 \tlc0/i1_2_lut_3_lut_4_lut_adj_21891 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41377 \tlc0/i1_2_lut_3_lut_4_lut_adj_22586 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3523 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41793 \tlc0/i1_2_lut_3_lut_4_lut_adj_23013 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40975 \tlc0/i1_2_lut_3_lut_4_lut_adj_21873 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41793 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3525 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41794 \tlc0/i4_2_lut_3_lut_adj_23188 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41795 \tlc0/i4_2_lut_3_lut_adj_21879 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41794 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41795 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3527 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41796 \tlc0/i1_2_lut_3_lut_4_lut_adj_22033 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41608 \tlc0/i1_2_lut_3_lut_4_lut_adj_21881 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41796 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3529 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41797 \tlc0/i290_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 \tlc0/i268_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41797 ( input A, B, C, D, output Z );

  LUT4 #("0xFA5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3531 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41798 \tlc0/i1_2_lut_4_lut_adj_22623 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41256 \tlc0/i1_2_lut_3_lut_4_lut_adj_21888 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41798 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3534 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40965 \tlc0/i1_2_lut_3_lut_4_lut_adj_22299 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41258 \tlc0/i1_2_lut_3_lut_4_lut_adj_22482 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3535 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41799 \tlc0/i1_4_lut_adj_22850 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40765 \tlc0/i132093_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i27 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41799 ( input A, B, C, D, output Z );

  LUT4 #("0xCE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3536 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41800 \tlc0/i1_4_lut_adj_22945 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40408 \tlc0/i1_2_lut_4_lut_adj_22635 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i464 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41800 ( input A, B, C, D, output Z );

  LUT4 #("0xD0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3537 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41801 \tlc0/i1_3_lut_4_lut_adj_21467 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41802 \tlc0/i6_2_lut_3_lut_adj_21899 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i111 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41801 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41802 ( input A, B, C, D, output Z );

  LUT4 #("0xF7F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3538 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40224 \tlc0/i1_3_lut_4_lut_adj_23141 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41803 \tlc0/i6_2_lut_3_lut_adj_21947 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i98 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41803 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3539 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41783 \tlc0/i1_2_lut_3_lut_4_lut_adj_21967 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41804 \tlc0/i1_2_lut_3_lut_4_lut_adj_21927 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41804 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3545 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41805 \tlc0/i148170_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41806 \tlc0/i377_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41805 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41806 ( input A, B, C, D, output Z );

  LUT4 #("0x8380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3548 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \tlc0/i1_2_lut_adj_22045 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41539 \tlc0/i293_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3551 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41317 \tlc0/mux_107150_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41386 \tlc0/i7_2_lut_3_lut_4_lut_adj_22014 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i493 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3552 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41544 \tlc0/mux_107113_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40937 \tlc0/i7_2_lut_3_lut_4_lut_adj_22030 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i494 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3553 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41452 \tlc0/mux_107224_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40928 \tlc0/i7_2_lut_3_lut_4_lut_adj_22017 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i491 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3554 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41769 \tlc0/mux_105300_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41807 \tlc0/i7_2_lut_3_lut_4_lut_adj_22650 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i543 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41807 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3555 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41783 \tlc0/i1_2_lut_3_lut_4_lut_adj_22070 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41804 \tlc0/i1_2_lut_3_lut_4_lut_adj_22043 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3556 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41744 \tlc0/i1_2_lut_4_lut_adj_22625 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41808 \tlc0/i1_2_lut_4_lut_adj_22610 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41808 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3560 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41809 \tlc0/i1_2_lut_3_lut_4_lut_adj_22111 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40600 \tlc0/i1_2_lut_3_lut_4_lut_adj_22122 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41809 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3561 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41810 \tlc0/i132233_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41811 \tlc0/mux_41_Mux_3_i141_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41810 ( input A, B, C, D, output Z );

  LUT4 #("0xF300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41811 ( input A, B, C, D, output Z );

  LUT4 #("0xFA5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3571 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41812 \tlc0/i145975_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41813 \tlc0/mux_41_Mux_5_i22_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41812 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41813 ( input A, B, C, D, output Z );

  LUT4 #("0xFC33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3573 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \tlc0/mux_41_Mux_2_i173_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41814 \tlc0/i145961_3_lut_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41814 ( input A, B, C, D, output Z );

  LUT4 #("0x11EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3575 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41548 \tlc0/mux_121707_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \tlc0/mux_121705_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3576 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41548 \tlc0/mux_121863_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41815 \tlc0/mux_121861_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41815 ( input A, B, C, D, output Z );

  LUT4 #("0xD8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3584 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41816 \tlc0/i1_4_lut_adj_21837 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41522 \tlc0/i8_2_lut_3_lut_4_lut_adj_23072 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i477 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41816 ( input A, B, C, D, output Z );

  LUT4 #("0xCC40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3585 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41725 \tlc0/mux_121902_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41817 \tlc0/mux_121900_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41817 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3587 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41818 \tlc0/i1_2_lut_3_lut_adj_22616 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41819 \tlc0/i2_2_lut_3_lut_adj_22226 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41818 ( input A, B, C, D, output Z );

  LUT4 #("0xC00C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41819 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3589 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41715 \tlc0/mux_105966_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41820 \tlc0/i6_2_lut_3_lut_4_lut_adj_22232 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i525 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41820 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3591 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41821 \tlc0/i1_4_lut_adj_22662 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40946 \tlc0/i8_2_lut_3_lut_4_lut_adj_22237 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i467 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41821 ( input A, B, C, D, output Z );

  LUT4 #("0x8A88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3592 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41822 \tlc0/i1_4_lut_adj_23220 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41522 \tlc0/i8_2_lut_3_lut_4_lut_adj_23074 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i479 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41822 ( input A, B, C, D, output Z );

  LUT4 #("0xCC08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3595 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40792 \tlc0/i8_2_lut_3_lut_4_lut_adj_22942 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41823 \tlc0/i8_2_lut_3_lut_4_lut_adj_22240 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41823 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3596 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41824 \tlc0/i8_2_lut_3_lut_4_lut_adj_22403 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40101 \tlc0/i8_2_lut_3_lut_4_lut_adj_22950 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41824 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3598 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41728 \tlc0/mux_122253_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41825 \tlc0/mux_122251_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41825 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3599 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40870 \tlc0/i1_3_lut_4_lut_adj_21821 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41826 \tlc0/i147601_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i262 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41826 ( input A, B, C, D, output Z );

  LUT4 #("0x7400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3600 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41827 \tlc0/i1_3_lut_4_lut_adj_22911 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41828 \tlc0/i147568_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i256 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41827 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41828 ( input A, B, C, D, output Z );

  LUT4 #("0x50C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3603 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41829 \tlc0/i1_3_lut_4_lut_adj_22430 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41830 \tlc0/i147638_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i270 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41829 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41830 ( input A, B, C, D, output Z );

  LUT4 #("0x4E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3604 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41131 \tlc0/i1_3_lut_4_lut_adj_21653 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41588 \tlc0/i147620_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i266 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3609 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41831 \tlc0/i1_3_lut_4_lut_adj_22429 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41832 \tlc0/i147642_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i271 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41831 ( input A, B, C, D, output Z );

  LUT4 #("0xD0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41832 ( input A, B, C, D, output Z );

  LUT4 #("0x2E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3610 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41833 \tlc0/i1_3_lut_4_lut_adj_21726 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41834 \tlc0/i147625_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i267 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41833 ( input A, B, C, D, output Z );

  LUT4 #("0xFD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41834 ( input A, B, C, D, output Z );

  LUT4 #("0x22A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3612 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41835 \tlc0/mux_121980_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41836 \tlc0.i1_2_lut_adj_21441 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41835 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41836 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3613 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41837 \tlc0/i1_3_lut_4_lut_adj_21591 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41838 \tlc0/i5_2_lut_3_lut_adj_22323 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i239 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41837 ( input A, B, C, D, output Z );

  LUT4 #("0xFD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41838 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3614 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41837 \tlc0/i1_3_lut_4_lut_adj_21580 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41839 \tlc0/i5_2_lut_3_lut_adj_22376 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i237 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41839 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3616 ( input D1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41840 \tlc0/i148345_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41841 \tlc0/i132280_3_lut_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41840 ( input A, B, C, D, output Z );

  LUT4 #("0xAAEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41841 ( input A, B, C, D, output Z );

  LUT4 #("0x033F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3617 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41842 \tlc0/i1_2_lut_3_lut_4_lut_adj_23008 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41843 \tlc0/i1_3_lut_4_lut_adj_22362 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41842 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41843 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3623 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41844 \tlc0/i1_2_lut_3_lut_4_lut_adj_22980 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40691 \tlc0/i1_2_lut_3_lut_4_lut_adj_22377 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41844 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3625 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40773 \tlc0/i1_2_lut_3_lut_4_lut_adj_22500 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40443 \tlc0/i1_2_lut_3_lut_4_lut_adj_22378 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3627 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41317 \tlc0/mux_121668_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40239 \tlc0/i1_2_lut_3_lut_adj_22383 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i15 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3628 ( input DI1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40138 \tlc0/i7_2_lut_adj_22523 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41845 \tlc0/i6_2_lut_3_lut_4_lut_adj_22548 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i390 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41845 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3629 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40809 \tlc0/i1_3_lut_4_lut_adj_23070 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41846 \tlc0/i4_2_lut_3_lut_adj_22385 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i301 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41846 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3630 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41847 \tlc0/i1_3_lut_4_lut_adj_21322 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41848 \tlc0/i4_2_lut_3_lut_adj_22874 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i288 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41847 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41848 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3631 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41849 \tlc0/mux_41_Mux_0_i116_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41850 \tlc0/i132169_1_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41849 ( input A, B, C, D, output Z );

  LUT4 #("0x30F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41850 ( input A, B, C, D, output Z );

  LUT4 #("0x7F7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3633 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40417 \tlc0/i1_4_lut_adj_21590 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41845 \tlc0/i8_2_lut_3_lut_4_lut_adj_22401 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i468 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3634 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40238 \tlc0/i1_4_lut_adj_21862 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41851 \tlc0/i8_2_lut_3_lut_4_lut_adj_23073 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i476 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41851 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3638 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40252 \tlc0/i1_4_lut_adj_22080 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 \tlc0/i8_2_lut_3_lut_4_lut_adj_23061 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i475 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3642 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41852 \tlc0/mux_41_Mux_5_i70_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41853 \tlc0/mux_41_Mux_4_i7_3_lut_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41852 ( input A, B, C, D, output Z );

  LUT4 #("0x55A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41853 ( input A, B, C, D, output Z );

  LUT4 #("0x2255") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3647 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41801 \tlc0/i1_3_lut_4_lut_adj_23032 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41854 \tlc0/i1_2_lut_3_lut_adj_22472 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i199 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41854 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3648 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40764 \tlc0/i1_3_lut_4_lut_adj_22475 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41855 \tlc0/i1_2_lut_3_lut_adj_22683 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i202 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41855 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3651 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41021 \tlc0/i1_2_lut_3_lut_4_lut_adj_22643 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40318 \tlc0/i1_2_lut_3_lut_4_lut_adj_22507 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3653 ( input DI1, D1, C1, D0, C0, B0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41856 \tlc0/i124440_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41823 \tlc0/i148362_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \tlc0/bank_counter_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41856 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3654 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41857 \tlc0.i148416_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41123 \tlc0/i145223_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/bank_counter_i0_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41857 ( input A, B, C, D, output Z );

  LUT4 #("0xB9AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3655 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41858 \tlc0/i131899_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41859 \tlc0/i148165_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41858 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41859 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3660 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41860 \tlc0/mux_41_Mux_7_i22_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41861 \tlc0/mux_41_Mux_7_i7_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41860 ( input A, B, C, D, output Z );

  LUT4 #("0x3344") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41861 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3667 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40809 \tlc0/i1_3_lut_4_lut_adj_22035 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41862 \tlc0/i1_2_lut_3_lut_adj_22639 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i328 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41862 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3668 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40809 \tlc0/i1_3_lut_4_lut_adj_23161 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41863 \tlc0/i1_2_lut_3_lut_adj_23023 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i321 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41863 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3670 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40825 \tlc0/i147944_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40875 \tlc0/i148040_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3671 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41864 \tlc0/i148033_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41865 \tlc0/i145201_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41864 ( input A, B, C, D, output Z );

  LUT4 #("0xF3B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41865 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3673 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41452 \tlc0/mux_105337_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41346 \tlc0/i7_2_lut_3_lut_4_lut_adj_22654 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i542 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3674 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41524 \tlc0/mux_105411_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41152 \tlc0/i7_2_lut_3_lut_4_lut_adj_22660 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i540 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3675 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41821 \tlc0/i1_4_lut_adj_21478 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40363 \tlc0/i8_2_lut_3_lut_4_lut_adj_22687 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i469 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3676 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40238 \tlc0/i1_4_lut_adj_22154 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40458 \tlc0/i8_2_lut_3_lut_4_lut_adj_23060 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i471 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3683 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41866 \tlc0/i147423_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41867 \tlc0/i148329_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41866 ( input A, B, C, D, output Z );

  LUT4 #("0x2288") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41867 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3687 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41868 \tlc0/i2_3_lut_adj_22954 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40439 \tlc0/i1_2_lut_3_lut_adj_22774 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41868 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3693 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41869 \tlc0/i1_2_lut_3_lut_adj_22925 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41639 \tlc0/i1_2_lut_3_lut_adj_22891 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41869 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3702 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40760 \tlc0/i1_3_lut_4_lut_adj_21805 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41870 \tlc0/i6_2_lut_3_lut_adj_22932 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i403 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41870 ( input A, B, C, D, output Z );

  LUT4 #("0xDDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3703 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40224 \tlc0/i1_3_lut_4_lut_adj_21809 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41871 \tlc0/i6_2_lut_3_lut_adj_22920 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i401 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41871 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3704 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40760 \tlc0/i1_3_lut_4_lut_adj_21808 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41872 \tlc0/i6_2_lut_3_lut_adj_22921 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i402 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41872 ( input A, B, C, D, output Z );

  LUT4 #("0xEFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3707 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41071 \tlc0/i1_2_lut_3_lut_4_lut_adj_23258 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41072 \tlc0/i1_2_lut_3_lut_4_lut_adj_22930 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3709 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41873 \tlc0.i1_2_lut_3_lut_adj_22588 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40851 \tlc0/i1_2_lut_3_lut_4_lut_adj_23040 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41873 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3711 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41874 \tlc0/mux_106484_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 \tlc0/i7_2_lut_3_lut_adj_23065 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i511 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41874 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3712 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41766 \tlc0/mux_106558_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41875 \tlc0/i7_2_lut_3_lut_adj_23105 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i509 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41875 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3717 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41876 \tlc0.i1_2_lut_3_lut_adj_22562 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41274 \tlc0/i1_2_lut_3_lut_4_lut_adj_23134 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41876 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3719 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41847 \tlc0/i1_3_lut_4_lut_adj_22157 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41877 \tlc0/i5_2_lut_4_lut_adj_23175 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i119 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41877 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3720 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40894 \tlc0/i1_3_lut_4_lut_adj_22172 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41878 \tlc0/i5_2_lut_4_lut_adj_23177 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \tlc0/data_i0_i117 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41878 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3721 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41879 \tlc0/i5_2_lut_3_lut_adj_23223 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41880 \tlc0/i5_2_lut_3_lut_adj_23182 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41879 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41880 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3722 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41829 \tlc0/i1_3_lut_4_lut_adj_22407 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41881 \tlc0/i5_2_lut_3_lut_adj_23307 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i351 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41881 ( input A, B, C, D, output Z );

  LUT4 #("0xAFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3726 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40809 \tlc0/i1_3_lut_4_lut_adj_23211 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41882 \tlc0/i5_2_lut_3_lut_adj_23228 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i338 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41882 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3727 ( input DI1, D1, C1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41765 i128575_2_lut_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41883 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_38_i10_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i9 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41883 ( input A, B, C, D, output Z );

  LUT4 #("0xB8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3728 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41868 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE_1_.chk_addr_r_w_I_0_2_lut_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41884 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE_0_.chk_addr_r_w_I_0_2_lut_3_lut 
    ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41884 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3729 ( input DI1, C1, B1, A1, D0, C0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41885 i128600_3_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41886 line_time_23__I_0_i48_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 line_sync_i0( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41885 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41886 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3730 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41887 i131812_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41888 i131815_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41887 ( input A, B, C, D, output Z );

  LUT4 #("0x3110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41888 ( input A, B, C, D, output Z );

  LUT4 #("0x0B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3741 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41889 i131810_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41890 i131813_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41889 ( input A, B, C, D, output Z );

  LUT4 #("0x0B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41890 ( input A, B, C, D, output Z );

  LUT4 #("0x2302") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3742 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40757 i131816_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41891 i131817_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41891 ( input A, B, C, D, output Z );

  LUT4 #("0x3110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3745 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41892 i131807_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41891 i131811_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41892 ( input A, B, C, D, output Z );

  LUT4 #("0x5110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3746 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41893 i131818_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41891 i131819_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41893 ( input A, B, C, D, output Z );

  LUT4 #("0x0D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3749 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41894 i148578_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41895 i131805_2_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41894 ( input A, B, C, D, output Z );

  LUT4 #("0x7F57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41895 ( input A, B, C, D, output Z );

  LUT4 #("0x5544") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3751 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41896 i131820_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41890 i131696_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41896 ( input A, B, C, D, output Z );

  LUT4 #("0x00B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3753 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41897 i131823_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41898 i131831_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41897 ( input A, B, C, D, output Z );

  LUT4 #("0x2302") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41898 ( input A, B, C, D, output Z );

  LUT4 #("0x4504") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3754 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41897 i131832_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41891 i131824_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3757 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40757 i131826_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41891 i131827_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3759 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40757 i131825_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41898 i131828_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3762 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128249_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3763 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41705 \tlc0/i1_4_lut_adj_22996 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 \tlc0/i6_2_lut_3_lut_4_lut_adj_21333 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i31 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3765 ( input D1, C1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40146 \tlc0/i1_2_lut_adj_22445 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \tlc0/i1_2_lut_adj_21362 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3767 ( input D1, C1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41177 \tlc0/i131595_rep_63_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41899 \tlc0/i321_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41899 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3785 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128212_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3787 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40224 \tlc0/i1_3_lut_4_lut_adj_22712 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41900 \tlc0/i5_2_lut_3_lut_adj_21558 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i306 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41900 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3788 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41452 \tlc0/mux_106669_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40874 \tlc0/i7_2_lut_3_lut_adj_23066 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i506 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_3797 ( input D0, C0, B0, A0, output F0 );

  lut40999 \tlc0/i128142_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3798 ( input D0, C0, B0, A0, output F0 );

  lut40999 \tlc0/i128250_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3799 ( input D0, C0, B0, A0, output F0 );

  lut40924 \tlc0/i128403_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3802 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128252_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3804 ( input D0, C0, B0, A0, output F0 );

  lut40924 \tlc0/i128485_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3805 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128224_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3806 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128352_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3812 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3814 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128141_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3816 ( input D0, C0, B0, A0, output F0 );

  lut40924 \tlc0/i128489_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3822 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41149 \tlc0/i2_3_lut_4_lut_adj_22302 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41377 \tlc0/i1_2_lut_3_lut_4_lut_adj_23128 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3826 ( input D0, C0, B0, A0, output F0 );

  lut40924 \tlc0/i128411_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3827 ( input D0, C0, B0, A0, output F0 );

  lut40834 \tlc0/i128132_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3828 ( input D0, C0, B0, A0, output F0 );

  lut40834 \tlc0/i128484_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3834 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128130_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3836 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128488_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3854 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41901 \tlc0/i3_4_lut_adj_23004 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40997 \tlc0/i1_2_lut_adj_23297 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41901 ( input A, B, C, D, output Z );

  LUT4 #("0xFBEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3860 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128165_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3861 ( input DI1, D1, C1, B1, A1, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41902 \tlc0/i5_2_lut_3_lut_4_lut_adj_22395 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41078 \tlc0/i131731_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i135 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41902 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3862 ( input DI1, D1, C1, B1, A1, D0, B0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41744 \tlc0/i5_2_lut_3_lut_4_lut_adj_22389 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40078 \tlc0/i1_2_lut_adj_23152 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i137 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3871 ( input DI1, D1, C1, B1, C0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41903 \tlc0/i131662_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \tlc0/i125513_1_lut_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \tlc0/state__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41903 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3873 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128147_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3874 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128491_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3878 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128156_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3885 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128392_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3891 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41286 \tlc0/i1_4_lut_adj_23081 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41904 \tlc0/i1_4_lut_adj_22084 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41904 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3893 ( input D0, C0, B0, A0, output F0 );

  lut40999 \tlc0/i128131_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3895 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128449_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3902 ( input D0, C0, B0, A0, output F0 );

  lut40999 \tlc0/i128136_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3904 ( input D0, C0, B0, A0, output F0 );

  lut40999 \tlc0/i128497_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3905 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3909 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41829 \tlc0/i1_3_lut_4_lut_adj_22417 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41145 \tlc0/i1_4_lut_adj_22125 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i349 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3910 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40894 \tlc0/i1_3_lut_4_lut_adj_21349 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41905 \tlc0/i1_4_lut_adj_23094 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i341 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41905 ( input A, B, C, D, output Z );

  LUT4 #("0xAE0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3923 ( input D0, C0, B0, A0, output F0 );

  lut40826 \tlc0/i128240_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3932 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128199_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3935 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128448_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3943 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128389_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3944 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128257_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3946 ( input D0, C0, B0, A0, output F0 );

  lut40924 \tlc0/i128508_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3949 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41068 \tlc0/mux_68874_i1_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41196 \tlc0/i357_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3951 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128409_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3968 ( input D0, C0, B0, A0, output F0 );

  lut40800 \tlc0/i128261_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3982 ( input D0, C0, B0, A0, output F0 );

  lut40983 \tlc0/i128267_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3985 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41829 \tlc0/i1_3_lut_4_lut_adj_22418 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41905 \tlc0/i1_4_lut_adj_22354 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i348 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3986 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41131 \tlc0/i1_3_lut_4_lut_adj_21360 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41650 \tlc0/i1_4_lut_adj_23109 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i340 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_3987 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40760 \tlc0/i1_3_lut_4_lut_adj_22426 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41906 \tlc0/i5_2_lut_3_lut_adj_22369 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i226 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41906 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3988 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41452 \tlc0/mux_122136_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41907 \tlc0/i6_2_lut_3_lut_4_lut_adj_22808 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41907 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3990 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41524 \tlc0/mux_122019_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41908 \tlc0/i1_2_lut_3_lut_4_lut_adj_22813 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \tlc0/data_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41908 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3991 ( input D1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41909 \tlc0/i131893_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40820 \tlc0/i131787_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41909 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3998 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40222 \tlc0/i1_4_lut_adj_22216 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40360 \tlc0/i8_2_lut_3_lut_4_lut_adj_22700 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i473 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4000 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41910 \tlc0/i1_2_lut_adj_23309 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41202 \tlc0/i1_2_lut_adj_23312 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41910 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4009 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40224 \tlc0/i1_3_lut_4_lut_adj_21313 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41911 \tlc0/i4_2_lut_3_lut_adj_22519 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i292 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41911 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4014 ( input DI1, D1, C1, B1, A1, B0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41544 \tlc0/mux_121785_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41912 \tlc0/i2_2_lut_adj_22632 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41912 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4015 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40905 \tlc0/i1_3_lut_4_lut_adj_22972 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41863 \tlc0/i1_2_lut_3_lut_adj_22568 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i192 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4022 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40905 \tlc0/i1_3_lut_4_lut_adj_21345 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41913 \tlc0/i1_4_lut_adj_23020 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i343 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41913 ( input A, B, C, D, output Z );

  LUT4 #("0xB3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4023 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41131 \tlc0/i1_3_lut_4_lut_adj_22263 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41914 \tlc0/i1_4_lut_adj_22710 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i346 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41914 ( input A, B, C, D, output Z );

  LUT4 #("0xCE0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4027 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41298 \tlc0/mux_122175_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41538 \tlc0/i1_2_lut_3_lut_adj_22745 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4028 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41915 \tlc0/mux_121941_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41916 \tlc0/i1_2_lut_3_lut_adj_22746 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41915 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41916 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4037 ( input DI1, D1, C1, B1, A1, C0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41917 \tlc0/i1_3_lut_4_lut_adj_21861 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40415 \tlc0/i148270_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i414 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41917 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4038 ( input DI1, D1, C1, B1, A1, D0, A0, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut41918 \tlc0/i148584_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40496 \tlc0/i1_2_lut_adj_23259 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/lat ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41918 ( input A, B, C, D, output Z );

  LUT4 #("0x0511") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4041 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41919 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_38_i7_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41883 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_38_i1_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41919 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4045 ( input D1, C1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41920 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_3_lut_adj_21277 ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40687 \tlc_data_7__I_0/lscc_fifo_dc_inst/i1_2_lut_adj_21271 ( .A(A0), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41920 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4047 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly;

  lut41921 i1_2_lut_2_lut_adj_23328( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40476 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_30_i10_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_i9 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41921 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4048 ( input D1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41922 \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/i148575_2_lut ( 
    .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41333 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE_1_.chk_addr_w_w_I_0_2_lut_2_lut 
    ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41922 ( input A, B, C, D, output Z );

  LUT4 #("0x0055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4049 ( input DI1, D1, B1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41183 SLICE_4049_K1( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41923 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_38_i3_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \tlc0/fifo_rd ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41923 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4050 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut41924 \tlc_data_7__I_0.lscc_fifo_dc_inst.empty_nxt_r_I_109_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41925 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_10__I_0_38_i6_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/empty_r ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41924 ( input A, B, C, D, output Z );

  LUT4 #("0x550C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41925 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4053 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41926 \tlc0/i1_3_lut_4_lut_adj_22871 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40173 \tlc0/sout_I_0_i422_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i427 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41926 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4054 ( input DI1, D1, C1, B1, D0, C0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41927 \tlc0/i1_3_lut_adj_22213 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 \tlc0/sout_I_0_i75_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i79 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41927 ( input A, B, C, D, output Z );

  LUT4 #("0xF300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4055 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40760 \tlc0/i1_3_lut_4_lut_adj_22331 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40395 \tlc0/sout_I_0_i421_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i424 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4058 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41317 \tlc0/mux_108665_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40585 \tlc0/sout_I_0_i440_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i446 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4059 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41719 \tlc0/mux_106780_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40567 \tlc0/sout_I_0_i496_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i503 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4061 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41915 \tlc0/mux_106965_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40678 \tlc0/sout_I_0_i493_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i498 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4062 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40894 \tlc0/i1_3_lut_4_lut_adj_21549 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40394 \tlc0/sout_I_0_i226_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i231 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4066 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40809 \tlc0/i1_3_lut_4_lut_adj_23217 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40678 \tlc0/sout_I_0_i334_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i337 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4067 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41928 \tlc0/i1_3_lut_4_lut_adj_22474 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40565 \tlc0/sout_I_0_i202_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i206 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41928 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4068 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41929 \tlc0/i1_3_lut_4_lut_adj_21999 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40171 \tlc0/sout_I_0_i313_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i319 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41929 ( input A, B, C, D, output Z );

  LUT4 #("0xEF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4073 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40532 \tlc0/i145947_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4075 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41489 \tlc0/mux_107372_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40389 \tlc0/sout_I_0_i481_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i487 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4076 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41726 \tlc0/mux_106706_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40504 \tlc0/sout_I_0_i499_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i505 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4078 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40159 \tlc0/i145494_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4079 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40504 \tlc0/i145464_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4080 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40171 \tlc0/i145404_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4081 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40504 \tlc0/i145941_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4084 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40159 \tlc0/i145419_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4087 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41930 \tlc0/i1_3_lut_4_lut_adj_23006 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40565 \tlc0/sout_I_0_i199_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i203 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41930 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4088 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41726 \tlc0/mux_106632_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \tlc0/sout_I_0_i500_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i507 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4089 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41931 \tlc0/i1_3_lut_4_lut_adj_22964 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \tlc0/sout_I_0_i198_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i200 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41931 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4090 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41317 \tlc0/mux_106521_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 \tlc0/sout_I_0_i503_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i510 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4093 ( input DI1, D1, C1, A1, D0, C0, B0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41932 \tlc0/i1_3_lut_adj_22246 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \tlc0/sout_I_0_i90_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i95 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41932 ( input A, B, C, D, output Z );

  LUT4 #("0xF050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4094 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41933 \tlc0/mux_107335_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40532 \tlc0/sout_I_0_i484_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i488 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41933 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4095 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41131 \tlc0/i1_3_lut_4_lut_adj_22428 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40395 \tlc0/sout_I_0_i223_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i227 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4097 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41934 \tlc0/i1_3_lut_4_lut_adj_22423 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40565 \tlc0/sout_I_0_i222_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i225 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41934 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4098 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40788 \tlc0/i1_3_lut_4_lut_adj_23210 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40389 \tlc0/sout_I_0_i335_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i339 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4101 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41935 \tlc0/i1_3_lut_4_lut_adj_22409 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40165 \tlc0/sout_I_0_i345_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i350 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41935 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4102 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41131 \tlc0/i1_3_lut_4_lut_adj_22352 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40504 \tlc0/sout_I_0_i244_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i248 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4111 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40389 \tlc0/i146040_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4112 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40159 \tlc0/i145884_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4116 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41936 \tlc0/i1_3_lut_4_lut_adj_22877 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40717 \tlc0/sout_I_0_i245_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i251 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41936 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4117 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41381 \tlc0/i1_3_lut_4_lut_adj_22085 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40504 \tlc0/sout_I_0_i306_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i310 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4118 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40929 \tlc0/i1_3_lut_4_lut_adj_22491 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40379 \tlc0/sout_I_0_i425_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i430 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4121 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40224 \tlc0/i1_3_lut_4_lut_adj_22260 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \tlc0/sout_I_0_i342_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i347 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4123 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40788 \tlc0/i1_3_lut_4_lut_adj_22713 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40163 \tlc0/sout_I_0_i303_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i307 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4125 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40870 \tlc0/i1_3_lut_4_lut_adj_22705 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40284 \tlc0/sout_I_0_i302_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i304 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4126 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40884 \tlc0/i1_3_lut_4_lut_adj_22501 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40678 \tlc0/sout_I_0_i248_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i254 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4127 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40159 \tlc0/i145992_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4128 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40567 \tlc0/i145896_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4133 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40417 \tlc0/i1_4_lut_adj_23051 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 \tlc0/sout_I_0_i465_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i470 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4134 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40760 \tlc0/i1_3_lut_4_lut_adj_21789 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40717 \tlc0/sout_I_0_i319_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i320 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4135 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41937 \tlc0/i1_4_lut_adj_22679 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40395 \tlc0/sout_I_0_i462_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i466 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41937 ( input A, B, C, D, output Z );

  LUT4 #("0xCE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4136 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41938 \tlc0/i1_3_lut_4_lut_adj_21398 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40476 \tlc0/sout_I_0_i320_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i323 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41938 ( input A, B, C, D, output Z );

  LUT4 #("0xAA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4137 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41939 \tlc0/i1_4_lut_adj_22756 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40565 \tlc0/sout_I_0_i461_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i465 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41939 ( input A, B, C, D, output Z );

  LUT4 #("0xDC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4138 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40839 \tlc0/i1_3_lut_4_lut_adj_21404 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40476 \tlc0/sout_I_0_i323_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i327 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4139 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40567 \tlc0/i145458_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4142 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40476 \tlc0/i145413_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4145 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41452 \tlc0/mux_108961_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \tlc0/sout_I_0_i433_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i438 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4146 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41931 \tlc0/i1_3_lut_4_lut_adj_22324 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40169 \tlc0/sout_I_0_i453_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i456 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4151 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41935 \tlc0/i1_3_lut_4_lut_adj_22867 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40395 \tlc0/sout_I_0_i87_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i91 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4152 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41344 \tlc0/i1_3_lut_4_lut_adj_22870 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \tlc0/sout_I_0_i454_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i459 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4153 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40171 \tlc0/i145443_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4155 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41056 \tlc0/i1_3_lut_4_lut_adj_22078 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40163 \tlc0/sout_I_0_i86_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i89 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4156 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40929 \tlc0/i1_3_lut_4_lut_adj_22490 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40717 \tlc0/sout_I_0_i457_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i462 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4158 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40389 \tlc0/i145416_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4161 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41131 \tlc0/i1_3_lut_4_lut_adj_21368 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40454 \tlc0/sout_I_0_i99_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i102 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4162 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40788 \tlc0/i1_3_lut_4_lut_adj_21961 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40504 \tlc0/sout_I_0_i237_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i241 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4164 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41935 \tlc0/i1_3_lut_4_lut_adj_22829 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40678 \tlc0/sout_I_0_i238_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i243 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4165 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41452 \tlc0/mux_109072_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \tlc0/sout_I_0_i430_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i435 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4166 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41940 \tlc0/i1_3_lut_4_lut_adj_23037 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40532 \tlc0/sout_I_0_i241_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i247 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41940 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4167 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41938 \tlc0/i1_3_lut_4_lut_adj_21710 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40380 \tlc0/sout_I_0_i282_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i287 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4170 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40809 \tlc0/i1_3_lut_4_lut_adj_23173 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40389 \tlc0/sout_I_0_i326_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i329 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4171 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40788 \tlc0/i1_3_lut_4_lut_adj_23148 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40395 \tlc0/sout_I_0_i96_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i99 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4172 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40499 \tlc0/i1_3_lut_4_lut_adj_21402 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \tlc0/sout_I_0_i327_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i331 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4173 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40809 \tlc0/i1_3_lut_4_lut_adj_23136 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40504 \tlc0/sout_I_0_i95_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i97 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4174 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40884 \tlc0/i1_3_lut_4_lut_adj_21399 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40380 \tlc0/sout_I_0_i330_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i335 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4177 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41131 \tlc0/i1_3_lut_4_lut_adj_22270 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40678 \tlc0/sout_I_0_i341_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i344 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4181 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40788 \tlc0/i1_3_lut_4_lut_adj_21485 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40380 \tlc0/sout_I_0_i298_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i302 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4182 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41941 \tlc0/i1_3_lut_4_lut_adj_23235 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40717 \tlc0/sout_I_0_i309_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i312 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41941 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4183 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40884 \tlc0/i1_3_lut_4_lut_adj_22737 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \tlc0/sout_I_0_i295_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i299 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4184 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41941 \tlc0/i1_3_lut_4_lut_adj_23255 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40532 \tlc0/sout_I_0_i310_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i314 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4185 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41942 \tlc0/i1_3_lut_4_lut_adj_23057 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40565 \tlc0/sout_I_0_i294_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i297 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41942 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4186 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41489 \tlc0/mux_108887_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \tlc0/sout_I_0_i436_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i440 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4188 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41943 \tlc0/mux_108813_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40394 \tlc0/sout_I_0_i437_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i442 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41943 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4190 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40760 \tlc0/i1_3_lut_4_lut_adj_22128 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40379 \tlc0/sout_I_0_i229_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i233 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4191 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40417 \tlc0/i1_4_lut_adj_21559 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40567 \tlc0/sout_I_0_i472_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i478 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4193 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41944 \tlc0/i1_3_lut_4_lut_adj_21588 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40504 \tlc0/sout_I_0_i233_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i238 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41944 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4194 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41931 \tlc0/i1_3_lut_4_lut_adj_22135 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40169 \tlc0/sout_I_0_i230_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i235 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4196 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41550 \tlc0/i1_3_lut_4_lut_adj_22935 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40379 \tlc0/sout_I_0_i414_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i416 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4197 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40788 \tlc0/i1_3_lut_4_lut_adj_21397 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40380 \tlc0/sout_I_0_i83_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i86 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4198 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40760 \tlc0/i1_3_lut_4_lut_adj_22876 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41945 \tlc0/sout_I_0_i415_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i418 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41945 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4199 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40760 \tlc0/i1_3_lut_4_lut_adj_22863 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40173 \tlc0/sout_I_0_i80_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i82 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4200 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41946 \tlc0/mux_106410_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40454 \tlc0/sout_I_0_i512_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i513 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41946 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4201 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41947 \tlc0/i1_3_lut_4_lut_adj_23048 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40717 \tlc0/sout_I_0_i79_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i80 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41947 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4202 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41948 \tlc0/mux_106373_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40380 \tlc0/sout_I_0_i513_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i514 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41948 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4203 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41131 \tlc0/i1_3_lut_4_lut_adj_21348 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40678 \tlc0/sout_I_0_i338_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i342 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4205 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41949 \tlc0/mux_107520_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40389 \tlc0/sout_I_0_i478_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i483 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41949 ( input A, B, C, D, output Z );

  LUT4 #("0xDC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4206 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41949 \tlc0/mux_106188_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40504 \tlc0/sout_I_0_i516_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i519 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4209 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41950 \tlc0/i1_3_lut_4_lut_adj_21869 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40169 \tlc0/sout_I_0_i260_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i263 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41950 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4210 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40788 \tlc0/i1_3_lut_4_lut_adj_23302 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40165 \tlc0/sout_I_0_i278_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i281 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4211 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40224 \tlc0/i1_3_lut_4_lut_adj_22933 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40167 \tlc0/sout_I_0_i257_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i258 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4212 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41931 \tlc0/i1_3_lut_4_lut_adj_21727 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40717 \tlc0/sout_I_0_i279_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i282 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4213 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41847 \tlc0/i1_3_lut_4_lut_adj_22914 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40717 \tlc0/sout_I_0_i256_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i257 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4214 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41951 \tlc0/i1_3_lut_4_lut_adj_23036 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40567 \tlc0/sout_I_0_i418_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i423 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41951 ( input A, B, C, D, output Z );

  LUT4 #("0xEF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4217 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41952 \tlc0/mux_107594_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40504 \tlc0/sout_I_0_i477_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i481 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41952 ( input A, B, C, D, output Z );

  LUT4 #("0xFB08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4219 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40760 \tlc0/i1_3_lut_4_lut_adj_22962 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40565 \tlc0/sout_I_0_i72_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i74 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4222 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41939 \tlc0/i1_4_lut_adj_21922 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41945 \tlc0/sout_I_0_i468_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i472 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4223 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41953 \tlc0/i1_4_lut_adj_22144 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40394 \tlc0/sout_I_0_i469_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i474 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41953 ( input A, B, C, D, output Z );

  LUT4 #("0xBA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4224 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41954 \tlc0/i1_3_lut_4_lut_adj_22386 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \tlc0/sout_I_0_i446_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i448 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41954 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4225 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41776 \tlc0/mux_107076_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40567 \tlc0/sout_I_0_i488_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i495 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4226 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41944 \tlc0/i1_3_lut_4_lut_adj_22815 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40717 \tlc0/sout_I_0_i447_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i451 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4227 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41131 \tlc0/i1_3_lut_4_lut_adj_22317 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40567 \tlc0/sout_I_0_i71_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i72 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4228 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41955 \tlc0/i1_3_lut_4_lut_adj_23031 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40454 \tlc0/sout_I_0_i450_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i455 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41955 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4268 ( input D1, C1, B1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 \tlc0/i279_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41242 \tlc0/i145235_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4277 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41344 \tlc0/i1_3_lut_4_lut_adj_22434 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41956 \tlc0/i147630_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i268 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41956 ( input A, B, C, D, output Z );

  LUT4 #("0x7040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4280 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41931 \tlc0/i1_3_lut_4_lut_adj_22266 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41957 \tlc0/i1_4_lut_adj_22742 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tlc0/data_i0_i345 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41957 ( input A, B, C, D, output Z );

  LUT4 #("0xC0EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4284 ( input DI1, D1, C1, B1, A1, D0, C0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41958 \tlc0/i5_2_lut_3_lut_4_lut_adj_21552 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41569 \tlc0/i131684_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i140 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41958 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4293 ( input C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41959 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i6_1_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41960 \tlc_data_7__I_0/lscc_fifo_dc_inst/i145203_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41959 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41960 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4294 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut41682 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i5_1_lut 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41961 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i2_1_lut 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41961 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4295 ( input DI1, D1, C1, B1, A1, D0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40870 \tlc0/i1_3_lut_4_lut_adj_21988 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40768 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_10__I_0_i11_2_lut 
    ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i84 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4297 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40867 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_30_i6_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40717 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_30_i1_3_lut ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4299 ( input DI1, D1, C1, B1, A1, B0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41917 \tlc0/i1_3_lut_4_lut_adj_22674 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41962 \tlc_data_7__I_0/lscc_fifo_dc_inst/full_r_I_113_1_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i92 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41962 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4300 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41963 \tlc_data_7__I_0/lscc_fifo_dc_inst/i145172_4_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_30_i8_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41963 ( input A, B, C, D, output Z );

  LUT4 #("0xE77E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4302 ( input DI1, D1, C1, B1, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly;

  lut41964 i128661_4_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40454 \tlc_data_7__I_0/lscc_fifo_dc_inst/wr_addr_r_10__I_0_30_i3_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/full_r ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41964 ( input A, B, C, D, output Z );

  LUT4 #("0x003C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4303 ( input DI1, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41965 \GND_net\000/BUF0/BUF0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41962 i1_1_lut( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 global_rst_c( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41965 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4304 ( input DI1, C1, B1, A1, D0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41966 i128623_3_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41967 i44433_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 prev_frame_sync_c( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41966 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41967 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4305 ( input DI1, A1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41968 SLICE_4305_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41969 \tlc0.i148427_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2.rd_addr_0_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41968 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41969 ( input A, B, C, D, output Z );

  LUT4 #("0xE12D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4307 ( input D0, C0, B0, A0, output F0 );

  lut41970 \tlc_data_7__I_0/lscc_fifo_dc_inst/i147668_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41970 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4308 ( input D0, C0, B0, A0, output F0 );

  lut41970 \tlc_data_7__I_0/lscc_fifo_dc_inst/i148409_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4311 ( input DI1, D1, C1, B1, C0, B0, A0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41971 \tlc0/i1_2_lut_3_lut_adj_22840 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41972 \tlc0/i139752_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \tlc0/color_bit_counter_122265__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41971 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41972 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4312 ( input DI1, C1, B1, A1, D0, B0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41973 \tlc0/mux_44483_Mux_1_i3_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41187 \tlc0/state_3__I_0_49_i5_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \tlc0/state__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41973 ( input A, B, C, D, output Z );

  LUT4 #("0xDADA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4319 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40894 \tlc0/i1_3_lut_4_lut_adj_22016 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41099 \tlc0/i1_2_lut_3_lut_adj_22663 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i332 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4321 ( input A0, output F0 );
  wire   GNDI;

  lut41974 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i3_1_lut 
    ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41974 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4323 ( input DI1, D1, C1, B1, A1, C0, B0, CE, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40998 \tlc0/i5_2_lut_3_lut_4_lut_adj_22388 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41975 \tlc0/i2_2_lut_adj_23218 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i139 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41975 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4327 ( output F0 );
  wire   GNDI;

  lut41976 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut41976 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4329 ( input DI1, D1, C1, B1, A1, B0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41725 \tlc0/mux_105522_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \tlc0/i1_2_lut_adj_22307 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc0/data_i0_i537 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_4332 ( input DI1, D1, C1, B1, A1, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41977 \tlc_data_7__I_0.lscc_fifo_dc_inst.i128567_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41962 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_10__I_0_33_inv_0_i11_1_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i10 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41977 ( input A, B, C, D, output Z );

  LUT4 #("0x00E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4334 ( input DI1, D1, C1, B1, A1, B0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut41829 \tlc0/i1_3_lut_4_lut_adj_23025 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41962 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i9_1_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tlc0/data_i0_i87 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4335 ( input DI1, D1, C1, B1, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40175 \tlc_data_7__I_0/lscc_fifo_dc_inst/i68_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41962 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i10_1_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_r ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_4337 ( input DI1, D1, C1, B1, A1, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41978 \tlc_data_7__I_0.lscc_fifo_dc_inst.i128556_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41962 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_9__I_0_40_inv_0_i8_1_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i7 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41978 ( input A, B, C, D, output Z );

  LUT4 #("0x4450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4341 ( input D0, C0, B0, A0, output F0 );

  lut41979 \tlc_data_7__I_0/lscc_fifo_dc_inst/i2_4_lut_adj_21269 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41979 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_4342 ( input B0, output F0 );
  wire   GNDI;

  lut41962 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/rd_sig_wr_p_w_10__I_0_33_inv_0_i1_1_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_4344 ( output F0 );
  wire   GNDI;

  lut41980 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut41980 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module frame_cdc_i0_i0 ( input PADDI, CE, INCLK, output DI0 );
  wire   GNDI, PADDI_dly, INCLK_dly, CE_dly;

  IOL_B_B frame_cdc_i0_i0( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold (posedge INCLK, CE, 0:0:0, 0:0:0,,,, INCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.DDROUT = "NO";
  defparam INST10.LATCHIN = "NONE_REG";
endmodule

module tlc0_sout ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B1981 \tlc0/sout ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), .CE(CE_dly), 
    .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B1981 ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.DDROUT = "NO";
  defparam INST10.LATCHIN = "LATCH_REG";
endmodule

module tlc_sclk_I_0_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, 
    RESET_N, output INTFBOUT, OUTCORE );
  wire   GNDI;

  PLL_B_B \tlc_sclk_I_0/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.DIVF = "87";
  defparam INST10.DIVQ = "5";
  defparam INST10.DIVR = "0";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module 
  tlc_data_7__I_0_lscc_fifo_dc_inst_EBR_u_fifo_mem0_NON_MIX_ADDR_ROUTE_1__DATA_ROUTE_0__no_init_u_mem0_ICE_MEM_u_mem0
   ( input RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, WADDR8, WADDR7, WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, 
    WADDR0, WDATA14, WDATA12, WDATA10, WDATA8, WDATA6, WDATA4, WDATA2, WDATA0, 
    RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA14, RDATA12, RDATA10, RDATA8, 
    RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI, WCLK_NOTIN, RADDR8_dly, RCLK_dly, RADDR7_dly, RADDR6_dly, 
         RADDR5_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR8_dly, WCLK_dly, WADDR7_dly, WADDR6_dly, WADDR5_dly, 
         WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, 
         WDATA14_dly, WDATA12_dly, WDATA10_dly, WDATA8_dly, WDATA6_dly, 
         WDATA4_dly, WDATA2_dly, WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, 
         WE_dly;

  EBR_B_B 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0 
    ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(RADDR8_dly), .RADDR7(RADDR7_dly), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(WADDR8_dly), 
    .WADDR7(WADDR7_dly), .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), 
    .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(WDATA14_dly), 
    .WDATA13(GNDI), .WDATA12(WDATA12_dly), .WDATA11(GNDI), 
    .WDATA10(WDATA10_dly), .WDATA9(GNDI), .WDATA8(WDATA8_dly), .WDATA7(GNDI), 
    .WDATA6(WDATA6_dly), .WDATA5(GNDI), .WDATA4(WDATA4_dly), .WDATA3(GNDI), 
    .WDATA2(WDATA2_dly), .WDATA1(GNDI), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_NOTIN), 
    .WE(WE_dly), .RDATA15(), .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), 
    .RDATA11(), .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), 
    .RDATA6(RDATA6), .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), 
    .RDATA1(), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter WCLK_INVERTERIN( .I(WCLK_dly), .Z(WCLK_NOTIN));

  specify
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR8, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR8_dly);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
    $setuphold (negedge WCLK, WADDR8, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR8_dly);
    $setuphold (negedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (negedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (negedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (negedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (negedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (negedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (negedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (negedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (negedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (negedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (negedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (negedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (negedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (negedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (negedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (negedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (negedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (negedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
  endspecify

endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_R = "8";
  defparam INST10.DATA_WIDTH_W = "8";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module 
  tlc_data_7__I_0_lscc_fifo_dc_inst_EBR_u_fifo_mem0_NON_MIX_ADDR_ROUTE_0__DATA_ROUTE_0__no_init_u_mem0_ICE_MEM_u_mem0
   ( input RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, WADDR8, WADDR7, WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, 
    WADDR0, WDATA14, WDATA12, WDATA10, WDATA8, WDATA6, WDATA4, WDATA2, WDATA0, 
    RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA14, RDATA12, RDATA10, RDATA8, 
    RDATA6, RDATA4, RDATA2, RDATA0 );
  wire   GNDI, WCLK_NOTIN, RADDR8_dly, RCLK_dly, RADDR7_dly, RADDR6_dly, 
         RADDR5_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR8_dly, WCLK_dly, WADDR7_dly, WADDR6_dly, WADDR5_dly, 
         WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, 
         WDATA14_dly, WDATA12_dly, WDATA10_dly, WDATA8_dly, WDATA6_dly, 
         WDATA4_dly, WDATA2_dly, WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, 
         WE_dly;

  EBR_B_B 
    \tlc_data_7__I_0/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0 
    ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(RADDR8_dly), .RADDR7(RADDR7_dly), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(WADDR8_dly), 
    .WADDR7(WADDR7_dly), .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), 
    .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(WDATA14_dly), 
    .WDATA13(GNDI), .WDATA12(WDATA12_dly), .WDATA11(GNDI), 
    .WDATA10(WDATA10_dly), .WDATA9(GNDI), .WDATA8(WDATA8_dly), .WDATA7(GNDI), 
    .WDATA6(WDATA6_dly), .WDATA5(GNDI), .WDATA4(WDATA4_dly), .WDATA3(GNDI), 
    .WDATA2(WDATA2_dly), .WDATA1(GNDI), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_NOTIN), 
    .WE(WE_dly), .RDATA15(), .RDATA14(RDATA14), .RDATA13(), .RDATA12(RDATA12), 
    .RDATA11(), .RDATA10(RDATA10), .RDATA9(), .RDATA8(RDATA8), .RDATA7(), 
    .RDATA6(RDATA6), .RDATA5(), .RDATA4(RDATA4), .RDATA3(), .RDATA2(RDATA2), 
    .RDATA1(), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter WCLK_INVERTERIN( .I(WCLK_dly), .Z(WCLK_NOTIN));

  specify
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR8, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR8_dly);
    $setuphold (posedge RCLK, RADDR7, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR7_dly);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
    $setuphold (negedge WCLK, WADDR8, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR8_dly);
    $setuphold (negedge WCLK, WADDR7, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR7_dly);
    $setuphold (negedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (negedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (negedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (negedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (negedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (negedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (negedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (negedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (negedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (negedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (negedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (negedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (negedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (negedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (negedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (negedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (negedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
  endspecify

endmodule

module OSCInst0 ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B OSCInst0( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module smi_data_pi_7_ ( output PADDI, input smidatapi7 );
  wire   GNDI;

  BB_B_B \smi_data_pi_pad[7].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(smidatapi7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (smidatapi7 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module frame_sync_pi ( output PADDI, input frame_sync_pi );
  wire   GNDI;

  BB_B_B \frame_sync_pi_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(frame_sync_pi));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (frame_sync_pi => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk_in ( output PADDI, input clk_in );
  wire   GNDI;

  BB_B_B \clk_in_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk_in));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk_in => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module smi_data_pi_5_ ( output PADDI, input smidatapi5 );
  wire   GNDI;

  BB_B_B \smi_data_pi_pad[5].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(smidatapi5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (smidatapi5 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module smi_data_pi_6_ ( output PADDI, input smidatapi6 );
  wire   GNDI;

  BB_B_B \smi_data_pi_pad[6].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(smidatapi6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (smidatapi6 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module smi_nwe_pi ( output PADDI, input smi_nwe_pi );
  wire   GNDI;

  BB_B_B \smi_nwe_pi_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(smi_nwe_pi));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (smi_nwe_pi => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module smi_data_pi_2_ ( output PADDI, input smidatapi2 );
  wire   GNDI;

  BB_OD_B \smi_data_pi_pad[2].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(smidatapi2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (smidatapi2 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_OD_B ( input T_N, I, output O, inout B );

  BB_OD INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module smi_data_pi_1_ ( output PADDI, input smidatapi1 );
  wire   GNDI;

  BB_OD_B \smi_data_pi_pad[1].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(smidatapi1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (smidatapi1 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module smi_data_pi_4_ ( output PADDI, input smidatapi4 );
  wire   GNDI;

  BB_B_B \smi_data_pi_pad[4].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(smidatapi4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (smidatapi4 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module smi_data_pi_3_ ( output PADDI, input smidatapi3 );
  wire   GNDI;

  BB_B_B \smi_data_pi_pad[3].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(smidatapi3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (smidatapi3 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module line_sync ( input PADDO, output line_sync );
  wire   VCCI;

  BB_B_B \line_sync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(line_sync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => line_sync) = (0:0:0,0:0:0);
  endspecify

endmodule

module tlc_gclk ( input PADDO, output tlc_gclk );
  wire   VCCI;

  BB_B_B \tlc_gclk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(tlc_gclk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => tlc_gclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module tlc_sclk ( input PADDO, output tlc_sclk );
  wire   VCCI;

  BB_B_B \tlc_sclk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(tlc_sclk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => tlc_sclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module tlc_sin ( input PADDO, output tlc_sin );
  wire   VCCI;

  BB_B_B \tlc_sin_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(tlc_sin));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => tlc_sin) = (0:0:0,0:0:0);
  endspecify

endmodule

module tlc_lat ( input PADDO, output tlc_lat );
  wire   VCCI;

  BB_B_B \tlc_lat_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(tlc_lat));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => tlc_lat) = (0:0:0,0:0:0);
  endspecify

endmodule

module smi_data_pi_0_ ( output PADDI, input smidatapi0 );
  wire   GNDI;

  BB_OD_B \smi_data_pi_pad[0].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(smidatapi0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (smidatapi0 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
