vendor_name = ModelSim
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/and_module.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/or_module.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/and_module_tb.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/xor_module.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/xor_module_tb.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/or_module_tb.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/sll_module.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/srl_module.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/srl_module_tb.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/sll_module_tb.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullAdder_module.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitAdder_module.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitAdder_module_tb.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullSubstractor_module.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitSubstractor_module.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullSubstractor_module_tb.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitSubstractor_module_tb.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module_tb.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/decoder_module.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/register_in_module.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/resgister_out_module.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module_register_tb.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/testing_bits_module.sv
source_file = 1, C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/db/experimento-1.cbx.xml
design_name = top_module
instance = comp, \results[0]~output , results[0]~output, top_module, 1
instance = comp, \results[1]~output , results[1]~output, top_module, 1
instance = comp, \results[2]~output , results[2]~output, top_module, 1
instance = comp, \results[3]~output , results[3]~output, top_module, 1
instance = comp, \results[4]~output , results[4]~output, top_module, 1
instance = comp, \results[5]~output , results[5]~output, top_module, 1
instance = comp, \results[6]~output , results[6]~output, top_module, 1
instance = comp, \flags[0]~output , flags[0]~output, top_module, 1
instance = comp, \flags[1]~output , flags[1]~output, top_module, 1
instance = comp, \flags[2]~output , flags[2]~output, top_module, 1
instance = comp, \flags[3]~output , flags[3]~output, top_module, 1
instance = comp, \clk~input , clk~input, top_module, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, top_module, 1
instance = comp, \uc[2]~input , uc[2]~input, top_module, 1
instance = comp, \uc[1]~input , uc[1]~input, top_module, 1
instance = comp, \uc[0]~input , uc[0]~input, top_module, 1
instance = comp, \a[0]~input , a[0]~input, top_module, 1
instance = comp, \rst~input , rst~input, top_module, 1
instance = comp, \register_in|new_a[0] , register_in|new_a[0], top_module, 1
instance = comp, \b[0]~input , b[0]~input, top_module, 1
instance = comp, \register_in|new_b[0] , register_in|new_b[0], top_module, 1
instance = comp, \alu|adderMod|oba0|res~0 , alu|adderMod|oba0|res~0, top_module, 1
instance = comp, \a[1]~input , a[1]~input, top_module, 1
instance = comp, \register_in|new_a[1] , register_in|new_a[1], top_module, 1
instance = comp, \a[2]~input , a[2]~input, top_module, 1
instance = comp, \register_in|new_a[2] , register_in|new_a[2], top_module, 1
instance = comp, \a[3]~input , a[3]~input, top_module, 1
instance = comp, \register_in|new_a[3] , register_in|new_a[3], top_module, 1
instance = comp, \b[3]~input , b[3]~input, top_module, 1
instance = comp, \register_in|new_b[3] , register_in|new_b[3], top_module, 1
instance = comp, \b[2]~input , b[2]~input, top_module, 1
instance = comp, \register_in|new_b[2] , register_in|new_b[2], top_module, 1
instance = comp, \b[1]~input , b[1]~input, top_module, 1
instance = comp, \register_in|new_b[1] , register_in|new_b[1], top_module, 1
instance = comp, \alu|srlMod|ShiftRight0~0 , alu|srlMod|ShiftRight0~0, top_module, 1
instance = comp, \alu|andMod|result[0]~0 , alu|andMod|result[0]~0, top_module, 1
instance = comp, \alu|sllMod|ShiftLeft0~1 , alu|sllMod|ShiftLeft0~1, top_module, 1
instance = comp, \alu|orMod|result[0] , alu|orMod|result[0], top_module, 1
instance = comp, \alu|sllMod|ShiftLeft0~0 , alu|sllMod|ShiftLeft0~0, top_module, 1
instance = comp, \alu|srlMod|ShiftRight0~3 , alu|srlMod|ShiftRight0~3, top_module, 1
instance = comp, \alu|srlMod|ShiftRight0~4 , alu|srlMod|ShiftRight0~4, top_module, 1
instance = comp, \alu|Mux3~0 , alu|Mux3~0, top_module, 1
instance = comp, \alu|Mux3~1 , alu|Mux3~1, top_module, 1
instance = comp, \register_out|new_result[0] , register_out|new_result[0], top_module, 1
instance = comp, \alu|Mux2~0 , alu|Mux2~0, top_module, 1
instance = comp, \alu|srlMod|ShiftRight0~2 , alu|srlMod|ShiftRight0~2, top_module, 1
instance = comp, \alu|srlMod|ShiftRight0~1 , alu|srlMod|ShiftRight0~1, top_module, 1
instance = comp, \alu|subsMod|forloop[1].obaN|res~0 , alu|subsMod|forloop[1].obaN|res~0, top_module, 1
instance = comp, \alu|Mux2~2 , alu|Mux2~2, top_module, 1
instance = comp, \alu|sllMod|ShiftLeft0~4 , alu|sllMod|ShiftLeft0~4, top_module, 1
instance = comp, \alu|Mux2~1 , alu|Mux2~1, top_module, 1
instance = comp, \alu|Mux2~3 , alu|Mux2~3, top_module, 1
instance = comp, \register_out|new_result[1] , register_out|new_result[1], top_module, 1
instance = comp, \alu|sllMod|ShiftLeft0~3 , alu|sllMod|ShiftLeft0~3, top_module, 1
instance = comp, \alu|srlMod|ShiftRight0~5 , alu|srlMod|ShiftRight0~5, top_module, 1
instance = comp, \alu|adderMod|forloop[2].obaN|res~0 , alu|adderMod|forloop[2].obaN|res~0, top_module, 1
instance = comp, \alu|Mux1~0 , alu|Mux1~0, top_module, 1
instance = comp, \alu|sllMod|ShiftLeft0~2 , alu|sllMod|ShiftLeft0~2, top_module, 1
instance = comp, \alu|adderMod|forloop[2].obaN|res~1 , alu|adderMod|forloop[2].obaN|res~1, top_module, 1
instance = comp, \alu|subsMod|forloop[1].obaN|cout~0 , alu|subsMod|forloop[1].obaN|cout~0, top_module, 1
instance = comp, \alu|Mux1~1 , alu|Mux1~1, top_module, 1
instance = comp, \alu|Mux1~2 , alu|Mux1~2, top_module, 1
instance = comp, \register_out|new_result[2] , register_out|new_result[2], top_module, 1
instance = comp, \alu|Mux0~0 , alu|Mux0~0, top_module, 1
instance = comp, \alu|adderMod|forloop[3].obaN|res~0 , alu|adderMod|forloop[3].obaN|res~0, top_module, 1
instance = comp, \alu|subsMod|forloop[2].obaN|cout~0 , alu|subsMod|forloop[2].obaN|cout~0, top_module, 1
instance = comp, \alu|adderMod|forloop[2].obaN|cout~0 , alu|adderMod|forloop[2].obaN|cout~0, top_module, 1
instance = comp, \alu|Mux0~1 , alu|Mux0~1, top_module, 1
instance = comp, \alu|sllMod|ShiftLeft0~5 , alu|sllMod|ShiftLeft0~5, top_module, 1
instance = comp, \alu|sllMod|ShiftLeft0~6 , alu|sllMod|ShiftLeft0~6, top_module, 1
instance = comp, \alu|Mux0~2 , alu|Mux0~2, top_module, 1
instance = comp, \register_out|new_result[3] , register_out|new_result[3], top_module, 1
instance = comp, \alu|Mux7~1 , alu|Mux7~1, top_module, 1
instance = comp, \alu|srlMod|Equal0~0 , alu|srlMod|Equal0~0, top_module, 1
instance = comp, \alu|srlMod|Equal0~1 , alu|srlMod|Equal0~1, top_module, 1
instance = comp, \alu|xorMod|Equal0~0 , alu|xorMod|Equal0~0, top_module, 1
instance = comp, \alu|sllMod|Equal0~0 , alu|sllMod|Equal0~0, top_module, 1
instance = comp, \alu|Mux7~0 , alu|Mux7~0, top_module, 1
instance = comp, \alu|Mux7~3 , alu|Mux7~3, top_module, 1
instance = comp, \alu|Mux7~4 , alu|Mux7~4, top_module, 1
instance = comp, \alu|adderMod|forloop[1].obaN|res~0 , alu|adderMod|forloop[1].obaN|res~0, top_module, 1
instance = comp, \alu|adderMod|forloop[3].obaN|res~1 , alu|adderMod|forloop[3].obaN|res~1, top_module, 1
instance = comp, \alu|adderMod|forloop[3].obaN|cout~0 , alu|adderMod|forloop[3].obaN|cout~0, top_module, 1
instance = comp, \alu|Mux7~2 , alu|Mux7~2, top_module, 1
instance = comp, \alu|Mux7~5 , alu|Mux7~5, top_module, 1
instance = comp, \alu|Mux6~0 , alu|Mux6~0, top_module, 1
instance = comp, \alu|Mux5~0 , alu|Mux5~0, top_module, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, top_module, 1
