\hypertarget{struct_dac}{}\section{Dac Struct Reference}
\label{struct_dac}\index{Dac@{Dac}}


D\+AC hardware registers.  




{\ttfamily \#include $<$dac.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type}{D\+A\+C\+\_\+\+C\+T\+R\+L\+A\+\_\+\+Type}} \mbox{\hyperlink{struct_dac_a63c3df9047d43c3d162f79612079a025}{C\+T\+R\+LA}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0 (R/W 8) Control A. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___c_t_r_l_b___type}{D\+A\+C\+\_\+\+C\+T\+R\+L\+B\+\_\+\+Type}} \mbox{\hyperlink{struct_dac_a74b22a8638d8b9b2d51e81a07e768280}{C\+T\+R\+LB}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1 (R/W 8) Control B. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___e_v_c_t_r_l___type}{D\+A\+C\+\_\+\+E\+V\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_dac_aa6f45347a49f38b08fe4e2b0798acefc}{E\+V\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x2 (R/W 8) Event Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_dac_a092866123ac46d0985136e4dca2f36f4}{Reserved1}} \mbox{[}0x1\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___i_n_t_e_n_c_l_r___type}{D\+A\+C\+\_\+\+I\+N\+T\+E\+N\+C\+L\+R\+\_\+\+Type}} \mbox{\hyperlink{struct_dac_a3b4e072f5171822143662fbe6eeb2685}{I\+N\+T\+E\+N\+C\+LR}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x4 (R/W 8) Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___i_n_t_e_n_s_e_t___type}{D\+A\+C\+\_\+\+I\+N\+T\+E\+N\+S\+E\+T\+\_\+\+Type}} \mbox{\hyperlink{struct_dac_ae3ccd37e8d31bd0b94cce784de8a3700}{I\+N\+T\+E\+N\+S\+ET}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x5 (R/W 8) Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___i_n_t_f_l_a_g___type}{D\+A\+C\+\_\+\+I\+N\+T\+F\+L\+A\+G\+\_\+\+Type}} \mbox{\hyperlink{struct_dac_ab4496ba3ffab30aef60ba2dce5e689ac}{I\+N\+T\+F\+L\+AG}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x6 (R/W 8) Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_a_c___s_t_a_t_u_s___type}{D\+A\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} \mbox{\hyperlink{struct_dac_af742ee08f000b4fa73c1513eb9501e23}{S\+T\+A\+T\+US}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x7 (R/ 8) Status. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___d_a_t_a___type}{D\+A\+C\+\_\+\+D\+A\+T\+A\+\_\+\+Type}} \mbox{\hyperlink{struct_dac_a7148bbb7404231815d4954ef51204525}{D\+A\+TA}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x8 (R/W 16) Data. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_dac_a39c013121a741bab8d9442a891da19a7}{Reserved2}} \mbox{[}0x2\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___d_a_t_a_b_u_f___type}{D\+A\+C\+\_\+\+D\+A\+T\+A\+B\+U\+F\+\_\+\+Type}} \mbox{\hyperlink{struct_dac_a61da94de54928bc3cd8a54ae995d461a}{D\+A\+T\+A\+B\+UF}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0xC (R/W 16) Data Buffer. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+AC hardware registers. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_dac_a63c3df9047d43c3d162f79612079a025}\label{struct_dac_a63c3df9047d43c3d162f79612079a025}} 
\index{Dac@{Dac}!CTRLA@{CTRLA}}
\index{CTRLA@{CTRLA}!Dac@{Dac}}
\subsubsection{\texorpdfstring{CTRLA}{CTRLA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___c_t_r_l_a___type}{D\+A\+C\+\_\+\+C\+T\+R\+L\+A\+\_\+\+Type}} C\+T\+R\+LA}



Offset\+: 0x0 (R/W 8) Control A. 

\mbox{\Hypertarget{struct_dac_a74b22a8638d8b9b2d51e81a07e768280}\label{struct_dac_a74b22a8638d8b9b2d51e81a07e768280}} 
\index{Dac@{Dac}!CTRLB@{CTRLB}}
\index{CTRLB@{CTRLB}!Dac@{Dac}}
\subsubsection{\texorpdfstring{CTRLB}{CTRLB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___c_t_r_l_b___type}{D\+A\+C\+\_\+\+C\+T\+R\+L\+B\+\_\+\+Type}} C\+T\+R\+LB}



Offset\+: 0x1 (R/W 8) Control B. 

\mbox{\Hypertarget{struct_dac_a7148bbb7404231815d4954ef51204525}\label{struct_dac_a7148bbb7404231815d4954ef51204525}} 
\index{Dac@{Dac}!DATA@{DATA}}
\index{DATA@{DATA}!Dac@{Dac}}
\subsubsection{\texorpdfstring{DATA}{DATA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___d_a_t_a___type}{D\+A\+C\+\_\+\+D\+A\+T\+A\+\_\+\+Type}} D\+A\+TA}



Offset\+: 0x8 (R/W 16) Data. 

\mbox{\Hypertarget{struct_dac_a61da94de54928bc3cd8a54ae995d461a}\label{struct_dac_a61da94de54928bc3cd8a54ae995d461a}} 
\index{Dac@{Dac}!DATABUF@{DATABUF}}
\index{DATABUF@{DATABUF}!Dac@{Dac}}
\subsubsection{\texorpdfstring{DATABUF}{DATABUF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___d_a_t_a_b_u_f___type}{D\+A\+C\+\_\+\+D\+A\+T\+A\+B\+U\+F\+\_\+\+Type}} D\+A\+T\+A\+B\+UF}



Offset\+: 0xC (R/W 16) Data Buffer. 

\mbox{\Hypertarget{struct_dac_aa6f45347a49f38b08fe4e2b0798acefc}\label{struct_dac_aa6f45347a49f38b08fe4e2b0798acefc}} 
\index{Dac@{Dac}!EVCTRL@{EVCTRL}}
\index{EVCTRL@{EVCTRL}!Dac@{Dac}}
\subsubsection{\texorpdfstring{EVCTRL}{EVCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___e_v_c_t_r_l___type}{D\+A\+C\+\_\+\+E\+V\+C\+T\+R\+L\+\_\+\+Type}} E\+V\+C\+T\+RL}



Offset\+: 0x2 (R/W 8) Event Control. 

\mbox{\Hypertarget{struct_dac_a3b4e072f5171822143662fbe6eeb2685}\label{struct_dac_a3b4e072f5171822143662fbe6eeb2685}} 
\index{Dac@{Dac}!INTENCLR@{INTENCLR}}
\index{INTENCLR@{INTENCLR}!Dac@{Dac}}
\subsubsection{\texorpdfstring{INTENCLR}{INTENCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___i_n_t_e_n_c_l_r___type}{D\+A\+C\+\_\+\+I\+N\+T\+E\+N\+C\+L\+R\+\_\+\+Type}} I\+N\+T\+E\+N\+C\+LR}



Offset\+: 0x4 (R/W 8) Interrupt Enable Clear. 

\mbox{\Hypertarget{struct_dac_ae3ccd37e8d31bd0b94cce784de8a3700}\label{struct_dac_ae3ccd37e8d31bd0b94cce784de8a3700}} 
\index{Dac@{Dac}!INTENSET@{INTENSET}}
\index{INTENSET@{INTENSET}!Dac@{Dac}}
\subsubsection{\texorpdfstring{INTENSET}{INTENSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___i_n_t_e_n_s_e_t___type}{D\+A\+C\+\_\+\+I\+N\+T\+E\+N\+S\+E\+T\+\_\+\+Type}} I\+N\+T\+E\+N\+S\+ET}



Offset\+: 0x5 (R/W 8) Interrupt Enable Set. 

\mbox{\Hypertarget{struct_dac_ab4496ba3ffab30aef60ba2dce5e689ac}\label{struct_dac_ab4496ba3ffab30aef60ba2dce5e689ac}} 
\index{Dac@{Dac}!INTFLAG@{INTFLAG}}
\index{INTFLAG@{INTFLAG}!Dac@{Dac}}
\subsubsection{\texorpdfstring{INTFLAG}{INTFLAG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_a_c___i_n_t_f_l_a_g___type}{D\+A\+C\+\_\+\+I\+N\+T\+F\+L\+A\+G\+\_\+\+Type}} I\+N\+T\+F\+L\+AG}



Offset\+: 0x6 (R/W 8) Interrupt Flag Status and Clear. 

\mbox{\Hypertarget{struct_dac_a092866123ac46d0985136e4dca2f36f4}\label{struct_dac_a092866123ac46d0985136e4dca2f36f4}} 
\index{Dac@{Dac}!Reserved1@{Reserved1}}
\index{Reserved1@{Reserved1}!Dac@{Dac}}
\subsubsection{\texorpdfstring{Reserved1}{Reserved1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved1\mbox{[}0x1\mbox{]}}

\mbox{\Hypertarget{struct_dac_a39c013121a741bab8d9442a891da19a7}\label{struct_dac_a39c013121a741bab8d9442a891da19a7}} 
\index{Dac@{Dac}!Reserved2@{Reserved2}}
\index{Reserved2@{Reserved2}!Dac@{Dac}}
\subsubsection{\texorpdfstring{Reserved2}{Reserved2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved2\mbox{[}0x2\mbox{]}}

\mbox{\Hypertarget{struct_dac_af742ee08f000b4fa73c1513eb9501e23}\label{struct_dac_af742ee08f000b4fa73c1513eb9501e23}} 
\index{Dac@{Dac}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!Dac@{Dac}}
\subsubsection{\texorpdfstring{STATUS}{STATUS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_a_c___s_t_a_t_u_s___type}{D\+A\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} S\+T\+A\+T\+US}



Offset\+: 0x7 (R/ 8) Status. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2dac_8h}{dac.\+h}}\end{DoxyCompactItemize}
