{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670492598361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670492598362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 12:43:17 2022 " "Processing started: Thu Dec 08 12:43:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670492598362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670492598362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RS_232 -c RS_232 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RS_232 -c RS_232" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670492598362 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670492600191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transmitter " "Found entity 1: Transmitter" {  } { { "Transmitter.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/Transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670492600916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670492600916 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "package RS_232.v(40) " "Verilog HDL Declaration warning at RS_232.v(40): \"package\" is SystemVerilog-2005 keyword" {  } { { "RS_232.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/RS_232.v" 40 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1670492600932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_232.v 1 1 " "Found 1 design units, including 1 entities, in source file rs_232.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS_232 " "Found entity 1: RS_232" {  } { { "RS_232.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/RS_232.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670492600933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670492600933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_memory " "Found entity 1: Data_memory" {  } { { "Data_memory.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/Data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670492600936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670492600936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coder_rs_232.v 1 1 " "Found 1 design units, including 1 entities, in source file coder_rs_232.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coder_RS_232 " "Found entity 1: Coder_RS_232" {  } { { "Coder_RS_232.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/Coder_RS_232.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670492600953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670492600953 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Transmitter Transmitter.v(16) " "Verilog HDL Parameter Declaration warning at Transmitter.v(16): Parameter Declaration in module \"Transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Transmitter.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/Transmitter.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1670492600955 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Transmitter Transmitter.v(19) " "Verilog HDL Parameter Declaration warning at Transmitter.v(19): Parameter Declaration in module \"Transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Transmitter.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/Transmitter.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1670492600955 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Transmitter Transmitter.v(20) " "Verilog HDL Parameter Declaration warning at Transmitter.v(20): Parameter Declaration in module \"Transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Transmitter.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/Transmitter.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1670492600955 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Transmitter Transmitter.v(21) " "Verilog HDL Parameter Declaration warning at Transmitter.v(21): Parameter Declaration in module \"Transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Transmitter.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/Transmitter.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1670492600955 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Transmitter Transmitter.v(22) " "Verilog HDL Parameter Declaration warning at Transmitter.v(22): Parameter Declaration in module \"Transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Transmitter.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/Transmitter.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1670492600955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RS_232 " "Elaborating entity \"RS_232\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670492601119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RS_232.v(110) " "Verilog HDL assignment warning at RS_232.v(110): truncated value with size 32 to match size of target (4)" {  } { { "RS_232.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/RS_232.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670492601174 "|RS_232"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RS_232.v(126) " "Verilog HDL assignment warning at RS_232.v(126): truncated value with size 32 to match size of target (4)" {  } { { "RS_232.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/RS_232.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670492601175 "|RS_232"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmitter Transmitter:T " "Elaborating entity \"Transmitter\" for hierarchy \"Transmitter:T\"" {  } { { "RS_232.v" "T" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/RS_232.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670492601207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(96) " "Verilog HDL assignment warning at Transmitter.v(96): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/Transmitter.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670492601236 "|RS_232|Transmitter:T"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Coder_RS_232 Coder_RS_232:CD " "Elaborating entity \"Coder_RS_232\" for hierarchy \"Coder_RS_232:CD\"" {  } { { "RS_232.v" "CD" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/RS_232.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670492601239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_memory Data_memory:DM " "Elaborating entity \"Data_memory\" for hierarchy \"Data_memory:DM\"" {  } { { "RS_232.v" "DM" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/RS_232.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670492601271 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 15 Data_memory.v(10) " "Verilog HDL warning at Data_memory.v(10): number of words (6) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "Data_memory.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/Data_memory.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1670492601345 "|RS_232|Data_memory:DM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 Data_memory.v(8) " "Net \"RAM.data_a\" at Data_memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Data_memory.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/Data_memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1670492601345 "|RS_232|Data_memory:DM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 Data_memory.v(8) " "Net \"RAM.waddr_a\" at Data_memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Data_memory.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/Data_memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1670492601345 "|RS_232|Data_memory:DM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 Data_memory.v(8) " "Net \"RAM.we_a\" at Data_memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Data_memory.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/Data_memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1670492601345 "|RS_232|Data_memory:DM"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Data_memory:DM\|RAM " "RAM logic \"Data_memory:DM\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "Data_memory.v" "RAM" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/Data_memory.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1670492602404 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1670492602404 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/db/RS_232.ram0_Data_memory_b537f311.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/db/RS_232.ram0_Data_memory_b537f311.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1670492602448 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RS_232.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/RS_232.v" 53 -1 0 } } { "Transmitter.v" "" { Text "D:/Users/angol/Documents/Work/RS_232/Verilog (Quartus)/Transmitter.v" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1670492603163 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1670492603164 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1670492603818 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670492604683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670492604683 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670492605383 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670492605383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670492605383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670492605383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670492605405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 12:43:25 2022 " "Processing ended: Thu Dec 08 12:43:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670492605405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670492605405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670492605405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670492605405 ""}
