

================================================================
== Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12'
================================================================
* Date:           Wed Jan 17 08:24:13 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.278 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5122|     5122|  51.220 us|  51.220 us|  5122|  5122|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12  |     5120|     5120|         2|          1|          1|  5120|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten32 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_14 = alloca i32 1"   --->   Operation 8 'alloca' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten46 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten46"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %i_14"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten32"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.27>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten46_load = load i13 %indvar_flatten46" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 16 'load' 'indvar_flatten46_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.90ns)   --->   "%icmp_ln697 = icmp_eq  i13 %indvar_flatten46_load, i13 5120" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 18 'icmp' 'icmp_ln697' <Predicate = true> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.53ns)   --->   "%add_ln697_1 = add i13 %indvar_flatten46_load, i13 1" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 19 'add' 'add_ln697_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln697 = br i1 %icmp_ln697, void %.preheader2, void %.lr.ph49.preheader.exitStub" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 20 'br' 'br_ln697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [DynMap/DynMap_4HLS.cpp:699]   --->   Operation 21 'load' 'k_load' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten32_load = load i10 %indvar_flatten32" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 23 'load' 'indvar_flatten32_load' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_14_load = load i5 %i_14" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 24 'load' 'i_14_load' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.02ns)   --->   "%add_ln697 = add i5 %i_14_load, i5 1" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 25 'add' 'add_ln697' <Predicate = (!icmp_ln697)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.94ns)   --->   "%icmp_ln698 = icmp_eq  i10 %indvar_flatten32_load, i10 256" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 26 'icmp' 'icmp_ln698' <Predicate = (!icmp_ln697)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.97ns)   --->   "%select_ln697 = select i1 %icmp_ln698, i5 0, i5 %j_load" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 27 'select' 'select_ln697' <Predicate = (!icmp_ln697)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%select_ln697_1 = select i1 %icmp_ln698, i5 %add_ln697, i5 %i_14_load" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 28 'select' 'select_ln697_1' <Predicate = (!icmp_ln697)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln697_1, i4 0" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln697)   --->   "%xor_ln697 = xor i1 %icmp_ln698, i1 1" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 30 'xor' 'xor_ln697' <Predicate = (!icmp_ln697)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns)   --->   "%icmp_ln699 = icmp_eq  i5 %k_load, i5 16" [DynMap/DynMap_4HLS.cpp:699]   --->   Operation 31 'icmp' 'icmp_ln699' <Predicate = (!icmp_ln697)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln697 = and i1 %icmp_ln699, i1 %xor_ln697" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 32 'and' 'and_ln697' <Predicate = (!icmp_ln697)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.02ns)   --->   "%add_ln698 = add i5 %select_ln697, i5 1" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 33 'add' 'add_ln698' <Predicate = (!icmp_ln697)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln698)   --->   "%or_ln698 = or i1 %and_ln697, i1 %icmp_ln698" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 34 'or' 'or_ln698' <Predicate = (!icmp_ln697)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln698 = select i1 %or_ln698, i5 0, i5 %k_load" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 35 'select' 'select_ln698' <Predicate = (!icmp_ln697)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%select_ln698_1 = select i1 %and_ln697, i5 %add_ln698, i5 %select_ln697" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 36 'select' 'select_ln698_1' <Predicate = (!icmp_ln697)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i5 %select_ln698_1" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 37 'zext' 'zext_ln700' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.36ns)   --->   "%add_ln700 = add i9 %tmp_s, i9 %zext_ln700" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 38 'add' 'add_ln700' <Predicate = (!icmp_ln697)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.02ns)   --->   "%add_ln699 = add i5 %select_ln698, i5 1" [DynMap/DynMap_4HLS.cpp:699]   --->   Operation 39 'add' 'add_ln699' <Predicate = (!icmp_ln697)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.41ns)   --->   "%add_ln698_1 = add i10 %indvar_flatten32_load, i10 1" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 40 'add' 'add_ln698_1' <Predicate = (!icmp_ln697)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.99ns)   --->   "%select_ln698_2 = select i1 %icmp_ln698, i10 1, i10 %add_ln698_1" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 41 'select' 'select_ln698_2' <Predicate = (!icmp_ln697)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.29ns)   --->   "%store_ln697 = store i13 %add_ln697_1, i13 %indvar_flatten46" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 42 'store' 'store_ln697' <Predicate = (!icmp_ln697)> <Delay = 1.29>
ST_2 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln697 = store i5 %select_ln697_1, i5 %i_14" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 43 'store' 'store_ln697' <Predicate = (!icmp_ln697)> <Delay = 1.29>
ST_2 : Operation 44 [1/1] (1.29ns)   --->   "%store_ln698 = store i10 %select_ln698_2, i10 %indvar_flatten32" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 44 'store' 'store_ln698' <Predicate = (!icmp_ln697)> <Delay = 1.29>
ST_2 : Operation 45 [1/1] (1.29ns)   --->   "%store_ln698 = store i5 %select_ln698_1, i5 %j" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 45 'store' 'store_ln698' <Predicate = (!icmp_ln697)> <Delay = 1.29>
ST_2 : Operation 46 [1/1] (1.29ns)   --->   "%store_ln699 = store i5 %add_ln699, i5 %k" [DynMap/DynMap_4HLS.cpp:699]   --->   Operation 46 'store' 'store_ln699' <Predicate = (!icmp_ln697)> <Delay = 1.29>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln697)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5120, i64 5120, i64 5120"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_698_11_VITIS_LOOP_699_12_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_28_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %add_ln700, i4 0" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 51 'bitconcatenate' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i5 %select_ln698" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 53 'zext' 'zext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.53ns)   --->   "%add_ln700_1 = add i13 %tmp_28_cast, i13 %zext_ln700_1" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 54 'add' 'add_ln700_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i13 %add_ln700_1" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 55 'zext' 'zext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_occupy_addr = getelementptr i1 %placement_dynamic_bypass_occupy, i64 0, i64 %zext_ln700_2" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 56 'getelementptr' 'placement_dynamic_bypass_occupy_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln699 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [DynMap/DynMap_4HLS.cpp:699]   --->   Operation 57 'specloopname' 'specloopname_ln699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.77ns)   --->   "%store_ln700 = store i1 0, i13 %placement_dynamic_bypass_occupy_addr" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 58 'store' 'store_ln700' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5120> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ placement_dynamic_bypass_occupy]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                                    (alloca           ) [ 0110]
j                                    (alloca           ) [ 0110]
indvar_flatten32                     (alloca           ) [ 0110]
i_14                                 (alloca           ) [ 0110]
indvar_flatten46                     (alloca           ) [ 0110]
store_ln0                            (store            ) [ 0000]
store_ln0                            (store            ) [ 0000]
store_ln0                            (store            ) [ 0000]
store_ln0                            (store            ) [ 0000]
store_ln0                            (store            ) [ 0000]
br_ln0                               (br               ) [ 0000]
indvar_flatten46_load                (load             ) [ 0000]
specpipeline_ln0                     (specpipeline     ) [ 0000]
icmp_ln697                           (icmp             ) [ 0110]
add_ln697_1                          (add              ) [ 0000]
br_ln697                             (br               ) [ 0000]
k_load                               (load             ) [ 0000]
j_load                               (load             ) [ 0000]
indvar_flatten32_load                (load             ) [ 0000]
i_14_load                            (load             ) [ 0000]
add_ln697                            (add              ) [ 0000]
icmp_ln698                           (icmp             ) [ 0000]
select_ln697                         (select           ) [ 0000]
select_ln697_1                       (select           ) [ 0000]
tmp_s                                (bitconcatenate   ) [ 0000]
xor_ln697                            (xor              ) [ 0000]
icmp_ln699                           (icmp             ) [ 0000]
and_ln697                            (and              ) [ 0000]
add_ln698                            (add              ) [ 0000]
or_ln698                             (or               ) [ 0000]
select_ln698                         (select           ) [ 0101]
select_ln698_1                       (select           ) [ 0000]
zext_ln700                           (zext             ) [ 0000]
add_ln700                            (add              ) [ 0101]
add_ln699                            (add              ) [ 0000]
add_ln698_1                          (add              ) [ 0000]
select_ln698_2                       (select           ) [ 0000]
store_ln697                          (store            ) [ 0000]
store_ln697                          (store            ) [ 0000]
store_ln698                          (store            ) [ 0000]
store_ln698                          (store            ) [ 0000]
store_ln699                          (store            ) [ 0000]
specloopname_ln0                     (specloopname     ) [ 0000]
empty                                (speclooptripcount) [ 0000]
specpipeline_ln0                     (specpipeline     ) [ 0000]
specloopname_ln0                     (specloopname     ) [ 0000]
tmp_28_cast                          (bitconcatenate   ) [ 0000]
specpipeline_ln0                     (specpipeline     ) [ 0000]
zext_ln700_1                         (zext             ) [ 0000]
add_ln700_1                          (add              ) [ 0000]
zext_ln700_2                         (zext             ) [ 0000]
placement_dynamic_bypass_occupy_addr (getelementptr    ) [ 0000]
specloopname_ln699                   (specloopname     ) [ 0000]
store_ln700                          (store            ) [ 0000]
br_ln0                               (br               ) [ 0000]
ret_ln0                              (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="placement_dynamic_bypass_occupy">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_bypass_occupy"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_698_11_VITIS_LOOP_699_12_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="k_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten32_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten32/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_14_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_14/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten46_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten46/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="placement_dynamic_bypass_occupy_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="13" slack="0"/>
<pin id="78" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_bypass_occupy_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln700_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="13" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln700/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="13" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln0_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="5" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="10" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="5" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="indvar_flatten46_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="13" slack="1"/>
<pin id="115" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten46_load/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln697_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="13" slack="0"/>
<pin id="118" dir="0" index="1" bw="13" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln697/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln697_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="13" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln697_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="k_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="1"/>
<pin id="130" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="j_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="1"/>
<pin id="133" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten32_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="1"/>
<pin id="136" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten32_load/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_14_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14_load/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln697_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln697/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln698_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="10" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln698/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln697_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln697/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="select_ln697_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="5" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln697_1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="xor_ln697_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln697/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln699_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln699/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="and_ln697_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln697/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln698_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln698/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="or_ln698_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln698/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln698_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln698/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln698_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln698_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln700_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln700_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="5" slack="0"/>
<pin id="229" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln699_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln699/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln698_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln698_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln698_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln698_2/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln697_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="13" slack="0"/>
<pin id="254" dir="0" index="1" bw="13" slack="1"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln697/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln697_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="5" slack="1"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln697/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln698_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="0" index="1" bw="10" slack="1"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln698/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln698_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="1"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln698/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln699_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="5" slack="1"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln699/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_28_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="13" slack="0"/>
<pin id="279" dir="0" index="1" bw="9" slack="1"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28_cast/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln700_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="1"/>
<pin id="286" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_1/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln700_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="13" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln700_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="13" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_2/3 "/>
</bind>
</comp>

<comp id="298" class="1005" name="k_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="305" class="1005" name="j_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="312" class="1005" name="indvar_flatten32_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="0"/>
<pin id="314" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten32 "/>
</bind>
</comp>

<comp id="319" class="1005" name="i_14_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="326" class="1005" name="indvar_flatten46_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="13" slack="0"/>
<pin id="328" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten46 "/>
</bind>
</comp>

<comp id="336" class="1005" name="select_ln698_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="1"/>
<pin id="338" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln698 "/>
</bind>
</comp>

<comp id="341" class="1005" name="add_ln700_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="1"/>
<pin id="343" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="48" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="52" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="113" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="134" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="131" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="146" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="140" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="137" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="160" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="146" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="128" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="176" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="152" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="188" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="146" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="128" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="188" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="194" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="152" pin="3"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="168" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="206" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="134" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="146" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="238" pin="2"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="122" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="160" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="244" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="214" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="232" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="291"><net_src comp="277" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="301"><net_src comp="54" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="308"><net_src comp="58" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="315"><net_src comp="62" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="322"><net_src comp="66" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="329"><net_src comp="70" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="339"><net_src comp="206" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="344"><net_src comp="226" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="277" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: placement_dynamic_bypass_occupy | {3 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln697 : 1
		add_ln697_1 : 1
		br_ln697 : 2
		add_ln697 : 1
		icmp_ln698 : 1
		select_ln697 : 2
		select_ln697_1 : 2
		tmp_s : 3
		xor_ln697 : 2
		icmp_ln699 : 1
		and_ln697 : 2
		add_ln698 : 3
		or_ln698 : 2
		select_ln698 : 2
		select_ln698_1 : 2
		zext_ln700 : 3
		add_ln700 : 4
		add_ln699 : 3
		add_ln698_1 : 1
		select_ln698_2 : 2
		store_ln697 : 2
		store_ln697 : 3
		store_ln698 : 3
		store_ln698 : 3
		store_ln699 : 4
	State 3
		add_ln700_1 : 1
		zext_ln700_2 : 2
		placement_dynamic_bypass_occupy_addr : 3
		store_ln700 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln697_1_fu_122  |    0    |    13   |
|          |    add_ln697_fu_140   |    0    |    7    |
|          |    add_ln698_fu_194   |    0    |    7    |
|    add   |    add_ln700_fu_226   |    0    |    9    |
|          |    add_ln699_fu_232   |    0    |    7    |
|          |   add_ln698_1_fu_238  |    0    |    10   |
|          |   add_ln700_1_fu_287  |    0    |    13   |
|----------|-----------------------|---------|---------|
|          |  select_ln697_fu_152  |    0    |    5    |
|          | select_ln697_1_fu_160 |    0    |    5    |
|  select  |  select_ln698_fu_206  |    0    |    5    |
|          | select_ln698_1_fu_214 |    0    |    5    |
|          | select_ln698_2_fu_244 |    0    |    10   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln697_fu_116   |    0    |    5    |
|   icmp   |   icmp_ln698_fu_146   |    0    |    5    |
|          |   icmp_ln699_fu_182   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln697_fu_176   |    0    |    1    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln697_fu_188   |    0    |    1    |
|----------|-----------------------|---------|---------|
|    or    |    or_ln698_fu_200    |    0    |    1    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_168     |    0    |    0    |
|          |   tmp_28_cast_fu_277  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln700_fu_222   |    0    |    0    |
|   zext   |  zext_ln700_1_fu_284  |    0    |    0    |
|          |  zext_ln700_2_fu_293  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   111   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln700_reg_341   |    9   |
|      i_14_reg_319      |    5   |
|indvar_flatten32_reg_312|   10   |
|indvar_flatten46_reg_326|   13   |
|        j_reg_305       |    5   |
|        k_reg_298       |    5   |
|  select_ln698_reg_336  |    5   |
+------------------------+--------+
|          Total         |   52   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   111  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   52   |    -   |
+-----------+--------+--------+
|   Total   |   52   |   111  |
+-----------+--------+--------+
