module TestSinglePortBlockRam (
    clk: input clock,
    rst: input reset,
) {
    inst port: BramPort #( COL_WIDTH: 8, NUM_COL: 4, ADDR_WIDTH: 32 );
    inst ram: SinglePortBlockRam #(
        COL_WIDTH: 8   ,
        NUM_COL  : 4   ,
        RAM_DEPTH: 1024,
    ) (
        clk   ,
        rst   ,
        port  ,
    );
}

#[test(test_sp_bram, TestSinglePortBlockRam)]
include (cocotb, "../../tb/sp_bram.py");
