=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (2, 4, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 115 --> 11 (28 --> 2, 84 --> 6, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 14.375 --> 1.375 (14 --> 1, 21 --> 1.5, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (3, 2, 2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 6 (44 --> 2, 22 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 8.625 --> 0.75 (14.6667 --> 0.666667, 11 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 61 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (3, 4, 7, 7, 2, 3, 5, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1227 --> 55 (140 --> 2, 210 --> 6, 426 --> 14, 432 --> 14, 2 --> 2, 6 --> 6, 10 --> 10, 1 --> 1 )
[LOG] Average clause size reduction: 38.3438 --> 1.71875 (46.6667 --> 0.666667, 52.5 --> 1.5, 60.8571 --> 2, 61.7143 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 3, 5, 3, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 552 --> 22 (108 --> 3, 108 --> 4, 220 --> 8, 112 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 30.6667 --> 1.22222 (36 --> 1, 36 --> 1.33333, 44 --> 1.6, 37.3333 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 52 new AND gates.
[LOG] Size before ABC: 93 AND gates.
[LOG] Size after ABC: 50 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 35 (2, 4, 2, 9, 2, 5, 1, 1, 1, 6, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 2068 --> 63 (112 --> 1, 336 --> 5, 113 --> 1, 912 --> 24, 110 --> 1, 464 --> 10, 1 --> 1, 1 --> 1, 1 --> 1, 16 --> 16, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 59.0857 --> 1.8 (56 --> 0.5, 84 --> 1.25, 56.5 --> 0.5, 101.333 --> 2.66667, 55 --> 0.5, 92.8 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2.66667 --> 2.66667, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 169 12 2 1 151
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 60 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 29 (3, 4, 6, 2, 3, 2, 2, 3, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1233 --> 39 (172 --> 2, 258 --> 6, 435 --> 14, 88 --> 1, 178 --> 3, 90 --> 1, 2 --> 2, 6 --> 6, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 42.5172 --> 1.34483 (57.3333 --> 0.666667, 64.5 --> 1.5, 72.5 --> 2.33333, 44 --> 0.5, 59.3333 --> 1, 45 --> 0.5, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 62 new AND gates.
[LOG] Size before ABC: 115 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 36 (2, 6, 3, 3, 2, 4, 2, 3, 1, 1, 1, 2, 1, 3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2674 --> 51 (154 --> 1, 770 --> 11, 310 --> 3, 312 --> 5, 157 --> 1, 474 --> 7, 159 --> 1, 320 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5, 1 --> 1, 7 --> 7, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 74.2778 --> 1.41667 (77 --> 0.5, 128.333 --> 1.83333, 103.333 --> 1, 104 --> 1.66667, 78.5 --> 0.5, 118.5 --> 1.75, 79.5 --> 0.5, 106.667 --> 1.33333, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 2.33333 --> 2.33333, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 199
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 31 (2, 3, 2, 2, 2, 5, 4, 2, 1, 1, 1, 1, 1, 2, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1704 --> 31 (118 --> 1, 236 --> 3, 119 --> 1, 120 --> 1, 121 --> 1, 488 --> 8, 369 --> 6, 124 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 54.9677 --> 1 (59 --> 0.5, 78.6667 --> 1, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 97.6 --> 1.6, 92.25 --> 1.5, 62 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 152 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 51 (3, 7, 2, 8, 2, 5, 2, 3, 4, 2, 1, 1, 1, 1, 1, 4, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5583 --> 85 (392 --> 6, 1176 --> 16, 192 --> 1, 1386 --> 20, 199 --> 1, 800 --> 10, 201 --> 1, 404 --> 3, 609 --> 6, 204 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 10 --> 10, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 109.471 --> 1.66667 (130.667 --> 2, 168 --> 2.28571, 96 --> 0.5, 173.25 --> 2.5, 99.5 --> 0.5, 160 --> 2, 100.5 --> 0.5, 134.667 --> 1, 152.25 --> 1.5, 102 --> 0.5, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 282 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 58 (3, 3, 5, 4, 2, 3, 5, 6, 5, 3, 2, 2, 1, 3, 1, 2, 3, 2, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 4426 --> 77 (300 --> 2, 300 --> 4, 604 --> 7, 456 --> 5, 153 --> 1, 308 --> 2, 620 --> 10, 755 --> 9, 588 --> 9, 316 --> 2, 2 --> 2, 4 --> 4, 1 --> 1, 5 --> 5, 1 --> 1, 2 --> 2, 6 --> 6, 2 --> 2, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 76.3103 --> 1.32759 (100 --> 0.666667, 100 --> 1.33333, 120.8 --> 1.4, 114 --> 1.25, 76.5 --> 0.5, 102.667 --> 0.666667, 124 --> 2, 125.833 --> 1.5, 117.6 --> 1.8, 105.333 --> 0.666667, 1 --> 1, 2 --> 2, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 194 AND gates.
[LOG] Size after ABC: 90 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 71 (3, 4, 5, 6, 5, 5, 3, 3, 3, 2, 3, 6, 2, 3, 1, 4, 2, 4, 1, 1, 1, 1, 2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 8765 --> 123 (476 --> 2, 714 --> 6, 956 --> 8, 1200 --> 14, 964 --> 10, 968 --> 10, 486 --> 4, 488 --> 4, 490 --> 4, 246 --> 1, 494 --> 5, 1240 --> 12, 2 --> 2, 6 --> 6, 1 --> 1, 10 --> 10, 4 --> 4, 10 --> 10, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5, 1 --> 1 )
[LOG] Average clause size reduction: 123.451 --> 1.73239 (158.667 --> 0.666667, 178.5 --> 1.5, 191.2 --> 1.6, 200 --> 2.33333, 192.8 --> 2, 193.6 --> 2, 162 --> 1.33333, 162.667 --> 1.33333, 163.333 --> 1.33333, 123 --> 0.5, 164.667 --> 1.66667, 206.667 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2.5 --> 2.5, 2 --> 2, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 341 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 124 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 70 (4, 5, 3, 6, 10, 5, 3, 4, 2, 3, 3, 3, 3, 1, 2, 2, 1, 2, 1, 1, 1, 2, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7177 --> 103 (546 --> 3, 728 --> 9, 366 --> 2, 920 --> 12, 1620 --> 27, 704 --> 7, 374 --> 6, 564 --> 5, 189 --> 1, 380 --> 3, 382 --> 6, 384 --> 2, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 102.529 --> 1.47143 (136.5 --> 0.75, 145.6 --> 1.8, 122 --> 0.666667, 153.333 --> 2, 162 --> 2.7, 140.8 --> 1.4, 124.667 --> 2, 141 --> 1.25, 94.5 --> 0.5, 126.667 --> 1, 127.333 --> 2, 128 --> 0.666667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 216 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 72 (3, 2, 4, 4, 4, 4, 4, 4, 5, 2, 3, 4, 5, 5, 2, 1, 1, 1, 1, 3, 1, 1, 2, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11187 --> 111 (560 --> 3, 280 --> 1, 843 --> 5, 846 --> 7, 849 --> 7, 852 --> 6, 855 --> 7, 858 --> 7, 1148 --> 13, 288 --> 1, 578 --> 3, 870 --> 5, 1164 --> 7, 1168 --> 11, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 6 --> 6, 1 --> 1, 1 --> 1, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 155.375 --> 1.54167 (186.667 --> 1, 140 --> 0.5, 210.75 --> 1.25, 211.5 --> 1.75, 212.25 --> 1.75, 213 --> 1.5, 213.75 --> 1.75, 214.5 --> 1.75, 229.6 --> 2.6, 144 --> 0.5, 192.667 --> 1, 217.5 --> 1.25, 232.8 --> 1.4, 233.6 --> 2.2, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 367
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 148 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 78 (2, 5, 4, 4, 4, 5, 3, 6, 8, 4, 2, 4, 2, 2, 1, 1, 2, 3, 1, 2, 2, 2, 2, 2, 1, 2, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 9009 --> 101 (214 --> 1, 856 --> 11, 645 --> 4, 648 --> 5, 651 --> 6, 872 --> 6, 438 --> 3, 1100 --> 11, 1547 --> 17, 666 --> 4, 223 --> 1, 672 --> 4, 225 --> 1, 226 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 5 --> 5, 1 --> 1, 2 --> 2, 3 --> 3, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 115.5 --> 1.29487 (107 --> 0.5, 171.2 --> 2.2, 161.25 --> 1, 162 --> 1.25, 162.75 --> 1.5, 174.4 --> 1.2, 146 --> 1, 183.333 --> 1.83333, 193.375 --> 2.125, 166.5 --> 1, 111.5 --> 0.5, 168 --> 1, 112.5 --> 0.5, 113 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 259 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 99 (3, 4, 3, 4, 7, 4, 2, 7, 3, 4, 3, 3, 10, 3, 4, 5, 2, 1, 1, 1, 4, 1, 1, 4, 2, 1, 1, 1, 6, 2, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 17491 --> 173 (644 --> 4, 966 --> 6, 646 --> 3, 972 --> 6, 1950 --> 16, 978 --> 7, 327 --> 1, 1968 --> 15, 658 --> 5, 990 --> 7, 662 --> 5, 664 --> 3, 2997 --> 22, 668 --> 5, 1005 --> 6, 1344 --> 10, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8, 1 --> 1, 1 --> 1, 8 --> 8, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 12 --> 12, 5 --> 5, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 176.677 --> 1.74747 (214.667 --> 1.33333, 241.5 --> 1.5, 215.333 --> 1, 243 --> 1.5, 278.571 --> 2.28571, 244.5 --> 1.75, 163.5 --> 0.5, 281.143 --> 2.14286, 219.333 --> 1.66667, 247.5 --> 1.75, 220.667 --> 1.66667, 221.333 --> 1, 299.7 --> 2.2, 222.667 --> 1.66667, 251.25 --> 1.5, 268.8 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2.5 --> 2.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 181 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 106 (4, 5, 2, 8, 2, 4, 4, 5, 11, 7, 2, 4, 4, 4, 6, 2, 3, 4, 1, 2, 1, 2, 1, 2, 2, 4, 1, 2, 1, 2, 3, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 14667 --> 174 (738 --> 3, 984 --> 8, 247 --> 1, 1736 --> 19, 249 --> 1, 750 --> 7, 753 --> 5, 1008 --> 6, 2530 --> 32, 1524 --> 17, 255 --> 1, 750 --> 4, 771 --> 5, 774 --> 7, 1295 --> 14, 260 --> 1, 3 --> 3, 8 --> 8, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 9 --> 9, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 5 --> 5, 1 --> 1 )
[LOG] Average clause size reduction: 138.368 --> 1.64151 (184.5 --> 0.75, 196.8 --> 1.6, 123.5 --> 0.5, 217 --> 2.375, 124.5 --> 0.5, 187.5 --> 1.75, 188.25 --> 1.25, 201.6 --> 1.2, 230 --> 2.90909, 217.714 --> 2.42857, 127.5 --> 0.5, 187.5 --> 1, 192.75 --> 1.25, 193.5 --> 1.75, 215.833 --> 2.33333, 130 --> 0.5, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.25 --> 2.25, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 152 new AND gates.
[LOG] Size before ABC: 307 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 105 (3, 2, 4, 2, 2, 4, 2, 6, 7, 3, 2, 3, 6, 3, 10, 5, 4, 2, 2, 1, 1, 1, 1, 2, 1, 1, 5, 2, 1, 1, 1, 1, 9, 1, 3, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19450 --> 184 (728 --> 4, 364 --> 1, 1095 --> 5, 366 --> 1, 367 --> 1, 1104 --> 7, 369 --> 2, 1850 --> 13, 2226 --> 16, 744 --> 5, 373 --> 2, 748 --> 5, 1875 --> 10, 752 --> 4, 3393 --> 23, 1512 --> 10, 1137 --> 7, 380 --> 1, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 4 --> 4, 2 --> 2, 1 --> 1, 10 --> 10, 5 --> 5, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 23 --> 23, 1 --> 1, 7 --> 7, 1 --> 1 )
[LOG] Average clause size reduction: 185.238 --> 1.75238 (242.667 --> 1.33333, 182 --> 0.5, 273.75 --> 1.25, 183 --> 0.5, 183.5 --> 0.5, 276 --> 1.75, 184.5 --> 1, 308.333 --> 2.16667, 318 --> 2.28571, 248 --> 1.66667, 186.5 --> 1, 249.333 --> 1.66667, 312.5 --> 1.66667, 250.667 --> 1.33333, 339.3 --> 2.3, 302.4 --> 2, 284.25 --> 1.75, 190 --> 0.5, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2.5 --> 2.5, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2.55556 --> 2.55556, 1 --> 1, 2.33333 --> 2.33333, 1 --> 1 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 479
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 203 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 96 (3, 5, 4, 3, 4, 4, 2, 4, 2, 5, 3, 2, 3, 5, 7, 4, 3, 2, 2, 4, 1, 1, 2, 1, 1, 1, 1, 1, 2, 1, 2, 4, 2, 2, 2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 13450 --> 127 (556 --> 2, 1112 --> 8, 837 --> 7, 560 --> 3, 843 --> 4, 846 --> 7, 278 --> 1, 852 --> 6, 285 --> 1, 1144 --> 11, 574 --> 2, 282 --> 1, 578 --> 2, 1160 --> 10, 1746 --> 14, 876 --> 4, 586 --> 2, 294 --> 1, 2 --> 2, 8 --> 8, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 10 --> 10, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 140.104 --> 1.32292 (185.333 --> 0.666667, 222.4 --> 1.6, 209.25 --> 1.75, 186.667 --> 1, 210.75 --> 1, 211.5 --> 1.75, 139 --> 0.5, 213 --> 1.5, 142.5 --> 0.5, 228.8 --> 2.2, 191.333 --> 0.666667, 141 --> 0.5, 192.667 --> 0.666667, 232 --> 2, 249.429 --> 2, 219 --> 1, 195.333 --> 0.666667, 147 --> 0.5, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 326 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/1 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 102 (2, 2, 3, 2, 2, 3, 6, 5, 3, 8, 5, 2, 6, 2, 2, 3, 3, 4, 4, 4, 1, 1, 2, 1, 1, 1, 5, 1, 2, 1, 4, 1, 1, 1, 1, 2, 1, 2, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 21231 --> 162 (406 --> 1, 406 --> 2, 814 --> 4, 408 --> 1, 409 --> 1, 820 --> 3, 2055 --> 12, 1648 --> 8, 826 --> 4, 2898 --> 19, 1660 --> 9, 416 --> 2, 2085 --> 10, 418 --> 1, 419 --> 1, 840 --> 5, 842 --> 4, 1266 --> 7, 1269 --> 6, 1272 --> 8, 1 --> 1, 2 --> 2, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 12 --> 12, 1 --> 1, 4 --> 4, 1 --> 1, 9 --> 9, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5, 1 --> 1, 4 --> 4, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 208.147 --> 1.58824 (203 --> 0.5, 203 --> 1, 271.333 --> 1.33333, 204 --> 0.5, 204.5 --> 0.5, 273.333 --> 1, 342.5 --> 2, 329.6 --> 1.6, 275.333 --> 1.33333, 362.25 --> 2.375, 332 --> 1.8, 208 --> 1, 347.5 --> 1.66667, 209 --> 0.5, 209.5 --> 0.5, 280 --> 1.66667, 280.667 --> 1.33333, 316.5 --> 1.75, 317.25 --> 1.5, 318 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2.4 --> 2.4, 1 --> 1, 2 --> 2, 1 --> 1, 2.25 --> 2.25, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 216 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 106 (3, 4, 5, 3, 4, 2, 6, 2, 8, 3, 2, 5, 2, 4, 3, 6, 4, 2, 3, 3, 2, 1, 2, 1, 2, 1, 2, 1, 2, 1, 1, 2, 1, 1, 1, 4, 2, 1, 2, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17205 --> 139 (620 --> 2, 930 --> 7, 1244 --> 9, 624 --> 5, 939 --> 6, 314 --> 1, 1575 --> 13, 316 --> 1, 2219 --> 15, 626 --> 3, 319 --> 1, 1280 --> 8, 321 --> 1, 966 --> 5, 646 --> 4, 1620 --> 11, 975 --> 7, 326 --> 1, 654 --> 2, 656 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 7 --> 7, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 162.311 --> 1.31132 (206.667 --> 0.666667, 232.5 --> 1.75, 248.8 --> 1.8, 208 --> 1.66667, 234.75 --> 1.5, 157 --> 0.5, 262.5 --> 2.16667, 158 --> 0.5, 277.375 --> 1.875, 208.667 --> 1, 159.5 --> 0.5, 256 --> 1.6, 160.5 --> 0.5, 241.5 --> 1.25, 215.333 --> 1.33333, 270 --> 1.83333, 243.75 --> 1.75, 163 --> 0.5, 218 --> 0.666667, 218.667 --> 0.666667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.75 --> 1.75, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/1 sec (0/0 sec, 0/1 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.59 sec (Real time) / 0.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.35 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.77 sec (Real time) / 1.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.23 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.77 sec (Real time) / 6.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.37 sec (Real time) / 4.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1174.75 sec (Real time) / 1167.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1907.86 sec (Real time) / 1898.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.20 sec (Real time) / 9967.77 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.09 sec (Real time) / 2.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9968.88 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1030.02 sec (Real time) / 1023.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9971.78 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 130 --> 5 (128 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 21.6667 --> 0.833333 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 68 --> 5 (66 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 11.3333 --> 0.833333 (22 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 74 --> 5 (72 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 12.3333 --> 0.833333 (24 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42 --> 5 (40 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7 --> 0.833333 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4870 --> 193 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 121.75 --> 4.825 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2342 --> 193 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.55 --> 4.825 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2438 --> 193 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 60.95 --> 4.825 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1286 --> 193 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.15 --> 4.825 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.51 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.51/0 sec (0.38/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.13/0 sec (0.07/0.07 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.31/0 sec (0.31/0.31 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122890 --> 5121 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.523 --> 9.7729 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.51 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.47 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.47/0 sec (0.29/0 sec, 0.09/0 sec, 0.03/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.15/0 sec (0.04/0.04 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.25/0 sec (0.25/0.25 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57866 --> 5121 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.431 --> 9.7729 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.47 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.38 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.37/1 sec (0.27/1 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.05/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.25/1 sec (0.25/0.25 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59402 --> 5121 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.363 --> 9.7729 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.38 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.26 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.25/0 sec (0.14/0 sec, 0.04/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.1/0 sec (0.04/0.04 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0.09/0.09 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30730 --> 5121 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.645 --> 9.7729 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.26 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 34.73 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.34/35 sec (12.25/13 sec, 16.24/16 sec, 2.69/3 sec, 0.79/1 sec, 0.49/0 sec, 0.22/0 sec, 0.2/1 sec, 0.18/0 sec, 0.18/0 sec, 0.16/0 sec, 0.17/0 sec, 0.17/1 sec, 0.18/0 sec, 0.18/0 sec, 0.17/0 sec, 0.06/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 20.95/21 sec (1.25/1.25 sec, 16.08/16.08 sec, 2.5/2.5 sec, 0.66/0.66 sec, 0.31/0.31 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 10.75/12 sec (10.75/10.75 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686990 --> 114689 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.362 --> 13.9728 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 34.73 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 34.93 sec (Real time) / 34.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 22.18 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 21.84/22 sec (9.09/9 sec, 5.62/5 sec, 4.43/5 sec, 0.48/0 sec, 0.32/1 sec, 0.22/0 sec, 0.2/0 sec, 0.18/0 sec, 0.18/0 sec, 0.18/1 sec, 0.18/0 sec, 0.17/0 sec, 0.18/0 sec, 0.17/0 sec, 0.17/1 sec, 0.06/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 11.41/11 sec (1.06/1.06 sec, 5.46/5.46 sec, 4.26/4.26 sec, 0.31/0.31 sec, 0.15/0.15 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.86/8 sec (7.86/7.86 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253390 --> 114689 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.703 --> 13.9728 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 22.18 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 22.44 sec (Real time) / 22.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 34.52 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.14/35 sec (9.34/9 sec, 19.71/20 sec, 2.13/2 sec, 0.79/1 sec, 0.29/0 sec, 0.22/1 sec, 0.18/0 sec, 0.18/0 sec, 0.18/0 sec, 0.18/1 sec, 0.19/0 sec, 0.17/0 sec, 0.17/0 sec, 0.17/0 sec, 0.17/1 sec, 0.07/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 23.47/22 sec (1.09/1.09 sec, 19.55/19.55 sec, 1.94/1.94 sec, 0.62/0.62 sec, 0.12/0.12 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.03/8 sec (8.03/8.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277966 --> 114689 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.698 --> 13.9728 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 34.52 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 34.72 sec (Real time) / 34.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 29.84 sec CPU time.
[LOG] Relation determinization time: 30 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 29.49/30 sec (5.57/6 sec, 17.37/17 sec, 3.55/3 sec, 0.77/1 sec, 0.3/1 sec, 0.22/0 sec, 0.2/0 sec, 0.19/0 sec, 0.18/0 sec, 0.18/1 sec, 0.18/0 sec, 0.17/0 sec, 0.18/0 sec, 0.18/0 sec, 0.18/1 sec, 0.05/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 22.28/22 sec (0.84/0.84 sec, 17.2/17.2 sec, 3.36/3.36 sec, 0.6/0.6 sec, 0.13/0.13 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 4.54/4 sec (4.54/4.54 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655374 --> 114689 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8458 --> 13.9728 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 29.84 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
Synthesis time: 30.03 sec (Real time) / 29.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 2659.92 sec CPU time.
[LOG] Relation determinization time: 2660 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2655/2655 sec (58.64/59 sec, 2437.3/2437 sec, 124.18/124 sec, 21/21 sec, 5.04/5 sec, 1.35/2 sec, 0.82/1 sec, 0.77/1 sec, 0.68/1 sec, 0.66/1 sec, 0.65/1 sec, 0.64/1 sec, 0.63/1 sec, 0.62/0 sec, 0.63/0 sec, 0.63/0 sec, 0.62/0 sec, 0.13/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 2595.4/2595 sec (8.85/8.85 sec, 2436.64/2436.64 sec, 123.48/123.48 sec, 20.37/20.37 sec, 4.43/4.43 sec, 0.75/0.75 sec, 0.22/0.22 sec, 0.15/0.15 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 48.71/50 sec (48.71/48.71 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767184 --> 524289 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.904 --> 15.9912 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2659.94 sec CPU time.
[LOG] Overall execution time: 2660 sec real time.
Synthesis time: 2660.04 sec (Real time) / 2657.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1296.19 sec CPU time.
[LOG] Relation determinization time: 1297 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1291.51/1293 sec (42.47/43 sec, 982.06/982 sec, 230.11/230 sec, 24.57/25 sec, 3.75/4 sec, 1.29/2 sec, 0.82/1 sec, 0.7/1 sec, 0.66/1 sec, 0.64/0 sec, 0.62/0 sec, 0.61/0 sec, 0.62/0 sec, 0.62/1 sec, 0.61/1 sec, 0.61/1 sec, 0.61/1 sec, 0.14/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1247.69/1250 sec (8.29/8.29 sec, 981.36/981.36 sec, 229.42/229.42 sec, 23.95/23.95 sec, 3.15/3.15 sec, 0.7/0.7 sec, 0.23/0.23 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 33.23/33 sec (33.23/33.23 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949136 --> 524289 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9511 --> 15.9912 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1296.21 sec CPU time.
[LOG] Overall execution time: 1297 sec real time.
Synthesis time: 1296.37 sec (Real time) / 1294.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.40 sec (Real time) / 9994.37 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 6
Synthesis time: 8930.85 sec (Real time) / 8924.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.48 sec (Real time) / 9994.07 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9998.09 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9998.15 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9998.10 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (3, 2, 2, 3, 2, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 159 --> 12 (50 --> 2, 26 --> 1, 27 --> 1, 50 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 9.9375 --> 0.75 (16.6667 --> 0.666667, 13 --> 0.5, 13.5 --> 0.5, 16.6667 --> 0.666667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 96 new AND gates.
[LOG] Size before ABC: 108 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 63 (5, 3, 5, 5, 6, 13, 10, 4, 2, 1, 2, 1, 2, 1, 2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5685 --> 127 (548 --> 7, 274 --> 4, 532 --> 8, 528 --> 10, 680 --> 13, 1584 --> 38, 1152 --> 29, 375 --> 6, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 90.2381 --> 2.01587 (109.6 --> 1.4, 91.3333 --> 1.33333, 106.4 --> 1.6, 105.6 --> 2, 113.333 --> 2.16667, 121.846 --> 2.92308, 115.2 --> 2.9, 93.75 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 224
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 165 new AND gates.
[LOG] Size before ABC: 191 AND gates.
[LOG] Size after ABC: 159 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 118 (7, 12, 12, 8, 11, 11, 4, 3, 27, 8, 1, 2, 1, 2, 2, 1, 1, 1, 1, 3 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.1/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 20898 --> 392 (1368 --> 23, 2508 --> 44, 2508 --> 48, 1596 --> 26, 2110 --> 43, 2270 --> 41, 672 --> 11, 394 --> 7, 5824 --> 108, 1631 --> 24, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 5 --> 5 )
[LOG] Average clause size reduction: 177.102 --> 3.32203 (195.429 --> 3.28571, 209 --> 3.66667, 209 --> 4, 199.5 --> 3.25, 191.818 --> 3.90909, 206.364 --> 3.72727, 168 --> 2.75, 131.333 --> 2.33333, 215.704 --> 4, 203.875 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.15 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 396 10 0 1 382
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.46 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 249 new AND gates.
[LOG] Size before ABC: 294 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.45/1 sec (0/0 sec, 0.04/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0.07/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.01/1 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 158 (8, 34, 9, 6, 9, 18, 9, 7, 2, 11, 9, 15, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 2, 2 )
[LOG] Total clause computation time: 0.13/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.3/1 sec (0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 41727 --> 592 (2366 --> 23, 11220 --> 177, 2688 --> 32, 1650 --> 16, 2592 --> 25, 5610 --> 79, 2680 --> 38, 1860 --> 34, 312 --> 1, 3350 --> 54, 2688 --> 28, 4690 --> 64, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 264.095 --> 3.74684 (295.75 --> 2.875, 330 --> 5.20588, 298.667 --> 3.55556, 275 --> 2.66667, 288 --> 2.77778, 311.667 --> 4.38889, 297.778 --> 4.22222, 265.714 --> 4.85714, 156 --> 0.5, 304.545 --> 4.90909, 298.667 --> 3.11111, 312.667 --> 4.26667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.46 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.10 sec (Real time) / 1.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 571
=====================  mult7.aag =====================
[LOG] Relation determinization time: 1.38 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 352 new AND gates.
[LOG] Size before ABC: 421 AND gates.
[LOG] Size after ABC: 349 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.38/2 sec (0.01/0 sec, 0.03/0 sec, 0.01/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.05/1 sec, 0.06/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.16/0 sec, 0.18/0 sec, 0.12/0 sec, 0.15/0 sec, 0.13/0 sec, 0.16/1 sec, 0.09/0 sec, 0.07/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 176 (6, 22, 15, 18, 5, 11, 4, 23, 21, 8, 8, 2, 6, 3, 1, 3, 4, 2, 1, 2, 1, 2, 1, 2, 1, 1, 2, 1 )
[LOG] Total clause computation time: 0.46/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.88/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 64970 --> 806 (2375 --> 30, 9975 --> 128, 6650 --> 66, 7990 --> 105, 1844 --> 19, 4740 --> 51, 1422 --> 13, 10450 --> 138, 9340 --> 137, 3304 --> 32, 3304 --> 37, 461 --> 1, 2210 --> 16, 880 --> 8, 1 --> 1, 3 --> 3, 5 --> 5, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 369.148 --> 4.57955 (395.833 --> 5, 453.409 --> 5.81818, 443.333 --> 4.4, 443.889 --> 5.83333, 368.8 --> 3.8, 430.909 --> 4.63636, 355.5 --> 3.25, 454.348 --> 6, 444.762 --> 6.52381, 413 --> 4, 413 --> 4.625, 230.5 --> 0.5, 368.333 --> 2.66667, 293.333 --> 2.66667, 1 --> 1, 1 --> 1, 1.25 --> 1.25, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.38 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.70 sec (Real time) / 1.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.51 sec (Real time) / 1.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.57 sec (Real time) / 5.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 832 14 0 1 807
=====================  mult8.aag =====================
[LOG] Relation determinization time: 3.52 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 478 new AND gates.
[LOG] Size before ABC: 563 AND gates.
[LOG] Size after ABC: 473 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.52/4 sec (0.01/0 sec, 0.05/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.07/1 sec, 0.05/0 sec, 0.01/0 sec, 0.08/0 sec, 0.04/0 sec, 0.12/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.25/0 sec, 0.4/1 sec, 0.31/0 sec, 0.35/0 sec, 0.26/0 sec, 0.3/1 sec, 0.24/0 sec, 0.24/0 sec, 0.24/0 sec, 0.14/1 sec, 0.1/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 237 (5, 29, 14, 20, 13, 8, 3, 20, 14, 6, 20, 10, 32, 4, 2, 12, 2, 2, 2, 2, 1, 2, 1, 2, 2, 1, 2, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 1.03/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0.14/0.14 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.44/3 sec (0.01/0.01 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.12/0.12 sec, 0.26/0.26 sec, 0.21/0.21 sec, 0.24/0.24 sec, 0.16/0.16 sec, 0.18/0.18 sec, 0.14/0.14 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 120749 --> 1314 (2512 --> 18, 17584 --> 181, 8216 --> 71, 11856 --> 108, 7416 --> 62, 4270 --> 32, 1246 --> 12, 11856 --> 142, 8047 --> 108, 3035 --> 36, 11818 --> 130, 5562 --> 63, 18507 --> 234, 1761 --> 14, 624 --> 1, 6413 --> 76, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 509.489 --> 5.5443 (502.4 --> 3.6, 606.345 --> 6.24138, 586.857 --> 5.07143, 592.8 --> 5.4, 570.462 --> 4.76923, 533.75 --> 4, 415.333 --> 4, 592.8 --> 7.1, 574.786 --> 7.71429, 505.833 --> 6, 590.9 --> 6.5, 556.2 --> 6.3, 578.344 --> 7.3125, 440.25 --> 3.5, 312 --> 0.5, 534.417 --> 6.33333, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 3.52 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.88 sec (Real time) / 3.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.77 sec (Real time) / 11.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 61.07 sec (Real time) / 61.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1109 16 0 1 1082
=====================  mult9.aag =====================
[LOG] Relation determinization time: 11.44 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 635 new AND gates.
[LOG] Size before ABC: 721 AND gates.
[LOG] Size after ABC: 626 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.39/12 sec (0.1/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.02/0 sec, 0.1/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/1 sec, 0.08/0 sec, 0.02/0 sec, 0.12/0 sec, 0.09/0 sec, 0.23/0 sec, 0.07/0 sec, 0.14/0 sec, 0.02/0 sec, 0.18/0 sec, 0.77/1 sec, 0.74/1 sec, 0.81/1 sec, 0.79/1 sec, 1.05/1 sec, 0.88/1 sec, 0.83/0 sec, 0.98/1 sec, 0.89/1 sec, 0.58/1 sec, 0.62/0 sec, 0.39/1 sec, 0.31/0 sec, 0.23/0 sec, 0.11/0 sec, 0.05/1 sec, 0.04/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 385 (48, 4, 4, 11, 11, 34, 12, 6, 9, 14, 7, 25, 18, 48, 12, 28, 4, 50, 7, 1, 2, 1, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 1, 2, 2, 5 )
[LOG] Total clause computation time: 3.72/6 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.25/0.25 sec, 0.23/0.23 sec, 0.31/0.31 sec, 0.34/0.34 sec, 0.43/0.43 sec, 0.29/0.29 sec, 0.29/0.29 sec, 0.27/0.27 sec, 0.31/0.31 sec, 0.3/0.3 sec, 0.18/0.18 sec, 0.14/0.14 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.58/6 sec (0.08/0.08 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.21/0.21 sec, 0.06/0.06 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.16/0.16 sec, 0.52/0.52 sec, 0.51/0.51 sec, 0.5/0.5 sec, 0.45/0.45 sec, 0.62/0.62 sec, 0.59/0.59 sec, 0.54/0.54 sec, 0.71/0.71 sec, 0.58/0.58 sec, 0.27/0.27 sec, 0.44/0.44 sec, 0.25/0.25 sec, 0.22/0.22 sec, 0.14/0.14 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 252555 --> 2505 (36848 --> 318, 2337 --> 18, 2355 --> 12, 7800 --> 81, 7740 --> 68, 25278 --> 267, 8569 --> 83, 3850 --> 33, 6064 --> 66, 10127 --> 118, 4656 --> 33, 18528 --> 223, 12869 --> 166, 36613 --> 415, 8536 --> 83, 20925 --> 216, 2229 --> 4, 37191 --> 261, 7 --> 7, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 5 --> 5 )
[LOG] Average clause size reduction: 655.987 --> 6.50649 (767.667 --> 6.625, 584.25 --> 4.5, 588.75 --> 3, 709.091 --> 7.36364, 703.636 --> 6.18182, 743.471 --> 7.85294, 714.083 --> 6.91667, 641.667 --> 5.5, 673.778 --> 7.33333, 723.357 --> 8.42857, 665.143 --> 4.71429, 741.12 --> 8.92, 714.944 --> 9.22222, 762.771 --> 8.64583, 711.333 --> 6.91667, 747.321 --> 7.71429, 557.25 --> 1, 743.82 --> 5.22, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 11.44 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.93 sec (Real time) / 11.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 64.68 sec (Real time) / 63.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1422.01 sec (Real time) / 1422.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1421 18 0 1 1394
=====================  mult10.aag =====================
[LOG] Relation determinization time: 11.95 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 779 new AND gates.
[LOG] Size before ABC: 908 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.94/12 sec (0.02/0 sec, 0.03/0 sec, 0.07/0 sec, 0.05/0 sec, 0/0 sec, 0.21/0 sec, 0.12/0 sec, 0.06/0 sec, 0.07/1 sec, 0.05/0 sec, 0.05/0 sec, 0.08/0 sec, 0.37/0 sec, 0.04/0 sec, 0.03/0 sec, 0.05/0 sec, 0.08/0 sec, 0.13/0 sec, 0.01/0 sec, 0.01/0 sec, 1.05/1 sec, 1.12/2 sec, 1.14/1 sec, 0.97/1 sec, 0.93/1 sec, 1.18/1 sec, 0.99/1 sec, 0.6/0 sec, 0.55/1 sec, 0.47/0 sec, 0.52/1 sec, 0.35/0 sec, 0.16/0 sec, 0.12/1 sec, 0.06/0 sec, 0.1/0 sec, 0.04/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 283 (5, 8, 21, 16, 2, 46, 17, 11, 13, 9, 8, 10, 33, 5, 5, 7, 13, 22, 2, 4, 1, 1, 3, 1, 1, 2, 2, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 2, 1, 1 )
[LOG] Total clause computation time: 3.88/5 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.38/0.38 sec, 0.6/0.6 sec, 0.42/0.42 sec, 0.36/0.36 sec, 0.36/0.36 sec, 0.37/0.37 sec, 0.27/0.27 sec, 0.27/0.27 sec, 0.21/0.21 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.99/7 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0/0 sec, 0.18/0.18 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.35/0.35 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.11/0.11 sec, 0/0 sec, 0.01/0.01 sec, 0.67/0.67 sec, 0.52/0.52 sec, 0.72/0.72 sec, 0.61/0.61 sec, 0.57/0.57 sec, 0.8/0.8 sec, 0.72/0.72 sec, 0.33/0.33 sec, 0.34/0.34 sec, 0.32/0.32 sec, 0.4/0.4 sec, 0.24/0.24 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 234701 --> 2048 (3968 --> 22, 6944 --> 62, 19900 --> 161, 14910 --> 106, 1000 --> 1, 44820 --> 352, 15936 --> 155, 9920 --> 96, 11844 --> 101, 7944 --> 76, 6951 --> 70, 8946 --> 87, 31520 --> 328, 3952 --> 38, 3952 --> 35, 5934 --> 54, 11568 --> 100, 20727 --> 163, 977 --> 1, 2961 --> 13, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 829.332 --> 7.23675 (793.6 --> 4.4, 868 --> 7.75, 947.619 --> 7.66667, 931.875 --> 6.625, 500 --> 0.5, 974.348 --> 7.65217, 937.412 --> 9.11765, 901.818 --> 8.72727, 911.077 --> 7.76923, 882.667 --> 8.44444, 868.875 --> 8.75, 894.6 --> 8.7, 955.152 --> 9.93939, 790.4 --> 7.6, 790.4 --> 7, 847.714 --> 7.71429, 889.846 --> 7.69231, 942.136 --> 7.40909, 488.5 --> 0.5, 740.25 --> 3.25, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 11.95 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.46 sec (Real time) / 12.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 334.37 sec (Real time) / 329.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4803.43 sec (Real time) / 4803.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1743
=====================  mult11.aag =====================
[LOG] Relation determinization time: 51.06 sec CPU time.
[LOG] Relation determinization time: 52 sec real time.
[LOG] Final circuit size: 941 new AND gates.
[LOG] Size before ABC: 1049 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 51.01/51 sec (0.02/0 sec, 0.04/0 sec, 0.12/0 sec, 0.14/0 sec, 0.36/1 sec, 0.09/0 sec, 0.17/0 sec, 0.34/0 sec, 0.03/0 sec, 0.19/1 sec, 0.19/0 sec, 0.43/0 sec, 0.05/0 sec, 0.53/1 sec, 0.27/0 sec, 0.16/0 sec, 0.04/0 sec, 0.39/1 sec, 0.16/0 sec, 0.04/0 sec, 0.2/0 sec, 0.22/0 sec, 3.57/4 sec, 3.18/3 sec, 3.21/3 sec, 4.6/5 sec, 3.56/3 sec, 4.43/5 sec, 5.2/5 sec, 2.95/3 sec, 3.33/3 sec, 4.07/4 sec, 2.33/3 sec, 2.12/2 sec, 1.46/1 sec, 0.71/1 sec, 0.48/1 sec, 0.47/0 sec, 0.45/0 sec, 0.23/1 sec, 0.16/0 sec, 0.14/0 sec, 0.13/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 539 (5, 9, 30, 27, 63, 16, 29, 48, 5, 22, 23, 38, 7, 48, 23, 14, 5, 37, 16, 3, 18, 21, 2, 1, 2, 1, 1, 1, 2, 1, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 18.74/15 sec (0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.87/0.87 sec, 1.23/1.23 sec, 1.27/1.27 sec, 1.82/1.82 sec, 1.76/1.76 sec, 2.04/2.04 sec, 2.35/2.35 sec, 1.24/1.24 sec, 1.21/1.21 sec, 0.82/0.82 sec, 0.75/0.75 sec, 0.82/0.82 sec, 0.57/0.57 sec, 0.35/0.35 sec, 0.23/0.23 sec, 0.22/0.22 sec, 0.25/0.25 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0/0 sec )
[LOG] Total clause minimization time: 32.03/36 sec (0.01/0.01 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.29/0.29 sec, 0.08/0.08 sec, 0.15/0.15 sec, 0.29/0.29 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.35/0.35 sec, 0.04/0.04 sec, 0.46/0.46 sec, 0.25/0.25 sec, 0.13/0.13 sec, 0.01/0.01 sec, 0.36/0.36 sec, 0.15/0.15 sec, 0.02/0.02 sec, 0.18/0.18 sec, 0.19/0.19 sec, 2.69/2.69 sec, 1.95/1.95 sec, 1.93/1.93 sec, 2.78/2.78 sec, 1.79/1.79 sec, 2.38/2.38 sec, 2.85/2.85 sec, 1.71/1.71 sec, 2.12/2.12 sec, 3.24/3.24 sec, 1.58/1.58 sec, 1.3/1.3 sec, 0.89/0.89 sec, 0.36/0.36 sec, 0.24/0.24 sec, 0.25/0.25 sec, 0.2/0.2 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 547990 --> 5021 (4560 --> 15, 9120 --> 76, 33060 --> 262, 29640 --> 263, 70618 --> 619, 16860 --> 157, 31892 --> 284, 53345 --> 524, 4504 --> 41, 23982 --> 244, 25058 --> 254, 41033 --> 434, 6570 --> 50, 53674 --> 587, 24398 --> 244, 14703 --> 121, 4420 --> 26, 40320 --> 366, 16755 --> 130, 2206 --> 14, 18360 --> 129, 22880 --> 149, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 1016.68 --> 9.3154 (912 --> 3, 1013.33 --> 8.44444, 1102 --> 8.73333, 1097.78 --> 9.74074, 1120.92 --> 9.8254, 1053.75 --> 9.8125, 1099.72 --> 9.7931, 1111.35 --> 10.9167, 900.8 --> 8.2, 1090.09 --> 11.0909, 1089.48 --> 11.0435, 1079.82 --> 11.4211, 938.571 --> 7.14286, 1118.21 --> 12.2292, 1060.78 --> 10.6087, 1050.21 --> 8.64286, 884 --> 5.2, 1089.73 --> 9.89189, 1047.19 --> 8.125, 735.333 --> 4.66667, 1020 --> 7.16667, 1089.52 --> 7.09524, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 51.06 sec CPU time.
[LOG] Overall execution time: 52 sec real time.
Synthesis time: 51.64 sec (Real time) / 51.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2048
=====================  mult12.aag =====================
[LOG] Relation determinization time: 110.05 sec CPU time.
[LOG] Relation determinization time: 111 sec real time.
[LOG] Final circuit size: 1163 new AND gates.
[LOG] Size before ABC: 1315 AND gates.
[LOG] Size after ABC: 1154 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 109.99/110 sec (0.16/0 sec, 0.12/0 sec, 0.17/0 sec, 0.06/0 sec, 0.11/1 sec, 0.3/0 sec, 0.03/0 sec, 0.04/0 sec, 0.15/0 sec, 0.47/1 sec, 0.27/0 sec, 0.08/0 sec, 0.27/0 sec, 0.32/0 sec, 0.04/1 sec, 0.44/0 sec, 0.13/0 sec, 1.09/1 sec, 0.25/0 sec, 0.12/1 sec, 0.14/0 sec, 0.08/0 sec, 0.46/0 sec, 0.44/1 sec, 8.07/8 sec, 4.01/4 sec, 8.62/8 sec, 11.4/12 sec, 6.48/6 sec, 7.9/8 sec, 6.76/7 sec, 8.82/9 sec, 6.95/7 sec, 6.01/6 sec, 6.54/6 sec, 4.59/5 sec, 3.45/3 sec, 3.61/4 sec, 4.16/4 sec, 2.48/3 sec, 1.89/1 sec, 0.58/1 sec, 0.55/1 sec, 0.4/0 sec, 0.36/0 sec, 0.27/1 sec, 0.33/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 562 (32, 26, 32, 10, 19, 39, 4, 5, 21, 41, 27, 8, 22, 23, 4, 33, 11, 64, 20, 9, 11, 8, 29, 25, 4, 2, 2, 1, 2, 2, 1, 1, 2, 1, 2, 1, 2, 1, 1, 2, 1, 1, 2, 1, 1, 2, 2, 2 )
[LOG] Total clause computation time: 42.65/43 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.02/0.02 sec, 1.11/1.11 sec, 1.54/1.54 sec, 2.66/2.66 sec, 2.62/2.62 sec, 2.28/2.28 sec, 2.89/2.89 sec, 3.95/3.95 sec, 5.65/5.65 sec, 3.1/3.1 sec, 2.96/2.96 sec, 2.01/2.01 sec, 2.34/2.34 sec, 1.11/1.11 sec, 2.03/2.03 sec, 2.42/2.42 sec, 0.99/0.99 sec, 0.88/0.88 sec, 0.38/0.38 sec, 0.28/0.28 sec, 0.32/0.32 sec, 0.3/0.3 sec, 0.23/0.23 sec, 0.28/0.28 sec, 0/0 sec )
[LOG] Total clause minimization time: 67.06/66 sec (0.15/0.15 sec, 0.11/0.11 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.29/0.29 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.42/0.42 sec, 0.26/0.26 sec, 0.06/0.06 sec, 0.24/0.24 sec, 0.29/0.29 sec, 0.02/0.02 sec, 0.43/0.43 sec, 0.11/0.11 sec, 1.03/1.03 sec, 0.23/0.23 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.4/0.4 sec, 0.41/0.41 sec, 6.96/6.96 sec, 2.46/2.46 sec, 5.95/5.95 sec, 8.78/8.78 sec, 4.2/4.2 sec, 5.01/5.01 sec, 2.81/2.81 sec, 3.17/3.17 sec, 3.84/3.84 sec, 3.05/3.05 sec, 4.52/4.52 sec, 2.25/2.25 sec, 2.34/2.34 sec, 1.58/1.58 sec, 1.74/1.74 sec, 1.49/1.49 sec, 1.01/1.01 sec, 0.2/0.2 sec, 0.26/0.26 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 699110 --> 5362 (43865 --> 279, 35375 --> 222, 43741 --> 265, 12663 --> 88, 25308 --> 179, 53580 --> 402, 4206 --> 35, 5612 --> 32, 28120 --> 216, 56760 --> 517, 36816 --> 335, 9940 --> 91, 29148 --> 273, 30228 --> 317, 4113 --> 24, 43840 --> 401, 13650 --> 116, 88830 --> 743, 26676 --> 226, 11168 --> 84, 13820 --> 108, 9800 --> 50, 39508 --> 197, 32304 --> 123, 4 --> 4, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 1243.97 --> 9.54093 (1370.78 --> 8.71875, 1360.58 --> 8.53846, 1366.91 --> 8.28125, 1266.3 --> 8.8, 1332 --> 9.42105, 1373.85 --> 10.3077, 1051.5 --> 8.75, 1122.4 --> 6.4, 1339.05 --> 10.2857, 1384.39 --> 12.6098, 1363.56 --> 12.4074, 1242.5 --> 11.375, 1324.91 --> 12.4091, 1314.26 --> 13.7826, 1028.25 --> 6, 1328.48 --> 12.1515, 1240.91 --> 10.5455, 1387.97 --> 11.6094, 1333.8 --> 11.3, 1240.89 --> 9.33333, 1256.36 --> 9.81818, 1225 --> 6.25, 1362.34 --> 6.7931, 1292.16 --> 4.92, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 110.06 sec CPU time.
[LOG] Overall execution time: 111 sec real time.
Synthesis time: 110.64 sec (Real time) / 110.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2581 24 0 1 2542
=====================  mult13.aag =====================
[LOG] Relation determinization time: 115.89 sec CPU time.
[LOG] Relation determinization time: 116 sec real time.
[LOG] Final circuit size: 1297 new AND gates.
[LOG] Size before ABC: 1451 AND gates.
[LOG] Size after ABC: 1286 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 115.8/116 sec (0.04/0 sec, 0.04/0 sec, 0.18/0 sec, 0.16/0 sec, 0.08/0 sec, 0.16/0 sec, 0.02/0 sec, 0.18/1 sec, 0.29/0 sec, 0.68/0 sec, 0.11/1 sec, 0.12/0 sec, 0.31/0 sec, 0.13/0 sec, 0.12/0 sec, 0.84/1 sec, 0.19/0 sec, 0.18/1 sec, 0.16/0 sec, 0.61/0 sec, 0.08/0 sec, 0.29/1 sec, 0.09/0 sec, 0.22/0 sec, 0.21/0 sec, 0.42/1 sec, 6.35/6 sec, 6.61/7 sec, 6.64/6 sec, 6.88/7 sec, 7.96/8 sec, 8.46/9 sec, 6.26/6 sec, 9.64/9 sec, 6.67/7 sec, 9.43/10 sec, 5.75/5 sec, 4.81/5 sec, 3.71/4 sec, 6.15/6 sec, 2.83/3 sec, 3.87/4 sec, 1.66/1 sec, 1.49/2 sec, 1.07/1 sec, 0.62/1 sec, 0.73/0 sec, 0.59/1 sec, 0.38/0 sec, 0.42/1 sec, 0.42/0 sec, 0.49/1 sec )
[LOG] Nr of iterations: 482 (9, 10, 26, 24, 11, 20, 2, 22, 27, 56, 8, 11, 24, 10, 8, 45, 13, 13, 8, 29, 7, 22, 8, 17, 6, 7, 2, 1, 2, 2, 1, 2, 1, 2, 1, 2, 1, 1, 1, 2, 1, 2, 1, 1, 1, 1, 2, 1, 2, 2, 1, 3 )
[LOG] Total clause computation time: 44.21/46 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 1.32/1.32 sec, 2.28/2.28 sec, 3.05/3.05 sec, 3.12/3.12 sec, 2.83/2.83 sec, 2.57/2.57 sec, 2.97/2.97 sec, 3.25/3.25 sec, 2.6/2.6 sec, 2.45/2.45 sec, 2.9/2.9 sec, 2.34/2.34 sec, 1.67/1.67 sec, 2.39/2.39 sec, 1.56/1.56 sec, 1.05/1.05 sec, 1.08/1.08 sec, 1.08/1.08 sec, 0.73/0.73 sec, 0.5/0.5 sec, 0.58/0.58 sec, 0.53/0.53 sec, 0.32/0.32 sec, 0.38/0.38 sec, 0.37/0.37 sec, 0/0 sec )
[LOG] Total clause minimization time: 71.24/69 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.08/0.08 sec, 0.15/0.15 sec, 0.01/0.01 sec, 0.18/0.18 sec, 0.28/0.28 sec, 0.61/0.61 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.3/0.3 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.76/0.76 sec, 0.18/0.18 sec, 0.14/0.14 sec, 0.15/0.15 sec, 0.59/0.59 sec, 0.05/0.05 sec, 0.26/0.26 sec, 0.08/0.08 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.39/0.39 sec, 5.02/5.02 sec, 4.32/4.32 sec, 3.58/3.58 sec, 3.75/3.75 sec, 5.13/5.13 sec, 5.89/5.89 sec, 3.28/3.28 sec, 6.38/6.38 sec, 4.06/4.06 sec, 6.98/6.98 sec, 2.85/2.85 sec, 2.47/2.47 sec, 2.04/2.04 sec, 3.76/3.76 sec, 1.27/1.27 sec, 2.82/2.82 sec, 0.58/0.58 sec, 0.41/0.41 sec, 0.33/0.33 sec, 0.12/0.12 sec, 0.14/0.14 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.48/0.48 sec )
[LOG] Total clause size reduction: 645659 --> 5121 (12512 --> 63, 14049 --> 67, 39000 --> 271, 35788 --> 231, 15600 --> 118, 29697 --> 237, 1560 --> 1, 32781 --> 270, 40638 --> 364, 85745 --> 745, 10913 --> 101, 15600 --> 139, 34891 --> 342, 14004 --> 104, 10892 --> 92, 68244 --> 633, 18600 --> 176, 18636 --> 121, 10367 --> 88, 43512 --> 353, 9030 --> 67, 32613 --> 213, 10801 --> 66, 23504 --> 157, 7565 --> 25, 9078 --> 38, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 1339.54 --> 10.6245 (1390.22 --> 7, 1404.9 --> 6.7, 1500 --> 10.4231, 1491.17 --> 9.625, 1418.18 --> 10.7273, 1484.85 --> 11.85, 780 --> 0.5, 1490.05 --> 12.2727, 1505.11 --> 13.4815, 1531.16 --> 13.3036, 1364.12 --> 12.625, 1418.18 --> 12.6364, 1453.79 --> 14.25, 1400.4 --> 10.4, 1361.5 --> 11.5, 1516.53 --> 14.0667, 1430.77 --> 13.5385, 1433.54 --> 9.30769, 1295.88 --> 11, 1500.41 --> 12.1724, 1290 --> 9.57143, 1482.41 --> 9.68182, 1350.12 --> 8.25, 1382.59 --> 9.23529, 1260.83 --> 4.16667, 1296.86 --> 5.42857, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 115.89 sec CPU time.
[LOG] Overall execution time: 116 sec real time.
Synthesis time: 116.50 sec (Real time) / 116.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2858 26 0 1 2817
=====================  mult14.aag =====================
[LOG] Relation determinization time: 326.32 sec CPU time.
[LOG] Relation determinization time: 327 sec real time.
[LOG] Final circuit size: 1555 new AND gates.
[LOG] Size before ABC: 1774 AND gates.
[LOG] Size after ABC: 1548 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 326.23/327 sec (0.02/0 sec, 0.1/0 sec, 0.05/0 sec, 0.16/1 sec, 0.3/0 sec, 0.23/0 sec, 0.22/0 sec, 0.35/1 sec, 0.32/0 sec, 0.15/0 sec, 0.67/1 sec, 0.1/0 sec, 0.12/0 sec, 0.48/1 sec, 0.02/0 sec, 0.28/0 sec, 0.22/0 sec, 0.88/1 sec, 0.44/0 sec, 0.77/1 sec, 0.81/1 sec, 0.4/0 sec, 1.25/2 sec, 0.12/0 sec, 0.19/0 sec, 0.17/0 sec, 0.82/1 sec, 1.07/1 sec, 15.62/16 sec, 13.34/13 sec, 13.78/14 sec, 24.76/25 sec, 17.55/17 sec, 15.3/15 sec, 20.09/20 sec, 15.95/16 sec, 20.14/21 sec, 15.31/15 sec, 21.99/22 sec, 21.94/22 sec, 16.68/16 sec, 14.45/15 sec, 14.76/15 sec, 14.02/14 sec, 10.39/10 sec, 8.04/8 sec, 4.89/5 sec, 2.95/3 sec, 2.95/3 sec, 1.98/2 sec, 2.32/2 sec, 1.36/2 sec, 1.34/1 sec, 1.72/2 sec, 0.96/1 sec, 0.94/1 sec )
[LOG] Nr of iterations: 592 (5, 15, 10, 13, 31, 25, 14, 22, 24, 13, 44, 9, 8, 26, 2, 10, 12, 39, 21, 32, 32, 6, 44, 7, 12, 9, 17, 45, 2, 2, 2, 2, 2, 1, 1, 1, 2, 1, 2, 2, 1, 1, 1, 2, 2, 1, 2, 2, 1, 1, 2, 1, 2, 1, 2, 3 )
[LOG] Total clause computation time: 137.59/138 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.06/0.06 sec, 3.38/3.38 sec, 5.32/5.32 sec, 6.27/6.27 sec, 8.95/8.95 sec, 5.99/5.99 sec, 7.05/7.05 sec, 10.74/10.74 sec, 7.82/7.82 sec, 6.31/6.31 sec, 7.67/7.67 sec, 8.89/8.89 sec, 8.09/8.09 sec, 7.76/7.76 sec, 7.26/7.26 sec, 7.55/7.55 sec, 3.61/3.61 sec, 4.76/4.76 sec, 5.36/5.36 sec, 2.4/2.4 sec, 1.56/1.56 sec, 2.16/2.16 sec, 1.36/1.36 sec, 1.99/1.99 sec, 1.14/1.14 sec, 1.19/1.19 sec, 1.56/1.56 sec, 0.86/0.86 sec, 0/0 sec )
[LOG] Total clause minimization time: 188.1/189 sec (0.01/0.01 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.28/0.28 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.33/0.33 sec, 0.3/0.3 sec, 0.13/0.13 sec, 0.61/0.61 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.47/0.47 sec, 0.01/0.01 sec, 0.26/0.26 sec, 0.18/0.18 sec, 0.8/0.8 sec, 0.39/0.39 sec, 0.72/0.72 sec, 0.75/0.75 sec, 0.37/0.37 sec, 1.13/1.13 sec, 0.1/0.1 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.77/0.77 sec, 0.98/0.98 sec, 12.23/12.23 sec, 8.01/8.01 sec, 7.51/7.51 sec, 15.8/15.8 sec, 11.55/11.55 sec, 8.25/8.25 sec, 9.34/9.34 sec, 8.13/8.13 sec, 13.82/13.82 sec, 7.64/7.64 sec, 13.09/13.09 sec, 13.83/13.83 sec, 8.91/8.91 sec, 7.19/7.19 sec, 7.21/7.21 sec, 10.4/10.4 sec, 5.63/5.63 sec, 2.68/2.68 sec, 2.49/2.49 sec, 1.38/1.38 sec, 0.79/0.79 sec, 0.61/0.61 sec, 0.32/0.32 sec, 0.22/0.22 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.1/0.1 sec, 0.94/0.94 sec )
[LOG] Total clause size reduction: 972811 --> 6795 (7584 --> 19, 26544 --> 124, 17091 --> 74, 22776 --> 141, 56580 --> 356, 45168 --> 276, 24518 --> 185, 39627 --> 314, 43263 --> 311, 22680 --> 145, 81270 --> 653, 14936 --> 92, 13055 --> 99, 46450 --> 377, 1891 --> 1, 16794 --> 121, 20471 --> 157, 70756 --> 610, 37360 --> 294, 58652 --> 453, 57071 --> 489, 9450 --> 61, 81270 --> 559, 11316 --> 55, 20680 --> 136, 15120 --> 92, 29520 --> 105, 80872 --> 450, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 1643.26 --> 11.478 (1516.8 --> 3.8, 1769.6 --> 8.26667, 1709.1 --> 7.4, 1752 --> 10.8462, 1825.16 --> 11.4839, 1806.72 --> 11.04, 1751.29 --> 13.2143, 1801.23 --> 14.2727, 1802.62 --> 12.9583, 1744.62 --> 11.1538, 1847.05 --> 14.8409, 1659.56 --> 10.2222, 1631.88 --> 12.375, 1786.54 --> 14.5, 945.5 --> 0.5, 1679.4 --> 12.1, 1705.92 --> 13.0833, 1814.26 --> 15.641, 1779.05 --> 14, 1832.88 --> 14.1562, 1783.47 --> 15.2812, 1575 --> 10.1667, 1847.05 --> 12.7045, 1616.57 --> 7.85714, 1723.33 --> 11.3333, 1680 --> 10.2222, 1736.47 --> 6.17647, 1797.16 --> 10, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 326.33 sec CPU time.
[LOG] Overall execution time: 327 sec real time.
Synthesis time: 327.02 sec (Real time) / 326.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3452 28 0 1 3403
=====================  mult15.aag =====================
[LOG] Relation determinization time: 667.57 sec CPU time.
[LOG] Relation determinization time: 669 sec real time.
[LOG] Final circuit size: 1716 new AND gates.
[LOG] Size before ABC: 1921 AND gates.
[LOG] Size after ABC: 1708 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 667.43/668 sec (0.05/0 sec, 0.04/0 sec, 0.13/1 sec, 0.61/0 sec, 0.37/1 sec, 0.03/0 sec, 0.35/0 sec, 0.49/0 sec, 0.01/0 sec, 1.3/2 sec, 0.2/0 sec, 0.36/0 sec, 0.31/1 sec, 0.24/0 sec, 0.22/0 sec, 0.43/1 sec, 0.46/0 sec, 1.02/1 sec, 0.34/0 sec, 3.18/4 sec, 1.54/1 sec, 0.03/0 sec, 0.74/1 sec, 0.03/0 sec, 0.24/0 sec, 1.54/2 sec, 0.13/0 sec, 0.36/0 sec, 1.98/2 sec, 1.15/1 sec, 26.04/26 sec, 23.94/24 sec, 28.33/29 sec, 32.77/32 sec, 37.96/38 sec, 39.95/40 sec, 46.08/46 sec, 40.61/41 sec, 39.87/40 sec, 39.05/39 sec, 44.59/45 sec, 38.11/38 sec, 24.26/24 sec, 27.35/27 sec, 22.67/23 sec, 23.25/23 sec, 24.66/25 sec, 27.94/28 sec, 21.17/21 sec, 11.84/12 sec, 3.82/4 sec, 5.5/5 sec, 4.94/5 sec, 3.55/4 sec, 3.02/3 sec, 2.59/2 sec, 1.58/2 sec, 1.5/1 sec, 1.5/2 sec, 1.11/1 sec )
[LOG] Nr of iterations: 762 (6, 6, 17, 59, 34, 4, 25, 34, 2, 73, 11, 18, 17, 12, 9, 14, 21, 33, 14, 82, 39, 2, 18, 2, 11, 59, 7, 7, 40, 42, 1, 1, 2, 2, 2, 1, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 2, 1, 1, 2, 1, 2, 2, 1, 1, 2, 2 )
[LOG] Total clause computation time: 304.34/306 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.14/0.14 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.06/0.06 sec, 6.79/6.79 sec, 8.28/8.28 sec, 13.16/13.16 sec, 12.13/12.13 sec, 16.13/16.13 sec, 15/15 sec, 15.64/15.64 sec, 15.88/15.88 sec, 17.4/17.4 sec, 20.59/20.59 sec, 23.48/23.48 sec, 18.85/18.85 sec, 12.07/12.07 sec, 12.14/12.14 sec, 12.69/12.69 sec, 11.37/11.37 sec, 10.34/10.34 sec, 16.92/16.92 sec, 12.92/12.92 sec, 8.77/8.77 sec, 2.78/2.78 sec, 4.41/4.41 sec, 4.01/4.01 sec, 2.86/2.86 sec, 2.25/2.25 sec, 2.34/2.34 sec, 1.41/1.41 sec, 1.31/1.31 sec, 1.44/1.44 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 362.34/362 sec (0.04/0.04 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.56/0.56 sec, 0.34/0.34 sec, 0.01/0.01 sec, 0.33/0.33 sec, 0.45/0.45 sec, 0/0 sec, 1.2/1.2 sec, 0.17/0.17 sec, 0.32/0.32 sec, 0.25/0.25 sec, 0.21/0.21 sec, 0.18/0.18 sec, 0.39/0.39 sec, 0.42/0.42 sec, 0.98/0.98 sec, 0.32/0.32 sec, 3.02/3.02 sec, 1.45/1.45 sec, 0/0 sec, 0.67/0.67 sec, 0/0 sec, 0.2/0.2 sec, 1.4/1.4 sec, 0.08/0.08 sec, 0.33/0.33 sec, 1.86/1.86 sec, 1.06/1.06 sec, 19.24/19.24 sec, 15.65/15.65 sec, 15.16/15.16 sec, 20.63/20.63 sec, 21.82/21.82 sec, 24.94/24.94 sec, 30.43/30.43 sec, 24.72/24.72 sec, 22.46/22.46 sec, 18.46/18.46 sec, 21.1/21.1 sec, 19.26/19.26 sec, 12.18/12.18 sec, 15.2/15.2 sec, 9.98/9.98 sec, 11.87/11.87 sec, 14.31/14.31 sec, 11.01/11.01 sec, 8.24/8.24 sec, 3.06/3.06 sec, 1.03/1.03 sec, 1.09/1.09 sec, 0.93/0.93 sec, 0.68/0.68 sec, 0.77/0.77 sec, 0.25/0.25 sec, 0.17/0.17 sec, 0.18/0.18 sec, 0.05/0.05 sec, 1.1/1.1 sec )
[LOG] Total clause size reduction: 1394741 --> 9817 (10270 --> 60, 10270 --> 39, 32928 --> 165, 118668 --> 722, 67122 --> 428, 6153 --> 17, 49152 --> 346, 66990 --> 453, 2025 --> 1, 147600 --> 1133, 20500 --> 147, 34238 --> 274, 32832 --> 243, 22539 --> 184, 16392 --> 137, 26637 --> 212, 40900 --> 322, 65632 --> 558, 26000 --> 212, 164997 --> 1385, 75658 --> 641, 1981 --> 1, 34459 --> 238, 1966 --> 1, 20280 --> 129, 118668 --> 815, 11910 --> 57, 11814 --> 50, 76245 --> 386, 79868 --> 414, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 3 --> 3, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 4 --> 4, 2 --> 2 )
[LOG] Average clause size reduction: 1830.37 --> 12.8832 (1711.67 --> 10, 1711.67 --> 6.5, 1936.94 --> 9.70588, 2011.32 --> 12.2373, 1974.18 --> 12.5882, 1538.25 --> 4.25, 1966.08 --> 13.84, 1970.29 --> 13.3235, 1012.5 --> 0.5, 2021.92 --> 15.5205, 1863.64 --> 13.3636, 1902.11 --> 15.2222, 1931.29 --> 14.2941, 1878.25 --> 15.3333, 1821.33 --> 15.2222, 1902.64 --> 15.1429, 1947.62 --> 15.3333, 1988.85 --> 16.9091, 1857.14 --> 15.1429, 2012.16 --> 16.8902, 1939.95 --> 16.4359, 990.5 --> 0.5, 1914.39 --> 13.2222, 983 --> 0.5, 1843.64 --> 11.7273, 2011.32 --> 13.8136, 1701.43 --> 8.14286, 1687.71 --> 7.14286, 1906.12 --> 9.65, 1901.62 --> 9.85714, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 667.58 sec CPU time.
[LOG] Overall execution time: 669 sec real time.
Synthesis time: 668.30 sec (Real time) / 668.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3771 30 0 1 3719
=====================  mult16.aag =====================
[LOG] Relation determinization time: 418.96 sec CPU time.
[LOG] Relation determinization time: 420 sec real time.
[LOG] Final circuit size: 2118 new AND gates.
[LOG] Size before ABC: 2366 AND gates.
[LOG] Size after ABC: 2113 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 418.75/419 sec (0.07/0 sec, 0.4/0 sec, 0.48/1 sec, 0.3/0 sec, 0.05/0 sec, 0.13/0 sec, 1.06/1 sec, 0.15/0 sec, 0.07/1 sec, 0.92/0 sec, 0.35/1 sec, 0.86/1 sec, 0.09/0 sec, 0.35/0 sec, 0.12/0 sec, 0.6/1 sec, 0.14/0 sec, 1.08/1 sec, 0.29/0 sec, 2.19/3 sec, 3.94/3 sec, 0.6/1 sec, 2.88/3 sec, 0.63/1 sec, 1.11/1 sec, 0.07/0 sec, 0.14/0 sec, 0.36/0 sec, 0.39/1 sec, 0.4/0 sec, 0.65/1 sec, 0.84/1 sec, 17.89/17 sec, 15.99/16 sec, 18.16/19 sec, 17.45/17 sec, 24.07/24 sec, 21.71/22 sec, 27.01/27 sec, 17.17/17 sec, 20.55/21 sec, 28.92/29 sec, 30.65/30 sec, 15.58/16 sec, 14.73/15 sec, 15.25/15 sec, 27.3/27 sec, 15.81/16 sec, 22.03/22 sec, 11.24/11 sec, 9.99/10 sec, 7.98/8 sec, 5.02/5 sec, 3.22/3 sec, 1.98/2 sec, 1.72/2 sec, 0.86/1 sec, 1.05/1 sec, 0.9/1 sec, 0.58/0 sec, 0.91/1 sec, 0.57/1 sec, 0.42/0 sec, 0.33/1 sec )
[LOG] Nr of iterations: 773 (8, 35, 35, 24, 4, 10, 57, 7, 4, 42, 16, 31, 5, 17, 6, 20, 7, 30, 9, 44, 86, 15, 60, 21, 35, 3, 6, 15, 16, 18, 24, 12, 2, 3, 3, 1, 1, 2, 2, 1, 1, 2, 2, 1, 1, 1, 2, 1, 2, 1, 1, 1, 2, 1, 2, 2, 1, 1, 1, 1, 2, 2, 1, 4 )
[LOG] Total clause computation time: 173.76/175 sec (0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.04/0.04 sec, 0.17/0.17 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.03/0.03 sec, 5.3/5.3 sec, 7.06/7.06 sec, 8.95/8.95 sec, 8.4/8.4 sec, 13.97/13.97 sec, 8.11/8.11 sec, 8.54/8.54 sec, 8.95/8.95 sec, 9.94/9.94 sec, 12.13/12.13 sec, 10.5/10.5 sec, 7.46/7.46 sec, 7.16/7.16 sec, 8.39/8.39 sec, 7.77/7.77 sec, 7.16/7.16 sec, 8.64/8.64 sec, 5.7/5.7 sec, 4.44/4.44 sec, 4.45/4.45 sec, 2.17/2.17 sec, 1.68/1.68 sec, 0.94/0.94 sec, 0.84/0.84 sec, 0.52/0.52 sec, 0.72/0.72 sec, 0.65/0.65 sec, 0.42/0.42 sec, 0.73/0.73 sec, 0.46/0.46 sec, 0.35/0.35 sec, 0/0 sec )
[LOG] Total clause minimization time: 244.02/242 sec (0.06/0.06 sec, 0.36/0.36 sec, 0.45/0.45 sec, 0.23/0.23 sec, 0.03/0.03 sec, 0.11/0.11 sec, 0.99/0.99 sec, 0.12/0.12 sec, 0.03/0.03 sec, 0.87/0.87 sec, 0.31/0.31 sec, 0.82/0.82 sec, 0.07/0.07 sec, 0.29/0.29 sec, 0.1/0.1 sec, 0.57/0.57 sec, 0.12/0.12 sec, 1.03/1.03 sec, 0.25/0.25 sec, 2.04/2.04 sec, 3.75/3.75 sec, 0.53/0.53 sec, 2.67/2.67 sec, 0.58/0.58 sec, 0.99/0.99 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.3/0.3 sec, 0.34/0.34 sec, 0.3/0.3 sec, 0.54/0.54 sec, 0.77/0.77 sec, 12.58/12.58 sec, 8.92/8.92 sec, 9.2/9.2 sec, 9.04/9.04 sec, 10.09/10.09 sec, 13.58/13.58 sec, 18.46/18.46 sec, 8.21/8.21 sec, 10.6/10.6 sec, 16.78/16.78 sec, 20.14/20.14 sec, 8.11/8.11 sec, 7.56/7.56 sec, 6.85/6.85 sec, 19.52/19.52 sec, 8.64/8.64 sec, 13.37/13.37 sec, 5.53/5.53 sec, 5.54/5.54 sec, 3.52/3.52 sec, 2.85/2.85 sec, 1.54/1.54 sec, 1.04/1.04 sec, 0.87/0.87 sec, 0.33/0.33 sec, 0.33/0.33 sec, 0.25/0.25 sec, 0.16/0.16 sec, 0.18/0.18 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.33/0.33 sec )
[LOG] Total clause size reduction: 1720318 --> 10531 (17535 --> 51, 85068 --> 379, 84864 --> 448, 57431 --> 268, 7512 --> 30, 22419 --> 118, 140224 --> 871, 14934 --> 88, 7521 --> 32, 102664 --> 678, 37560 --> 222, 74190 --> 489, 9872 --> 49, 39872 --> 252, 12505 --> 57, 47519 --> 338, 14994 --> 80, 72384 --> 507, 19944 --> 139, 107371 --> 796, 211140 --> 1572, 34944 --> 217, 147264 --> 1040, 49460 --> 297, 83878 --> 529, 4996 --> 16, 12490 --> 51, 34916 --> 144, 37575 --> 197, 42160 --> 195, 57546 --> 249, 27511 --> 77, 2 --> 2, 3 --> 3, 6 --> 6, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 2225.51 --> 13.6235 (2191.88 --> 6.375, 2430.51 --> 10.8286, 2424.69 --> 12.8, 2392.96 --> 11.1667, 1878 --> 7.5, 2241.9 --> 11.8, 2460.07 --> 15.2807, 2133.43 --> 12.5714, 1880.25 --> 8, 2444.38 --> 16.1429, 2347.5 --> 13.875, 2393.23 --> 15.7742, 1974.4 --> 9.8, 2345.41 --> 14.8235, 2084.17 --> 9.5, 2375.95 --> 16.9, 2142 --> 11.4286, 2412.8 --> 16.9, 2216 --> 15.4444, 2440.25 --> 18.0909, 2455.12 --> 18.2791, 2329.6 --> 14.4667, 2454.4 --> 17.3333, 2355.24 --> 14.1429, 2396.51 --> 15.1143, 1665.33 --> 5.33333, 2081.67 --> 8.5, 2327.73 --> 9.6, 2348.44 --> 12.3125, 2342.22 --> 10.8333, 2397.75 --> 10.375, 2292.58 --> 6.41667, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 418.97 sec CPU time.
[LOG] Overall execution time: 420 sec real time.
Synthesis time: 419.84 sec (Real time) / 419.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4627 32 0 1 4568
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.6667 --> 0 (35.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23 --> 0 (34.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77.6667 --> 0 (116.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77 --> 0 (115.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184.667 --> 0 (277 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184 --> 0 (276 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 430.333 --> 0 (645.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 429.667 --> 0 (644.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 985.333 --> 0 (1478 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 984.667 --> 0 (1477 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.2 --> 0 (0 --> 0, 0 --> 0, 18 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.2 --> 0 (0 --> 0, 0 --> 0, 13 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.5714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 10.2857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.8889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 16.5556 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 36.2727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 49.7692 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 31.9231 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 63.9333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 40.1333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 78.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 48.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 93.4211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 57.0526 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.26 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.22/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 108.524 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.27 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.14/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 65.6667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.14 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.41 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.35/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/1 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 123.783 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.43 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 74.3478 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.21 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.56 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.46/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 139.16 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.59 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.86 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.27 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.25/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 83.08 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.29 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.78 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.72/1 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/1 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 154.63 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.82 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.01 sec (Real time) / 0.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.4 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.36/1 sec (0.01/0 sec, 0.01/0 sec, 0/1 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 91.8519 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.42 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 90 new AND gates.
[LOG] Size before ABC: 107 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 71 (8, 14, 3, 2, 10, 5, 7, 10, 2, 1, 8, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 4594 --> 130 (966 --> 10, 1612 --> 35, 220 --> 3, 157 --> 0, 963 --> 20, 624 --> 10, 10 --> 10, 22 --> 22, 3 --> 3, 0 --> 0, 16 --> 16, 1 --> 1 )
[LOG] Average clause size reduction: 64.7042 --> 1.83099 (120.75 --> 1.25, 115.143 --> 2.5, 73.3333 --> 1, 78.5 --> 0, 96.3 --> 2, 124.8 --> 2, 1.42857 --> 1.42857, 2.2 --> 2.2, 1.5 --> 1.5, 0 --> 0, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 254 5 21 1 224
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.66 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 179 new AND gates.
[LOG] Size before ABC: 206 AND gates.
[LOG] Size after ABC: 179 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.61/1 sec (0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.06/0 sec, 0/0 sec, 0.06/0 sec, 0.07/0 sec, 0.05/0 sec, 0.06/0 sec, 0.07/1 sec, 0.07/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 143 (21, 21, 5, 8, 5, 19, 6, 15, 15, 4, 4, 4, 14, 2 )
[LOG] Total clause computation time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.52/1 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 11910 --> 334 (3540 --> 56, 3260 --> 64, 580 --> 6, 938 --> 20, 524 --> 6, 2322 --> 49, 620 --> 9, 34 --> 33, 39 --> 38, 6 --> 6, 7 --> 7, 6 --> 6, 32 --> 32, 2 --> 2 )
[LOG] Average clause size reduction: 83.2867 --> 2.33566 (168.571 --> 2.66667, 155.238 --> 3.04762, 116 --> 1.2, 117.25 --> 2.5, 104.8 --> 1.2, 122.211 --> 2.57895, 103.333 --> 1.5, 2.26667 --> 2.2, 2.6 --> 2.53333, 1.5 --> 1.5, 1.75 --> 1.75, 1.5 --> 1.5, 2.28571 --> 2.28571, 1 --> 1 )
[LOG] Overall execution time: 0.66 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 385 6 24 1 348
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2.63 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 243 new AND gates.
[LOG] Size before ABC: 303 AND gates.
[LOG] Size after ABC: 243 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.51/2 sec (0.07/0 sec, 0.14/0 sec, 0.04/0 sec, 0.03/0 sec, 0.06/0 sec, 0.02/0 sec, 0.25/0 sec, 0.14/0 sec, 0.01/0 sec, 0.18/1 sec, 0.16/0 sec, 0.24/0 sec, 0.19/0 sec, 0.24/0 sec, 0.17/1 sec, 0.2/0 sec, 0.18/0 sec, 0.19/0 sec )
[LOG] Nr of iterations: 207 (25, 37, 4, 7, 10, 7, 10, 19, 3, 18, 23, 3, 5, 6, 5, 6, 17, 2 )
[LOG] Total clause computation time: 0.56/0 sec (0.02/0.02 sec, 0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 1.89/2 sec (0.05/0.05 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.21/0.21 sec, 0.11/0.11 sec, 0/0 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.18/0.18 sec, 0.16/0.16 sec, 0.18/0.18 sec, 0.13/0.13 sec, 0.17/0.17 sec, 0.11/0.11 sec, 0.17/0.17 sec )
[LOG] Total clause size reduction: 20882 --> 535 (5184 --> 78, 7272 --> 145, 537 --> 5, 1032 --> 15, 1575 --> 18, 882 --> 18, 1314 --> 24, 2610 --> 39, 280 --> 2, 47 --> 46, 68 --> 64, 5 --> 5, 9 --> 9, 8 --> 8, 11 --> 11, 10 --> 10, 36 --> 36, 2 --> 2 )
[LOG] Average clause size reduction: 100.879 --> 2.58454 (207.36 --> 3.12, 196.541 --> 3.91892, 134.25 --> 1.25, 147.429 --> 2.14286, 157.5 --> 1.8, 126 --> 2.57143, 131.4 --> 2.4, 137.368 --> 2.05263, 93.3333 --> 0.666667, 2.61111 --> 2.55556, 2.95652 --> 2.78261, 1.66667 --> 1.66667, 1.8 --> 1.8, 1.33333 --> 1.33333, 2.2 --> 2.2, 1.66667 --> 1.66667, 2.11765 --> 2.11765, 1 --> 1 )
[LOG] Overall execution time: 2.63 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.87 sec (Real time) / 2.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.18 sec (Real time) / 1.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 488 7 27 1 445
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 6.58 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 461 new AND gates.
[LOG] Size before ABC: 512 AND gates.
[LOG] Size after ABC: 461 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.27/6 sec (0.26/0 sec, 0.31/1 sec, 0.09/0 sec, 0.1/0 sec, 0.11/0 sec, 0.13/0 sec, 0.07/0 sec, 0.13/0 sec, 0.37/1 sec, 0.01/0 sec, 0.45/0 sec, 0.4/1 sec, 0.5/0 sec, 0.39/0 sec, 0.44/1 sec, 0.51/0 sec, 0.43/1 sec, 0.48/0 sec, 0.61/1 sec, 0.48/0 sec )
[LOG] Nr of iterations: 279 (35, 33, 6, 6, 8, 9, 10, 8, 32, 3, 31, 29, 5, 5, 5, 7, 8, 6, 31, 2 )
[LOG] Total clause computation time: 1.29/3 sec (0.06/0.06 sec, 0.1/0.1 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0/0 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.2/0.2 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 4.93/3 sec (0.2/0.2 sec, 0.2/0.2 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0/0 sec, 0.08/0.08 sec, 0.23/0.23 sec, 0.01/0.01 sec, 0.35/0.35 sec, 0.26/0.26 sec, 0.42/0.42 sec, 0.31/0.31 sec, 0.38/0.38 sec, 0.45/0.45 sec, 0.41/0.41 sec, 0.44/0.44 sec, 0.41/0.41 sec, 0.41/0.41 sec )
[LOG] Total clause size reduction: 30408 --> 849 (8942 --> 134, 7904 --> 155, 1065 --> 7, 1050 --> 6, 1309 --> 14, 1504 --> 17, 1503 --> 20, 1162 --> 26, 5084 --> 94, 482 --> 2, 112 --> 108, 129 --> 107, 7 --> 7, 6 --> 6, 8 --> 8, 12 --> 12, 16 --> 13, 17 --> 17, 94 --> 94, 2 --> 2 )
[LOG] Average clause size reduction: 108.989 --> 3.04301 (255.486 --> 3.82857, 239.515 --> 4.69697, 177.5 --> 1.16667, 175 --> 1, 163.625 --> 1.75, 167.111 --> 1.88889, 150.3 --> 2, 145.25 --> 3.25, 158.875 --> 2.9375, 160.667 --> 0.666667, 3.6129 --> 3.48387, 4.44828 --> 3.68966, 1.4 --> 1.4, 1.2 --> 1.2, 1.6 --> 1.6, 1.71429 --> 1.71429, 2 --> 1.625, 2.83333 --> 2.83333, 3.03226 --> 3.03226, 1 --> 1 )
[LOG] Overall execution time: 6.59 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.87 sec (Real time) / 6.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.76 sec (Real time) / 1.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 751 8 30 1 703
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 21.61 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 714 new AND gates.
[LOG] Size before ABC: 811 AND gates.
[LOG] Size after ABC: 714 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.05/21 sec (0.02/0 sec, 0.02/0 sec, 0.31/1 sec, 0.18/0 sec, 0.17/0 sec, 0.14/0 sec, 0.19/0 sec, 0.75/1 sec, 0.8/1 sec, 1.5/1 sec, 1.73/2 sec, 1.5/2 sec, 1.28/1 sec, 0.98/1 sec, 1.2/1 sec, 1.27/1 sec, 1.4/2 sec, 0.92/1 sec, 1.26/1 sec, 0.79/1 sec, 0.95/1 sec, 1.31/1 sec, 0.89/1 sec, 1.49/1 sec )
[LOG] Nr of iterations: 455 (5, 7, 31, 6, 11, 9, 9, 33, 39, 60, 25, 15, 3, 2, 30, 5, 5, 8, 6, 31, 31, 53, 22, 9 )
[LOG] Total clause computation time: 3.43/3 sec (0.01/0.01 sec, 0/0 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.2/0.2 sec, 0.19/0.19 sec, 0.49/0.49 sec, 0.1/0.1 sec, 0.24/0.24 sec, 0.17/0.17 sec, 0.24/0.24 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.19/0.19 sec, 0.27/0.27 sec, 0.27/0.27 sec, 0.04/0.04 sec, 0.16/0.16 sec )
[LOG] Total clause minimization time: 17.47/18 sec (0/0 sec, 0.02/0.02 sec, 0.21/0.21 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.18/0.18 sec, 0.55/0.55 sec, 0.6/0.6 sec, 1.01/1.01 sec, 1.62/1.62 sec, 1.25/1.25 sec, 1.11/1.11 sec, 0.73/0.73 sec, 1.03/1.03 sec, 1.14/1.14 sec, 1.28/1.28 sec, 0.8/0.8 sec, 1.11/1.11 sec, 0.6/0.6 sec, 0.66/0.66 sec, 1.03/1.03 sec, 0.85/0.85 sec, 1.32/1.32 sec )
[LOG] Total clause size reduction: 53094 --> 1537 (1312 --> 8, 1866 --> 14, 8010 --> 81, 1260 --> 11, 2470 --> 18, 1856 --> 12, 1712 --> 14, 8192 --> 130, 8208 --> 182, 10679 --> 312, 4320 --> 68, 2506 --> 40, 5 --> 5, 2 --> 2, 81 --> 81, 11 --> 11, 7 --> 7, 12 --> 12, 9 --> 9, 123 --> 115, 125 --> 121, 258 --> 214, 54 --> 54, 16 --> 16 )
[LOG] Average clause size reduction: 116.69 --> 3.37802 (262.4 --> 1.6, 266.571 --> 2, 258.387 --> 2.6129, 210 --> 1.83333, 224.545 --> 1.63636, 206.222 --> 1.33333, 190.222 --> 1.55556, 248.242 --> 3.93939, 210.462 --> 4.66667, 177.983 --> 5.2, 172.8 --> 2.72, 167.067 --> 2.66667, 1.66667 --> 1.66667, 1 --> 1, 2.7 --> 2.7, 2.2 --> 2.2, 1.4 --> 1.4, 1.5 --> 1.5, 1.5 --> 1.5, 3.96774 --> 3.70968, 4.03226 --> 3.90323, 4.86792 --> 4.03774, 2.45455 --> 2.45455, 1.77778 --> 1.77778 )
[LOG] Overall execution time: 21.61 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 21.89 sec (Real time) / 21.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.60 sec (Real time) / 5.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1052 9 33 1 998
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 40.85 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 967 new AND gates.
[LOG] Size before ABC: 1135 AND gates.
[LOG] Size after ABC: 967 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 39.97/40 sec (0.02/0 sec, 0.02/0 sec, 0.44/1 sec, 0.23/0 sec, 0.16/0 sec, 0.38/1 sec, 0.25/0 sec, 0.25/0 sec, 0.65/1 sec, 1.07/1 sec, 3.17/3 sec, 1.61/2 sec, 2.57/2 sec, 2.18/2 sec, 2.14/3 sec, 2.6/2 sec, 2.71/3 sec, 2.77/3 sec, 1.57/1 sec, 1.53/2 sec, 2.09/2 sec, 1.84/2 sec, 1.86/2 sec, 3.18/3 sec, 1.94/2 sec, 2.74/2 sec )
[LOG] Nr of iterations: 621 (6, 9, 50, 10, 11, 7, 10, 8, 32, 37, 57, 84, 11, 5, 2, 45, 8, 10, 4, 8, 6, 29, 35, 53, 74, 10 )
[LOG] Total clause computation time: 6.33/2 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.17/0.17 sec, 0.3/0.3 sec, 0.51/0.51 sec, 0.38/0.38 sec, 0.62/0.62 sec, 0.37/0.37 sec, 0.44/0.44 sec, 0.18/0.18 sec, 0.17/0.17 sec, 0.25/0.25 sec, 0.15/0.15 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.44/0.44 sec, 0.51/0.51 sec, 0.37/0.37 sec, 0.53/0.53 sec, 0.43/0.43 sec )
[LOG] Total clause minimization time: 33.42/38 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.29/0.29 sec, 0.22/0.22 sec, 0.15/0.15 sec, 0.36/0.36 sec, 0.24/0.24 sec, 0.24/0.24 sec, 0.47/0.47 sec, 0.76/0.76 sec, 2.65/2.65 sec, 1.22/1.22 sec, 1.94/1.94 sec, 1.8/1.8 sec, 1.69/1.69 sec, 2.41/2.41 sec, 2.53/2.53 sec, 2.51/2.51 sec, 1.41/1.41 sec, 1.35/1.35 sec, 1.92/1.92 sec, 1.4/1.4 sec, 1.34/1.34 sec, 2.8/2.8 sec, 1.4/1.4 sec, 2.3/2.3 sec )
[LOG] Total clause size reduction: 77381 --> 2244 (1855 --> 5, 2800 --> 18, 14357 --> 163, 2547 --> 17, 2780 --> 15, 1584 --> 12, 2178 --> 15, 1855 --> 13, 8556 --> 129, 9432 --> 161, 10696 --> 249, 15770 --> 456, 1890 --> 26, 5 --> 5, 2 --> 2, 132 --> 128, 14 --> 13, 15 --> 15, 6 --> 6, 13 --> 13, 10 --> 10, 111 --> 105, 152 --> 137, 223 --> 180, 372 --> 325, 26 --> 26 )
[LOG] Average clause size reduction: 124.607 --> 3.61353 (309.167 --> 0.833333, 311.111 --> 2, 287.14 --> 3.26, 254.7 --> 1.7, 252.727 --> 1.36364, 226.286 --> 1.71429, 217.8 --> 1.5, 231.875 --> 1.625, 267.375 --> 4.03125, 254.919 --> 4.35135, 187.649 --> 4.36842, 187.738 --> 5.42857, 171.818 --> 2.36364, 1 --> 1, 1 --> 1, 2.93333 --> 2.84444, 1.75 --> 1.625, 1.5 --> 1.5, 1.5 --> 1.5, 1.625 --> 1.625, 1.66667 --> 1.66667, 3.82759 --> 3.62069, 4.34286 --> 3.91429, 4.20755 --> 3.39623, 5.02703 --> 4.39189, 2.6 --> 2.6 )
[LOG] Overall execution time: 40.86 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 41.19 sec (Real time) / 40.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.66 sec (Real time) / 8.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1348 10 35 1 1290
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 62.43 sec CPU time.
[LOG] Relation determinization time: 63 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1595 AND gates.
[LOG] Size after ABC: 1296 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 61.28/61 sec (0.02/0 sec, 0.03/0 sec, 0.86/1 sec, 0.38/0 sec, 0.41/1 sec, 0.3/0 sec, 0.38/0 sec, 0.54/1 sec, 1.01/1 sec, 0.49/0 sec, 1.46/2 sec, 1.98/2 sec, 2.63/2 sec, 4.36/5 sec, 2.31/2 sec, 4.01/4 sec, 4.1/4 sec, 3.41/4 sec, 3.64/3 sec, 2.6/3 sec, 3.32/3 sec, 3.09/3 sec, 2.97/3 sec, 3.42/4 sec, 2.84/3 sec, 3.97/4 sec, 4/4 sec, 2.75/2 sec )
[LOG] Nr of iterations: 833 (7, 7, 60, 12, 9, 7, 18, 12, 33, 15, 38, 118, 96, 11, 5, 2, 53, 10, 6, 3, 16, 11, 29, 14, 34, 113, 84, 10 )
[LOG] Total clause computation time: 11.18/7 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.19/0.19 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.28/0.28 sec, 0.03/0.03 sec, 0.29/0.29 sec, 0.49/0.49 sec, 0.58/0.58 sec, 1.3/1.3 sec, 0.29/0.29 sec, 1.59/1.59 sec, 0.39/0.39 sec, 0.3/0.3 sec, 0.27/0.27 sec, 0.18/0.18 sec, 0.37/0.37 sec, 0.32/0.32 sec, 0.58/0.58 sec, 0.21/0.21 sec, 0.97/0.97 sec, 0.7/0.7 sec, 0.94/0.94 sec, 0.81/0.81 sec )
[LOG] Total clause minimization time: 49.76/53 sec (0/0 sec, 0.01/0.01 sec, 0.66/0.66 sec, 0.35/0.35 sec, 0.39/0.39 sec, 0.28/0.28 sec, 0.34/0.34 sec, 0.51/0.51 sec, 0.72/0.72 sec, 0.45/0.45 sec, 1.16/1.16 sec, 1.47/1.47 sec, 2.04/2.04 sec, 3.04/3.04 sec, 2.01/2.01 sec, 2.4/2.4 sec, 3.69/3.69 sec, 3.1/3.1 sec, 3.36/3.36 sec, 2.41/2.41 sec, 2.93/2.93 sec, 2.75/2.75 sec, 2.38/2.38 sec, 3.2/3.2 sec, 1.86/1.86 sec, 3.26/3.26 sec, 3.05/3.05 sec, 1.94/1.94 sec )
[LOG] Total clause size reduction: 109470 --> 3226 (2478 --> 10, 2328 --> 13, 18939 --> 200, 3421 --> 25, 2376 --> 14, 1752 --> 15, 4896 --> 29, 3014 --> 21, 9664 --> 135, 3472 --> 26, 10434 --> 169, 23868 --> 631, 19285 --> 506, 2020 --> 27, 8 --> 8, 2 --> 2, 166 --> 160, 18 --> 18, 9 --> 9, 4 --> 4, 26 --> 26, 21 --> 21, 103 --> 102, 26 --> 26, 137 --> 130, 585 --> 512, 391 --> 360, 27 --> 27 )
[LOG] Average clause size reduction: 131.417 --> 3.87275 (354 --> 1.42857, 332.571 --> 1.85714, 315.65 --> 3.33333, 285.083 --> 2.08333, 264 --> 1.55556, 250.286 --> 2.14286, 272 --> 1.61111, 251.167 --> 1.75, 292.848 --> 4.09091, 231.467 --> 1.73333, 274.579 --> 4.44737, 202.271 --> 5.34746, 200.885 --> 5.27083, 183.636 --> 2.45455, 1.6 --> 1.6, 1 --> 1, 3.13208 --> 3.01887, 1.8 --> 1.8, 1.5 --> 1.5, 1.33333 --> 1.33333, 1.625 --> 1.625, 1.90909 --> 1.90909, 3.55172 --> 3.51724, 1.85714 --> 1.85714, 4.02941 --> 3.82353, 5.17699 --> 4.53097, 4.65476 --> 4.28571, 2.7 --> 2.7 )
[LOG] Overall execution time: 62.43 sec CPU time.
[LOG] Overall execution time: 63 sec real time.
Synthesis time: 62.84 sec (Real time) / 62.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.14 sec (Real time) / 12.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1719 11 37 1 1657
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 174.55 sec CPU time.
[LOG] Relation determinization time: 174 sec real time.
[LOG] Final circuit size: 734 new AND gates.
[LOG] Size before ABC: 868 AND gates.
[LOG] Size after ABC: 734 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 171.22/171 sec (0.04/0 sec, 0.07/0 sec, 2.16/2 sec, 3.2/3 sec, 1.33/1 sec, 1.66/2 sec, 1.54/2 sec, 1.21/1 sec, 4.76/5 sec, 1.22/1 sec, 5.06/5 sec, 1.64/2 sec, 4.23/4 sec, 7.56/7 sec, 6.94/7 sec, 8.74/9 sec, 10.59/11 sec, 6.88/7 sec, 9.52/9 sec, 8.95/9 sec, 7.44/7 sec, 7.51/8 sec, 11.87/12 sec, 9.23/9 sec, 9.75/10 sec, 8.56/8 sec, 7.8/8 sec, 8.01/8 sec, 8.19/8 sec, 5.56/6 sec )
[LOG] Nr of iterations: 516 (4, 7, 23, 10, 6, 10, 7, 3, 34, 12, 30, 4, 64, 52, 16, 2, 4, 11, 9, 5, 8, 5, 2, 31, 11, 28, 3, 51, 51, 13 )
[LOG] Total clause computation time: 21.38/23 sec (0/0 sec, 0.01/0.01 sec, 0.35/0.35 sec, 0.04/0.04 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 1.01/1.01 sec, 0.01/0.01 sec, 1.63/1.63 sec, 0.05/0.05 sec, 0.9/0.9 sec, 1.11/1.11 sec, 0.56/0.56 sec, 1.42/1.42 sec, 2.99/2.99 sec, 0.67/0.67 sec, 0.77/0.77 sec, 0.5/0.5 sec, 0.81/0.81 sec, 0.57/0.57 sec, 0.43/0.43 sec, 1.54/1.54 sec, 0.45/0.45 sec, 2.24/2.24 sec, 0.46/0.46 sec, 1.03/1.03 sec, 1.01/1.01 sec, 0.78/0.78 sec )
[LOG] Total clause minimization time: 148.97/146 sec (0.01/0.01 sec, 0.04/0.04 sec, 1.78/1.78 sec, 3.13/3.13 sec, 1.3/1.3 sec, 1.62/1.62 sec, 1.49/1.49 sec, 1.18/1.18 sec, 3.72/3.72 sec, 1.16/1.16 sec, 3.4/3.4 sec, 1.56/1.56 sec, 3.3/3.3 sec, 6.4/6.4 sec, 6.34/6.34 sec, 7.29/7.29 sec, 7.56/7.56 sec, 6.19/6.19 sec, 8.72/8.72 sec, 8.42/8.42 sec, 6.61/6.61 sec, 6.91/6.91 sec, 11.42/11.42 sec, 7.67/7.67 sec, 9.27/9.27 sec, 6.29/6.29 sec, 7.32/7.32 sec, 6.95/6.95 sec, 7.16/7.16 sec, 4.76/4.76 sec )
[LOG] Total clause size reduction: 78771 --> 1576 (1389 --> 4, 2604 --> 13, 8074 --> 78, 3195 --> 13, 1720 --> 6, 2934 --> 16, 1878 --> 9, 594 --> 3, 11748 --> 136, 3102 --> 19, 9947 --> 115, 771 --> 4, 14742 --> 266, 11883 --> 193, 3480 --> 40, 2 --> 2, 7 --> 7, 22 --> 22, 13 --> 13, 6 --> 6, 12 --> 12, 6 --> 6, 3 --> 3, 114 --> 112, 19 --> 19, 102 --> 92, 4 --> 4, 178 --> 158, 193 --> 176, 29 --> 29 )
[LOG] Average clause size reduction: 152.657 --> 3.05426 (347.25 --> 1, 372 --> 1.85714, 351.043 --> 3.3913, 319.5 --> 1.3, 286.667 --> 1, 293.4 --> 1.6, 268.286 --> 1.28571, 198 --> 1, 345.529 --> 4, 258.5 --> 1.58333, 331.567 --> 3.83333, 192.75 --> 1, 230.344 --> 4.15625, 228.519 --> 3.71154, 217.5 --> 2.5, 1 --> 1, 1.75 --> 1.75, 2 --> 2, 1.44444 --> 1.44444, 1.2 --> 1.2, 1.5 --> 1.5, 1.2 --> 1.2, 1.5 --> 1.5, 3.67742 --> 3.6129, 1.72727 --> 1.72727, 3.64286 --> 3.28571, 1.33333 --> 1.33333, 3.4902 --> 3.09804, 3.78431 --> 3.45098, 2.23077 --> 2.23077 )
[LOG] Overall execution time: 174.55 sec CPU time.
[LOG] Overall execution time: 174 sec real time.
Synthesis time: 174.85 sec (Real time) / 173.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.29 sec (Real time) / 5.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1207 12 40 1 1140
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 110.32 sec CPU time.
[LOG] Relation determinization time: 111 sec real time.
[LOG] Final circuit size: 1066 new AND gates.
[LOG] Size before ABC: 1252 AND gates.
[LOG] Size after ABC: 1066 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 108.74/108 sec (0.04/0 sec, 0.04/0 sec, 0.88/1 sec, 0.36/0 sec, 0.56/0 sec, 0.74/1 sec, 0.52/1 sec, 0.55/0 sec, 1.69/2 sec, 0.75/1 sec, 1.34/1 sec, 0.5/1 sec, 0.44/0 sec, 9.25/9 sec, 7.22/7 sec, 6.45/7 sec, 4.79/5 sec, 3.56/3 sec, 4.05/4 sec, 4.98/5 sec, 6.56/7 sec, 4.52/4 sec, 4.12/4 sec, 3.6/4 sec, 4.37/4 sec, 2.98/3 sec, 4.14/5 sec, 3.44/3 sec, 3.66/4 sec, 3.39/3 sec, 7.33/7 sec, 3.89/4 sec, 3.05/3 sec, 4.98/5 sec )
[LOG] Nr of iterations: 774 (7, 6, 46, 11, 11, 12, 15, 11, 47, 12, 37, 10, 12, 81, 52, 44, 18, 5, 2, 38, 10, 6, 9, 6, 9, 43, 7, 31, 9, 6, 59, 47, 38, 17 )
[LOG] Total clause computation time: 12.67/12 sec (0.01/0.01 sec, 0/0 sec, 0.17/0.17 sec, 0/0 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.33/0.33 sec, 0.01/0.01 sec, 0.16/0.16 sec, 0.02/0.02 sec, 0.02/0.02 sec, 1.59/1.59 sec, 0.75/0.75 sec, 0.8/0.8 sec, 0.47/0.47 sec, 0.22/0.22 sec, 1.21/1.21 sec, 0.37/0.37 sec, 0.33/0.33 sec, 0.38/0.38 sec, 0.28/0.28 sec, 0.36/0.36 sec, 0.34/0.34 sec, 0.84/0.84 sec, 0.21/0.21 sec, 0.9/0.9 sec, 0.27/0.27 sec, 0.29/0.29 sec, 0.91/0.91 sec, 0.45/0.45 sec, 0.42/0.42 sec, 0.3/0.3 sec )
[LOG] Total clause minimization time: 95.57/95 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.7/0.7 sec, 0.34/0.34 sec, 0.48/0.48 sec, 0.58/0.58 sec, 0.49/0.49 sec, 0.51/0.51 sec, 1.34/1.34 sec, 0.72/0.72 sec, 1.16/1.16 sec, 0.46/0.46 sec, 0.4/0.4 sec, 7.64/7.64 sec, 6.45/6.45 sec, 5.63/5.63 sec, 4.3/4.3 sec, 3.33/3.33 sec, 2.82/2.82 sec, 4.6/4.6 sec, 6.22/6.22 sec, 4.13/4.13 sec, 3.83/3.83 sec, 3.23/3.23 sec, 4.02/4.02 sec, 2.12/2.12 sec, 3.92/3.92 sec, 2.53/2.53 sec, 3.37/3.37 sec, 3.08/3.08 sec, 6.41/6.41 sec, 3.42/3.42 sec, 2.62/2.62 sec, 4.67/4.67 sec )
[LOG] Total clause size reduction: 136325 --> 2550 (3156 --> 12, 2465 --> 8, 19170 --> 149, 4080 --> 16, 4020 --> 21, 4202 --> 21, 5180 --> 26, 3400 --> 17, 18998 --> 171, 3465 --> 19, 13536 --> 190, 2547 --> 16, 3245 --> 22, 20080 --> 467, 12750 --> 229, 10707 --> 132, 4216 --> 37, 9 --> 9, 2 --> 2, 107 --> 105, 16 --> 15, 9 --> 9, 15 --> 15, 8 --> 8, 14 --> 13, 146 --> 134, 10 --> 10, 131 --> 117, 16 --> 15, 11 --> 8, 280 --> 239, 193 --> 159, 104 --> 102, 37 --> 37 )
[LOG] Average clause size reduction: 176.13 --> 3.29457 (450.857 --> 1.71429, 410.833 --> 1.33333, 416.739 --> 3.23913, 370.909 --> 1.45455, 365.455 --> 1.90909, 350.167 --> 1.75, 345.333 --> 1.73333, 309.091 --> 1.54545, 404.213 --> 3.6383, 288.75 --> 1.58333, 365.838 --> 5.13514, 254.7 --> 1.6, 270.417 --> 1.83333, 247.901 --> 5.76543, 245.192 --> 4.40385, 243.341 --> 3, 234.222 --> 2.05556, 1.8 --> 1.8, 1 --> 1, 2.81579 --> 2.76316, 1.6 --> 1.5, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.33333 --> 1.33333, 1.55556 --> 1.44444, 3.39535 --> 3.11628, 1.42857 --> 1.42857, 4.22581 --> 3.77419, 1.77778 --> 1.66667, 1.83333 --> 1.33333, 4.74576 --> 4.05085, 4.10638 --> 3.38298, 2.73684 --> 2.68421, 2.17647 --> 2.17647 )
[LOG] Overall execution time: 110.33 sec CPU time.
[LOG] Overall execution time: 111 sec real time.
Synthesis time: 110.66 sec (Real time) / 110.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.75 sec (Real time) / 15.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1602 13 43 1 1529
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 214.49 sec CPU time.
[LOG] Relation determinization time: 215 sec real time.
[LOG] Final circuit size: 1513 new AND gates.
[LOG] Size before ABC: 1780 AND gates.
[LOG] Size after ABC: 1512 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 212.49/212 sec (0.03/0 sec, 0.05/0 sec, 0.7/1 sec, 0.57/0 sec, 0.93/1 sec, 1.19/1 sec, 0.38/1 sec, 0.82/1 sec, 1.93/2 sec, 0.74/0 sec, 3.86/4 sec, 0.68/1 sec, 0.72/1 sec, 0.66/0 sec, 13.33/14 sec, 16.76/16 sec, 9.91/10 sec, 16.35/17 sec, 7.95/8 sec, 7.81/7 sec, 9.31/10 sec, 6.72/6 sec, 7.02/7 sec, 9.23/10 sec, 8.69/8 sec, 8.29/9 sec, 6.08/6 sec, 9.17/9 sec, 5.6/5 sec, 7.41/8 sec, 6.92/7 sec, 6.49/6 sec, 7.98/8 sec, 10.48/11 sec, 11.52/11 sec, 6.21/6 sec )
[LOG] Nr of iterations: 947 (4, 4, 28, 9, 7, 13, 16, 13, 48, 7, 50, 11, 7, 3, 133, 102, 32, 19, 3, 1, 26, 8, 6, 12, 13, 9, 46, 5, 40, 9, 6, 2, 114, 92, 31, 18 )
[LOG] Total clause computation time: 26.74/19 sec (0/0 sec, 0/0 sec, 0.13/0.13 sec, 0.26/0.26 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.41/0.41 sec, 0.02/0.02 sec, 0.55/0.55 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 1.05/1.05 sec, 4.21/4.21 sec, 0.53/0.53 sec, 2.06/2.06 sec, 1.37/1.37 sec, 1.69/1.69 sec, 0.55/0.55 sec, 0.99/0.99 sec, 0.44/0.44 sec, 0.67/0.67 sec, 0.44/0.44 sec, 0.7/0.7 sec, 1.4/1.4 sec, 0.74/0.74 sec, 2.07/2.07 sec, 0.43/0.43 sec, 0.52/0.52 sec, 0.63/0.63 sec, 0.7/0.7 sec, 2.37/2.37 sec, 0.51/0.51 sec, 1.2/1.2 sec )
[LOG] Total clause minimization time: 185.08/193 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.56/0.56 sec, 0.3/0.3 sec, 0.9/0.9 sec, 1.15/1.15 sec, 0.33/0.33 sec, 0.8/0.8 sec, 1.5/1.5 sec, 0.7/0.7 sec, 3.29/3.29 sec, 0.64/0.64 sec, 0.69/0.69 sec, 0.64/0.64 sec, 12.26/12.26 sec, 12.52/12.52 sec, 9.36/9.36 sec, 14.27/14.27 sec, 6.57/6.57 sec, 6.1/6.1 sec, 8.74/8.74 sec, 5.71/5.71 sec, 6.56/6.56 sec, 8.54/8.54 sec, 8.23/8.23 sec, 7.57/7.57 sec, 4.66/4.66 sec, 8.41/8.41 sec, 3.51/3.51 sec, 6.96/6.96 sec, 6.38/6.38 sec, 5.84/5.84 sec, 7.26/7.26 sec, 8.1/8.1 sec, 10.99/10.99 sec, 4.99/4.99 sec )
[LOG] Total clause size reduction: 161045 --> 3591 (1683 --> 3, 1572 --> 9, 12285 --> 77, 3520 --> 15, 2556 --> 10, 4884 --> 21, 6030 --> 27, 4620 --> 23, 19881 --> 196, 2082 --> 12, 19943 --> 225, 3240 --> 18, 1920 --> 8, 618 --> 3, 34980 --> 732, 26664 --> 583, 8153 --> 78, 4716 --> 47, 3 --> 3, 1 --> 1, 72 --> 72, 15 --> 15, 10 --> 10, 21 --> 21, 21 --> 20, 14 --> 14, 187 --> 173, 9 --> 8, 147 --> 135, 15 --> 15, 8 --> 8, 3 --> 3, 570 --> 475, 477 --> 408, 78 --> 76, 47 --> 47 )
[LOG] Average clause size reduction: 170.058 --> 3.79197 (420.75 --> 0.75, 393 --> 2.25, 438.75 --> 2.75, 391.111 --> 1.66667, 365.143 --> 1.42857, 375.692 --> 1.61538, 376.875 --> 1.6875, 355.385 --> 1.76923, 414.188 --> 4.08333, 297.429 --> 1.71429, 398.86 --> 4.5, 294.545 --> 1.63636, 274.286 --> 1.14286, 206 --> 1, 263.008 --> 5.50376, 261.412 --> 5.71569, 254.781 --> 2.4375, 248.211 --> 2.47368, 1 --> 1, 1 --> 1, 2.76923 --> 2.76923, 1.875 --> 1.875, 1.66667 --> 1.66667, 1.75 --> 1.75, 1.61538 --> 1.53846, 1.55556 --> 1.55556, 4.06522 --> 3.76087, 1.8 --> 1.6, 3.675 --> 3.375, 1.66667 --> 1.66667, 1.33333 --> 1.33333, 1.5 --> 1.5, 5 --> 4.16667, 5.18478 --> 4.43478, 2.51613 --> 2.45161, 2.61111 --> 2.61111 )
[LOG] Overall execution time: 214.5 sec CPU time.
[LOG] Overall execution time: 215 sec real time.
Synthesis time: 214.91 sec (Real time) / 214.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.71 sec (Real time) / 0.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.50 sec (Real time) / 28.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2083 14 45 1 2007
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 184.3 sec CPU time.
[LOG] Relation determinization time: 185 sec real time.
[LOG] Final circuit size: 861 new AND gates.
[LOG] Size before ABC: 983 AND gates.
[LOG] Size after ABC: 859 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 181.65/182 sec (4.32/4 sec, 4.14/4 sec, 0.03/0 sec, 1.49/2 sec, 2.94/3 sec, 0.84/1 sec, 2.75/2 sec, 0.97/1 sec, 0.93/1 sec, 1.38/2 sec, 1.06/1 sec, 3.35/3 sec, 0.58/1 sec, 1.59/1 sec, 2.08/2 sec, 1.45/2 sec, 2.94/3 sec, 15.29/15 sec, 13.22/13 sec, 5.8/6 sec, 6.15/6 sec, 5.28/5 sec, 4.87/5 sec, 4.33/5 sec, 6.21/6 sec, 8.04/8 sec, 6.98/7 sec, 7.52/7 sec, 8.47/9 sec, 4.84/5 sec, 6.96/7 sec, 7.95/8 sec, 5.09/5 sec, 6.03/6 sec, 5.18/5 sec, 4.83/5 sec, 8.45/8 sec, 7.32/8 sec )
[LOG] Nr of iterations: 649 (7, 2, 2, 32, 38, 10, 11, 15, 15, 22, 19, 19, 10, 19, 11, 10, 58, 38, 24, 6, 1, 1, 20, 21, 7, 8, 14, 14, 16, 16, 18, 8, 13, 10, 9, 49, 34, 22 )
[LOG] Total clause computation time: 39.18/41 sec (0.6/0.6 sec, 4.09/4.09 sec, 0/0 sec, 0.46/0.46 sec, 0.7/0.7 sec, 0.07/0.07 sec, 0.67/0.67 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.39/0.39 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.21/0.21 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.4/0.4 sec, 0.58/0.58 sec, 2.71/2.71 sec, 3.41/3.41 sec, 5.06/5.06 sec, 5.37/5.37 sec, 0.46/0.46 sec, 1.52/1.52 sec, 1.78/1.78 sec, 0.39/0.39 sec, 0.65/0.65 sec, 0.52/0.52 sec, 0.49/0.49 sec, 0.39/0.39 sec, 0.34/0.34 sec, 0.52/0.52 sec, 0.32/0.32 sec, 0.37/0.37 sec, 0.5/0.5 sec, 0.44/0.44 sec, 1.21/1.21 sec, 2.25/2.25 sec, 1.99/1.99 sec )
[LOG] Total clause minimization time: 141.72/141 sec (3.7/3.7 sec, 0.02/0.02 sec, 0.01/0.01 sec, 1.01/1.01 sec, 2.22/2.22 sec, 0.75/0.75 sec, 2.06/2.06 sec, 0.94/0.94 sec, 0.89/0.89 sec, 0.97/0.97 sec, 1/1 sec, 3.3/3.3 sec, 0.35/0.35 sec, 1.48/1.48 sec, 1.93/1.93 sec, 1.02/1.02 sec, 2.34/2.34 sec, 12.54/12.54 sec, 9.79/9.79 sec, 0.73/0.73 sec, 0.76/0.76 sec, 4.79/4.79 sec, 3.33/3.33 sec, 2.52/2.52 sec, 5.8/5.8 sec, 7.37/7.37 sec, 6.44/6.44 sec, 7.01/7.01 sec, 8.07/8.07 sec, 4.48/4.48 sec, 6.43/6.43 sec, 7.61/7.61 sec, 4.71/4.71 sec, 5.52/5.52 sec, 4.73/4.73 sec, 3.6/3.6 sec, 6.18/6.18 sec, 5.32/5.32 sec )
[LOG] Total clause size reduction: 128647 --> 1892 (3204 --> 12, 533 --> 2, 602 --> 1, 17422 --> 119, 20091 --> 244, 3789 --> 17, 4100 --> 18, 5544 --> 20, 5334 --> 25, 7707 --> 60, 6336 --> 43, 6102 --> 31, 2916 --> 20, 5544 --> 54, 3140 --> 22, 2745 --> 21, 16131 --> 226, 10286 --> 159, 6371 --> 76, 12 --> 12, 2 --> 2, 1 --> 1, 58 --> 52, 57 --> 56, 9 --> 9, 12 --> 12, 20 --> 20, 25 --> 25, 31 --> 31, 34 --> 34, 31 --> 31, 16 --> 16, 27 --> 27, 22 --> 22, 21 --> 21, 172 --> 172, 133 --> 112, 67 --> 67 )
[LOG] Average clause size reduction: 198.223 --> 2.91525 (457.714 --> 1.71429, 266.5 --> 1, 301 --> 0.5, 544.438 --> 3.71875, 528.711 --> 6.42105, 378.9 --> 1.7, 372.727 --> 1.63636, 369.6 --> 1.33333, 355.6 --> 1.66667, 350.318 --> 2.72727, 333.474 --> 2.26316, 321.158 --> 1.63158, 291.6 --> 2, 291.789 --> 2.84211, 285.455 --> 2, 274.5 --> 2.1, 278.121 --> 3.89655, 270.684 --> 4.18421, 265.458 --> 3.16667, 2 --> 2, 2 --> 2, 1 --> 1, 2.9 --> 2.6, 2.71429 --> 2.66667, 1.28571 --> 1.28571, 1.5 --> 1.5, 1.42857 --> 1.42857, 1.78571 --> 1.78571, 1.9375 --> 1.9375, 2.125 --> 2.125, 1.72222 --> 1.72222, 2 --> 2, 2.07692 --> 2.07692, 2.2 --> 2.2, 2.33333 --> 2.33333, 3.5102 --> 3.5102, 3.91176 --> 3.29412, 3.04545 --> 3.04545 )
[LOG] Overall execution time: 184.31 sec CPU time.
[LOG] Overall execution time: 185 sec real time.
Synthesis time: 184.64 sec (Real time) / 184.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.09 sec (Real time) / 9.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1471 15 47 1 1392
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 136.35 sec CPU time.
[LOG] Relation determinization time: 136 sec real time.
[LOG] Final circuit size: 1092 new AND gates.
[LOG] Size before ABC: 1262 AND gates.
[LOG] Size after ABC: 1091 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 134.22/135 sec (1.65/2 sec, 1.46/2 sec, 0.03/0 sec, 0.91/1 sec, 0.99/1 sec, 0.73/0 sec, 0.52/1 sec, 0.39/0 sec, 0.8/1 sec, 0.86/1 sec, 0.42/0 sec, 0.55/1 sec, 0.57/0 sec, 0.74/1 sec, 0.62/1 sec, 0.86/1 sec, 1.29/1 sec, 1.71/2 sec, 7.5/7 sec, 9.36/10 sec, 4.53/4 sec, 4.03/4 sec, 4.23/4 sec, 3.88/4 sec, 4.49/5 sec, 5.04/5 sec, 5.15/5 sec, 5.7/6 sec, 5.78/5 sec, 5.64/6 sec, 5.02/5 sec, 5.33/5 sec, 5.12/6 sec, 4.82/4 sec, 3.84/4 sec, 5.35/6 sec, 5.78/5 sec, 5.96/6 sec, 6.56/7 sec, 6.01/6 sec )
[LOG] Nr of iterations: 794 (5, 9, 3, 46, 20, 8, 10, 12, 15, 11, 6, 13, 14, 11, 18, 13, 115, 49, 23, 41, 4, 4, 1, 36, 19, 7, 8, 10, 13, 9, 5, 9, 13, 9, 16, 11, 77, 41, 20, 40 )
[LOG] Total clause computation time: 28.59/28 sec (1.6/1.6 sec, 1.4/1.4 sec, 0/0 sec, 0.14/0.14 sec, 0.21/0.21 sec, 0.35/0.35 sec, 0.12/0.12 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.36/0.36 sec, 0.03/0.03 sec, 0.15/0.15 sec, 0.18/0.18 sec, 0.1/0.1 sec, 0.2/0.2 sec, 0.15/0.15 sec, 0.38/0.38 sec, 0.13/0.13 sec, 1.4/1.4 sec, 2.3/2.3 sec, 4.07/4.07 sec, 3.61/3.61 sec, 0.37/0.37 sec, 1.01/1.01 sec, 1.42/1.42 sec, 0.51/0.51 sec, 0.56/0.56 sec, 0.34/0.34 sec, 0.44/0.44 sec, 0.3/0.3 sec, 0.31/0.31 sec, 0.28/0.28 sec, 0.38/0.38 sec, 0.24/0.24 sec, 0.32/0.32 sec, 0.51/0.51 sec, 1.39/1.39 sec, 0.51/0.51 sec, 1.47/1.47 sec, 1.29/1.29 sec )
[LOG] Total clause minimization time: 104.99/106 sec (0.03/0.03 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.75/0.75 sec, 0.77/0.77 sec, 0.36/0.36 sec, 0.38/0.38 sec, 0.33/0.33 sec, 0.76/0.76 sec, 0.48/0.48 sec, 0.37/0.37 sec, 0.39/0.39 sec, 0.37/0.37 sec, 0.62/0.62 sec, 0.41/0.41 sec, 0.69/0.69 sec, 0.9/0.9 sec, 1.56/1.56 sec, 6.08/6.08 sec, 7.05/7.05 sec, 0.45/0.45 sec, 0.4/0.4 sec, 3.85/3.85 sec, 2.86/2.86 sec, 3.05/3.05 sec, 4.52/4.52 sec, 4.58/4.58 sec, 5.34/5.34 sec, 5.33/5.33 sec, 5.33/5.33 sec, 4.7/4.7 sec, 5.04/5.04 sec, 4.73/4.73 sec, 4.56/4.56 sec, 3.5/3.5 sec, 4.83/4.83 sec, 4.37/4.37 sec, 5.43/5.43 sec, 5.06/5.06 sec, 4.7/4.7 sec )
[LOG] Total clause size reduction: 159961 --> 2443 (2248 --> 8, 4488 --> 22, 1272 --> 4, 26775 --> 187, 11020 --> 54, 3143 --> 10, 3924 --> 15, 4752 --> 20, 5964 --> 25, 4020 --> 24, 1985 --> 9, 4512 --> 36, 4680 --> 24, 3480 --> 29, 5644 --> 42, 3816 --> 25, 34998 --> 506, 14208 --> 180, 6402 --> 96, 11600 --> 140, 8 --> 8, 5 --> 5, 1 --> 1, 126 --> 110, 54 --> 47, 10 --> 10, 12 --> 12, 17 --> 17, 20 --> 20, 17 --> 17, 9 --> 9, 18 --> 18, 24 --> 24, 21 --> 21, 35 --> 35, 21 --> 21, 282 --> 268, 130 --> 130, 80 --> 74, 140 --> 140 )
[LOG] Average clause size reduction: 201.462 --> 3.07683 (449.6 --> 1.6, 498.667 --> 2.44444, 424 --> 1.33333, 582.065 --> 4.06522, 551 --> 2.7, 392.875 --> 1.25, 392.4 --> 1.5, 396 --> 1.66667, 397.6 --> 1.66667, 365.455 --> 2.18182, 330.833 --> 1.5, 347.077 --> 2.76923, 334.286 --> 1.71429, 316.364 --> 2.63636, 313.556 --> 2.33333, 293.538 --> 1.92308, 304.33 --> 4.4, 289.959 --> 3.67347, 278.348 --> 4.17391, 282.927 --> 3.41463, 2 --> 2, 1.25 --> 1.25, 1 --> 1, 3.5 --> 3.05556, 2.84211 --> 2.47368, 1.42857 --> 1.42857, 1.5 --> 1.5, 1.7 --> 1.7, 1.53846 --> 1.53846, 1.88889 --> 1.88889, 1.8 --> 1.8, 2 --> 2, 1.84615 --> 1.84615, 2.33333 --> 2.33333, 2.1875 --> 2.1875, 1.90909 --> 1.90909, 3.66234 --> 3.48052, 3.17073 --> 3.17073, 4 --> 3.7, 3.5 --> 3.5 )
[LOG] Overall execution time: 136.36 sec CPU time.
[LOG] Overall execution time: 137 sec real time.
Synthesis time: 136.72 sec (Real time) / 136.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.24 sec (Real time) / 12.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1737 16 49 1 1653
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 253.55 sec CPU time.
[LOG] Relation determinization time: 254 sec real time.
[LOG] Final circuit size: 1505 new AND gates.
[LOG] Size before ABC: 1786 AND gates.
[LOG] Size after ABC: 1505 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 250.38/251 sec (2.46/3 sec, 4.07/4 sec, 0.06/0 sec, 2.03/2 sec, 3.71/3 sec, 0.47/1 sec, 0.61/0 sec, 0.54/1 sec, 0.93/1 sec, 0.78/1 sec, 1.81/2 sec, 0.74/0 sec, 1.39/2 sec, 0.89/1 sec, 1.59/1 sec, 2.46/3 sec, 3.68/3 sec, 1.99/2 sec, 2.11/2 sec, 15.05/15 sec, 14.64/15 sec, 8.51/9 sec, 10.71/10 sec, 8.27/9 sec, 7.06/7 sec, 7.31/7 sec, 8.26/8 sec, 9.56/10 sec, 8.71/9 sec, 8.77/8 sec, 8.86/9 sec, 7.95/8 sec, 8.89/9 sec, 8.24/8 sec, 8.84/9 sec, 8.56/9 sec, 6.89/7 sec, 10.21/10 sec, 14.25/14 sec, 10.66/11 sec, 11.35/11 sec, 6.51/7 sec )
[LOG] Nr of iterations: 1093 (9, 5, 9, 54, 45, 9, 13, 8, 19, 19, 14, 13, 14, 14, 19, 20, 183, 55, 39, 27, 19, 7, 4, 6, 43, 22, 8, 10, 7, 13, 16, 13, 10, 13, 12, 15, 18, 149, 48, 35, 19, 18 )
[LOG] Total clause computation time: 39.64/47 sec (0.99/0.99 sec, 4/4 sec, 0/0 sec, 0.58/0.58 sec, 0.64/0.64 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.57/0.57 sec, 0.14/0.14 sec, 0.22/0.22 sec, 0.39/0.39 sec, 0.21/0.21 sec, 0.2/0.2 sec, 0.97/0.97 sec, 0.24/0.24 sec, 0.26/0.26 sec, 3.11/3.11 sec, 1.96/1.96 sec, 2.96/2.96 sec, 3.74/3.74 sec, 0.58/0.58 sec, 1.71/1.71 sec, 2.9/2.9 sec, 0.73/0.73 sec, 0.6/0.6 sec, 0.78/0.78 sec, 0.63/0.63 sec, 0.6/0.6 sec, 0.5/0.5 sec, 0.62/0.62 sec, 0.37/0.37 sec, 0.53/0.53 sec, 0.61/0.61 sec, 0.53/0.53 sec, 1.73/1.73 sec, 0.44/0.44 sec, 0.65/0.65 sec, 2.48/2.48 sec, 1.33/1.33 sec )
[LOG] Total clause minimization time: 209.79/202 sec (1.45/1.45 sec, 0.05/0.05 sec, 0.04/0.04 sec, 1.43/1.43 sec, 3.05/3.05 sec, 0.39/0.39 sec, 0.56/0.56 sec, 0.51/0.51 sec, 0.89/0.89 sec, 0.7/0.7 sec, 1.22/1.22 sec, 0.57/0.57 sec, 1.15/1.15 sec, 0.47/0.47 sec, 1.36/1.36 sec, 2.24/2.24 sec, 2.69/2.69 sec, 1.72/1.72 sec, 1.82/1.82 sec, 11.91/11.91 sec, 12.65/12.65 sec, 5.53/5.53 sec, 6.95/6.95 sec, 7.66/7.66 sec, 5.33/5.33 sec, 4.39/4.39 sec, 7.51/7.51 sec, 8.94/8.94 sec, 7.91/7.91 sec, 8.12/8.12 sec, 8.23/8.23 sec, 7.43/7.43 sec, 8.25/8.25 sec, 7.85/7.85 sec, 8.3/8.3 sec, 7.93/7.93 sec, 6.34/6.34 sec, 8.46/8.46 sec, 13.79/13.79 sec, 9.99/9.99 sec, 8.85/8.85 sec, 5.16/5.16 sec )
[LOG] Total clause size reduction: 236635 --> 3780 (4808 --> 20, 2400 --> 8, 5448 --> 15, 33337 --> 217, 27060 --> 263, 3784 --> 12, 5532 --> 19, 3129 --> 10, 7776 --> 36, 7524 --> 39, 5239 --> 26, 4680 --> 27, 4849 --> 34, 4693 --> 35, 6210 --> 47, 6479 --> 41, 60242 --> 983, 17010 --> 172, 11628 --> 137, 7826 --> 103, 5400 --> 51, 16 --> 16, 8 --> 8, 11 --> 11, 143 --> 128, 64 --> 53, 12 --> 12, 14 --> 14, 10 --> 10, 21 --> 21, 29 --> 29, 26 --> 26, 16 --> 16, 34 --> 34, 29 --> 29, 33 --> 33, 36 --> 36, 712 --> 647, 136 --> 136, 117 --> 117, 63 --> 58, 51 --> 51 )
[LOG] Average clause size reduction: 216.5 --> 3.45837 (534.222 --> 2.22222, 480 --> 1.6, 605.333 --> 1.66667, 617.352 --> 4.01852, 601.333 --> 5.84444, 420.444 --> 1.33333, 425.538 --> 1.46154, 391.125 --> 1.25, 409.263 --> 1.89474, 396 --> 2.05263, 374.214 --> 1.85714, 360 --> 2.07692, 346.357 --> 2.42857, 335.214 --> 2.5, 326.842 --> 2.47368, 323.95 --> 2.05, 329.191 --> 5.37158, 309.273 --> 3.12727, 298.154 --> 3.51282, 289.852 --> 3.81481, 284.211 --> 2.68421, 2.28571 --> 2.28571, 2 --> 2, 1.83333 --> 1.83333, 3.32558 --> 2.97674, 2.90909 --> 2.40909, 1.5 --> 1.5, 1.4 --> 1.4, 1.42857 --> 1.42857, 1.61538 --> 1.61538, 1.8125 --> 1.8125, 2 --> 2, 1.6 --> 1.6, 2.61538 --> 2.61538, 2.41667 --> 2.41667, 2.2 --> 2.2, 2 --> 2, 4.77852 --> 4.34228, 2.83333 --> 2.83333, 3.34286 --> 3.34286, 3.31579 --> 3.05263, 2.83333 --> 2.83333 )
[LOG] Overall execution time: 253.56 sec CPU time.
[LOG] Overall execution time: 254 sec real time.
Synthesis time: 253.96 sec (Real time) / 253.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.57 sec (Real time) / 21.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2196 17 51 1 2107
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 384.34 sec CPU time.
[LOG] Relation determinization time: 385 sec real time.
[LOG] Final circuit size: 1727 new AND gates.
[LOG] Size before ABC: 1993 AND gates.
[LOG] Size after ABC: 1726 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 380.46/380 sec (3.79/4 sec, 0.09/0 sec, 0.05/0 sec, 2.95/3 sec, 4.05/4 sec, 1.25/1 sec, 0.56/1 sec, 0.93/1 sec, 0.87/1 sec, 2.69/2 sec, 1.38/2 sec, 2.17/2 sec, 1.09/1 sec, 2.08/2 sec, 1.33/1 sec, 1.83/1 sec, 5.94/6 sec, 3.21/3 sec, 2.78/3 sec, 2.91/3 sec, 13.56/14 sec, 19.8/20 sec, 17.51/17 sec, 14.48/15 sec, 11.1/11 sec, 10.59/10 sec, 9.43/10 sec, 12.53/12 sec, 13.49/14 sec, 13.84/14 sec, 15.76/15 sec, 11.8/12 sec, 17.82/18 sec, 10.1/10 sec, 20.93/21 sec, 13.3/13 sec, 14.16/14 sec, 15.68/16 sec, 11.66/12 sec, 11.72/12 sec, 16.96/16 sec, 11.13/12 sec, 14.78/14 sec, 16.38/17 sec )
[LOG] Nr of iterations: 1147 (12, 6, 2, 51, 40, 12, 7, 11, 9, 13, 15, 17, 10, 20, 19, 17, 163, 36, 41, 21, 59, 37, 7, 4, 1, 47, 34, 11, 5, 9, 8, 10, 13, 15, 9, 17, 18, 14, 135, 24, 40, 16, 56, 36 )
[LOG] Total clause computation time: 49.03/47 sec (0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.59/0.59 sec, 0.71/0.71 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.68/0.68 sec, 0.22/0.22 sec, 0.73/0.73 sec, 0.23/0.23 sec, 0.94/0.94 sec, 0.46/0.46 sec, 0.27/0.27 sec, 1.47/1.47 sec, 0.58/0.58 sec, 0.26/0.26 sec, 0.48/0.48 sec, 1.32/1.32 sec, 3.34/3.34 sec, 5.04/5.04 sec, 6.17/6.17 sec, 0.9/0.9 sec, 2.07/2.07 sec, 3.41/3.41 sec, 0.83/0.83 sec, 0.97/0.97 sec, 0.87/0.87 sec, 0.79/0.79 sec, 0.85/0.85 sec, 1.05/1.05 sec, 0.47/0.47 sec, 0.71/0.71 sec, 0.78/0.78 sec, 0.82/0.82 sec, 0.85/0.85 sec, 2.21/2.21 sec, 0.77/0.77 sec, 1.04/1.04 sec, 0.87/0.87 sec, 1.18/1.18 sec, 3.99/3.99 sec )
[LOG] Total clause minimization time: 330.11/331 sec (3.73/3.73 sec, 0.04/0.04 sec, 0.02/0.02 sec, 2.34/2.34 sec, 3.3/3.3 sec, 1.2/1.2 sec, 0.52/0.52 sec, 0.89/0.89 sec, 0.81/0.81 sec, 1.98/1.98 sec, 1.13/1.13 sec, 1.4/1.4 sec, 0.83/0.83 sec, 1.11/1.11 sec, 0.84/0.84 sec, 1.53/1.53 sec, 4.43/4.43 sec, 2.6/2.6 sec, 2.49/2.49 sec, 2.4/2.4 sec, 12.21/12.21 sec, 16.41/16.41 sec, 12.44/12.44 sec, 8.28/8.28 sec, 10.16/10.16 sec, 8.49/8.49 sec, 5.99/5.99 sec, 11.67/11.67 sec, 12.5/12.5 sec, 12.94/12.94 sec, 14.93/14.93 sec, 10.93/10.93 sec, 16.75/16.75 sec, 9.61/9.61 sec, 20.19/20.19 sec, 12.49/12.49 sec, 13.32/13.32 sec, 14.8/14.8 sec, 9.42/9.42 sec, 10.93/10.93 sec, 15.89/15.89 sec, 10.23/10.23 sec, 13.58/13.58 sec, 12.36/12.36 sec )
[LOG] Total clause size reduction: 253413 --> 3949 (6996 --> 34, 3175 --> 10, 722 --> 1, 33800 --> 188, 25701 --> 194, 5610 --> 19, 3054 --> 8, 4840 --> 17, 3744 --> 12, 5448 --> 36, 6146 --> 27, 6832 --> 32, 3762 --> 19, 7543 --> 60, 7164 --> 45, 6000 --> 39, 58968 --> 912, 12180 --> 105, 13400 --> 124, 6500 --> 64, 18560 --> 227, 11484 --> 111, 17 --> 16, 7 --> 7, 1 --> 1, 154 --> 149, 131 --> 124, 19 --> 19, 6 --> 6, 14 --> 13, 12 --> 12, 22 --> 22, 23 --> 22, 28 --> 27, 19 --> 19, 45 --> 45, 45 --> 43, 30 --> 28, 668 --> 595, 55 --> 55, 124 --> 119, 42 --> 42, 211 --> 190, 111 --> 111 )
[LOG] Average clause size reduction: 220.935 --> 3.44289 (583 --> 2.83333, 529.167 --> 1.66667, 361 --> 0.5, 662.745 --> 3.68627, 642.525 --> 4.85, 467.5 --> 1.58333, 436.286 --> 1.14286, 440 --> 1.54545, 416 --> 1.33333, 419.077 --> 2.76923, 409.733 --> 1.8, 401.882 --> 1.88235, 376.2 --> 1.9, 377.15 --> 3, 377.053 --> 2.36842, 352.941 --> 2.29412, 361.767 --> 5.59509, 338.333 --> 2.91667, 326.829 --> 3.02439, 309.524 --> 3.04762, 314.576 --> 3.84746, 310.378 --> 3, 2.42857 --> 2.28571, 1.75 --> 1.75, 1 --> 1, 3.2766 --> 3.17021, 3.85294 --> 3.64706, 1.72727 --> 1.72727, 1.2 --> 1.2, 1.55556 --> 1.44444, 1.5 --> 1.5, 2.2 --> 2.2, 1.76923 --> 1.69231, 1.86667 --> 1.8, 2.11111 --> 2.11111, 2.64706 --> 2.64706, 2.5 --> 2.38889, 2.14286 --> 2, 4.94815 --> 4.40741, 2.29167 --> 2.29167, 3.1 --> 2.975, 2.625 --> 2.625, 3.76786 --> 3.39286, 3.08333 --> 3.08333 )
[LOG] Overall execution time: 384.36 sec CPU time.
[LOG] Overall execution time: 385 sec real time.
Synthesis time: 384.79 sec (Real time) / 383.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 60.09 sec (Real time) / 60.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2458 18 53 1 2366
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 564.12 sec CPU time.
[LOG] Relation determinization time: 565 sec real time.
[LOG] Final circuit size: 2041 new AND gates.
[LOG] Size before ABC: 2459 AND gates.
[LOG] Size after ABC: 2041 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 559.82/560 sec (0.14/1 sec, 0.55/0 sec, 0.05/0 sec, 2.76/3 sec, 5.16/5 sec, 1.04/1 sec, 1.19/1 sec, 1.18/2 sec, 1.67/1 sec, 1.25/1 sec, 1.02/2 sec, 1.15/1 sec, 2.09/2 sec, 1.52/1 sec, 1.36/2 sec, 1.96/2 sec, 4.13/4 sec, 3.69/3 sec, 3.1/4 sec, 2.72/2 sec, 3.72/4 sec, 8.25/8 sec, 25.39/26 sec, 20.89/21 sec, 20.79/20 sec, 34.48/35 sec, 17.71/18 sec, 16.2/16 sec, 13.73/13 sec, 20.52/21 sec, 21.91/22 sec, 23.45/23 sec, 23.42/24 sec, 20.03/20 sec, 19.08/19 sec, 18.94/19 sec, 18.5/18 sec, 18.3/19 sec, 21.71/21 sec, 21.9/22 sec, 20.02/20 sec, 27.88/28 sec, 13.41/14 sec, 22.98/23 sec, 20.11/20 sec, 28.77/28 sec )
[LOG] Nr of iterations: 1266 (11, 12, 6, 53, 23, 8, 7, 13, 18, 11, 6, 16, 17, 11, 13, 8, 110, 49, 53, 19, 17, 143, 53, 5, 7, 5, 42, 19, 6, 5, 11, 16, 9, 5, 12, 14, 7, 12, 7, 95, 46, 50, 15, 15, 135, 51 )
[LOG] Total clause computation time: 68.76/66 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.67/0.67 sec, 0.92/0.92 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.18/0.18 sec, 0.03/0.03 sec, 0.27/0.27 sec, 0.14/0.14 sec, 0.2/0.2 sec, 0.14/0.14 sec, 0.28/0.28 sec, 0.3/0.3 sec, 0.28/0.28 sec, 1.09/1.09 sec, 0.24/0.24 sec, 0.24/0.24 sec, 0.41/0.41 sec, 0.4/0.4 sec, 1.53/1.53 sec, 7.51/7.51 sec, 5.86/5.86 sec, 7.13/7.13 sec, 1.72/1.72 sec, 4.86/4.86 sec, 5.69/5.69 sec, 0.96/0.96 sec, 1/1 sec, 0.95/0.95 sec, 0.93/0.93 sec, 0.9/0.9 sec, 0.58/0.58 sec, 0.77/0.77 sec, 0.61/0.61 sec, 0.94/0.94 sec, 0.86/0.86 sec, 1.32/1.32 sec, 2.95/2.95 sec, 0.84/0.84 sec, 0.9/0.9 sec, 0.84/0.84 sec, 1.17/1.17 sec, 5.16/5.16 sec, 6.65/6.65 sec )
[LOG] Total clause minimization time: 489.85/492 sec (0.08/0.08 sec, 0.5/0.5 sec, 0.01/0.01 sec, 2.07/2.07 sec, 4.21/4.21 sec, 0.85/0.85 sec, 1.05/1.05 sec, 0.97/0.97 sec, 1.62/1.62 sec, 0.95/0.95 sec, 0.86/0.86 sec, 0.92/0.92 sec, 1.92/1.92 sec, 1.21/1.21 sec, 1.03/1.03 sec, 1.66/1.66 sec, 3.01/3.01 sec, 3.42/3.42 sec, 2.83/2.83 sec, 2.28/2.28 sec, 3.29/3.29 sec, 6.68/6.68 sec, 17.83/17.83 sec, 15.01/15.01 sec, 13.64/13.64 sec, 32.73/32.73 sec, 12.83/12.83 sec, 10.49/10.49 sec, 12.75/12.75 sec, 19.5/19.5 sec, 20.93/20.93 sec, 22.5/22.5 sec, 22.49/22.49 sec, 19.43/19.43 sec, 18.29/18.29 sec, 18.31/18.31 sec, 17.54/17.54 sec, 17.42/17.42 sec, 20.36/20.36 sec, 18.92/18.92 sec, 19.16/19.16 sec, 26.96/26.96 sec, 12.55/12.55 sec, 21.78/21.78 sec, 14.92/14.92 sec, 22.09/22.09 sec )
[LOG] Total clause size reduction: 282561 --> 4873 (6800 --> 25, 7469 --> 31, 3370 --> 9, 34060 --> 222, 13926 --> 71, 3787 --> 10, 3228 --> 10, 6432 --> 22, 8806 --> 28, 4850 --> 19, 2350 --> 9, 7005 --> 34, 7168 --> 41, 4250 --> 39, 5016 --> 25, 2765 --> 15, 44254 --> 616, 18528 --> 143, 19396 --> 148, 6282 --> 56, 5600 --> 59, 47570 --> 922, 17368 --> 195, 8 --> 8, 12 --> 12, 9 --> 9, 149 --> 143, 51 --> 50, 8 --> 8, 7 --> 7, 19 --> 19, 25 --> 25, 15 --> 15, 9 --> 9, 20 --> 20, 28 --> 28, 13 --> 13, 25 --> 25, 15 --> 15, 479 --> 434, 133 --> 133, 139 --> 139, 37 --> 37, 49 --> 49, 844 --> 739, 187 --> 187 )
[LOG] Average clause size reduction: 223.192 --> 3.84913 (618.182 --> 2.27273, 622.417 --> 2.58333, 561.667 --> 1.5, 642.642 --> 4.18868, 605.478 --> 3.08696, 473.375 --> 1.25, 461.143 --> 1.42857, 494.769 --> 1.69231, 489.222 --> 1.55556, 440.909 --> 1.72727, 391.667 --> 1.5, 437.812 --> 2.125, 421.647 --> 2.41176, 386.364 --> 3.54545, 385.846 --> 1.92308, 345.625 --> 1.875, 402.309 --> 5.6, 378.122 --> 2.91837, 365.962 --> 2.79245, 330.632 --> 2.94737, 329.412 --> 3.47059, 332.657 --> 6.44755, 327.698 --> 3.67925, 1.6 --> 1.6, 1.71429 --> 1.71429, 1.8 --> 1.8, 3.54762 --> 3.40476, 2.68421 --> 2.63158, 1.33333 --> 1.33333, 1.4 --> 1.4, 1.72727 --> 1.72727, 1.5625 --> 1.5625, 1.66667 --> 1.66667, 1.8 --> 1.8, 1.66667 --> 1.66667, 2 --> 2, 1.85714 --> 1.85714, 2.08333 --> 2.08333, 2.14286 --> 2.14286, 5.04211 --> 4.56842, 2.8913 --> 2.8913, 2.78 --> 2.78, 2.46667 --> 2.46667, 3.26667 --> 3.26667, 6.25185 --> 5.47407, 3.66667 --> 3.66667 )
[LOG] Overall execution time: 564.14 sec CPU time.
[LOG] Overall execution time: 565 sec real time.
Synthesis time: 564.58 sec (Real time) / 562.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.94 sec (Real time) / 0.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 33.46 sec (Real time) / 33.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2823 19 55 1 2726
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 391.81 sec CPU time.
[LOG] Relation determinization time: 392 sec real time.
[LOG] Final circuit size: 1471 new AND gates.
[LOG] Size before ABC: 1700 AND gates.
[LOG] Size after ABC: 1471 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 386.64/387 sec (8.19/9 sec, 6.26/6 sec, 0.09/0 sec, 2.13/2 sec, 4.64/5 sec, 0.94/1 sec, 0.37/0 sec, 0.57/1 sec, 0.44/0 sec, 1.11/1 sec, 0.6/1 sec, 0.58/0 sec, 0.68/1 sec, 1.01/1 sec, 1.51/2 sec, 1.55/1 sec, 1.94/2 sec, 2.82/3 sec, 3.9/4 sec, 2.72/3 sec, 2.64/2 sec, 2.72/3 sec, 8.82/9 sec, 6.01/6 sec, 13.89/14 sec, 11.95/12 sec, 9.22/9 sec, 16/16 sec, 10.3/10 sec, 16.17/16 sec, 13.78/14 sec, 14.26/14 sec, 13.22/14 sec, 16.69/16 sec, 11.86/12 sec, 14.83/15 sec, 11.19/11 sec, 12.83/13 sec, 12.03/12 sec, 14.06/14 sec, 14.53/15 sec, 14.39/14 sec, 15.04/15 sec, 13.03/13 sec, 14.96/15 sec, 13.69/14 sec, 11.53/11 sec, 14.95/15 sec )
[LOG] Nr of iterations: 978 (14, 5, 7, 42, 49, 9, 10, 10, 9, 13, 11, 7, 11, 16, 9, 13, 64, 13, 40, 16, 16, 10, 83, 51, 12, 4, 5, 31, 29, 6, 9, 6, 7, 12, 9, 6, 10, 14, 8, 9, 60, 10, 34, 15, 15, 9, 80, 50 )
[LOG] Total clause computation time: 42.72/40 sec (0.44/0.44 sec, 0/0 sec, 0/0 sec, 0.81/0.81 sec, 1.65/1.65 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.16/0.16 sec, 0.15/0.15 sec, 0.17/0.17 sec, 0.43/0.43 sec, 0.32/0.32 sec, 0.48/0.48 sec, 0.38/0.38 sec, 0.16/0.16 sec, 0.21/0.21 sec, 0.36/0.36 sec, 0.25/0.25 sec, 2.64/2.64 sec, 1.06/1.06 sec, 1.47/1.47 sec, 1.12/1.12 sec, 0.93/0.93 sec, 4.53/4.53 sec, 4.24/4.24 sec, 0.74/0.74 sec, 0.7/0.7 sec, 1.01/1.01 sec, 0.63/0.63 sec, 0.93/0.93 sec, 1.06/1.06 sec, 0.71/0.71 sec, 0.5/0.5 sec, 0.62/0.62 sec, 1.08/1.08 sec, 1.1/1.1 sec, 4.28/4.28 sec, 0.83/0.83 sec, 0.86/0.86 sec, 0.89/0.89 sec, 0.84/0.84 sec, 0.83/0.83 sec, 1.65/1.65 sec, 1.17/1.17 sec )
[LOG] Total clause minimization time: 342.49/347 sec (7.72/7.72 sec, 6.23/6.23 sec, 0.06/0.06 sec, 1.29/1.29 sec, 2.96/2.96 sec, 0.89/0.89 sec, 0.31/0.31 sec, 0.49/0.49 sec, 0.39/0.39 sec, 0.94/0.94 sec, 0.47/0.47 sec, 0.39/0.39 sec, 0.49/0.49 sec, 0.8/0.8 sec, 1.04/1.04 sec, 1.19/1.19 sec, 1.43/1.43 sec, 2.41/2.41 sec, 3.7/3.7 sec, 2.48/2.48 sec, 2.25/2.25 sec, 2.43/2.43 sec, 6.14/6.14 sec, 4.91/4.91 sec, 12.4/12.4 sec, 10.8/10.8 sec, 8.27/8.27 sec, 11.45/11.45 sec, 6.04/6.04 sec, 15.41/15.41 sec, 13.06/13.06 sec, 13.22/13.22 sec, 12.56/12.56 sec, 15.73/15.73 sec, 10.78/10.78 sec, 14.1/14.1 sec, 10.66/10.66 sec, 12.18/12.18 sec, 10.92/10.92 sec, 12.94/12.94 sec, 10.22/10.22 sec, 13.54/13.54 sec, 14.15/14.15 sec, 12.12/12.12 sec, 14.09/14.09 sec, 12.83/12.83 sec, 9.85/9.85 sec, 13.76/13.76 sec )
[LOG] Total clause size reduction: 255298 --> 3220 (9451 --> 34, 2904 --> 6, 4950 --> 12, 31611 --> 163, 36192 --> 264, 4696 --> 11, 5175 --> 12, 5040 --> 13, 4360 --> 12, 6480 --> 20, 5150 --> 18, 3036 --> 11, 4990 --> 16, 7275 --> 31, 3672 --> 20, 5364 --> 39, 29862 --> 382, 5040 --> 31, 16185 --> 129, 6000 --> 41, 5790 --> 38, 3276 --> 18, 29438 --> 396, 17900 --> 166, 29 --> 29, 6 --> 6, 9 --> 9, 84 --> 81, 82 --> 80, 7 --> 7, 12 --> 12, 7 --> 7, 10 --> 10, 20 --> 20, 14 --> 14, 11 --> 11, 16 --> 16, 27 --> 27, 20 --> 20, 20 --> 20, 341 --> 309, 20 --> 20, 103 --> 103, 41 --> 41, 38 --> 38, 18 --> 18, 360 --> 273, 166 --> 166 )
[LOG] Average clause size reduction: 261.041 --> 3.29243 (675.071 --> 2.42857, 580.8 --> 1.2, 707.143 --> 1.71429, 752.643 --> 3.88095, 738.612 --> 5.38776, 521.778 --> 1.22222, 517.5 --> 1.2, 504 --> 1.3, 484.444 --> 1.33333, 498.462 --> 1.53846, 468.182 --> 1.63636, 433.714 --> 1.57143, 453.636 --> 1.45455, 454.688 --> 1.9375, 408 --> 2.22222, 412.615 --> 3, 466.594 --> 5.96875, 387.692 --> 2.38462, 404.625 --> 3.225, 375 --> 2.5625, 361.875 --> 2.375, 327.6 --> 1.8, 354.675 --> 4.77108, 350.98 --> 3.2549, 2.41667 --> 2.41667, 1.5 --> 1.5, 1.8 --> 1.8, 2.70968 --> 2.6129, 2.82759 --> 2.75862, 1.16667 --> 1.16667, 1.33333 --> 1.33333, 1.16667 --> 1.16667, 1.42857 --> 1.42857, 1.66667 --> 1.66667, 1.55556 --> 1.55556, 1.83333 --> 1.83333, 1.6 --> 1.6, 1.92857 --> 1.92857, 2.5 --> 2.5, 2.22222 --> 2.22222, 5.68333 --> 5.15, 2 --> 2, 3.02941 --> 3.02941, 2.73333 --> 2.73333, 2.53333 --> 2.53333, 2 --> 2, 4.5 --> 3.4125, 3.32 --> 3.32 )
[LOG] Overall execution time: 391.82 sec CPU time.
[LOG] Overall execution time: 392 sec real time.
Synthesis time: 392.20 sec (Real time) / 391.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.78 sec (Real time) / 0.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 29.23 sec (Real time) / 29.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2306 20 58 1 2204
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 130 new AND gates.
[LOG] Size before ABC: 151 AND gates.
[LOG] Size after ABC: 128 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 97 (18, 19, 3, 2, 8, 7, 14, 15, 2, 1, 7, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 6545 --> 218 (2312 --> 51, 2304 --> 49, 222 --> 4, 125 --> 0, 756 --> 16, 732 --> 11, 36 --> 32, 37 --> 34, 4 --> 4, 0 --> 0, 16 --> 16, 1 --> 1 )
[LOG] Average clause size reduction: 67.4742 --> 2.24742 (128.444 --> 2.83333, 121.263 --> 2.57895, 74 --> 1.33333, 62.5 --> 0, 94.5 --> 2, 104.571 --> 1.57143, 2.57143 --> 2.28571, 2.46667 --> 2.26667, 2 --> 2, 0 --> 0, 2.28571 --> 2.28571, 1 --> 1 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 303 5 23 1 271
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.36 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 249 new AND gates.
[LOG] Size before ABC: 286 AND gates.
[LOG] Size after ABC: 249 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.34/0 sec (0.02/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.04/0 sec, 0/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.05/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 175 (19, 22, 5, 5, 6, 32, 5, 18, 20, 3, 4, 5, 28, 3 )
[LOG] Total clause computation time: 0.06/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.26/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 12965 --> 440 (3114 --> 58, 3465 --> 63, 576 --> 7, 528 --> 6, 645 --> 6, 3937 --> 89, 488 --> 8, 58 --> 55, 58 --> 52, 4 --> 4, 6 --> 6, 6 --> 6, 75 --> 75, 5 --> 5 )
[LOG] Average clause size reduction: 74.0857 --> 2.51429 (163.895 --> 3.05263, 157.5 --> 2.86364, 115.2 --> 1.4, 105.6 --> 1.2, 107.5 --> 1, 123.031 --> 2.78125, 97.6 --> 1.6, 3.22222 --> 3.05556, 2.9 --> 2.6, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.2 --> 1.2, 2.67857 --> 2.67857, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.36 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.80 sec (Real time) / 0.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 462 6 26 1 423
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 227 new AND gates.
[LOG] Size before ABC: 269 AND gates.
[LOG] Size after ABC: 227 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.96/1 sec (0.03/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.11/0 sec, 0.07/0 sec, 0.01/0 sec, 0.06/1 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec, 0.07/0 sec, 0.08/0 sec, 0.07/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 184 (21, 29, 7, 4, 8, 8, 6, 23, 5, 14, 17, 4, 3, 4, 6, 4, 17, 4 )
[LOG] Total clause computation time: 0.21/1 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.72/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 18681 --> 499 (4280 --> 77, 5964 --> 112, 1068 --> 15, 513 --> 5, 1239 --> 19, 1015 --> 18, 720 --> 12, 3146 --> 62, 552 --> 9, 44 --> 36, 52 --> 46, 6 --> 6, 5 --> 5, 7 --> 7, 14 --> 14, 7 --> 7, 40 --> 40, 9 --> 9 )
[LOG] Average clause size reduction: 101.527 --> 2.71196 (203.81 --> 3.66667, 205.655 --> 3.86207, 152.571 --> 2.14286, 128.25 --> 1.25, 154.875 --> 2.375, 126.875 --> 2.25, 120 --> 2, 136.783 --> 2.69565, 110.4 --> 1.8, 3.14286 --> 2.57143, 3.05882 --> 2.70588, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.75 --> 1.75, 2.33333 --> 2.33333, 1.75 --> 1.75, 2.35294 --> 2.35294, 2.25 --> 2.25 )
[LOG] Overall execution time: 1.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.21 sec (Real time) / 1.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.15 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 481 7 30 1 435
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.5 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 473 new AND gates.
[LOG] Size before ABC: 536 AND gates.
[LOG] Size after ABC: 472 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.43/1 sec (0/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.07/0 sec, 0.04/0 sec, 0.13/0 sec, 0.11/0 sec, 0.1/0 sec, 0.08/0 sec, 0.11/0 sec, 0.08/0 sec, 0.1/1 sec, 0.11/0 sec, 0.09/0 sec, 0.1/0 sec, 0.1/0 sec, 0.12/0 sec )
[LOG] Nr of iterations: 336 (2, 8, 33, 6, 6, 5, 23, 13, 53, 35, 1, 4, 26, 5, 4, 3, 20, 11, 47, 31 )
[LOG] Total clause computation time: 0.22/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 1.19/1 sec (0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.09/0.09 sec )
[LOG] Total clause size reduction: 32939 --> 1014 (286 --> 1, 1911 --> 15, 7136 --> 111, 1060 --> 7, 990 --> 12, 752 --> 6, 4510 --> 104, 2364 --> 50, 8164 --> 192, 5304 --> 96, 1 --> 1, 6 --> 6, 70 --> 67, 7 --> 7, 7 --> 7, 4 --> 4, 86 --> 62, 42 --> 36, 157 --> 148, 82 --> 82 )
[LOG] Average clause size reduction: 98.0327 --> 3.01786 (143 --> 0.5, 238.875 --> 1.875, 216.242 --> 3.36364, 176.667 --> 1.16667, 165 --> 2, 150.4 --> 1.2, 196.087 --> 4.52174, 181.846 --> 3.84615, 154.038 --> 3.62264, 151.543 --> 2.74286, 1 --> 1, 1.5 --> 1.5, 2.69231 --> 2.57692, 1.4 --> 1.4, 1.75 --> 1.75, 1.33333 --> 1.33333, 4.3 --> 3.1, 3.81818 --> 3.27273, 3.34043 --> 3.14894, 2.64516 --> 2.64516 )
[LOG] Overall execution time: 1.5 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.73 sec (Real time) / 1.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.45 sec (Real time) / 2.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 768 8 33 1 718
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 3.73 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 675 new AND gates.
[LOG] Size before ABC: 804 AND gates.
[LOG] Size after ABC: 673 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.63/4 sec (0/0 sec, 0.01/0 sec, 0.05/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.11/0 sec, 0.12/0 sec, 0.36/1 sec, 0.39/0 sec, 0.29/1 sec, 0.13/0 sec, 0.14/0 sec, 0.16/0 sec, 0.21/0 sec, 0.22/0 sec, 0.18/1 sec, 0.2/0 sec, 0.16/0 sec, 0.21/0 sec, 0.27/0 sec, 0.16/1 sec, 0.18/0 sec )
[LOG] Nr of iterations: 470 (3, 5, 33, 7, 10, 5, 7, 27, 35, 76, 33, 13, 2, 1, 31, 6, 9, 4, 6, 25, 32, 58, 32, 10 )
[LOG] Total clause computation time: 0.56/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 3.03/4 sec (0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.25/0.25 sec, 0.35/0.35 sec, 0.25/0.25 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.18/0.18 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.13/0.13 sec, 0.15/0.15 sec, 0.26/0.26 sec, 0.14/0.14 sec, 0.15/0.15 sec )
[LOG] Total clause size reduction: 51814 --> 1608 (660 --> 4, 1252 --> 15, 8384 --> 84, 1482 --> 7, 2187 --> 14, 876 --> 7, 1332 --> 10, 6344 --> 100, 8024 --> 173, 12975 --> 425, 5504 --> 82, 2052 --> 30, 4 --> 4, 1 --> 1, 80 --> 78, 7 --> 7, 14 --> 14, 7 --> 7, 10 --> 9, 92 --> 84, 153 --> 134, 272 --> 217, 82 --> 82, 20 --> 20 )
[LOG] Average clause size reduction: 110.243 --> 3.42128 (220 --> 1.33333, 250.4 --> 3, 254.061 --> 2.54545, 211.714 --> 1, 218.7 --> 1.4, 175.2 --> 1.4, 190.286 --> 1.42857, 234.963 --> 3.7037, 229.257 --> 4.94286, 170.724 --> 5.59211, 166.788 --> 2.48485, 157.846 --> 2.30769, 2 --> 2, 1 --> 1, 2.58065 --> 2.51613, 1.16667 --> 1.16667, 1.55556 --> 1.55556, 1.75 --> 1.75, 1.66667 --> 1.5, 3.68 --> 3.36, 4.78125 --> 4.1875, 4.68966 --> 3.74138, 2.5625 --> 2.5625, 2 --> 2 )
[LOG] Overall execution time: 3.73 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.00 sec (Real time) / 3.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.99 sec (Real time) / 3.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1013 9 37 1 957
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 10.19 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 851 new AND gates.
[LOG] Size before ABC: 1048 AND gates.
[LOG] Size after ABC: 850 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9.98/10 sec (0/0 sec, 0.02/0 sec, 0.1/1 sec, 0.02/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.06/0 sec, 0.16/0 sec, 0.26/0 sec, 0.7/1 sec, 0.92/1 sec, 1/1 sec, 0.4/0 sec, 0.59/1 sec, 0.48/0 sec, 0.53/1 sec, 0.56/0 sec, 0.58/1 sec, 0.62/1 sec, 0.48/0 sec, 0.48/1 sec, 0.5/0 sec, 0.57/1 sec, 0.46/0 sec, 0.36/0 sec )
[LOG] Nr of iterations: 698 (5, 8, 37, 6, 9, 11, 8, 5, 27, 33, 71, 169, 25, 2, 7, 31, 5, 8, 9, 5, 2, 21, 30, 56, 87, 21 )
[LOG] Total clause computation time: 1.59/2 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.2/0.2 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.15/0.15 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 8.3/7 sec (0/0 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.18/0.18 sec, 0.56/0.56 sec, 0.78/0.78 sec, 0.79/0.79 sec, 0.35/0.35 sec, 0.46/0.46 sec, 0.44/0.44 sec, 0.5/0.5 sec, 0.54/0.54 sec, 0.54/0.54 sec, 0.54/0.54 sec, 0.46/0.46 sec, 0.31/0.31 sec, 0.4/0.4 sec, 0.5/0.5 sec, 0.34/0.34 sec, 0.27/0.27 sec )
[LOG] Total clause size reduction: 85391 --> 2955 (1500 --> 8, 2478 --> 22, 10260 --> 120, 1375 --> 8, 2096 --> 16, 2600 --> 19, 1799 --> 11, 984 --> 10, 6162 --> 124, 7328 --> 166, 12810 --> 311, 30576 --> 1183, 4344 --> 67, 2 --> 2, 22 --> 22, 92 --> 89, 8 --> 8, 16 --> 15, 15 --> 15, 7 --> 7, 4 --> 4, 78 --> 73, 146 --> 106, 205 --> 198, 430 --> 297, 54 --> 54 )
[LOG] Average clause size reduction: 122.337 --> 4.23352 (300 --> 1.6, 309.75 --> 2.75, 277.297 --> 3.24324, 229.167 --> 1.33333, 232.889 --> 1.77778, 236.364 --> 1.72727, 224.875 --> 1.375, 196.8 --> 2, 228.222 --> 4.59259, 222.061 --> 5.0303, 180.423 --> 4.38028, 180.923 --> 7, 173.76 --> 2.68, 1 --> 1, 3.14286 --> 3.14286, 2.96774 --> 2.87097, 1.6 --> 1.6, 2 --> 1.875, 1.66667 --> 1.66667, 1.4 --> 1.4, 2 --> 2, 3.71429 --> 3.47619, 4.86667 --> 3.53333, 3.66071 --> 3.53571, 4.94253 --> 3.41379, 2.57143 --> 2.57143 )
[LOG] Overall execution time: 10.19 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.74 sec (Real time) / 10.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.23 sec (Real time) / 4.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1235 10 40 1 1173
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 11.68 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1275 new AND gates.
[LOG] Size before ABC: 1605 AND gates.
[LOG] Size after ABC: 1274 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 11.47/11 sec (0/0 sec, 0.02/0 sec, 0.06/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.06/0 sec, 0.07/0 sec, 0.22/0 sec, 0.06/0 sec, 0.22/1 sec, 0.63/0 sec, 0.8/1 sec, 0.95/1 sec, 0.58/1 sec, 0.76/0 sec, 0.58/1 sec, 0.48/0 sec, 0.56/1 sec, 0.66/1 sec, 0.61/0 sec, 0.51/1 sec, 0.5/0 sec, 0.46/1 sec, 0.72/0 sec, 0.73/1 sec, 0.67/1 sec, 0.45/0 sec )
[LOG] Nr of iterations: 769 (2, 7, 26, 9, 16, 12, 18, 8, 38, 6, 30, 115, 120, 12, 1, 6, 25, 6, 14, 8, 15, 7, 36, 4, 29, 95, 94, 10 )
[LOG] Total clause computation time: 1.79/2 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.17/0.17 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.04/0.04 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.21/0.21 sec, 0.16/0.16 sec )
[LOG] Total clause minimization time: 9.59/9 sec (0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.15/0.15 sec, 0.04/0.04 sec, 0.14/0.14 sec, 0.53/0.53 sec, 0.66/0.66 sec, 0.77/0.77 sec, 0.49/0.49 sec, 0.64/0.64 sec, 0.54/0.54 sec, 0.48/0.48 sec, 0.55/0.55 sec, 0.64/0.64 sec, 0.57/0.57 sec, 0.46/0.46 sec, 0.38/0.38 sec, 0.42/0.42 sec, 0.59/0.59 sec, 0.57/0.57 sec, 0.45/0.45 sec, 0.29/0.29 sec )
[LOG] Total clause size reduction: 95200 --> 3643 (416 --> 1, 2346 --> 19, 7825 --> 73, 2440 --> 17, 4485 --> 35, 3036 --> 23, 4471 --> 33, 1743 --> 11, 9546 --> 218, 1105 --> 7, 7250 --> 152, 22914 --> 780, 23800 --> 786, 2189 --> 39, 1 --> 1, 19 --> 19, 73 --> 71, 10 --> 10, 25 --> 25, 13 --> 13, 27 --> 27, 11 --> 11, 205 --> 162, 5 --> 5, 152 --> 140, 537 --> 466, 524 --> 467, 32 --> 32 )
[LOG] Average clause size reduction: 123.797 --> 4.73732 (208 --> 0.5, 335.143 --> 2.71429, 300.962 --> 2.80769, 271.111 --> 1.88889, 280.312 --> 2.1875, 253 --> 1.91667, 248.389 --> 1.83333, 217.875 --> 1.375, 251.211 --> 5.73684, 184.167 --> 1.16667, 241.667 --> 5.06667, 199.252 --> 6.78261, 198.333 --> 6.55, 182.417 --> 3.25, 1 --> 1, 3.16667 --> 3.16667, 2.92 --> 2.84, 1.66667 --> 1.66667, 1.78571 --> 1.78571, 1.625 --> 1.625, 1.8 --> 1.8, 1.57143 --> 1.57143, 5.69444 --> 4.5, 1.25 --> 1.25, 5.24138 --> 4.82759, 5.65263 --> 4.90526, 5.57447 --> 4.96809, 3.2 --> 3.2 )
[LOG] Overall execution time: 11.68 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.04 sec (Real time) / 11.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.69 sec (Real time) / 7.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1700 11 43 1 1633
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 12.37 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 1061 new AND gates.
[LOG] Size before ABC: 1266 AND gates.
[LOG] Size after ABC: 1060 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 12.07/12 sec (0/0 sec, 0.02/0 sec, 0.11/0 sec, 0.08/0 sec, 0.04/0 sec, 0.04/0 sec, 0.08/0 sec, 0.05/1 sec, 0.27/0 sec, 0.07/0 sec, 0.29/0 sec, 0.14/0 sec, 0.5/1 sec, 0.75/1 sec, 0.9/0 sec, 0.54/1 sec, 0.62/1 sec, 0.63/0 sec, 0.49/1 sec, 0.72/0 sec, 0.52/1 sec, 0.58/1 sec, 0.53/0 sec, 0.47/1 sec, 0.42/0 sec, 0.6/1 sec, 0.63/0 sec, 0.65/1 sec, 0.81/1 sec, 0.52/0 sec )
[LOG] Nr of iterations: 774 (4, 5, 51, 6, 11, 8, 7, 9, 34, 5, 37, 11, 90, 91, 56, 1, 2, 41, 4, 6, 7, 6, 6, 32, 4, 35, 10, 67, 82, 46 )
[LOG] Total clause computation time: 1.4/3 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 10.56/8 sec (0/0 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.21/0.21 sec, 0.07/0.07 sec, 0.22/0.22 sec, 0.13/0.13 sec, 0.43/0.43 sec, 0.68/0.68 sec, 0.74/0.74 sec, 0.47/0.47 sec, 0.47/0.47 sec, 0.61/0.61 sec, 0.48/0.48 sec, 0.69/0.69 sec, 0.5/0.5 sec, 0.53/0.53 sec, 0.49/0.49 sec, 0.37/0.37 sec, 0.39/0.39 sec, 0.48/0.48 sec, 0.61/0.61 sec, 0.57/0.57 sec, 0.69/0.69 sec, 0.4/0.4 sec )
[LOG] Total clause size reduction: 104791 --> 2690 (1374 --> 5, 1716 --> 6, 17050 --> 164, 1655 --> 8, 3200 --> 17, 2205 --> 11, 1752 --> 10, 2312 --> 13, 10659 --> 180, 1072 --> 7, 9288 --> 182, 2340 --> 18, 18690 --> 425, 18810 --> 392, 11440 --> 168, 1 --> 1, 2 --> 2, 113 --> 111, 5 --> 5, 8 --> 8, 11 --> 11, 10 --> 10, 9 --> 9, 165 --> 125, 7 --> 7, 170 --> 136, 18 --> 18, 248 --> 235, 337 --> 282, 124 --> 124 )
[LOG] Average clause size reduction: 135.389 --> 3.47545 (343.5 --> 1.25, 343.2 --> 1.2, 334.314 --> 3.21569, 275.833 --> 1.33333, 290.909 --> 1.54545, 275.625 --> 1.375, 250.286 --> 1.42857, 256.889 --> 1.44444, 313.5 --> 5.29412, 214.4 --> 1.4, 251.027 --> 4.91892, 212.727 --> 1.63636, 207.667 --> 4.72222, 206.703 --> 4.30769, 204.286 --> 3, 1 --> 1, 1 --> 1, 2.7561 --> 2.70732, 1.25 --> 1.25, 1.33333 --> 1.33333, 1.57143 --> 1.57143, 1.66667 --> 1.66667, 1.5 --> 1.5, 5.15625 --> 3.90625, 1.75 --> 1.75, 4.85714 --> 3.88571, 1.8 --> 1.8, 3.70149 --> 3.50746, 4.10976 --> 3.43902, 2.69565 --> 2.69565 )
[LOG] Overall execution time: 12.37 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.70 sec (Real time) / 12.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.57 sec (Real time) / 7.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1528 12 46 1 1456
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 27.59 sec CPU time.
[LOG] Relation determinization time: 28 sec real time.
[LOG] Final circuit size: 1502 new AND gates.
[LOG] Size before ABC: 1857 AND gates.
[LOG] Size after ABC: 1500 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 27.12/26 sec (0.01/0 sec, 0.02/0 sec, 0.15/0 sec, 0.07/0 sec, 0.1/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/1 sec, 0.41/0 sec, 0.12/0 sec, 0.53/1 sec, 0.1/0 sec, 0.15/0 sec, 2.88/3 sec, 2.18/2 sec, 2.18/2 sec, 2.61/3 sec, 0.79/1 sec, 0.86/0 sec, 0.83/1 sec, 1.07/1 sec, 0.87/1 sec, 0.83/1 sec, 0.99/1 sec, 0.8/1 sec, 0.97/1 sec, 0.98/1 sec, 0.81/1 sec, 0.97/0 sec, 0.84/0 sec, 0.98/1 sec, 0.83/1 sec, 0.78/1 sec, 1.2/1 sec )
[LOG] Nr of iterations: 1071 (3, 4, 39, 14, 14, 16, 8, 5, 53, 6, 47, 4, 13, 168, 103, 80, 24, 1, 1, 28, 13, 6, 12, 7, 4, 48, 5, 43, 3, 7, 106, 97, 72, 17 )
[LOG] Total clause computation time: 2.47/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0/0 sec, 0.01/0.01 sec, 0.32/0.32 sec, 0.13/0.13 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.24/0.24 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.22/0.22 sec, 0.04/0.04 sec, 0.13/0.13 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.09/0.09 sec, 0.14/0.14 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 24.47/25 sec (0/0 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.28/0.28 sec, 0.11/0.11 sec, 0.42/0.42 sec, 0.09/0.09 sec, 0.13/0.13 sec, 2.54/2.54 sec, 2.05/2.05 sec, 2.05/2.05 sec, 2.5/2.5 sec, 0.69/0.69 sec, 0.62/0.62 sec, 0.78/0.78 sec, 1.05/1.05 sec, 0.83/0.83 sec, 0.79/0.79 sec, 0.92/0.92 sec, 0.76/0.76 sec, 0.75/0.75 sec, 0.93/0.93 sec, 0.67/0.67 sec, 0.96/0.96 sec, 0.79/0.79 sec, 0.83/0.83 sec, 0.73/0.73 sec, 0.63/0.63 sec, 1.11/1.11 sec )
[LOG] Total clause size reduction: 158717 --> 4732 (1026 --> 3, 1440 --> 9, 14706 --> 107, 4823 --> 20, 4823 --> 43, 5175 --> 30, 2401 --> 13, 1268 --> 6, 18356 --> 334, 1485 --> 8, 13846 --> 297, 810 --> 4, 3120 --> 25, 37742 --> 1397, 22950 --> 444, 17696 --> 290, 5129 --> 51, 1 --> 1, 1 --> 1, 62 --> 62, 20 --> 18, 7 --> 7, 20 --> 20, 13 --> 12, 6 --> 6, 270 --> 220, 8 --> 7, 255 --> 202, 4 --> 4, 13 --> 11, 578 --> 481, 395 --> 331, 235 --> 235, 33 --> 33 )
[LOG] Average clause size reduction: 148.195 --> 4.4183 (342 --> 1, 360 --> 2.25, 377.077 --> 2.74359, 344.5 --> 1.42857, 344.5 --> 3.07143, 323.438 --> 1.875, 300.125 --> 1.625, 253.6 --> 1.2, 346.34 --> 6.30189, 247.5 --> 1.33333, 294.596 --> 6.31915, 202.5 --> 1, 240 --> 1.92308, 224.655 --> 8.31548, 222.816 --> 4.31068, 221.2 --> 3.625, 213.708 --> 2.125, 1 --> 1, 1 --> 1, 2.21429 --> 2.21429, 1.53846 --> 1.38462, 1.16667 --> 1.16667, 1.66667 --> 1.66667, 1.85714 --> 1.71429, 1.5 --> 1.5, 5.625 --> 4.58333, 1.6 --> 1.4, 5.93023 --> 4.69767, 1.33333 --> 1.33333, 1.85714 --> 1.57143, 5.45283 --> 4.53774, 4.07216 --> 3.41237, 3.26389 --> 3.26389, 1.94118 --> 1.94118 )
[LOG] Overall execution time: 27.59 sec CPU time.
[LOG] Overall execution time: 28 sec real time.
Synthesis time: 27.98 sec (Real time) / 27.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.51 sec (Real time) / 11.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2023 13 50 1 1945
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 17.55 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 888 new AND gates.
[LOG] Size before ABC: 1054 AND gates.
[LOG] Size after ABC: 888 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.01/17 sec (0.15/0 sec, 0.13/0 sec, 0.01/0 sec, 0.24/1 sec, 0.25/0 sec, 0.08/0 sec, 0.11/0 sec, 0.08/0 sec, 0.25/0 sec, 0.18/1 sec, 0.12/0 sec, 0.16/0 sec, 0.2/0 sec, 0.22/0 sec, 0.25/1 sec, 0.76/0 sec, 1.73/2 sec, 1.39/1 sec, 0.58/1 sec, 0.53/1 sec, 0.44/0 sec, 0.55/1 sec, 0.47/0 sec, 0.48/1 sec, 0.63/0 sec, 0.54/1 sec, 0.68/0 sec, 0.59/1 sec, 0.52/0 sec, 0.69/1 sec, 0.66/1 sec, 0.56/0 sec, 0.64/1 sec, 0.64/1 sec, 0.88/1 sec, 0.62/0 sec )
[LOG] Nr of iterations: 675 (6, 10, 4, 36, 37, 9, 7, 15, 10, 13, 13, 13, 19, 13, 13, 80, 44, 38, 5, 8, 2, 15, 25, 8, 5, 14, 7, 10, 11, 9, 16, 10, 11, 65, 41, 33 )
[LOG] Total clause computation time: 2.86/3 sec (0.01/0.01 sec, 0.11/0.11 sec, 0/0 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.2/0.2 sec, 0.12/0.12 sec, 0.2/0.2 sec, 0.43/0.43 sec, 0.42/0.42 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.23/0.23 sec, 0.18/0.18 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 14.04/14 sec (0.14/0.14 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.16/0.16 sec, 0.18/0.18 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.22/0.22 sec, 0.16/0.16 sec, 0.1/0.1 sec, 0.15/0.15 sec, 0.17/0.17 sec, 0.21/0.21 sec, 0.23/0.23 sec, 0.55/0.55 sec, 1.61/1.61 sec, 1.18/1.18 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.37/0.37 sec, 0.42/0.42 sec, 0.36/0.36 sec, 0.44/0.44 sec, 0.59/0.59 sec, 0.52/0.52 sec, 0.65/0.65 sec, 0.56/0.56 sec, 0.5/0.5 sec, 0.68/0.68 sec, 0.62/0.62 sec, 0.53/0.53 sec, 0.63/0.63 sec, 0.41/0.41 sec, 0.7/0.7 sec, 0.49/0.49 sec )
[LOG] Total clause size reduction: 117143 --> 2278 (2440 --> 10, 4383 --> 21, 1650 --> 4, 17500 --> 264, 18180 --> 213, 2816 --> 13, 2124 --> 13, 4774 --> 24, 2853 --> 27, 3636 --> 35, 3492 --> 28, 3348 --> 38, 4788 --> 40, 3036 --> 33, 3060 --> 29, 19197 --> 335, 10234 --> 200, 8769 --> 116, 10 --> 10, 17 --> 17, 2 --> 2, 51 --> 47, 88 --> 73, 13 --> 13, 8 --> 8, 24 --> 24, 10 --> 10, 21 --> 21, 23 --> 22, 18 --> 18, 31 --> 31, 23 --> 23, 24 --> 24, 223 --> 223, 185 --> 177, 92 --> 92 )
[LOG] Average clause size reduction: 173.545 --> 3.37481 (406.667 --> 1.66667, 438.3 --> 2.1, 412.5 --> 1, 486.111 --> 7.33333, 491.351 --> 5.75676, 312.889 --> 1.44444, 303.429 --> 1.85714, 318.267 --> 1.6, 285.3 --> 2.7, 279.692 --> 2.69231, 268.615 --> 2.15385, 257.538 --> 2.92308, 252 --> 2.10526, 233.538 --> 2.53846, 235.385 --> 2.23077, 239.963 --> 4.1875, 232.591 --> 4.54545, 230.763 --> 3.05263, 2 --> 2, 2.125 --> 2.125, 1 --> 1, 3.4 --> 3.13333, 3.52 --> 2.92, 1.625 --> 1.625, 1.6 --> 1.6, 1.71429 --> 1.71429, 1.42857 --> 1.42857, 2.1 --> 2.1, 2.09091 --> 2, 2 --> 2, 1.9375 --> 1.9375, 2.3 --> 2.3, 2.18182 --> 2.18182, 3.43077 --> 3.43077, 4.5122 --> 4.31707, 2.78788 --> 2.78788 )
[LOG] Overall execution time: 17.55 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.86 sec (Real time) / 17.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.07 sec (Real time) / 5.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1448 14 53 1 1363
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 23.88 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 756 new AND gates.
[LOG] Size before ABC: 915 AND gates.
[LOG] Size after ABC: 755 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 23.12/23 sec (0.35/0 sec, 0.26/0 sec, 0.01/0 sec, 0.36/1 sec, 0.34/0 sec, 0.09/0 sec, 0.13/0 sec, 0.15/0 sec, 0.09/1 sec, 0.12/0 sec, 0.1/0 sec, 0.19/0 sec, 0.19/0 sec, 0.16/0 sec, 0.28/1 sec, 0.15/0 sec, 0.67/0 sec, 2.84/3 sec, 2.11/2 sec, 0.62/1 sec, 0.69/1 sec, 0.63/0 sec, 0.66/1 sec, 0.67/1 sec, 0.6/0 sec, 0.7/1 sec, 0.7/1 sec, 0.83/0 sec, 0.72/1 sec, 0.79/1 sec, 1.08/1 sec, 0.89/1 sec, 0.89/1 sec, 0.81/1 sec, 0.65/0 sec, 0.78/1 sec, 1.11/1 sec, 0.71/1 sec )
[LOG] Nr of iterations: 673 (11, 2, 4, 31, 35, 7, 13, 9, 10, 15, 9, 16, 8, 22, 18, 14, 70, 58, 48, 7, 1, 1, 14, 18, 6, 12, 5, 8, 13, 7, 14, 7, 21, 17, 12, 54, 20, 36 )
[LOG] Total clause computation time: 3.92/2 sec (0.12/0.12 sec, 0.23/0.23 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.18/0.18 sec, 0.39/0.39 sec, 0.2/0.2 sec, 0.53/0.53 sec, 0.51/0.51 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.25/0.25 sec, 0.24/0.24 sec, 0.24/0.24 sec )
[LOG] Total clause minimization time: 18.96/21 sec (0.23/0.23 sec, 0.02/0.02 sec, 0/0 sec, 0.25/0.25 sec, 0.25/0.25 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.24/0.24 sec, 0.09/0.09 sec, 0.48/0.48 sec, 2.44/2.44 sec, 1.9/1.9 sec, 0.09/0.09 sec, 0.17/0.17 sec, 0.55/0.55 sec, 0.54/0.54 sec, 0.53/0.53 sec, 0.57/0.57 sec, 0.66/0.66 sec, 0.69/0.69 sec, 0.81/0.81 sec, 0.7/0.7 sec, 0.76/0.76 sec, 1/1 sec, 0.87/0.87 sec, 0.87/0.87 sec, 0.78/0.78 sec, 0.62/0.62 sec, 0.53/0.53 sec, 0.86/0.86 sec, 0.47/0.47 sec )
[LOG] Total clause size reduction: 129353 --> 2145 (5220 --> 27, 521 --> 1, 1770 --> 5, 16320 --> 190, 18224 --> 207, 2304 --> 9, 4632 --> 18, 2960 --> 13, 3231 --> 30, 4690 --> 26, 2664 --> 18, 4665 --> 28, 2093 --> 13, 6216 --> 49, 4811 --> 46, 3562 --> 34, 18078 --> 313, 14649 --> 270, 12032 --> 158, 15 --> 14, 1 --> 1, 1 --> 1, 37 --> 36, 63 --> 55, 9 --> 9, 18 --> 18, 7 --> 7, 13 --> 13, 22 --> 22, 13 --> 13, 25 --> 25, 13 --> 13, 49 --> 49, 46 --> 46, 27 --> 27, 191 --> 191, 70 --> 59, 91 --> 91 )
[LOG] Average clause size reduction: 192.204 --> 3.18722 (474.545 --> 2.45455, 260.5 --> 0.5, 442.5 --> 1.25, 526.452 --> 6.12903, 520.686 --> 5.91429, 329.143 --> 1.28571, 356.308 --> 1.38462, 328.889 --> 1.44444, 323.1 --> 3, 312.667 --> 1.73333, 296 --> 2, 291.562 --> 1.75, 261.625 --> 1.625, 282.545 --> 2.22727, 267.278 --> 2.55556, 254.429 --> 2.42857, 258.257 --> 4.47143, 252.569 --> 4.65517, 250.667 --> 3.29167, 2.14286 --> 2, 1 --> 1, 1 --> 1, 2.64286 --> 2.57143, 3.5 --> 3.05556, 1.5 --> 1.5, 1.5 --> 1.5, 1.4 --> 1.4, 1.625 --> 1.625, 1.69231 --> 1.69231, 1.85714 --> 1.85714, 1.78571 --> 1.78571, 1.85714 --> 1.85714, 2.33333 --> 2.33333, 2.70588 --> 2.70588, 2.25 --> 2.25, 3.53704 --> 3.53704, 3.5 --> 2.95, 2.52778 --> 2.52778 )
[LOG] Overall execution time: 23.88 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 24.17 sec (Real time) / 24.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.03 sec (Real time) / 4.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1355 15 56 1 1266
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 37.1 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 1144 new AND gates.
[LOG] Size before ABC: 1355 AND gates.
[LOG] Size after ABC: 1144 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 36.41/37 sec (0.03/0 sec, 0.2/0 sec, 0.02/0 sec, 0.5/1 sec, 0.38/0 sec, 0.14/0 sec, 0.18/1 sec, 0.16/0 sec, 0.27/0 sec, 0.2/0 sec, 0.14/0 sec, 0.28/1 sec, 0.12/0 sec, 0.48/0 sec, 0.29/1 sec, 0.31/0 sec, 1.17/1 sec, 0.48/1 sec, 3.31/3 sec, 2.81/3 sec, 1.17/1 sec, 0.84/1 sec, 0.89/1 sec, 1.18/1 sec, 0.95/1 sec, 1.28/1 sec, 1.42/1 sec, 1.33/2 sec, 1.24/1 sec, 1.05/1 sec, 1.17/1 sec, 1.25/1 sec, 1.23/2 sec, 1.15/1 sec, 1.35/1 sec, 1.25/1 sec, 1.32/2 sec, 1.35/1 sec, 1.34/1 sec, 2.18/3 sec )
[LOG] Nr of iterations: 913 (8, 2, 5, 37, 37, 8, 18, 8, 15, 11, 14, 21, 16, 22, 18, 19, 116, 56, 50, 42, 7, 1, 2, 28, 23, 6, 14, 7, 13, 10, 11, 16, 13, 21, 15, 17, 75, 54, 21, 36 )
[LOG] Total clause computation time: 6.13/9 sec (0/0 sec, 0.19/0.19 sec, 0/0 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.24/0.24 sec, 0.03/0.03 sec, 0.39/0.39 sec, 0.48/0.48 sec, 1/1 sec, 0.7/0.7 sec, 0.11/0.11 sec, 0.23/0.23 sec, 0.25/0.25 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.42/0.42 sec, 0.03/0.03 sec, 0.37/0.37 sec, 0.81/0.81 sec )
[LOG] Total clause minimization time: 29.98/28 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.42/0.42 sec, 0.29/0.29 sec, 0.12/0.12 sec, 0.18/0.18 sec, 0.15/0.15 sec, 0.23/0.23 sec, 0.18/0.18 sec, 0.1/0.1 sec, 0.23/0.23 sec, 0.1/0.1 sec, 0.43/0.43 sec, 0.24/0.24 sec, 0.26/0.26 sec, 0.93/0.93 sec, 0.44/0.44 sec, 2.91/2.91 sec, 2.32/2.32 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.78/0.78 sec, 0.94/0.94 sec, 0.69/0.69 sec, 1.23/1.23 sec, 1.38/1.38 sec, 1.29/1.29 sec, 1.18/1.18 sec, 1.02/1.02 sec, 1.12/1.12 sec, 1.18/1.18 sec, 1.19/1.19 sec, 1.1/1.1 sec, 1.3/1.3 sec, 1.18/1.18 sec, 0.89/0.89 sec, 1.31/1.31 sec, 0.97/0.97 sec, 1.36/1.36 sec )
[LOG] Total clause size reduction: 174474 --> 3179 (3906 --> 15, 557 --> 1, 2528 --> 7, 20808 --> 304, 20772 --> 235, 2835 --> 12, 6902 --> 32, 2751 --> 12, 5166 --> 21, 3550 --> 18, 4459 --> 30, 6620 --> 56, 4935 --> 41, 6447 --> 44, 4998 --> 39, 5058 --> 46, 32200 --> 572, 14905 --> 181, 13034 --> 243, 10865 --> 170, 15 --> 15, 1 --> 1, 2 --> 2, 167 --> 120, 77 --> 72, 10 --> 10, 23 --> 23, 12 --> 12, 18 --> 18, 18 --> 18, 20 --> 20, 30 --> 30, 24 --> 24, 44 --> 44, 31 --> 31, 39 --> 39, 271 --> 249, 165 --> 165, 76 --> 72, 135 --> 135 )
[LOG] Average clause size reduction: 191.1 --> 3.48193 (488.25 --> 1.875, 278.5 --> 0.5, 505.6 --> 1.4, 562.378 --> 8.21622, 561.405 --> 6.35135, 354.375 --> 1.5, 383.444 --> 1.77778, 343.875 --> 1.5, 344.4 --> 1.4, 322.727 --> 1.63636, 318.5 --> 2.14286, 315.238 --> 2.66667, 308.438 --> 2.5625, 293.045 --> 2, 277.667 --> 2.16667, 266.211 --> 2.42105, 277.586 --> 4.93103, 266.161 --> 3.23214, 260.68 --> 4.86, 258.69 --> 4.04762, 2.14286 --> 2.14286, 1 --> 1, 1 --> 1, 5.96429 --> 4.28571, 3.34783 --> 3.13043, 1.66667 --> 1.66667, 1.64286 --> 1.64286, 1.71429 --> 1.71429, 1.38462 --> 1.38462, 1.8 --> 1.8, 1.81818 --> 1.81818, 1.875 --> 1.875, 1.84615 --> 1.84615, 2.09524 --> 2.09524, 2.06667 --> 2.06667, 2.29412 --> 2.29412, 3.61333 --> 3.32, 3.05556 --> 3.05556, 3.61905 --> 3.42857, 3.75 --> 3.75 )
[LOG] Overall execution time: 37.11 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.45 sec (Real time) / 37.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.14 sec (Real time) / 14.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1786 16 59 1 1691
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 41.09 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 1159 new AND gates.
[LOG] Size before ABC: 1363 AND gates.
[LOG] Size after ABC: 1159 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 40.16/41 sec (0.27/1 sec, 0.11/0 sec, 0.02/0 sec, 0.59/0 sec, 0.49/1 sec, 0.14/0 sec, 0.12/0 sec, 0.29/0 sec, 0.39/1 sec, 0.32/0 sec, 0.16/0 sec, 0.28/1 sec, 0.32/0 sec, 0.41/0 sec, 0.34/1 sec, 0.34/0 sec, 1.98/2 sec, 0.44/0 sec, 0.61/1 sec, 4.13/4 sec, 2.48/3 sec, 1.41/1 sec, 1.38/1 sec, 1.28/2 sec, 0.95/1 sec, 1.15/1 sec, 1.23/1 sec, 1.08/1 sec, 1.23/1 sec, 1.23/2 sec, 1.06/1 sec, 1.27/1 sec, 1.34/1 sec, 1.55/2 sec, 1.54/1 sec, 1.08/2 sec, 1.3/1 sec, 1.41/1 sec, 1.19/1 sec, 1.25/2 sec, 1.08/1 sec, 0.92/1 sec )
[LOG] Nr of iterations: 1014 (8, 4, 5, 42, 45, 7, 7, 8, 15, 10, 16, 11, 19, 20, 15, 10, 178, 35, 57, 72, 38, 6, 3, 4, 16, 18, 6, 5, 7, 10, 9, 14, 8, 16, 16, 13, 8, 102, 33, 53, 17, 28 )
[LOG] Total clause computation time: 5.07/6 sec (0.23/0.23 sec, 0.09/0.09 sec, 0/0 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.31/0.31 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.42/0.42 sec, 0.31/0.31 sec, 0.59/0.59 sec, 0.48/0.48 sec, 0.18/0.18 sec, 0.23/0.23 sec, 0.24/0.24 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.37/0.37 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.31/0.31 sec, 0.21/0.21 sec )
[LOG] Total clause minimization time: 34.78/32 sec (0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.52/0.52 sec, 0.38/0.38 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.27/0.27 sec, 0.32/0.32 sec, 0.24/0.24 sec, 0.15/0.15 sec, 0.27/0.27 sec, 0.28/0.28 sec, 0.38/0.38 sec, 0.31/0.31 sec, 0.29/0.29 sec, 1.66/1.66 sec, 0.36/0.36 sec, 0.52/0.52 sec, 3.7/3.7 sec, 2.16/2.16 sec, 0.82/0.82 sec, 0.89/0.89 sec, 1.1/1.1 sec, 0.72/0.72 sec, 0.89/0.89 sec, 1.21/1.21 sec, 1.02/1.02 sec, 1.19/1.19 sec, 1.18/1.18 sec, 1.01/1.01 sec, 1.2/1.2 sec, 1.3/1.3 sec, 1.5/1.5 sec, 1.48/1.48 sec, 1.04/1.04 sec, 1.27/1.27 sec, 1.04/1.04 sec, 1.15/1.15 sec, 1.18/1.18 sec, 0.77/0.77 sec, 0.71/0.71 sec )
[LOG] Total clause size reduction: 221919 --> 3780 (4144 --> 21, 1800 --> 6, 2688 --> 9, 25502 --> 269, 27016 --> 348, 2622 --> 9, 2628 --> 12, 2891 --> 12, 5614 --> 26, 3573 --> 15, 5925 --> 29, 3830 --> 25, 6318 --> 39, 6441 --> 47, 4578 --> 36, 2826 --> 22, 55224 --> 962, 10166 --> 121, 16240 --> 164, 20235 --> 373, 10508 --> 139, 16 --> 16, 6 --> 6, 9 --> 9, 43 --> 42, 57 --> 51, 9 --> 9, 7 --> 7, 12 --> 12, 16 --> 16, 15 --> 15, 24 --> 24, 15 --> 15, 31 --> 31, 35 --> 35, 32 --> 32, 18 --> 18, 418 --> 383, 105 --> 105, 147 --> 147, 61 --> 49, 74 --> 74 )
[LOG] Average clause size reduction: 218.855 --> 3.72781 (518 --> 2.625, 450 --> 1.5, 537.6 --> 1.8, 607.19 --> 6.40476, 600.356 --> 7.73333, 374.571 --> 1.28571, 375.429 --> 1.71429, 361.375 --> 1.5, 374.267 --> 1.73333, 357.3 --> 1.5, 370.312 --> 1.8125, 348.182 --> 2.27273, 332.526 --> 2.05263, 322.05 --> 2.35, 305.2 --> 2.4, 282.6 --> 2.2, 310.247 --> 5.40449, 290.457 --> 3.45714, 284.912 --> 2.87719, 281.042 --> 5.18056, 276.526 --> 3.65789, 2.66667 --> 2.66667, 2 --> 2, 2.25 --> 2.25, 2.6875 --> 2.625, 3.16667 --> 2.83333, 1.5 --> 1.5, 1.4 --> 1.4, 1.71429 --> 1.71429, 1.6 --> 1.6, 1.66667 --> 1.66667, 1.71429 --> 1.71429, 1.875 --> 1.875, 1.9375 --> 1.9375, 2.1875 --> 2.1875, 2.46154 --> 2.46154, 2.25 --> 2.25, 4.09804 --> 3.7549, 3.18182 --> 3.18182, 2.77358 --> 2.77358, 3.58824 --> 2.88235, 2.64286 --> 2.64286 )
[LOG] Overall execution time: 41.09 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 41.44 sec (Real time) / 41.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.95 sec (Real time) / 14.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 1841 17 62 1 1741
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 68.24 sec CPU time.
[LOG] Relation determinization time: 68 sec real time.
[LOG] Final circuit size: 1538 new AND gates.
[LOG] Size before ABC: 1814 AND gates.
[LOG] Size after ABC: 1537 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 66.95/67 sec (0.1/0 sec, 0.03/0 sec, 0.03/0 sec, 1.01/1 sec, 0.78/1 sec, 0.15/0 sec, 0.23/0 sec, 0.3/0 sec, 0.49/1 sec, 0.35/0 sec, 0.23/0 sec, 0.25/1 sec, 0.44/0 sec, 0.57/1 sec, 0.39/0 sec, 0.5/1 sec, 2.3/2 sec, 0.6/0 sec, 1.69/2 sec, 0.85/1 sec, 4.67/5 sec, 5.24/5 sec, 2.33/2 sec, 2.16/2 sec, 2.07/3 sec, 2.23/2 sec, 1.72/1 sec, 2.25/3 sec, 2.25/2 sec, 2.21/2 sec, 2.72/3 sec, 2.01/2 sec, 2.09/2 sec, 1.97/2 sec, 2.27/2 sec, 1.83/2 sec, 2.29/2 sec, 1.89/2 sec, 2.18/2 sec, 2.28/3 sec, 1.84/2 sec, 1.95/2 sec, 1.45/1 sec, 1.76/2 sec )
[LOG] Nr of iterations: 1265 (14, 3, 8, 50, 38, 8, 12, 9, 16, 15, 11, 15, 15, 24, 16, 19, 192, 43, 60, 12, 93, 57, 10, 2, 1, 32, 27, 7, 7, 8, 11, 11, 9, 12, 13, 19, 13, 15, 130, 32, 58, 11, 63, 44 )
[LOG] Total clause computation time: 7.46/7 sec (0.06/0.06 sec, 0/0 sec, 0.01/0.01 sec, 0.2/0.2 sec, 0.15/0.15 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.29/0.29 sec, 0.07/0.07 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.42/0.42 sec, 0.99/0.99 sec, 0.86/0.86 sec, 0.67/0.67 sec, 0.25/0.25 sec, 0.4/0.4 sec, 0.36/0.36 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.55/0.55 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.04/0.04 sec, 0.24/0.24 sec, 0.47/0.47 sec )
[LOG] Total clause minimization time: 58.97/59 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.8/0.8 sec, 0.61/0.61 sec, 0.13/0.13 sec, 0.2/0.2 sec, 0.27/0.27 sec, 0.45/0.45 sec, 0.32/0.32 sec, 0.17/0.17 sec, 0.19/0.19 sec, 0.36/0.36 sec, 0.52/0.52 sec, 0.32/0.32 sec, 0.47/0.47 sec, 1.98/1.98 sec, 0.51/0.51 sec, 1.54/1.54 sec, 0.75/0.75 sec, 4.24/4.24 sec, 4.24/4.24 sec, 1.45/1.45 sec, 1.48/1.48 sec, 1.81/1.81 sec, 1.82/1.82 sec, 1.35/1.35 sec, 2.21/2.21 sec, 2.15/2.15 sec, 2.18/2.18 sec, 2.66/2.66 sec, 1.95/1.95 sec, 2.02/2.02 sec, 1.9/1.9 sec, 2.18/2.18 sec, 1.75/1.75 sec, 2.2/2.2 sec, 1.83/1.83 sec, 1.62/1.62 sec, 2.19/2.19 sec, 1.71/1.71 sec, 1.9/1.9 sec, 1.2/1.2 sec, 1.28/1.28 sec )
[LOG] Total clause size reduction: 266979 --> 4581 (8138 --> 40, 1250 --> 4, 4984 --> 15, 28910 --> 311, 21534 --> 178, 3199 --> 10, 5038 --> 20, 3464 --> 14, 6465 --> 37, 5992 --> 48, 3950 --> 22, 5502 --> 31, 5194 --> 29, 8257 --> 85, 5205 --> 36, 6030 --> 49, 63794 --> 1145, 13482 --> 128, 18172 --> 183, 3289 --> 25, 27048 --> 414, 16408 --> 231, 26 --> 26, 4 --> 4, 1 --> 1, 104 --> 95, 82 --> 73, 10 --> 9, 9 --> 9, 14 --> 14, 18 --> 18, 18 --> 17, 18 --> 17, 21 --> 20, 24 --> 24, 45 --> 44, 28 --> 28, 31 --> 31, 583 --> 476, 75 --> 75, 177 --> 175, 25 --> 24, 216 --> 201, 145 --> 145 )
[LOG] Average clause size reduction: 211.051 --> 3.62134 (581.286 --> 2.85714, 416.667 --> 1.33333, 623 --> 1.875, 578.2 --> 6.22, 566.684 --> 4.68421, 399.875 --> 1.25, 419.833 --> 1.66667, 384.889 --> 1.55556, 404.062 --> 2.3125, 399.467 --> 3.2, 359.091 --> 2, 366.8 --> 2.06667, 346.267 --> 1.93333, 344.042 --> 3.54167, 325.312 --> 2.25, 317.368 --> 2.57895, 332.26 --> 5.96354, 313.535 --> 2.97674, 302.867 --> 3.05, 274.083 --> 2.08333, 290.839 --> 4.45161, 287.86 --> 4.05263, 2.6 --> 2.6, 2 --> 2, 1 --> 1, 3.25 --> 2.96875, 3.03704 --> 2.7037, 1.42857 --> 1.28571, 1.28571 --> 1.28571, 1.75 --> 1.75, 1.63636 --> 1.63636, 1.63636 --> 1.54545, 2 --> 1.88889, 1.75 --> 1.66667, 1.84615 --> 1.84615, 2.36842 --> 2.31579, 2.15385 --> 2.15385, 2.06667 --> 2.06667, 4.48462 --> 3.66154, 2.34375 --> 2.34375, 3.05172 --> 3.01724, 2.27273 --> 2.18182, 3.42857 --> 3.19048, 3.29545 --> 3.29545 )
[LOG] Overall execution time: 68.24 sec CPU time.
[LOG] Overall execution time: 68 sec real time.
Synthesis time: 68.63 sec (Real time) / 68.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 46.84 sec (Real time) / 46.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2259 18 65 1 2155
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 125.59 sec CPU time.
[LOG] Relation determinization time: 126 sec real time.
[LOG] Final circuit size: 2882 new AND gates.
[LOG] Size before ABC: 3610 AND gates.
[LOG] Size after ABC: 2882 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 124.09/123 sec (0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.86/1 sec, 0.77/1 sec, 0.11/0 sec, 0.45/0 sec, 0.6/1 sec, 0.5/0 sec, 0.32/1 sec, 0.26/0 sec, 0.36/0 sec, 0.3/1 sec, 0.44/0 sec, 0.3/0 sec, 0.31/1 sec, 1.69/1 sec, 0.63/1 sec, 0.81/1 sec, 0.49/0 sec, 0.82/1 sec, 6.76/7 sec, 9.25/9 sec, 4.14/4 sec, 4.7/5 sec, 3.31/3 sec, 4.29/5 sec, 3.39/3 sec, 4.75/5 sec, 4.48/4 sec, 4.89/5 sec, 4.08/4 sec, 4.87/5 sec, 4.18/4 sec, 5.02/5 sec, 3.93/4 sec, 3.75/4 sec, 5.46/5 sec, 4.06/4 sec, 3.53/3 sec, 4.56/5 sec, 4.71/4 sec, 4.8/5 sec, 5.06/5 sec, 3.64/4 sec, 2.35/2 sec )
[LOG] Nr of iterations: 1866 (8, 5, 5, 39, 57, 9, 9, 13, 12, 19, 9, 9, 18, 15, 15, 15, 108, 47, 53, 18, 22, 450, 98, 5, 3, 2, 14, 21, 6, 8, 11, 11, 17, 8, 7, 14, 11, 14, 11, 76, 43, 49, 17, 15, 362, 88 )
[LOG] Total clause computation time: 13.27/10 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.15/0.15 sec, 0.19/0.19 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.28/0.28 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.69/0.69 sec, 2.03/2.03 sec, 1.19/1.19 sec, 1.13/1.13 sec, 0.56/0.56 sec, 1.01/1.01 sec, 0.79/0.79 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.21/0.21 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.19/0.19 sec, 0.06/0.06 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.27/0.27 sec, 1.21/1.21 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.23/0.23 sec, 0.76/0.76 sec, 0.62/0.62 sec )
[LOG] Total clause minimization time: 110.25/113 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.7/0.7 sec, 0.56/0.56 sec, 0.09/0.09 sec, 0.43/0.43 sec, 0.57/0.57 sec, 0.47/0.47 sec, 0.28/0.28 sec, 0.22/0.22 sec, 0.33/0.33 sec, 0.25/0.25 sec, 0.38/0.38 sec, 0.23/0.23 sec, 0.24/0.24 sec, 1.39/1.39 sec, 0.54/0.54 sec, 0.71/0.71 sec, 0.41/0.41 sec, 0.74/0.74 sec, 6.05/6.05 sec, 7.2/7.2 sec, 2.94/2.94 sec, 3.56/3.56 sec, 2.74/2.74 sec, 3.27/3.27 sec, 2.59/2.59 sec, 4.6/4.6 sec, 4.38/4.38 sec, 4.67/4.67 sec, 4/4 sec, 4.74/4.74 sec, 4.1/4.1 sec, 4.82/4.82 sec, 3.86/3.86 sec, 3.61/3.61 sec, 5.39/5.39 sec, 3.78/3.78 sec, 2.31/2.31 sec, 4.41/4.41 sec, 4.56/4.56 sec, 4.67/4.67 sec, 4.81/4.81 sec, 2.85/2.85 sec, 1.72/1.72 sec )
[LOG] Total clause size reduction: 391884 --> 9594 (4620 --> 20, 2636 --> 9, 3008 --> 6, 26524 --> 257, 38640 --> 391, 3912 --> 13, 3920 --> 13, 5580 --> 21, 4983 --> 17, 8280 --> 37, 3416 --> 14, 3320 --> 15, 7191 --> 41, 5614 --> 34, 5306 --> 28, 5138 --> 35, 39055 --> 640, 16238 --> 144, 17680 --> 169, 5559 --> 44, 6678 --> 60, 140537 --> 3871, 30264 --> 411, 9 --> 9, 6 --> 6, 2 --> 2, 38 --> 37, 60 --> 57, 8 --> 8, 13 --> 13, 18 --> 18, 17 --> 17, 33 --> 33, 14 --> 14, 11 --> 11, 27 --> 27, 20 --> 20, 28 --> 28, 23 --> 23, 333 --> 317, 114 --> 114, 137 --> 137, 44 --> 41, 35 --> 35, 2458 --> 2000, 337 --> 337 )
[LOG] Average clause size reduction: 210.013 --> 5.14148 (577.5 --> 2.5, 527.2 --> 1.8, 601.6 --> 1.2, 680.103 --> 6.58974, 677.895 --> 6.85965, 434.667 --> 1.44444, 435.556 --> 1.44444, 429.231 --> 1.61538, 415.25 --> 1.41667, 435.789 --> 1.94737, 379.556 --> 1.55556, 368.889 --> 1.66667, 399.5 --> 2.27778, 374.267 --> 2.26667, 353.733 --> 1.86667, 342.533 --> 2.33333, 361.62 --> 5.92593, 345.489 --> 3.06383, 333.585 --> 3.18868, 308.833 --> 2.44444, 303.545 --> 2.72727, 312.304 --> 8.60222, 308.816 --> 4.19388, 1.8 --> 1.8, 2 --> 2, 1 --> 1, 2.71429 --> 2.64286, 2.85714 --> 2.71429, 1.33333 --> 1.33333, 1.625 --> 1.625, 1.63636 --> 1.63636, 1.54545 --> 1.54545, 1.94118 --> 1.94118, 1.75 --> 1.75, 1.57143 --> 1.57143, 1.92857 --> 1.92857, 1.81818 --> 1.81818, 2 --> 2, 2.09091 --> 2.09091, 4.38158 --> 4.17105, 2.65116 --> 2.65116, 2.79592 --> 2.79592, 2.58824 --> 2.41176, 2.33333 --> 2.33333, 6.79006 --> 5.52486, 3.82955 --> 3.82955 )
[LOG] Overall execution time: 125.6 sec CPU time.
[LOG] Overall execution time: 126 sec real time.
Synthesis time: 126.21 sec (Real time) / 126.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.00 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 64.48 sec (Real time) / 64.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 3644 19 68 1 3534
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 93.88 sec CPU time.
[LOG] Relation determinization time: 95 sec real time.
[LOG] Final circuit size: 1644 new AND gates.
[LOG] Size before ABC: 1941 AND gates.
[LOG] Size after ABC: 1643 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 92.01/92 sec (0.42/1 sec, 0.06/0 sec, 0.04/0 sec, 0.8/1 sec, 0.76/0 sec, 0.19/0 sec, 0.42/1 sec, 0.53/0 sec, 0.38/1 sec, 0.28/0 sec, 0.26/0 sec, 0.3/1 sec, 0.42/0 sec, 0.3/0 sec, 0.32/1 sec, 0.48/0 sec, 1.38/2 sec, 0.32/0 sec, 0.65/1 sec, 0.48/0 sec, 0.72/1 sec, 0.88/1 sec, 4.82/4 sec, 3.23/4 sec, 3.16/3 sec, 3.3/3 sec, 2.29/2 sec, 2.49/3 sec, 2.66/3 sec, 3.58/3 sec, 3.12/3 sec, 3.48/4 sec, 2.8/3 sec, 2.92/2 sec, 3.97/4 sec, 3.11/4 sec, 2.41/2 sec, 3.19/3 sec, 3.24/3 sec, 2.9/3 sec, 4.06/4 sec, 2.62/3 sec, 3.15/3 sec, 3.52/4 sec, 2.77/2 sec, 2.98/3 sec, 3.1/4 sec, 2.75/2 sec )
[LOG] Nr of iterations: 1353 (7, 10, 6, 25, 27, 12, 9, 11, 15, 17, 13, 14, 10, 11, 20, 8, 100, 13, 53, 12, 19, 22, 240, 99, 6, 5, 1, 14, 19, 9, 6, 9, 13, 15, 12, 13, 9, 9, 17, 7, 74, 10, 47, 6, 14, 15, 161, 89 )
[LOG] Total clause computation time: 8.28/6 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.18/0.18 sec, 0.14/0.14 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.64/0.64 sec, 0.58/0.58 sec, 0.41/0.41 sec, 0.3/0.3 sec, 0.47/0.47 sec, 0.5/0.5 sec, 0.71/0.71 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.14/0.14 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.12/0.12 sec, 1.02/1.02 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.45/0.45 sec, 0.33/0.33 sec )
[LOG] Total clause minimization time: 83.06/85 sec (0.37/0.37 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.61/0.61 sec, 0.59/0.59 sec, 0.17/0.17 sec, 0.39/0.39 sec, 0.51/0.51 sec, 0.35/0.35 sec, 0.23/0.23 sec, 0.22/0.22 sec, 0.23/0.23 sec, 0.37/0.37 sec, 0.24/0.24 sec, 0.25/0.25 sec, 0.41/0.41 sec, 1.24/1.24 sec, 0.26/0.26 sec, 0.59/0.59 sec, 0.36/0.36 sec, 0.58/0.58 sec, 0.78/0.78 sec, 4.17/4.17 sec, 2.64/2.64 sec, 2.73/2.73 sec, 2.99/2.99 sec, 1.81/1.81 sec, 1.98/1.98 sec, 1.94/1.94 sec, 3.46/3.46 sec, 3.02/3.02 sec, 3.33/3.33 sec, 2.67/2.67 sec, 2.8/2.8 sec, 3.88/3.88 sec, 2.96/2.96 sec, 2.3/2.3 sec, 3.11/3.11 sec, 3.14/3.14 sec, 2.77/2.77 sec, 3.02/3.02 sec, 2.52/2.52 sec, 3.02/3.02 sec, 3.39/3.39 sec, 2.65/2.65 sec, 2.91/2.91 sec, 2.64/2.64 sec, 2.4/2.4 sec )
[LOG] Total clause size reduction: 304485 --> 4829 (4164 --> 8, 6237 --> 18, 3960 --> 9, 17664 --> 183, 19110 --> 128, 5665 --> 14, 4032 --> 20, 4910 --> 17, 6846 --> 22, 7440 --> 26, 5436 --> 18, 5863 --> 24, 3951 --> 14, 4270 --> 20, 7885 --> 42, 2891 --> 18, 39897 --> 671, 4668 --> 28, 20124 --> 142, 4004 --> 56, 6138 --> 54, 7413 --> 62, 78153 --> 1295, 31948 --> 315, 8 --> 8, 5 --> 5, 1 --> 1, 46 --> 41, 55 --> 48, 10 --> 10, 11 --> 11, 14 --> 14, 20 --> 20, 22 --> 22, 18 --> 18, 24 --> 24, 14 --> 14, 16 --> 16, 34 --> 34, 18 --> 18, 358 --> 331, 20 --> 20, 117 --> 117, 14 --> 14, 34 --> 34, 32 --> 32, 693 --> 541, 232 --> 232 )
[LOG] Average clause size reduction: 225.044 --> 3.56911 (594.857 --> 1.14286, 623.7 --> 1.8, 660 --> 1.5, 706.56 --> 7.32, 707.778 --> 4.74074, 472.083 --> 1.16667, 448 --> 2.22222, 446.364 --> 1.54545, 456.4 --> 1.46667, 437.647 --> 1.52941, 418.154 --> 1.38462, 418.786 --> 1.71429, 395.1 --> 1.4, 388.182 --> 1.81818, 394.25 --> 2.1, 361.375 --> 2.25, 398.97 --> 6.71, 359.077 --> 2.15385, 379.698 --> 2.67925, 333.667 --> 4.66667, 323.053 --> 2.84211, 336.955 --> 2.81818, 325.637 --> 5.39583, 322.707 --> 3.18182, 1.33333 --> 1.33333, 1 --> 1, 1 --> 1, 3.28571 --> 2.92857, 2.89474 --> 2.52632, 1.11111 --> 1.11111, 1.83333 --> 1.83333, 1.55556 --> 1.55556, 1.53846 --> 1.53846, 1.46667 --> 1.46667, 1.5 --> 1.5, 1.84615 --> 1.84615, 1.55556 --> 1.55556, 1.77778 --> 1.77778, 2 --> 2, 2.57143 --> 2.57143, 4.83784 --> 4.47297, 2 --> 2, 2.48936 --> 2.48936, 2.33333 --> 2.33333, 2.42857 --> 2.42857, 2.13333 --> 2.13333, 4.30435 --> 3.36025, 2.60674 --> 2.60674 )
[LOG] Overall execution time: 93.89 sec CPU time.
[LOG] Overall execution time: 95 sec real time.
Synthesis time: 94.31 sec (Real time) / 94.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.59 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.22 sec (Real time) / 16.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2445 20 71 1 2331
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 75 new AND gates.
[LOG] Size before ABC: 95 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 81 (11, 11, 4, 2, 11, 10, 6, 10, 2, 1, 5, 8 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 5085 --> 147 (1330 --> 21, 1250 --> 20, 333 --> 9, 109 --> 0, 1080 --> 23, 927 --> 20, 10 --> 9, 20 --> 19, 3 --> 3, 0 --> 0, 6 --> 6, 17 --> 17 )
[LOG] Average clause size reduction: 62.7778 --> 1.81481 (120.909 --> 1.90909, 113.636 --> 1.81818, 83.25 --> 2.25, 54.5 --> 0, 98.1818 --> 2.09091, 92.7 --> 2, 1.66667 --> 1.5, 2 --> 1.9, 1.5 --> 1.5, 0 --> 0, 1.2 --> 1.2, 2.125 --> 2.125 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 245 5 23 1 213
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.45 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 302 new AND gates.
[LOG] Size before ABC: 337 AND gates.
[LOG] Size after ABC: 302 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.43/1 sec (0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.06/0 sec, 0/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/1 sec, 0.04/0 sec, 0.02/0 sec, 0.05/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 191 (27, 29, 4, 4, 6, 29, 4, 19, 27, 3, 3, 5, 28, 3 )
[LOG] Total clause computation time: 0.11/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.3/0 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 14437 --> 569 (4342 --> 92, 4452 --> 113, 426 --> 5, 417 --> 4, 640 --> 9, 3528 --> 85, 363 --> 7, 53 --> 52, 106 --> 92, 5 --> 5, 4 --> 4, 9 --> 9, 85 --> 85, 7 --> 7 )
[LOG] Average clause size reduction: 75.5864 --> 2.97906 (160.815 --> 3.40741, 153.517 --> 3.89655, 106.5 --> 1.25, 104.25 --> 1, 106.667 --> 1.5, 121.655 --> 2.93103, 90.75 --> 1.75, 2.78947 --> 2.73684, 3.92593 --> 3.40741, 1.66667 --> 1.66667, 1.33333 --> 1.33333, 1.8 --> 1.8, 3.03571 --> 3.03571, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 0.45 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.11 sec (Real time) / 1.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 509 6 26 1 470
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.42 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 330 new AND gates.
[LOG] Size before ABC: 386 AND gates.
[LOG] Size after ABC: 328 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.36/2 sec (0.06/0 sec, 0.08/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.09/1 sec, 0.11/0 sec, 0/0 sec, 0.09/0 sec, 0.1/0 sec, 0.11/0 sec, 0.09/0 sec, 0.09/0 sec, 0.1/0 sec, 0.14/0 sec, 0.12/1 sec, 0.07/0 sec )
[LOG] Nr of iterations: 230 (32, 34, 7, 9, 5, 6, 7, 28, 3, 22, 24, 5, 7, 3, 5, 5, 27, 1 )
[LOG] Total clause computation time: 0.33/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0/0 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.99/2 sec (0.03/0.03 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0/0 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.06/0.06 sec )
[LOG] Total clause size reduction: 21834 --> 709 (6386 --> 136, 6534 --> 140, 1050 --> 9, 1280 --> 15, 604 --> 10, 720 --> 11, 858 --> 11, 3834 --> 91, 274 --> 3, 79 --> 70, 81 --> 79, 7 --> 7, 12 --> 12, 5 --> 5, 11 --> 11, 7 --> 7, 91 --> 91, 1 --> 1 )
[LOG] Average clause size reduction: 94.9304 --> 3.08261 (199.562 --> 4.25, 192.176 --> 4.11765, 150 --> 1.28571, 142.222 --> 1.66667, 120.8 --> 2, 120 --> 1.83333, 122.571 --> 1.57143, 136.929 --> 3.25, 91.3333 --> 1, 3.59091 --> 3.18182, 3.375 --> 3.29167, 1.4 --> 1.4, 1.71429 --> 1.71429, 1.66667 --> 1.66667, 2.2 --> 2.2, 1.4 --> 1.4, 3.37037 --> 3.37037, 1 --> 1 )
[LOG] Overall execution time: 1.42 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.63 sec (Real time) / 1.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.56 sec (Real time) / 2.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 574 7 30 1 530
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 10.6 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 838 new AND gates.
[LOG] Size before ABC: 977 AND gates.
[LOG] Size after ABC: 837 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.41/10 sec (0.01/0 sec, 0.02/0 sec, 0.28/0 sec, 0.14/0 sec, 0.09/0 sec, 0.11/0 sec, 0.48/1 sec, 0.48/0 sec, 0.37/1 sec, 0.54/0 sec, 0.66/1 sec, 0.79/1 sec, 0.91/1 sec, 0.88/0 sec, 0.75/1 sec, 0.79/1 sec, 0.71/1 sec, 0.78/1 sec, 0.95/0 sec, 0.67/1 sec )
[LOG] Nr of iterations: 507 (2, 7, 54, 19, 16, 20, 37, 41, 33, 38, 1, 2, 50, 15, 12, 18, 34, 40, 32, 36 )
[LOG] Total clause computation time: 1.71/2 sec (0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.21/0.21 sec, 0.17/0.17 sec, 0.06/0.06 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 8.65/8 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.23/0.23 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.33/0.33 sec, 0.31/0.31 sec, 0.29/0.29 sec, 0.5/0.5 sec, 0.56/0.56 sec, 0.7/0.7 sec, 0.75/0.75 sec, 0.73/0.73 sec, 0.66/0.66 sec, 0.71/0.71 sec, 0.5/0.5 sec, 0.61/0.61 sec, 0.89/0.89 sec, 0.6/0.6 sec )
[LOG] Total clause size reduction: 47868 --> 1856 (276 --> 1, 1578 --> 16, 11607 --> 236, 3762 --> 64, 2940 --> 45, 3553 --> 56, 6084 --> 183, 6440 --> 188, 4992 --> 104, 5735 --> 109, 1 --> 1, 2 --> 2, 210 --> 194, 49 --> 49, 29 --> 28, 50 --> 48, 165 --> 157, 188 --> 173, 104 --> 99, 103 --> 103 )
[LOG] Average clause size reduction: 94.4142 --> 3.66075 (138 --> 0.5, 225.429 --> 2.28571, 214.944 --> 4.37037, 198 --> 3.36842, 183.75 --> 2.8125, 177.65 --> 2.8, 164.432 --> 4.94595, 157.073 --> 4.58537, 151.273 --> 3.15152, 150.921 --> 2.86842, 1 --> 1, 1 --> 1, 4.2 --> 3.88, 3.26667 --> 3.26667, 2.41667 --> 2.33333, 2.77778 --> 2.66667, 4.85294 --> 4.61765, 4.7 --> 4.325, 3.25 --> 3.09375, 2.86111 --> 2.86111 )
[LOG] Overall execution time: 10.6 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.89 sec (Real time) / 10.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.86 sec (Real time) / 18.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1123 8 33 1 1073
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 70.04 sec CPU time.
[LOG] Relation determinization time: 70 sec real time.
[LOG] Final circuit size: 1691 new AND gates.
[LOG] Size before ABC: 2042 AND gates.
[LOG] Size after ABC: 1690 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 69.54/70 sec (0.02/0 sec, 0.02/0 sec, 0.81/1 sec, 0.3/0 sec, 0.46/1 sec, 0.31/0 sec, 0.28/0 sec, 1.99/2 sec, 1.96/2 sec, 6.73/7 sec, 6.09/6 sec, 5.35/5 sec, 3/3 sec, 3.61/4 sec, 3.42/3 sec, 3.98/4 sec, 4.29/5 sec, 2.91/3 sec, 4.11/4 sec, 3.7/3 sec, 4.33/5 sec, 4.19/4 sec, 4.15/4 sec, 3.53/4 sec )
[LOG] Nr of iterations: 1033 (3, 2, 73, 28, 29, 21, 44, 74, 71, 156, 41, 15, 2, 1, 66, 25, 25, 18, 40, 72, 64, 114, 39, 10 )
[LOG] Total clause computation time: 10.36/17 sec (0/0 sec, 0/0 sec, 0.22/0.22 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.72/0.72 sec, 0.49/0.49 sec, 1.82/1.82 sec, 0.28/0.28 sec, 0.61/0.61 sec, 0.62/0.62 sec, 0.4/0.4 sec, 0.69/0.69 sec, 0.35/0.35 sec, 0.52/0.52 sec, 0.15/0.15 sec, 0.35/0.35 sec, 0.82/0.82 sec, 1.08/1.08 sec, 0.46/0.46 sec, 0.16/0.16 sec, 0.3/0.3 sec )
[LOG] Total clause minimization time: 58.98/53 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.58/0.58 sec, 0.23/0.23 sec, 0.35/0.35 sec, 0.25/0.25 sec, 0.16/0.16 sec, 1.26/1.26 sec, 1.46/1.46 sec, 4.91/4.91 sec, 5.8/5.8 sec, 4.73/4.73 sec, 2.37/2.37 sec, 3.21/3.21 sec, 2.71/2.71 sec, 3.63/3.63 sec, 3.76/3.76 sec, 2.76/2.76 sec, 3.75/3.75 sec, 2.87/2.87 sec, 3.24/3.24 sec, 3.72/3.72 sec, 3.98/3.98 sec, 3.22/3.22 sec )
[LOG] Total clause size reduction: 109723 --> 4621 (640 --> 4, 303 --> 1, 18648 --> 347, 6615 --> 84, 6524 --> 94, 4380 --> 62, 9030 --> 132, 13651 --> 430, 12530 --> 384, 26195 --> 1039, 6720 --> 131, 2338 --> 31, 4 --> 4, 1 --> 1, 297 --> 266, 71 --> 70, 76 --> 74, 53 --> 49, 114 --> 99, 419 --> 389, 328 --> 307, 641 --> 478, 126 --> 126, 19 --> 19 )
[LOG] Average clause size reduction: 106.218 --> 4.47338 (213.333 --> 1.33333, 151.5 --> 0.5, 255.452 --> 4.75342, 236.25 --> 3, 224.966 --> 3.24138, 208.571 --> 2.95238, 205.227 --> 3, 184.473 --> 5.81081, 176.479 --> 5.40845, 167.917 --> 6.66026, 163.902 --> 3.19512, 155.867 --> 2.06667, 2 --> 2, 1 --> 1, 4.5 --> 4.0303, 2.84 --> 2.8, 3.04 --> 2.96, 2.94444 --> 2.72222, 2.85 --> 2.475, 5.81944 --> 5.40278, 5.125 --> 4.79688, 5.62281 --> 4.19298, 3.23077 --> 3.23077, 1.9 --> 1.9 )
[LOG] Overall execution time: 70.04 sec CPU time.
[LOG] Overall execution time: 70 sec real time.
Synthesis time: 70.48 sec (Real time) / 70.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 51.48 sec (Real time) / 51.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2020 9 37 1 1963
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 340.19 sec CPU time.
[LOG] Relation determinization time: 341 sec real time.
[LOG] Final circuit size: 2422 new AND gates.
[LOG] Size before ABC: 2999 AND gates.
[LOG] Size after ABC: 2421 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 338.79/338 sec (0.06/0 sec, 0.06/0 sec, 3.14/3 sec, 1.32/1 sec, 1.32/1 sec, 1.65/2 sec, 1.18/1 sec, 0.88/1 sec, 9.44/10 sec, 9.19/9 sec, 24.84/25 sec, 19.75/19 sec, 20.06/20 sec, 14.88/15 sec, 21.83/22 sec, 19.71/20 sec, 15.2/15 sec, 17.45/18 sec, 15.99/16 sec, 23.68/23 sec, 18.71/19 sec, 16.62/17 sec, 23.35/23 sec, 17.41/17 sec, 23.82/24 sec, 17.25/17 sec )
[LOG] Nr of iterations: 1421 (9, 2, 65, 22, 27, 34, 25, 32, 68, 70, 130, 260, 19, 8, 1, 59, 19, 22, 26, 23, 29, 64, 64, 121, 206, 16 )
[LOG] Total clause computation time: 43.55/43 sec (0.02/0.02 sec, 0/0 sec, 1.02/1.02 sec, 0.29/0.29 sec, 0.14/0.14 sec, 0.22/0.22 sec, 0.18/0.18 sec, 0.14/0.14 sec, 3.52/3.52 sec, 2.86/2.86 sec, 2.45/2.45 sec, 2.61/2.61 sec, 1.81/1.81 sec, 2.17/2.17 sec, 3.72/3.72 sec, 2.85/2.85 sec, 1.33/1.33 sec, 1.32/1.32 sec, 1.23/1.23 sec, 1.17/1.17 sec, 0.71/0.71 sec, 4.4/4.4 sec, 4.35/4.35 sec, 1.13/1.13 sec, 2.49/2.49 sec, 1.42/1.42 sec )
[LOG] Total clause minimization time: 294.84/293 sec (0.02/0.02 sec, 0.04/0.04 sec, 2.11/2.11 sec, 1.02/1.02 sec, 1.16/1.16 sec, 1.42/1.42 sec, 0.99/0.99 sec, 0.73/0.73 sec, 5.91/5.91 sec, 6.3/6.3 sec, 22.38/22.38 sec, 17.12/17.12 sec, 18.23/18.23 sec, 12.69/12.69 sec, 18.1/18.1 sec, 16.85/16.85 sec, 13.86/13.86 sec, 16.12/16.12 sec, 14.74/14.74 sec, 22.49/22.49 sec, 17.98/17.98 sec, 12.21/12.21 sec, 18.99/18.99 sec, 16.27/16.27 sec, 21.3/21.3 sec, 15.81/15.81 sec )
[LOG] Total clause size reduction: 158588 --> 7029 (2896 --> 16, 341 --> 1, 17920 --> 301, 5691 --> 66, 6734 --> 74, 8151 --> 93, 5616 --> 71, 6975 --> 99, 13534 --> 437, 13386 --> 462, 23607 --> 721, 47138 --> 1793, 3258 --> 51, 16 --> 16, 1 --> 1, 256 --> 237, 55 --> 53, 54 --> 54, 61 --> 59, 64 --> 63, 86 --> 82, 403 --> 371, 409 --> 352, 638 --> 563, 1255 --> 950, 43 --> 43 )
[LOG] Average clause size reduction: 111.603 --> 4.94652 (321.778 --> 1.77778, 170.5 --> 0.5, 275.692 --> 4.63077, 258.682 --> 3, 249.407 --> 2.74074, 239.735 --> 2.73529, 224.64 --> 2.84, 217.969 --> 3.09375, 199.029 --> 6.42647, 191.229 --> 6.6, 181.592 --> 5.54615, 181.3 --> 6.89615, 171.474 --> 2.68421, 2 --> 2, 1 --> 1, 4.33898 --> 4.01695, 2.89474 --> 2.78947, 2.45455 --> 2.45455, 2.34615 --> 2.26923, 2.78261 --> 2.73913, 2.96552 --> 2.82759, 6.29688 --> 5.79688, 6.39062 --> 5.5, 5.27273 --> 4.65289, 6.09223 --> 4.61165, 2.6875 --> 2.6875 )
[LOG] Overall execution time: 340.2 sec CPU time.
[LOG] Overall execution time: 341 sec real time.
Synthesis time: 340.70 sec (Real time) / 340.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.79 sec (Real time) / 0.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 122.87 sec (Real time) / 122.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2793 10 40 1 2731
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 999.26 sec CPU time.
[LOG] Relation determinization time: 1000 sec real time.
[LOG] Final circuit size: 3336 new AND gates.
[LOG] Size before ABC: 4299 AND gates.
[LOG] Size after ABC: 3335 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 995.78/996 sec (0.13/0 sec, 0.09/0 sec, 8.72/9 sec, 3.86/4 sec, 3.29/3 sec, 3.83/4 sec, 5.9/6 sec, 2.39/2 sec, 21.36/22 sec, 5.8/5 sec, 21.67/22 sec, 37.2/37 sec, 43.51/44 sec, 74.31/74 sec, 39.21/39 sec, 63.18/64 sec, 52.19/52 sec, 56.37/56 sec, 52.44/53 sec, 52.24/52 sec, 71.44/71 sec, 73.61/74 sec, 46.07/46 sec, 64.17/64 sec, 65.52/66 sec, 45.96/46 sec, 41.4/41 sec, 39.92/40 sec )
[LOG] Nr of iterations: 1821 (6, 3, 68, 27, 33, 23, 36, 33, 63, 31, 76, 273, 305, 10, 5, 1, 63, 26, 28, 22, 29, 31, 62, 30, 65, 220, 243, 9 )
[LOG] Total clause computation time: 130.87/132 sec (0.02/0.02 sec, 0.02/0.02 sec, 3.27/3.27 sec, 0.9/0.9 sec, 0.27/0.27 sec, 0.96/0.96 sec, 1.36/1.36 sec, 0.22/0.22 sec, 9.83/9.83 sec, 0.86/0.86 sec, 5.43/5.43 sec, 6.11/6.11 sec, 6.19/6.19 sec, 13.58/13.58 sec, 5.08/5.08 sec, 9.58/9.58 sec, 9.91/9.91 sec, 4.46/4.46 sec, 4.38/4.38 sec, 3.67/3.67 sec, 4.98/4.98 sec, 2.97/2.97 sec, 8.49/8.49 sec, 3.04/3.04 sec, 9.35/9.35 sec, 5.38/5.38 sec, 5.92/5.92 sec, 4.64/4.64 sec )
[LOG] Total clause minimization time: 864.01/863 sec (0.08/0.08 sec, 0.05/0.05 sec, 5.42/5.42 sec, 2.93/2.93 sec, 2.98/2.98 sec, 2.84/2.84 sec, 4.52/4.52 sec, 2.13/2.13 sec, 11.5/11.5 sec, 4.91/4.91 sec, 16.2/16.2 sec, 31.05/31.05 sec, 37.27/37.27 sec, 60.69/60.69 sec, 34.1/34.1 sec, 53.57/53.57 sec, 42.24/42.24 sec, 51.88/51.88 sec, 48.03/48.03 sec, 48.55/48.55 sec, 66.43/66.43 sec, 70.61/70.61 sec, 37.55/37.55 sec, 61.1/61.1 sec, 56.14/56.14 sec, 40.55/40.55 sec, 35.45/35.45 sec, 35.24/35.24 sec )
[LOG] Total clause size reduction: 219559 --> 10493 (2010 --> 8, 754 --> 8, 20636 --> 330, 7826 --> 80, 9216 --> 108, 6028 --> 63, 9170 --> 122, 7968 --> 102, 14012 --> 505, 6510 --> 93, 15675 --> 533, 53584 --> 2133, 59584 --> 2249, 1755 --> 29, 8 --> 8, 1 --> 1, 289 --> 250, 80 --> 77, 81 --> 79, 63 --> 61, 85 --> 80, 96 --> 92, 505 --> 432, 93 --> 88, 409 --> 385, 1504 --> 1200, 1588 --> 1348, 29 --> 29 )
[LOG] Average clause size reduction: 120.571 --> 5.76222 (335 --> 1.33333, 251.333 --> 2.66667, 303.471 --> 4.85294, 289.852 --> 2.96296, 279.273 --> 3.27273, 262.087 --> 2.73913, 254.722 --> 3.38889, 241.455 --> 3.09091, 222.413 --> 8.01587, 210 --> 3, 206.25 --> 7.01316, 196.278 --> 7.81319, 195.357 --> 7.37377, 175.5 --> 2.9, 1.6 --> 1.6, 1 --> 1, 4.5873 --> 3.96825, 3.07692 --> 2.96154, 2.89286 --> 2.82143, 2.86364 --> 2.77273, 2.93103 --> 2.75862, 3.09677 --> 2.96774, 8.14516 --> 6.96774, 3.1 --> 2.93333, 6.29231 --> 5.92308, 6.83636 --> 5.45455, 6.53498 --> 5.54733, 3.22222 --> 3.22222 )
[LOG] Overall execution time: 999.27 sec CPU time.
[LOG] Overall execution time: 1000 sec real time.
Synthesis time: 999.88 sec (Real time) / 995.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.06 sec (Real time) / 1.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 249.58 sec (Real time) / 249.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3747 11 43 1 3680
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 4.22 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1458 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 1456 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.19/5 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec, 0.04/1 sec, 0.01/0 sec, 0.6/0 sec, 0.45/1 sec, 0.23/0 sec, 0.24/0 sec, 0.3/0 sec, 0.22/1 sec, 0.42/0 sec, 0.29/0 sec, 0.59/1 sec, 0.75/1 sec )
[LOG] Nr of iterations: 666 (7, 8, 8, 9, 17, 9, 197, 91, 4, 5, 6, 4, 11, 7, 193, 90 )
[LOG] Total clause computation time: 1.51/3 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.19/0.19 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.18/0.18 sec, 0.28/0.28 sec )
[LOG] Total clause minimization time: 2.65/2 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.52/0.52 sec, 0.34/0.34 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.17/0.17 sec, 0.13/0.13 sec, 0.28/0.28 sec, 0.13/0.13 sec, 0.41/0.41 sec, 0.47/0.47 sec )
[LOG] Total clause size reduction: 47069 --> 3606 (1098 --> 19, 1267 --> 22, 1218 --> 17, 1232 --> 19, 2144 --> 44, 1000 --> 22, 26068 --> 1295, 11250 --> 447, 9 --> 9, 12 --> 12, 14 --> 14, 6 --> 6, 24 --> 21, 19 --> 19, 1261 --> 1193, 447 --> 447 )
[LOG] Average clause size reduction: 70.6742 --> 5.41441 (156.857 --> 2.71429, 158.375 --> 2.75, 152.25 --> 2.125, 136.889 --> 2.11111, 126.118 --> 2.58824, 111.111 --> 2.44444, 132.325 --> 6.5736, 123.626 --> 4.91209, 2.25 --> 2.25, 2.4 --> 2.4, 2.33333 --> 2.33333, 1.5 --> 1.5, 2.18182 --> 1.90909, 2.71429 --> 2.71429, 6.53368 --> 6.18135, 4.96667 --> 4.96667 )
[LOG] Overall execution time: 4.22 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.61 sec (Real time) / 4.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.59 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.11 sec (Real time) / 6.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1676 7 28 1 1635
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 20.89 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 3004 new AND gates.
[LOG] Size before ABC: 3753 AND gates.
[LOG] Size after ABC: 3004 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 20.77/21 sec (0.01/0 sec, 0.09/0 sec, 0.02/0 sec, 0.46/1 sec, 0.02/0 sec, 0.97/1 sec, 0.87/0 sec, 1.7/2 sec, 2.96/3 sec, 0.81/1 sec, 1.08/1 sec, 0.75/1 sec, 0.87/1 sec, 1.89/1 sec, 0.93/1 sec, 1.37/2 sec, 1.79/2 sec, 1.35/1 sec, 1.71/2 sec, 1.12/1 sec )
[LOG] Nr of iterations: 1627 (9, 16, 8, 129, 12, 212, 115, 174, 134, 43, 6, 4, 6, 110, 8, 198, 104, 173, 125, 41 )
[LOG] Total clause computation time: 7.31/8 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.11/0.11 sec, 1.06/1.06 sec, 0.42/0.42 sec, 0.56/0.56 sec, 0.56/0.56 sec, 0.5/0.5 sec, 0.69/0.69 sec, 0.42/0.42 sec, 0.21/0.21 sec, 0.76/0.76 sec, 0.17/0.17 sec, 0.69/0.69 sec, 0.68/0.68 sec )
[LOG] Total clause minimization time: 13.38/13 sec (0/0 sec, 0.07/0.07 sec, 0/0 sec, 0.41/0.41 sec, 0.01/0.01 sec, 0.75/0.75 sec, 0.68/0.68 sec, 1.58/1.58 sec, 1.89/1.89 sec, 0.39/0.39 sec, 0.52/0.52 sec, 0.19/0.19 sec, 0.37/0.37 sec, 1.19/1.19 sec, 0.51/0.51 sec, 1.16/1.16 sec, 1.03/1.03 sec, 1.17/1.17 sec, 1.02/1.02 sec, 0.44/0.44 sec )
[LOG] Total clause size reduction: 161486 --> 8114 (1976 --> 16, 3675 --> 89, 1414 --> 18, 29952 --> 927, 2057 --> 33, 47053 --> 977, 18696 --> 665, 26469 --> 800, 20216 --> 786, 6048 --> 217, 11 --> 11, 7 --> 7, 13 --> 13, 722 --> 634, 18 --> 18, 869 --> 781, 572 --> 523, 800 --> 720, 710 --> 671, 208 --> 208 )
[LOG] Average clause size reduction: 99.2538 --> 4.98709 (219.556 --> 1.77778, 229.688 --> 5.5625, 176.75 --> 2.25, 232.186 --> 7.18605, 171.417 --> 2.75, 221.948 --> 4.60849, 162.574 --> 5.78261, 152.121 --> 4.5977, 150.866 --> 5.86567, 140.651 --> 5.04651, 1.83333 --> 1.83333, 1.75 --> 1.75, 2.16667 --> 2.16667, 6.56364 --> 5.76364, 2.25 --> 2.25, 4.38889 --> 3.94444, 5.5 --> 5.02885, 4.62428 --> 4.16185, 5.68 --> 5.368, 5.07317 --> 5.07317 )
[LOG] Overall execution time: 20.89 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.51 sec (Real time) / 21.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.07 sec (Real time) / 1.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.00 sec (Real time) / 21.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3294 9 34 1 3241
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 1559.05 sec CPU time.
[LOG] Relation determinization time: 1562 sec real time.
[LOG] Final circuit size: 20240 new AND gates.
[LOG] Size before ABC: 29082 AND gates.
[LOG] Size after ABC: 20239 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 1558.69/1558 sec (0.01/0 sec, 0.16/0 sec, 0.02/0 sec, 0.23/0 sec, 0.02/0 sec, 0.71/1 sec, 0.07/0 sec, 9.73/10 sec, 68.25/68 sec, 113.26/113 sec, 53.77/54 sec, 46.89/47 sec, 40.82/41 sec, 47.72/47 sec, 44.88/45 sec, 53.21/54 sec, 42.16/42 sec, 47.77/47 sec, 193.52/194 sec, 615.38/615 sec, 92.52/93 sec, 87.59/87 sec )
[LOG] Nr of iterations: 8458 (4, 5, 10, 18, 6, 63, 31, 1024, 1715, 1186, 290, 2, 3, 5, 12, 4, 44, 24, 902, 1683, 1138, 289 )
[LOG] Total clause computation time: 437.13/444 sec (0/0 sec, 0.14/0.14 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0/0 sec, 0.2/0.2 sec, 0.01/0.01 sec, 1.51/1.51 sec, 6.1/6.1 sec, 29.07/29.07 sec, 26.17/26.17 sec, 35.61/35.61 sec, 35.03/35.03 sec, 31.2/31.2 sec, 24.7/24.7 sec, 32.33/32.33 sec, 17.18/17.18 sec, 24.53/24.53 sec, 25.63/25.63 sec, 51.31/51.31 sec, 34.16/34.16 sec, 62.16/62.16 sec )
[LOG] Total clause minimization time: 1120.7/1112 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.14/0.14 sec, 0.01/0.01 sec, 0.5/0.5 sec, 0.06/0.06 sec, 8.21/8.21 sec, 62.11/62.11 sec, 84.14/84.14 sec, 27.54/27.54 sec, 11.25/11.25 sec, 5.76/5.76 sec, 16.49/16.49 sec, 20.15/20.15 sec, 20.85/20.85 sec, 24.95/24.95 sec, 23.21/23.21 sec, 167.8/167.8 sec, 563.83/563.83 sec, 58.26/58.26 sec, 25.41/25.41 sec )
[LOG] Total clause size reduction: 766829 --> 63564 (882 --> 7, 1156 --> 12, 2070 --> 25, 4692 --> 60, 1065 --> 12, 12772 --> 189, 5730 --> 121, 184140 --> 8017, 282810 --> 13587, 194340 --> 10530, 45084 --> 2063, 4 --> 4, 7 --> 7, 10 --> 10, 29 --> 29, 9 --> 9, 101 --> 70, 88 --> 88, 6682 --> 6064, 13194 --> 11355, 9901 --> 9242, 2063 --> 2063 )
[LOG] Average clause size reduction: 90.6632 --> 7.51525 (220.5 --> 1.75, 231.2 --> 2.4, 207 --> 2.5, 260.667 --> 3.33333, 177.5 --> 2, 202.73 --> 3, 184.839 --> 3.90323, 179.824 --> 7.8291, 164.904 --> 7.92245, 163.862 --> 8.87858, 155.462 --> 7.11379, 2 --> 2, 2.33333 --> 2.33333, 2 --> 2, 2.41667 --> 2.41667, 2.25 --> 2.25, 2.29545 --> 1.59091, 3.66667 --> 3.66667, 7.40798 --> 6.72284, 7.83957 --> 6.74688, 8.70035 --> 8.12127, 7.13841 --> 7.13841 )
[LOG] Overall execution time: 1559.05 sec CPU time.
[LOG] Overall execution time: 1562 sec real time.
Synthesis time: 1562.66 sec (Real time) / 1560.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.03 sec (Real time) / 3.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1438.42 sec (Real time) / 1437.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 20578 11 38 1 20519
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 248.51 sec CPU time.
[LOG] Relation determinization time: 251 sec real time.
[LOG] Final circuit size: 13079 new AND gates.
[LOG] Size before ABC: 16369 AND gates.
[LOG] Size after ABC: 13079 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 248.01/248 sec (4.88/5 sec, 5.01/5 sec, 25.78/26 sec, 1.77/2 sec, 17.46/17 sec, 14.29/14 sec, 14.69/15 sec, 12.63/13 sec, 17.32/17 sec, 0.17/0 sec, 3.24/4 sec, 5.59/5 sec, 0.08/0 sec, 11.03/11 sec, 10.82/11 sec, 26.27/26 sec, 5.54/6 sec, 9.62/10 sec, 12.56/12 sec, 8.31/8 sec, 12.55/13 sec, 7.45/7 sec, 5.95/6 sec, 4.39/5 sec, 5.39/5 sec, 5.22/5 sec )
[LOG] Nr of iterations: 7010 (686, 391, 1629, 19, 381, 312, 242, 150, 46, 16, 12, 13, 7, 347, 232, 1397, 12, 374, 307, 218, 141, 42, 11, 10, 10, 5 )
[LOG] Total clause computation time: 65.85/65 sec (0.55/0.55 sec, 0.56/0.56 sec, 3.56/3.56 sec, 1.4/1.4 sec, 1.68/1.68 sec, 1.49/1.49 sec, 1.39/1.39 sec, 1.88/1.88 sec, 7.61/7.61 sec, 0.01/0.01 sec, 3.08/3.08 sec, 1.69/1.69 sec, 0.01/0.01 sec, 5.07/5.07 sec, 1.22/1.22 sec, 7.27/7.27 sec, 4.19/4.19 sec, 0.93/0.93 sec, 1.05/1.05 sec, 0.78/0.78 sec, 5.52/5.52 sec, 4.47/4.47 sec, 2.95/2.95 sec, 2.4/2.4 sec, 2.13/2.13 sec, 2.96/2.96 sec )
[LOG] Total clause minimization time: 181.27/183 sec (4.32/4.32 sec, 4.44/4.44 sec, 22.19/22.19 sec, 0.34/0.34 sec, 15.74/15.74 sec, 12.73/12.73 sec, 13.25/13.25 sec, 10.71/10.71 sec, 9.65/9.65 sec, 0.1/0.1 sec, 0.11/0.11 sec, 3.85/3.85 sec, 0.02/0.02 sec, 5.93/5.93 sec, 9.58/9.58 sec, 18.89/18.89 sec, 1.33/1.33 sec, 8.67/8.67 sec, 11.5/11.5 sec, 7.51/7.51 sec, 7/7 sec, 2.97/2.97 sec, 2.98/2.98 sec, 1.97/1.97 sec, 3.25/3.25 sec, 2.24/2.24 sec )
[LOG] Total clause size reduction: 1367314 --> 46535 (262355 --> 7426, 144300 --> 2135, 584452 --> 15367, 5922 --> 54, 120840 --> 1681, 95477 --> 1407, 71336 --> 1014, 40528 --> 989, 12195 --> 248, 3000 --> 34, 2156 --> 29, 2352 --> 28, 1110 --> 13, 3024 --> 2270, 912 --> 808, 12298 --> 8538, 22 --> 21, 1625 --> 1382, 1371 --> 1162, 846 --> 775, 896 --> 858, 220 --> 219, 21 --> 21, 24 --> 24, 22 --> 22, 10 --> 10 )
[LOG] Average clause size reduction: 195.052 --> 6.63837 (382.442 --> 10.8251, 369.054 --> 5.46036, 358.78 --> 9.43339, 311.684 --> 2.84211, 317.165 --> 4.41207, 306.016 --> 4.50962, 294.777 --> 4.19008, 270.187 --> 6.59333, 265.109 --> 5.3913, 187.5 --> 2.125, 179.667 --> 2.41667, 180.923 --> 2.15385, 158.571 --> 1.85714, 8.7147 --> 6.54179, 3.93103 --> 3.48276, 8.80315 --> 6.11167, 1.83333 --> 1.75, 4.34492 --> 3.69519, 4.4658 --> 3.78502, 3.88073 --> 3.55505, 6.35461 --> 6.08511, 5.2381 --> 5.21429, 1.90909 --> 1.90909, 2.4 --> 2.4, 2.2 --> 2.2, 2 --> 2 )
[LOG] Overall execution time: 248.51 sec CPU time.
[LOG] Overall execution time: 251 sec real time.
Synthesis time: 251.28 sec (Real time) / 250.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.49 sec (Real time) / 2.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 254.89 sec (Real time) / 254.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 13493 13 43 1 13424
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 632.4 sec CPU time.
[LOG] Relation determinization time: 639 sec real time.
[LOG] Final circuit size: 26261 new AND gates.
[LOG] Size before ABC: 33952 AND gates.
[LOG] Size after ABC: 26261 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 631.67/632 sec (7.13/7 sec, 6.23/7 sec, 64.93/64 sec, 4.32/5 sec, 39.22/39 sec, 44.96/45 sec, 42.1/42 sec, 40.75/41 sec, 27.11/27 sec, 40.6/41 sec, 0.24/0 sec, 0.17/0 sec, 10.88/11 sec, 0.13/0 sec, 28.98/29 sec, 32.37/32 sec, 50.5/51 sec, 13.01/13 sec, 19.18/19 sec, 18.66/19 sec, 28.61/28 sec, 22.91/23 sec, 24.69/25 sec, 13.35/13 sec, 12.74/13 sec, 12.69/13 sec, 13.13/13 sec, 12.08/12 sec )
[LOG] Nr of iterations: 12371 (918, 395, 3495, 25, 397, 371, 427, 296, 188, 59, 13, 11, 17, 3, 584, 382, 3036, 20, 392, 364, 422, 287, 181, 55, 11, 9, 11, 2 )
[LOG] Total clause computation time: 135.39/132 sec (0.72/0.72 sec, 0.96/0.96 sec, 9.37/9.37 sec, 2.14/2.14 sec, 4.48/4.48 sec, 2.98/2.98 sec, 3.4/3.4 sec, 2.91/2.91 sec, 5.09/5.09 sec, 19.27/19.27 sec, 0.05/0.05 sec, 0.02/0.02 sec, 1.52/1.52 sec, 0.02/0.02 sec, 11.08/11.08 sec, 2.85/2.85 sec, 9.81/9.81 sec, 9.7/9.7 sec, 2.05/2.05 sec, 1.89/1.89 sec, 2.35/2.35 sec, 2.01/2.01 sec, 7.45/7.45 sec, 7.87/7.87 sec, 5.96/5.96 sec, 5.89/5.89 sec, 4.93/4.93 sec, 8.62/8.62 sec )
[LOG] Total clause minimization time: 494.36/499 sec (6.39/6.39 sec, 5.24/5.24 sec, 55.42/55.42 sec, 2.12/2.12 sec, 34.66/34.66 sec, 41.9/41.9 sec, 38.61/38.61 sec, 37.75/37.75 sec, 21.93/21.93 sec, 21.23/21.23 sec, 0.09/0.09 sec, 0.06/0.06 sec, 9.27/9.27 sec, 0.02/0.02 sec, 17.83/17.83 sec, 29.49/29.49 sec, 40.43/40.43 sec, 3.28/3.28 sec, 17.09/17.09 sec, 16.73/16.73 sec, 26.23/26.23 sec, 20.85/20.85 sec, 17.19/17.19 sec, 5.45/5.45 sec, 6.75/6.75 sec, 6.77/6.77 sec, 8.16/8.16 sec, 3.42/3.42 sec )
[LOG] Total clause size reduction: 2657363 --> 90675 (399812 --> 10525, 166662 --> 2061, 1432540 --> 36217, 9048 --> 69, 144936 --> 1607, 131350 --> 1637, 146544 --> 1978, 98235 --> 1237, 57035 --> 1256, 17632 --> 325, 2568 --> 34, 2090 --> 21, 3344 --> 47, 400 --> 4, 5758 --> 4446, 1932 --> 1481, 29606 --> 20526, 45 --> 43, 1575 --> 1385, 1588 --> 1408, 1936 --> 1774, 1176 --> 1097, 1181 --> 1127, 296 --> 296, 29 --> 29, 18 --> 18, 23 --> 23, 4 --> 4 )
[LOG] Average clause size reduction: 214.806 --> 7.32964 (435.525 --> 11.4651, 421.929 --> 5.21772, 409.883 --> 10.3625, 361.92 --> 2.76, 365.078 --> 4.04786, 354.043 --> 4.4124, 343.194 --> 4.63232, 331.875 --> 4.17905, 303.378 --> 6.68085, 298.847 --> 5.50847, 197.538 --> 2.61538, 190 --> 1.90909, 196.706 --> 2.76471, 133.333 --> 1.33333, 9.85959 --> 7.61301, 5.05759 --> 3.87696, 9.75165 --> 6.76087, 2.25 --> 2.15, 4.01786 --> 3.53316, 4.36264 --> 3.86813, 4.58768 --> 4.20379, 4.09756 --> 3.8223, 6.52486 --> 6.22652, 5.38182 --> 5.38182, 2.63636 --> 2.63636, 2 --> 2, 2.09091 --> 2.09091, 2 --> 2 )
[LOG] Overall execution time: 632.4 sec CPU time.
[LOG] Overall execution time: 639 sec real time.
Synthesis time: 639.45 sec (Real time) / 637.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.72 sec (Real time) / 3.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 775.45 sec (Real time) / 775.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 26732 15 47 1 26656
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1720.27 sec CPU time.
[LOG] Relation determinization time: 1737 sec real time.
[LOG] Final circuit size: 41142 new AND gates.
[LOG] Size before ABC: 54148 AND gates.
[LOG] Size after ABC: 41142 AND gates.
[LOG] Time for optimizing with ABC: 17 seconds.
[LOG] Total time for all control signals: 1719.01/1720 sec (13.94/14 sec, 10.89/11 sec, 142.95/143 sec, 21.33/21 sec, 97.18/98 sec, 97.7/97 sec, 88.26/89 sec, 82.57/82 sec, 80.64/81 sec, 22.92/23 sec, 144.33/144 sec, 0.44/1 sec, 0.35/0 sec, 0.38/0 sec, 0.19/1 sec, 69.27/69 sec, 68.63/68 sec, 244.66/245 sec, 38.27/38 sec, 45.4/46 sec, 64.8/65 sec, 58.73/58 sec, 73.67/74 sec, 41.77/42 sec, 45.13/45 sec, 45.85/46 sec, 30.3/30 sec, 30.31/30 sec, 27.97/28 sec, 30.18/31 sec )
[LOG] Nr of iterations: 17706 (1221, 406, 5444, 21, 491, 373, 413, 378, 321, 74, 149, 15, 13, 14, 3, 923, 387, 4894, 15, 483, 356, 405, 363, 308, 61, 144, 8, 11, 10, 2 )
[LOG] Total clause computation time: 352.38/332 sec (1.18/1.18 sec, 1.72/1.72 sec, 17.38/17.38 sec, 3.56/3.56 sec, 8.69/8.69 sec, 5.76/5.76 sec, 5.87/5.87 sec, 4.8/4.8 sec, 5.5/5.5 sec, 8.09/8.09 sec, 50.48/50.48 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.01/0.01 sec, 25/25 sec, 4.76/4.76 sec, 50.04/50.04 sec, 28.92/28.92 sec, 5.18/5.18 sec, 4.22/4.22 sec, 4.5/4.5 sec, 4.26/4.26 sec, 3.38/3.38 sec, 17.45/17.45 sec, 21.28/21.28 sec, 16.42/16.42 sec, 15.04/15.04 sec, 15.4/15.4 sec, 23.34/23.34 sec )
[LOG] Total clause minimization time: 1362.45/1381 sec (12.74/12.74 sec, 9.13/9.13 sec, 125.43/125.43 sec, 17.66/17.66 sec, 88.35/88.35 sec, 91.79/91.79 sec, 82.25/82.25 sec, 77.61/77.61 sec, 74.99/74.99 sec, 14.68/14.68 sec, 93.7/93.7 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.18/0.18 sec, 0.03/0.03 sec, 44.13/44.13 sec, 63.81/63.81 sec, 193.45/193.45 sec, 9.3/9.3 sec, 40.13/40.13 sec, 60.49/60.49 sec, 54.16/54.16 sec, 69.34/69.34 sec, 38.31/38.31 sec, 27.62/27.62 sec, 24.5/24.5 sec, 13.81/13.81 sec, 15.2/15.2 sec, 12.5/12.5 sec, 6.77/6.77 sec )
[LOG] Total clause size reduction: 4288747 --> 140729 (602680 --> 14720, 194805 --> 2105, 2536438 --> 59964, 8620 --> 51, 205800 --> 2091, 152148 --> 1612, 163976 --> 1855, 145899 --> 1660, 120320 --> 1434, 25039 --> 437, 50616 --> 872, 3374 --> 46, 2832 --> 31, 3055 --> 33, 452 --> 4, 9970 --> 8154, 1910 --> 1490, 51429 --> 35809, 26 --> 26, 2025 --> 1738, 1477 --> 1266, 1782 --> 1558, 1532 --> 1380, 1326 --> 1183, 320 --> 314, 829 --> 829, 17 --> 17, 26 --> 26, 20 --> 20, 4 --> 4 )
[LOG] Average clause size reduction: 242.22 --> 7.9481 (493.595 --> 12.0557, 479.815 --> 5.18473, 465.914 --> 11.0147, 410.476 --> 2.42857, 419.145 --> 4.25866, 407.903 --> 4.32172, 397.036 --> 4.49153, 385.976 --> 4.39153, 374.829 --> 4.46729, 338.365 --> 5.90541, 339.705 --> 5.85235, 224.933 --> 3.06667, 217.846 --> 2.38462, 218.214 --> 2.35714, 150.667 --> 1.33333, 10.8017 --> 8.83424, 4.9354 --> 3.85013, 10.5086 --> 7.31692, 1.73333 --> 1.73333, 4.19255 --> 3.59834, 4.14888 --> 3.55618, 4.4 --> 3.84691, 4.22039 --> 3.80165, 4.30519 --> 3.84091, 5.2459 --> 5.14754, 5.75694 --> 5.75694, 2.125 --> 2.125, 2.36364 --> 2.36364, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 1720.27 sec CPU time.
[LOG] Overall execution time: 1737 sec real time.
Synthesis time: 1737.52 sec (Real time) / 1731.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.97 sec (Real time) / 4.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2992.97 sec (Real time) / 2992.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 41675 17 52 1 41591
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9972.45 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9974.09 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9981.24 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 7.82 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1741 new AND gates.
[LOG] Size before ABC: 2169 AND gates.
[LOG] Size after ABC: 1740 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.77/7 sec (0.01/0 sec, 0.04/0 sec, 0.03/0 sec, 0/0 sec, 0.1/0 sec, 0.02/0 sec, 0.9/1 sec, 0.67/0 sec, 0.43/1 sec, 0.48/0 sec, 0.47/1 sec, 0.48/0 sec, 0.92/1 sec, 0.72/1 sec, 1.67/2 sec, 0.83/0 sec )
[LOG] Nr of iterations: 814 (11, 13, 7, 9, 22, 17, 257, 95, 7, 7, 3, 7, 14, 14, 239, 92 )
[LOG] Total clause computation time: 3.05/2 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.17/0.17 sec, 0.13/0.13 sec, 0.27/0.27 sec, 0.43/0.43 sec, 0.21/0.21 sec, 0.17/0.17 sec, 0.26/0.26 sec, 0.39/0.39 sec, 0.73/0.73 sec, 0.24/0.24 sec )
[LOG] Total clause minimization time: 4.68/5 sec (0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.73/0.73 sec, 0.53/0.53 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.26/0.26 sec, 0.3/0.3 sec, 0.66/0.66 sec, 0.33/0.33 sec, 0.94/0.94 sec, 0.59/0.59 sec )
[LOG] Total clause size reduction: 62070 --> 4548 (1980 --> 31, 2352 --> 52, 1122 --> 30, 1232 --> 17, 3003 --> 68, 2144 --> 54, 36352 --> 1742, 11750 --> 484, 16 --> 16, 20 --> 20, 7 --> 7, 14 --> 14, 32 --> 31, 43 --> 43, 1538 --> 1474, 465 --> 465 )
[LOG] Average clause size reduction: 76.2531 --> 5.58722 (180 --> 2.81818, 180.923 --> 4, 160.286 --> 4.28571, 136.889 --> 1.88889, 136.5 --> 3.09091, 126.118 --> 3.17647, 141.447 --> 6.77821, 123.684 --> 5.09474, 2.28571 --> 2.28571, 2.85714 --> 2.85714, 2.33333 --> 2.33333, 2 --> 2, 2.28571 --> 2.21429, 3.07143 --> 3.07143, 6.43515 --> 6.16736, 5.05435 --> 5.05435 )
[LOG] Overall execution time: 7.82 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.25 sec (Real time) / 8.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.31 sec (Real time) / 8.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1975 7 31 1 1930
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 21.76 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 3497 new AND gates.
[LOG] Size before ABC: 4574 AND gates.
[LOG] Size after ABC: 3497 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.65/22 sec (0/0 sec, 0.04/0 sec, 0.01/0 sec, 0.16/0 sec, 0.02/0 sec, 1.13/2 sec, 0.63/0 sec, 1.77/2 sec, 3.1/3 sec, 0.94/1 sec, 0.98/1 sec, 0.8/1 sec, 0.91/1 sec, 1.66/1 sec, 0.71/1 sec, 1.86/2 sec, 2.32/2 sec, 1.61/2 sec, 1.88/2 sec, 1.12/1 sec )
[LOG] Nr of iterations: 1867 (6, 10, 9, 76, 12, 270, 101, 240, 180, 67, 3, 5, 6, 51, 8, 259, 95, 232, 174, 63 )
[LOG] Total clause computation time: 6.92/8 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.19/0.19 sec, 0.13/0.13 sec, 0.13/0.13 sec, 1.01/1.01 sec, 0.3/0.3 sec, 0.49/0.49 sec, 0.57/0.57 sec, 0.38/0.38 sec, 0.59/0.59 sec, 0.36/0.36 sec, 0.35/0.35 sec, 0.91/0.91 sec, 0.16/0.16 sec, 0.67/0.67 sec, 0.64/0.64 sec )
[LOG] Total clause minimization time: 14.65/14 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.01/0.01 sec, 0.94/0.94 sec, 0.5/0.5 sec, 1.62/1.62 sec, 2.09/2.09 sec, 0.63/0.63 sec, 0.48/0.48 sec, 0.23/0.23 sec, 0.53/0.53 sec, 1.07/1.07 sec, 0.35/0.35 sec, 1.5/1.5 sec, 1.41/1.41 sec, 1.44/1.44 sec, 1.21/1.21 sec, 0.48/0.48 sec )
[LOG] Total clause size reduction: 160768 --> 9701 (1215 --> 16, 2286 --> 24, 1544 --> 22, 19650 --> 480, 2002 --> 29, 44923 --> 1355, 15500 --> 561, 34416 --> 1212, 25597 --> 1149, 8910 --> 446, 6 --> 6, 7 --> 7, 12 --> 12, 252 --> 243, 16 --> 16, 1265 --> 1109, 517 --> 465, 1147 --> 1048, 1090 --> 1088, 413 --> 413 )
[LOG] Average clause size reduction: 86.1103 --> 5.19604 (202.5 --> 2.66667, 228.6 --> 2.4, 171.556 --> 2.44444, 258.553 --> 6.31579, 166.833 --> 2.41667, 166.381 --> 5.01852, 153.465 --> 5.55446, 143.4 --> 5.05, 142.206 --> 6.38333, 132.985 --> 6.65672, 2 --> 2, 1.4 --> 1.4, 2 --> 2, 4.94118 --> 4.76471, 2 --> 2, 4.88417 --> 4.28185, 5.44211 --> 4.89474, 4.94397 --> 4.51724, 6.26437 --> 6.25287, 6.55556 --> 6.55556 )
[LOG] Overall execution time: 21.76 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.45 sec (Real time) / 22.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.18 sec (Real time) / 1.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 30.37 sec (Real time) / 30.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3783 9 36 1 3728
=====================  amba4b9y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.00 sec (Real time) / 9975.23 sec (User CPU time)
Timeout: 1
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1525.49 sec CPU time.
[LOG] Relation determinization time: 1539 sec real time.
[LOG] Final circuit size: 35336 new AND gates.
[LOG] Size before ABC: 48233 AND gates.
[LOG] Size after ABC: 35336 AND gates.
[LOG] Time for optimizing with ABC: 13 seconds.
[LOG] Total time for all control signals: 1524.74/1525 sec (21.4/21 sec, 45.66/46 sec, 175.67/175 sec, 7.16/8 sec, 147.71/147 sec, 161.48/162 sec, 177.25/177 sec, 70.2/70 sec, 102.97/103 sec, 0.3/1 sec, 23.36/23 sec, 38.82/39 sec, 0.21/0 sec, 101.4/101 sec, 39.45/40 sec, 81.29/81 sec, 25.32/25 sec, 51.27/52 sec, 48.86/49 sec, 51.4/51 sec, 30.78/31 sec, 28.45/28 sec, 21.69/22 sec, 27.63/28 sec, 26.32/26 sec, 18.69/19 sec )
[LOG] Nr of iterations: 14892 (3399, 518, 2755, 18, 457, 475, 372, 131, 108, 12, 17, 14, 6, 2340, 456, 2322, 14, 437, 456, 347, 104, 98, 10, 10, 12, 4 )
[LOG] Total clause computation time: 267.56/269 sec (1.97/1.97 sec, 7.45/7.45 sec, 23.53/23.53 sec, 6.45/6.45 sec, 8.79/8.79 sec, 9.24/9.24 sec, 8.43/8.43 sec, 13.68/13.68 sec, 38.34/38.34 sec, 0.04/0.04 sec, 8.19/8.19 sec, 12.66/12.66 sec, 0.02/0.02 sec, 18.08/18.08 sec, 4.12/4.12 sec, 15.25/15.25 sec, 19.27/19.27 sec, 4.21/4.21 sec, 3.28/3.28 sec, 4.23/4.23 sec, 9.51/9.51 sec, 14.71/14.71 sec, 6.37/6.37 sec, 11.27/11.27 sec, 7.59/7.59 sec, 10.88/10.88 sec )
[LOG] Total clause minimization time: 1253.97/1252 sec (19.38/19.38 sec, 38.13/38.13 sec, 152.04/152.04 sec, 0.59/0.59 sec, 138.8/138.8 sec, 152.09/152.09 sec, 168.69/168.69 sec, 56.38/56.38 sec, 64.47/64.47 sec, 0.11/0.11 sec, 15.03/15.03 sec, 26.01/26.01 sec, 0.03/0.03 sec, 82.8/82.8 sec, 35.25/35.25 sec, 65.65/65.65 sec, 6.01/6.01 sec, 46.99/46.99 sec, 45.51/45.51 sec, 47.1/47.1 sec, 21.21/21.21 sec, 13.69/13.69 sec, 15.27/15.27 sec, 16.3/16.3 sec, 18.68/18.68 sec, 7.76/7.76 sec )
[LOG] Total clause size reduction: 3045222 --> 134037 (1311628 --> 46781, 192841 --> 2804, 996948 --> 28547, 5644 --> 38, 146376 --> 2152, 146940 --> 2286, 110929 --> 1787, 35750 --> 862, 29318 --> 689, 2123 --> 25, 3024 --> 49, 2444 --> 33, 890 --> 9, 28988 --> 22720, 2214 --> 1880, 22182 --> 17112, 19 --> 19, 1981 --> 1706, 2106 --> 1876, 1587 --> 1404, 611 --> 579, 598 --> 598, 20 --> 20, 26 --> 26, 28 --> 28, 7 --> 7 )
[LOG] Average clause size reduction: 204.487 --> 9.0006 (385.886 --> 13.7632, 372.28 --> 5.41313, 361.869 --> 10.3619, 313.556 --> 2.11111, 320.298 --> 4.70897, 309.347 --> 4.81263, 298.196 --> 4.80376, 272.901 --> 6.58015, 271.463 --> 6.37963, 176.917 --> 2.08333, 177.882 --> 2.88235, 174.571 --> 2.35714, 148.333 --> 1.5, 12.388 --> 9.7094, 4.85526 --> 4.12281, 9.55297 --> 7.36951, 1.35714 --> 1.35714, 4.53318 --> 3.90389, 4.61842 --> 4.11404, 4.57349 --> 4.04611, 5.875 --> 5.56731, 6.10204 --> 6.10204, 2 --> 2, 2.6 --> 2.6, 2.33333 --> 2.33333, 1.75 --> 1.75 )
[LOG] Overall execution time: 1525.49 sec CPU time.
[LOG] Overall execution time: 1539 sec real time.
Synthesis time: 1539.18 sec (Real time) / 1533.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.13 sec (Real time) / 4.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2680.22 sec (Real time) / 2679.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 35753 13 47 1 35680
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 7010.48 sec CPU time.
[LOG] Relation determinization time: 7076 sec real time.
[LOG] Final circuit size: 83774 new AND gates.
[LOG] Size before ABC: 122561 AND gates.
[LOG] Size after ABC: 83774 AND gates.
[LOG] Time for optimizing with ABC: 66 seconds.
[LOG] Total time for all control signals: 7008.89/7009 sec (58.16/58 sec, 142.55/142 sec, 860.75/861 sec, 36.9/37 sec, 479.59/479 sec, 542.49/543 sec, 746.7/747 sec, 637.52/637 sec, 280.86/281 sec, 491.25/491 sec, 0.77/1 sec, 1/1 sec, 84.73/85 sec, 0.44/1 sec, 472.43/472 sec, 179.13/179 sec, 361.17/361 sec, 125.16/126 sec, 175.14/175 sec, 183.79/184 sec, 166.54/166 sec, 232.21/232 sec, 159.01/159 sec, 129.38/130 sec, 114.77/114 sec, 106.18/107 sec, 130.12/130 sec, 110.15/110 sec )
[LOG] Nr of iterations: 29264 (6620, 524, 5785, 28, 548, 494, 438, 399, 161, 137, 16, 19, 15, 6, 5927, 514, 5485, 22, 543, 483, 429, 379, 118, 134, 9, 14, 13, 4 )
[LOG] Total clause computation time: 1053.04/1060 sec (3.58/3.58 sec, 21.49/21.49 sec, 97.24/97.24 sec, 14.21/14.21 sec, 28.72/28.72 sec, 23.12/23.12 sec, 25.7/25.7 sec, 20.37/20.37 sec, 48.83/48.83 sec, 154.11/154.11 sec, 0.14/0.14 sec, 0.24/0.24 sec, 8.88/8.88 sec, 0.07/0.07 sec, 49.27/49.27 sec, 16.55/16.55 sec, 70.07/70.07 sec, 99.36/99.36 sec, 13.52/13.52 sec, 14.28/14.28 sec, 12.66/12.66 sec, 11.57/11.57 sec, 42.08/42.08 sec, 66.24/66.24 sec, 62.21/62.21 sec, 44.29/44.29 sec, 34.64/34.64 sec, 69.6/69.6 sec )
[LOG] Total clause minimization time: 5945.81/5938 sec (54.43/54.43 sec, 120.91/120.91 sec, 763.1/763.1 sec, 22.42/22.42 sec, 450.58/450.58 sec, 519.07/519.07 sec, 720.68/720.68 sec, 616.81/616.81 sec, 231.71/231.71 sec, 336.79/336.79 sec, 0.36/0.36 sec, 0.53/0.53 sec, 75.6/75.6 sec, 0.11/0.11 sec, 420.34/420.34 sec, 162.43/162.43 sec, 289.44/289.44 sec, 25.69/25.69 sec, 161.45/161.45 sec, 169.34/169.34 sec, 153.75/153.75 sec, 220.51/220.51 sec, 116.82/116.82 sec, 63.02/63.02 sec, 52.44/52.44 sec, 61.73/61.73 sec, 95.35/95.35 sec, 40.4/40.4 sec )
[LOG] Total clause size reduction: 6423910 --> 303886 (2892503 --> 101031, 221752 --> 2613, 2377224 --> 67225, 10206 --> 115, 200749 --> 2526, 175508 --> 2284, 150765 --> 2059, 132932 --> 1836, 48960 --> 996, 41480 --> 811, 3150 --> 38, 3690 --> 43, 2856 --> 30, 1005 --> 9, 86903 --> 66006, 2502 --> 2020, 61860 --> 45316, 63 --> 63, 2483 --> 2208, 2189 --> 1973, 1975 --> 1783, 1678 --> 1480, 613 --> 562, 785 --> 780, 17 --> 17, 28 --> 28, 27 --> 27, 7 --> 7 )
[LOG] Average clause size reduction: 219.516 --> 10.3843 (436.934 --> 15.2615, 423.191 --> 4.98664, 410.929 --> 11.6206, 364.5 --> 4.10714, 366.33 --> 4.60949, 355.279 --> 4.62348, 344.212 --> 4.70091, 333.163 --> 4.6015, 304.099 --> 6.18634, 302.774 --> 5.91971, 196.875 --> 2.375, 194.211 --> 2.26316, 190.4 --> 2, 167.5 --> 1.5, 14.6622 --> 11.1365, 4.8677 --> 3.92996, 11.278 --> 8.2618, 2.86364 --> 2.86364, 4.57274 --> 4.0663, 4.53209 --> 4.08489, 4.60373 --> 4.15618, 4.42744 --> 3.90501, 5.19492 --> 4.76271, 5.85821 --> 5.8209, 1.88889 --> 1.88889, 2 --> 2, 2.07692 --> 2.07692, 1.75 --> 1.75 )
[LOG] Overall execution time: 7010.48 sec CPU time.
[LOG] Overall execution time: 7076 sec real time.
Synthesis time: 7075.72 sec (Real time) / 7055.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.23 sec (Real time) / 9.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8768.01 sec (Real time) / 8766.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 84246 15 52 1 84165
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9985.82 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 6
Synthesis time: 5411.12 sec (Real time) / 5406.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Command terminated by signal 6
Synthesis time: 7049.82 sec (Real time) / 7045.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 6.04 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1836 new AND gates.
[LOG] Size before ABC: 2151 AND gates.
[LOG] Size after ABC: 1834 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6/6 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.05/0 sec, 0/0 sec, 0.56/0 sec, 0.46/1 sec, 0.37/0 sec, 0.31/1 sec, 0.32/0 sec, 0.36/0 sec, 0.47/1 sec, 0.39/0 sec, 1.67/2 sec, 1/1 sec )
[LOG] Nr of iterations: 792 (6, 6, 8, 3, 27, 8, 254, 106, 5, 4, 4, 2, 15, 3, 239, 102 )
[LOG] Total clause computation time: 2.76/2 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.07/0.07 sec, 0.13/0.13 sec, 0.18/0.18 sec, 0.26/0.26 sec, 0.13/0.13 sec, 0.18/0.18 sec, 0.2/0.2 sec, 0.23/0.23 sec, 0.9/0.9 sec, 0.46/0.46 sec )
[LOG] Total clause minimization time: 3.19/4 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.48/0.48 sec, 0.33/0.33 sec, 0.18/0.18 sec, 0.05/0.05 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.27/0.27 sec, 0.16/0.16 sec, 0.75/0.75 sec, 0.54/0.54 sec )
[LOG] Total clause size reduction: 81627 --> 4300 (950 --> 10, 940 --> 13, 1463 --> 23, 302 --> 4, 5148 --> 84, 1099 --> 19, 49841 --> 1617, 19845 --> 518, 10 --> 10, 7 --> 7, 7 --> 7, 4 --> 4, 33 --> 30, 6 --> 6, 1482 --> 1458, 490 --> 490 )
[LOG] Average clause size reduction: 103.064 --> 5.42929 (158.333 --> 1.66667, 156.667 --> 2.16667, 182.875 --> 2.875, 100.667 --> 1.33333, 190.667 --> 3.11111, 137.375 --> 2.375, 196.224 --> 6.36614, 187.217 --> 4.88679, 2 --> 2, 1.75 --> 1.75, 1.75 --> 1.75, 2 --> 2, 2.2 --> 2, 2 --> 2, 6.20084 --> 6.10042, 4.80392 --> 4.80392 )
[LOG] Overall execution time: 6.04 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.48 sec (Real time) / 6.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.80 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.80 sec (Real time) / 9.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 2061 7 31 1 2017
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 172.43 sec CPU time.
[LOG] Relation determinization time: 174 sec real time.
[LOG] Final circuit size: 9083 new AND gates.
[LOG] Size before ABC: 11477 AND gates.
[LOG] Size after ABC: 9083 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 172.15/172 sec (0.03/0 sec, 0.24/1 sec, 0.02/0 sec, 0.71/0 sec, 0.03/0 sec, 2.73/3 sec, 2.65/3 sec, 7.37/7 sec, 19.03/19 sec, 8.49/9 sec, 8.77/8 sec, 6.23/7 sec, 5.65/5 sec, 12.29/13 sec, 6.86/6 sec, 8.26/9 sec, 18.88/19 sec, 8.73/8 sec, 36.78/37 sec, 18.4/18 sec )
[LOG] Nr of iterations: 3864 (12, 8, 12, 39, 8, 431, 170, 481, 588, 234, 8, 3, 5, 23, 5, 406, 153, 461, 587, 230 )
[LOG] Total clause computation time: 71.02/74 sec (0/0 sec, 0.16/0.16 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.37/0.37 sec, 0.43/0.43 sec, 0.91/0.91 sec, 4.77/4.77 sec, 2.72/2.72 sec, 4.2/4.2 sec, 4.87/4.87 sec, 3.19/3.19 sec, 4.99/4.99 sec, 3.22/3.22 sec, 1.42/1.42 sec, 8.33/8.33 sec, 1.54/1.54 sec, 17.34/17.34 sec, 12.42/12.42 sec )
[LOG] Total clause minimization time: 100.89/98 sec (0.03/0.03 sec, 0.08/0.08 sec, 0/0 sec, 0.59/0.59 sec, 0.01/0.01 sec, 2.35/2.35 sec, 2.22/2.22 sec, 6.44/6.44 sec, 14.24/14.24 sec, 5.74/5.74 sec, 4.56/4.56 sec, 1.34/1.34 sec, 2.45/2.45 sec, 7.29/7.29 sec, 3.63/3.63 sec, 6.83/6.83 sec, 10.53/10.53 sec, 7.17/7.17 sec, 19.41/19.41 sec, 5.98/5.98 sec )
[LOG] Total clause size reduction: 393363 --> 23968 (2662 --> 35, 1771 --> 28, 2178 --> 27, 8702 --> 213, 1281 --> 16, 93740 --> 2666, 34307 --> 1107, 92160 --> 2816, 112117 --> 4002, 32620 --> 1741, 16 --> 16, 3 --> 3, 9 --> 9, 95 --> 94, 10 --> 10, 2426 --> 2260, 936 --> 882, 2625 --> 2359, 4002 --> 3981, 1703 --> 1703 )
[LOG] Average clause size reduction: 101.802 --> 6.2029 (221.833 --> 2.91667, 221.375 --> 3.5, 181.5 --> 2.25, 223.128 --> 5.46154, 160.125 --> 2, 217.494 --> 6.18561, 201.806 --> 6.51176, 191.601 --> 5.85447, 190.675 --> 6.80612, 139.402 --> 7.44017, 2 --> 2, 1 --> 1, 1.8 --> 1.8, 4.13043 --> 4.08696, 2 --> 2, 5.97537 --> 5.5665, 6.11765 --> 5.76471, 5.69414 --> 5.11714, 6.81772 --> 6.78194, 7.40435 --> 7.40435 )
[LOG] Overall execution time: 172.43 sec CPU time.
[LOG] Overall execution time: 174 sec real time.
Synthesis time: 174.01 sec (Real time) / 173.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.84 sec (Real time) / 1.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 320.22 sec (Real time) / 320.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 9368 9 37 1 9312
=====================  amba4f25y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9969.32 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9980.74 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9986.21 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
