{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618341954356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618341954373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 16:25:54 2021 " "Processing started: Tue Apr 13 16:25:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618341954373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341954373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parte2 -c parte2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off parte2 -c parte2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341954373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618341955490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618341955490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte2.v 1 1 " "Found 1 design units, including 1 entities, in source file parte2.v" { { "Info" "ISGN_ENTITY_NAME" "1 parte2 " "Found entity 1: parte2" {  } { { "parte2.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618341983982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341983982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618341983989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341983989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618341983994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341983994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.v 1 1 " "Found 1 design units, including 1 entities, in source file cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618341984001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618341984008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parte2 " "Elaborating entity \"parte2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618341984123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:cnt " "Elaborating entity \"counter\" for hierarchy \"counter:cnt\"" {  } { { "parte2.v" "cnt" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618341984191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:cache1 " "Elaborating entity \"cache\" for hierarchy \"cache:cache1\"" {  } { { "parte2.v" "cache1" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618341984225 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EsseProc cache.v(53) " "Verilog HDL Always Construct warning at cache.v(53): variable \"EsseProc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984231 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(55) " "Verilog HDL Always Construct warning at cache.v(55): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984232 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(55) " "Verilog HDL Always Construct warning at cache.v(55): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984232 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Estado_cache cache.v(55) " "Verilog HDL Always Construct warning at cache.v(55): variable \"Estado_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984233 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Estado_cache cache.v(58) " "Verilog HDL Always Construct warning at cache.v(58): variable \"Estado_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984233 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(59) " "Verilog HDL Always Construct warning at cache.v(59): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984234 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Valor_cache cache.v(59) " "Verilog HDL Always Construct warning at cache.v(59): variable \"Valor_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984234 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EsseProc cache.v(66) " "Verilog HDL Always Construct warning at cache.v(66): variable \"EsseProc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984235 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_instruc cache.v(68) " "Verilog HDL Always Construct warning at cache.v(68): variable \"Op_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984235 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(69) " "Verilog HDL Always Construct warning at cache.v(69): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984235 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Valor_instruc cache.v(69) " "Verilog HDL Always Construct warning at cache.v(69): variable \"Valor_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984236 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bloco cache.v(69) " "Verilog HDL Always Construct warning at cache.v(69): variable \"Bloco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984236 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(70) " "Verilog HDL Always Construct warning at cache.v(70): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984237 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(75) " "Verilog HDL Always Construct warning at cache.v(75): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984237 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(75) " "Verilog HDL Always Construct warning at cache.v(75): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984238 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Estado_cache cache.v(75) " "Verilog HDL Always Construct warning at cache.v(75): variable \"Estado_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984239 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(76) " "Verilog HDL Always Construct warning at cache.v(76): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984239 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(78) " "Verilog HDL Always Construct warning at cache.v(78): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984239 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EsseProc cache.v(84) " "Verilog HDL Always Construct warning at cache.v(84): variable \"EsseProc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984241 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_instruc cache.v(86) " "Verilog HDL Always Construct warning at cache.v(86): variable \"Op_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984241 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(89) " "Verilog HDL Always Construct warning at cache.v(89): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984242 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(89) " "Verilog HDL Always Construct warning at cache.v(89): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984242 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Estado_cache cache.v(90) " "Verilog HDL Always Construct warning at cache.v(90): variable \"Estado_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984242 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(91) " "Verilog HDL Always Construct warning at cache.v(91): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984242 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Valor_cache cache.v(91) " "Verilog HDL Always Construct warning at cache.v(91): variable \"Valor_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984242 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bloco cache.v(93) " "Verilog HDL Always Construct warning at cache.v(93): variable \"Bloco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984242 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tipo_Bus cache.v(100) " "Verilog HDL Always Construct warning at cache.v(100): variable \"Tipo_Bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984243 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(101) " "Verilog HDL Always Construct warning at cache.v(101): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984243 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(101) " "Verilog HDL Always Construct warning at cache.v(101): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984243 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Estado_cache cache.v(101) " "Verilog HDL Always Construct warning at cache.v(101): variable \"Estado_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984244 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(102) " "Verilog HDL Always Construct warning at cache.v(102): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984244 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Valor_cache cache.v(102) " "Verilog HDL Always Construct warning at cache.v(102): variable \"Valor_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984244 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bloco cache.v(103) " "Verilog HDL Always Construct warning at cache.v(103): variable \"Bloco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984244 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EsseProc cache.v(109) " "Verilog HDL Always Construct warning at cache.v(109): variable \"EsseProc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984245 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_instruc cache.v(111) " "Verilog HDL Always Construct warning at cache.v(111): variable \"Op_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984246 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(114) " "Verilog HDL Always Construct warning at cache.v(114): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984246 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(114) " "Verilog HDL Always Construct warning at cache.v(114): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984246 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Estado_cache cache.v(114) " "Verilog HDL Always Construct warning at cache.v(114): variable \"Estado_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984247 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_Bus cache.v(115) " "Verilog HDL Always Construct warning at cache.v(115): variable \"Tag_Bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984247 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Valor_Bus cache.v(115) " "Verilog HDL Always Construct warning at cache.v(115): variable \"Valor_Bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984247 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bloco cache.v(115) " "Verilog HDL Always Construct warning at cache.v(115): variable \"Bloco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984247 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bloco cache.v(117) " "Verilog HDL Always Construct warning at cache.v(117): variable \"Bloco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984247 "|parte2|cache:cache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q cache.v(47) " "Verilog HDL Always Construct warning at cache.v(47): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618341984250 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] cache.v(47) " "Inferred latch for \"q\[0\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984258 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] cache.v(47) " "Inferred latch for \"q\[1\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984258 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] cache.v(47) " "Inferred latch for \"q\[2\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984259 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] cache.v(47) " "Inferred latch for \"q\[3\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984259 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] cache.v(47) " "Inferred latch for \"q\[4\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984259 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] cache.v(47) " "Inferred latch for \"q\[5\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984259 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] cache.v(47) " "Inferred latch for \"q\[6\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984259 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] cache.v(47) " "Inferred latch for \"q\[7\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984260 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] cache.v(47) " "Inferred latch for \"q\[8\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984260 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[0\] cache.v(47) " "Inferred latch for \"memory\[3\]\[0\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984260 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[1\] cache.v(47) " "Inferred latch for \"memory\[3\]\[1\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984260 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[2\] cache.v(47) " "Inferred latch for \"memory\[3\]\[2\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984260 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[3\] cache.v(47) " "Inferred latch for \"memory\[3\]\[3\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984261 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[4\] cache.v(47) " "Inferred latch for \"memory\[3\]\[4\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984262 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[5\] cache.v(47) " "Inferred latch for \"memory\[3\]\[5\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984262 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[6\] cache.v(47) " "Inferred latch for \"memory\[3\]\[6\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984262 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[7\] cache.v(47) " "Inferred latch for \"memory\[3\]\[7\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984263 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[8\] cache.v(47) " "Inferred latch for \"memory\[3\]\[8\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984263 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[0\] cache.v(47) " "Inferred latch for \"memory\[2\]\[0\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984264 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[1\] cache.v(47) " "Inferred latch for \"memory\[2\]\[1\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984264 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[2\] cache.v(47) " "Inferred latch for \"memory\[2\]\[2\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984265 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[3\] cache.v(47) " "Inferred latch for \"memory\[2\]\[3\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984265 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[4\] cache.v(47) " "Inferred latch for \"memory\[2\]\[4\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984265 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[5\] cache.v(47) " "Inferred latch for \"memory\[2\]\[5\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984266 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[6\] cache.v(47) " "Inferred latch for \"memory\[2\]\[6\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984266 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[7\] cache.v(47) " "Inferred latch for \"memory\[2\]\[7\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984267 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[8\] cache.v(47) " "Inferred latch for \"memory\[2\]\[8\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984267 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[0\] cache.v(47) " "Inferred latch for \"memory\[1\]\[0\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984267 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[1\] cache.v(47) " "Inferred latch for \"memory\[1\]\[1\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984267 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[2\] cache.v(47) " "Inferred latch for \"memory\[1\]\[2\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984268 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[3\] cache.v(47) " "Inferred latch for \"memory\[1\]\[3\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984269 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[4\] cache.v(47) " "Inferred latch for \"memory\[1\]\[4\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984269 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[5\] cache.v(47) " "Inferred latch for \"memory\[1\]\[5\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984270 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[6\] cache.v(47) " "Inferred latch for \"memory\[1\]\[6\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984271 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[7\] cache.v(47) " "Inferred latch for \"memory\[1\]\[7\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984271 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[8\] cache.v(47) " "Inferred latch for \"memory\[1\]\[8\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984272 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[0\] cache.v(47) " "Inferred latch for \"memory\[0\]\[0\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984272 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[1\] cache.v(47) " "Inferred latch for \"memory\[0\]\[1\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984272 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[2\] cache.v(47) " "Inferred latch for \"memory\[0\]\[2\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984273 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[3\] cache.v(47) " "Inferred latch for \"memory\[0\]\[3\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984274 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[4\] cache.v(47) " "Inferred latch for \"memory\[0\]\[4\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984274 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[5\] cache.v(47) " "Inferred latch for \"memory\[0\]\[5\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984274 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[6\] cache.v(47) " "Inferred latch for \"memory\[0\]\[6\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984275 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[7\] cache.v(47) " "Inferred latch for \"memory\[0\]\[7\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984275 "|parte2|cache:cache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[8\] cache.v(47) " "Inferred latch for \"memory\[0\]\[8\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984275 "|parte2|cache:cache1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:cache2 " "Elaborating entity \"cache\" for hierarchy \"cache:cache2\"" {  } { { "parte2.v" "cache2" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618341984313 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EsseProc cache.v(53) " "Verilog HDL Always Construct warning at cache.v(53): variable \"EsseProc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984316 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(55) " "Verilog HDL Always Construct warning at cache.v(55): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984316 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(55) " "Verilog HDL Always Construct warning at cache.v(55): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984317 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Estado_cache cache.v(55) " "Verilog HDL Always Construct warning at cache.v(55): variable \"Estado_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984317 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Estado_cache cache.v(58) " "Verilog HDL Always Construct warning at cache.v(58): variable \"Estado_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984317 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(59) " "Verilog HDL Always Construct warning at cache.v(59): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984318 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Valor_cache cache.v(59) " "Verilog HDL Always Construct warning at cache.v(59): variable \"Valor_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984318 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EsseProc cache.v(66) " "Verilog HDL Always Construct warning at cache.v(66): variable \"EsseProc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984319 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_instruc cache.v(68) " "Verilog HDL Always Construct warning at cache.v(68): variable \"Op_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984319 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(69) " "Verilog HDL Always Construct warning at cache.v(69): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984320 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Valor_instruc cache.v(69) " "Verilog HDL Always Construct warning at cache.v(69): variable \"Valor_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984320 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bloco cache.v(69) " "Verilog HDL Always Construct warning at cache.v(69): variable \"Bloco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984320 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(70) " "Verilog HDL Always Construct warning at cache.v(70): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984321 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(75) " "Verilog HDL Always Construct warning at cache.v(75): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984322 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(75) " "Verilog HDL Always Construct warning at cache.v(75): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984322 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Estado_cache cache.v(75) " "Verilog HDL Always Construct warning at cache.v(75): variable \"Estado_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984322 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(76) " "Verilog HDL Always Construct warning at cache.v(76): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984322 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(78) " "Verilog HDL Always Construct warning at cache.v(78): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984323 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EsseProc cache.v(84) " "Verilog HDL Always Construct warning at cache.v(84): variable \"EsseProc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984324 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_instruc cache.v(86) " "Verilog HDL Always Construct warning at cache.v(86): variable \"Op_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984324 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(89) " "Verilog HDL Always Construct warning at cache.v(89): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984325 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(89) " "Verilog HDL Always Construct warning at cache.v(89): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984326 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Estado_cache cache.v(90) " "Verilog HDL Always Construct warning at cache.v(90): variable \"Estado_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984326 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(91) " "Verilog HDL Always Construct warning at cache.v(91): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984326 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Valor_cache cache.v(91) " "Verilog HDL Always Construct warning at cache.v(91): variable \"Valor_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984329 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bloco cache.v(93) " "Verilog HDL Always Construct warning at cache.v(93): variable \"Bloco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984330 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tipo_Bus cache.v(100) " "Verilog HDL Always Construct warning at cache.v(100): variable \"Tipo_Bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984332 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(101) " "Verilog HDL Always Construct warning at cache.v(101): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984332 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(101) " "Verilog HDL Always Construct warning at cache.v(101): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984333 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Estado_cache cache.v(101) " "Verilog HDL Always Construct warning at cache.v(101): variable \"Estado_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984334 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(102) " "Verilog HDL Always Construct warning at cache.v(102): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984334 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Valor_cache cache.v(102) " "Verilog HDL Always Construct warning at cache.v(102): variable \"Valor_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984334 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bloco cache.v(103) " "Verilog HDL Always Construct warning at cache.v(103): variable \"Bloco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984335 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EsseProc cache.v(109) " "Verilog HDL Always Construct warning at cache.v(109): variable \"EsseProc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984336 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op_instruc cache.v(111) " "Verilog HDL Always Construct warning at cache.v(111): variable \"Op_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984337 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_cache cache.v(114) " "Verilog HDL Always Construct warning at cache.v(114): variable \"Tag_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984337 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_instruc cache.v(114) " "Verilog HDL Always Construct warning at cache.v(114): variable \"Tag_instruc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984337 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Estado_cache cache.v(114) " "Verilog HDL Always Construct warning at cache.v(114): variable \"Estado_cache\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984338 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tag_Bus cache.v(115) " "Verilog HDL Always Construct warning at cache.v(115): variable \"Tag_Bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984339 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Valor_Bus cache.v(115) " "Verilog HDL Always Construct warning at cache.v(115): variable \"Valor_Bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984339 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bloco cache.v(115) " "Verilog HDL Always Construct warning at cache.v(115): variable \"Bloco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984339 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Bloco cache.v(117) " "Verilog HDL Always Construct warning at cache.v(117): variable \"Bloco\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984342 "|parte2|cache:cache2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q cache.v(47) " "Verilog HDL Always Construct warning at cache.v(47): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618341984346 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] cache.v(47) " "Inferred latch for \"q\[0\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984356 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] cache.v(47) " "Inferred latch for \"q\[1\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984357 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] cache.v(47) " "Inferred latch for \"q\[2\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984357 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] cache.v(47) " "Inferred latch for \"q\[3\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984357 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] cache.v(47) " "Inferred latch for \"q\[4\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984357 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] cache.v(47) " "Inferred latch for \"q\[5\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984358 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] cache.v(47) " "Inferred latch for \"q\[6\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984358 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] cache.v(47) " "Inferred latch for \"q\[7\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984358 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] cache.v(47) " "Inferred latch for \"q\[8\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984358 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[0\] cache.v(47) " "Inferred latch for \"memory\[3\]\[0\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984359 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[1\] cache.v(47) " "Inferred latch for \"memory\[3\]\[1\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984359 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[2\] cache.v(47) " "Inferred latch for \"memory\[3\]\[2\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984359 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[3\] cache.v(47) " "Inferred latch for \"memory\[3\]\[3\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984360 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[4\] cache.v(47) " "Inferred latch for \"memory\[3\]\[4\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984360 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[5\] cache.v(47) " "Inferred latch for \"memory\[3\]\[5\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984362 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[6\] cache.v(47) " "Inferred latch for \"memory\[3\]\[6\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984362 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[7\] cache.v(47) " "Inferred latch for \"memory\[3\]\[7\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984362 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[8\] cache.v(47) " "Inferred latch for \"memory\[3\]\[8\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984363 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[0\] cache.v(47) " "Inferred latch for \"memory\[2\]\[0\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984363 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[1\] cache.v(47) " "Inferred latch for \"memory\[2\]\[1\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984364 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[2\] cache.v(47) " "Inferred latch for \"memory\[2\]\[2\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984364 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[3\] cache.v(47) " "Inferred latch for \"memory\[2\]\[3\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984364 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[4\] cache.v(47) " "Inferred latch for \"memory\[2\]\[4\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984365 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[5\] cache.v(47) " "Inferred latch for \"memory\[2\]\[5\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984365 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[6\] cache.v(47) " "Inferred latch for \"memory\[2\]\[6\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984365 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[7\] cache.v(47) " "Inferred latch for \"memory\[2\]\[7\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984366 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[8\] cache.v(47) " "Inferred latch for \"memory\[2\]\[8\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984366 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[0\] cache.v(47) " "Inferred latch for \"memory\[1\]\[0\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984366 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[1\] cache.v(47) " "Inferred latch for \"memory\[1\]\[1\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984367 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[2\] cache.v(47) " "Inferred latch for \"memory\[1\]\[2\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984367 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[3\] cache.v(47) " "Inferred latch for \"memory\[1\]\[3\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984367 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[4\] cache.v(47) " "Inferred latch for \"memory\[1\]\[4\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984367 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[5\] cache.v(47) " "Inferred latch for \"memory\[1\]\[5\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984368 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[6\] cache.v(47) " "Inferred latch for \"memory\[1\]\[6\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984368 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[7\] cache.v(47) " "Inferred latch for \"memory\[1\]\[7\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984369 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[8\] cache.v(47) " "Inferred latch for \"memory\[1\]\[8\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984370 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[0\] cache.v(47) " "Inferred latch for \"memory\[0\]\[0\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984370 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[1\] cache.v(47) " "Inferred latch for \"memory\[0\]\[1\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984370 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[2\] cache.v(47) " "Inferred latch for \"memory\[0\]\[2\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984371 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[3\] cache.v(47) " "Inferred latch for \"memory\[0\]\[3\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984371 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[4\] cache.v(47) " "Inferred latch for \"memory\[0\]\[4\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984372 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[5\] cache.v(47) " "Inferred latch for \"memory\[0\]\[5\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984372 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[6\] cache.v(47) " "Inferred latch for \"memory\[0\]\[6\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984372 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[7\] cache.v(47) " "Inferred latch for \"memory\[0\]\[7\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984373 "|parte2|cache:cache2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[8\] cache.v(47) " "Inferred latch for \"memory\[0\]\[8\]\" at cache.v(47)" {  } { { "cache.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984373 "|parte2|cache:cache2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:Memo " "Elaborating entity \"memory\" for hierarchy \"memory:Memo\"" {  } { { "parte2.v" "Memo" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618341984413 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado memory.v(21) " "Verilog HDL Always Construct warning at memory.v(21): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984420 "|parte2|memory:Memo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valor memory.v(22) " "Verilog HDL Always Construct warning at memory.v(22): variable \"valor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984421 "|parte2|memory:Memo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tag memory.v(22) " "Verilog HDL Always Construct warning at memory.v(22): variable \"tag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984421 "|parte2|memory:Memo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado memory.v(24) " "Verilog HDL Always Construct warning at memory.v(24): variable \"estado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984421 "|parte2|memory:Memo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tag memory.v(25) " "Verilog HDL Always Construct warning at memory.v(25): variable \"tag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1618341984421 "|parte2|memory:Memo"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q memory.v(20) " "Verilog HDL Always Construct warning at memory.v(20): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618341984423 "|parte2|memory:Memo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] memory.v(20) " "Inferred latch for \"q\[0\]\" at memory.v(20)" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984426 "|parte2|memory:Memo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] memory.v(20) " "Inferred latch for \"q\[1\]\" at memory.v(20)" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984426 "|parte2|memory:Memo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] memory.v(20) " "Inferred latch for \"q\[2\]\" at memory.v(20)" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984427 "|parte2|memory:Memo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] memory.v(20) " "Inferred latch for \"q\[3\]\" at memory.v(20)" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984427 "|parte2|memory:Memo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] memory.v(20) " "Inferred latch for \"q\[4\]\" at memory.v(20)" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984427 "|parte2|memory:Memo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] memory.v(20) " "Inferred latch for \"q\[5\]\" at memory.v(20)" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984428 "|parte2|memory:Memo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] memory.v(20) " "Inferred latch for \"q\[6\]\" at memory.v(20)" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984429 "|parte2|memory:Memo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] memory.v(20) " "Inferred latch for \"q\[7\]\" at memory.v(20)" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984429 "|parte2|memory:Memo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] memory.v(20) " "Inferred latch for \"q\[8\]\" at memory.v(20)" {  } { { "memory.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341984429 "|parte2|memory:Memo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:Bus_data " "Elaborating entity \"bus\" for hierarchy \"bus:Bus_data\"" {  } { { "parte2.v" "Bus_data" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618341984465 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618341986124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618341986124 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "parte2.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618341986329 "|parte2|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruc\[0\] " "No output dependent on input pin \"Instruc\[0\]\"" {  } { { "parte2.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618341986329 "|parte2|Instruc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruc\[1\] " "No output dependent on input pin \"Instruc\[1\]\"" {  } { { "parte2.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618341986329 "|parte2|Instruc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruc\[2\] " "No output dependent on input pin \"Instruc\[2\]\"" {  } { { "parte2.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618341986329 "|parte2|Instruc[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruc\[3\] " "No output dependent on input pin \"Instruc\[3\]\"" {  } { { "parte2.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618341986329 "|parte2|Instruc[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruc\[4\] " "No output dependent on input pin \"Instruc\[4\]\"" {  } { { "parte2.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618341986329 "|parte2|Instruc[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruc\[5\] " "No output dependent on input pin \"Instruc\[5\]\"" {  } { { "parte2.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618341986329 "|parte2|Instruc[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruc\[6\] " "No output dependent on input pin \"Instruc\[6\]\"" {  } { { "parte2.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618341986329 "|parte2|Instruc[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruc\[7\] " "No output dependent on input pin \"Instruc\[7\]\"" {  } { { "parte2.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618341986329 "|parte2|Instruc[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruc\[8\] " "No output dependent on input pin \"Instruc\[8\]\"" {  } { { "parte2.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618341986329 "|parte2|Instruc[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruc\[9\] " "No output dependent on input pin \"Instruc\[9\]\"" {  } { { "parte2.v" "" { Text "C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618341986329 "|parte2|Instruc[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1618341986329 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618341986331 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618341986331 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618341986331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618341986410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 16:26:26 2021 " "Processing ended: Tue Apr 13 16:26:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618341986410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618341986410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618341986410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618341986410 ""}
