<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20190509171902990\Trident\device\devspec\clocking?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20190509171902990/Trident/device/devspec/clocking/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" ditaarch:DITAArchVersion="1.2" class="- topic/topic " xml:lang="en-US" id="STACK_0_CSU_OUTPUT_SOURCE" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)   " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="topic:1;10:27">
   <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="title:1;13:26">Output Reference Clock Source Channel</title>
   <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="body:1;16:24">
      <note audience="MSCCInternal" class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="note:1;20:27">
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="p:1;23:24">Source graphics: <xref href="http://bby1dms01.pmc-sierra.internal/DocMgmt/fileinfo.cfm?file_id=435312" scope="external" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="xref:1;27:33"><?ditaot usertext?>http://bby1dms01.pmc-sierra.internal/DocMgmt/fileinfo.cfm?file_id=435312</xref> (External_wo_debug)</p>
      </note>
      <fig class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="fig:1;31:25">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="title:2;34:32">Switchtec CSU Architecture (Stack 0/1 example)</title>
         <image href="graphics/trident_csu_architecture_external.svg" width="6in" placement="inline" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="image:1;40:33"/>
      </fig>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="p:2;44:21">This field selects which clock channel to use as a clock reference for driving the stack reference clock outputs. This setting is used to provide a common clock out to EP devices when using a common clock architecture. SSC will be provided dependent on the SSC setting for the CSU Channel selected.</p>
      <simpletable relcolwidth="112* 288* 200* 200* 200*" class="- topic/simpletable " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="simpletable:1;48:41">
         <strow class="- topic/strow " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="strow:1;51:32">
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:1;54:39">
               <b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="b:1;57:30">Stack 0/1 Source</b>
            </stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:2;61:39">
               <b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="b:2;64:30">Stack 2 Source</b>
            </stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:3;68:39">
               <b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="b:3;71:30">Stack 3 Source</b>
            </stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:4;75:39">
               <b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="b:4;78:30">Stack 4/5 Source</b>
            </stentry>
         </strow>
         <strow class="- topic/strow " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="strow:2;83:32">
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:5;86:39">CSU Channel 1</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:6;89:39">CSU Channel 1</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:7;92:39">CSU Channel 1</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:8;95:39">CSU Channel 1</stentry>
         </strow>
         <strow class="- topic/strow " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="strow:3;99:32">
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:9;102:39">CSU Channel 0</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:10;105:40">CSU Channel 0</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:11;108:40">CSU Channel 0</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:12;111:40">CSU Channel 0</stentry>
         </strow>
         <strow class="- topic/strow " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="strow:4;115:32">
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:13;118:40">CSU Channel 2</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:14;121:40">CSU Channel 2</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:15;124:40">CSU Channel 2</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:16;127:40">CSU Channel 2</stentry>
         </strow>
         <strow audience="PMCInternal" class="- topic/strow " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="strow:5;132:32">
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:17;135:40">PCIE_REFCLK_H2</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:18;138:40">PCIE_REFCLK_H2</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:19;141:40">PCIE_REFCLK_H2</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:20;144:40">PCIE_REFCLK_H2</stentry>
         </strow>
         <strow audience="PMCInternal" class="- topic/strow " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="strow:6;149:32">
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:21;152:40">PCIE_REFCLK_H0</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:22;155:40">PCIE_REFCLK_H0</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:23;158:40">PCIE_REFCLK_H3</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:24;161:40">PCIE_REFCLK_H3</stentry>
         </strow>
         <strow audience="PMCInternal" class="- topic/strow " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="strow:7;166:32">
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:25;169:40">PCIE_REFCLK_H1</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:26;172:40">PCIE_REFCLK_H1</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:27;175:40">PCIE_REFCLK_H1</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:28;178:40">PCIE_REFCLK_H1</stentry>
         </strow>
         <strow audience="PMCInternal" class="- topic/strow " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="strow:8;183:32">
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:29;186:40">PCIE_REFCLK_D</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:30;189:40">PCIE_REFCLK_D</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:31;192:40">PCIE_REFCLK_D</stentry>
            <stentry class="- topic/stentry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="stentry:32;195:40">PCIE_REFCLK_D</stentry>
         </strow>
      </simpletable>
      <note audience="PMCInternal" class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="note:2;201:27">
         <sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="sup:1;204:28">1</sup> These options are for DEBUG only and may not meet PCIe standard clock skewing rules when used on a common SSC environment</note>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\Trident\device\devspec\clocking\trident_clocking_port_clocking_refclk_out_channel_select.xml" xtrc="p:3;207:22"/>
   </body>
</topic>