# compile vhdl design source files
vhdl xil_defaultlib  \
"simu_func_synth.vhd" \
"../../../../../uart_module.srcs/sim_1/new/simüsem.vhd" \

# Do not sort compile order
nosort
