CMD:./cmake-build-debug/cbp sample_traces/compress/compress_7_trace.gz

=================== Predictor constants ===================
K = 16
DEFAULT_SIZE = 65536
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
IDX_LEN = 11
TAG_LEN_S = { 6, 6, 8, 11, 11, 11, 12, 12 }
T_SIZE = 2048
RESET_INTERVAL = 262144

TOT_SIZE = 128 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
55000000 instrs 
60000000 instrs 
65000000 instrs 
70000000 instrs 
75000000 instrs 
80000000 instrs 
85000000 instrs 
90000000 instrs 
95000000 instrs 
100000000 instrs 
105000000 instrs 
110000000 instrs 
115000000 instrs 
120000000 instrs 
125000000 instrs 
130000000 instrs 
EOF
Table[0]
	 occupation: 0 / 8192
	 total predictions: 0
Table[1]
	 occupation: 0 / 8192
	 total predictions: 0
Table[2]
	 occupation: 0 / 8192
	 total predictions: 0
Table[3]
	 occupation: 0 / 8192
	 total predictions: 0
Table[4]
	 occupation: 0 / 8192
	 total predictions: 0
Table[5]
	 occupation: 0 / 8192
	 total predictions: 0
Table[6]
	 occupation: 0 / 8192
	 total predictions: 0
Table[7]
	 occupation: 0 / 8192
	 total predictions: 0
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 27831304
Number of loads that miss in SQ: 24639002 (88.53%)
Number of PFs issued to the memory system 3178205
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 143423550
	misses     = 3741
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 46731303
	misses     = 1559381
	miss ratio = 3.34%
	pf accesses   = 3178205
	pf misses     = 265843
	pf miss ratio = 8.36%
L2$:
	accesses   = 1563122
	misses     = 431325
	miss ratio = 27.59%
	pf accesses   = 265843
	pf misses     = 7170
	pf miss ratio = 2.70%
L3$:
	accesses   = 431325
	misses     = 153088
	miss ratio = 35.49%
	pf accesses   = 7170
	pf misses     = 1674
	pf miss ratio = 23.35%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :27831304
Num Prefetches generated :3409479
Num Prefetches issued :9451554
Num Prefetches filtered by PF queue :1636643
Num untimely prefetches dropped from PF queue :231274
Num prefetches not issued LDST contention :6273349
Num prefetches not issued stride 0 :7453234
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 130000052
cycles       = 30140513
CycWP        = 13870079
IPC          = 4.3131

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect         15042451     779309   5.1807%   5.9947
JumpDirect          1776967          0   0.0000%   0.0000
JumpIndirect          80975          0   0.0000%   0.0000
JumpReturn           451415          0   0.0000%   0.0000
Not control       126071742          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000052      2034898   4.9143    1156351      39369   0.5683       0.0193   3.4046%   3.9369     815857    20.7233    81.5853
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000052      5290749   4.7252    2901507     118169   0.5484       0.0223   4.0727%   4.7268    2273763    19.2416    90.9503
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    65000052     14126876   4.6012    7447474     316828   0.5272       0.0224   4.2542%   4.8743    5915607    18.6714    91.0093
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
   130000052     30140513   4.3131   15042451     779309   0.4991       0.0259   5.1807%   5.9947   13870079    17.7979   106.6929
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 130000052 instrs 

ExecTime = 5216.223284244537
