{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608368648852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608368648859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 10:04:08 2020 " "Processing started: Sat Dec 19 10:04:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608368648859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368648859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off instruction_memory -c instruction_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off instruction_memory -c instruction_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368648860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608368649308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608368649308 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \"process\" tb_instruction_memory.vhd(86) " "VHDL syntax error at tb_instruction_memory.vhd(86) near text \"architecture\";  expecting \"process\"" {  } { { "../../tb/tb_instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/tb/tb_instruction_memory.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368658131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/lab3/components/mem/tb/tb_instruction_memory.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/gianl/desktop/lab3/components/mem/tb/tb_instruction_memory.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368658131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/lab3/components/mem/src/risc_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/gianl/desktop/lab3/components/mem/src/risc_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_package " "Found design unit 1: risc_package" {  } { { "../../src/risc_package.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/risc_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608368658133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368658133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/lab3/components/mem/src/reg_instruction_if_id_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/lab3/components/mem/src/reg_instruction_if_id_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_instruction_IF_ID-behavioural " "Found design unit 1: reg_instruction_IF_ID-behavioural" {  } { { "../../src/reg_instruction_IF_ID_v2.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/reg_instruction_IF_ID_v2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608368658135 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_instruction_IF_ID " "Found entity 1: reg_instruction_IF_ID" {  } { { "../../src/reg_instruction_IF_ID_v2.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/reg_instruction_IF_ID_v2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608368658135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368658135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/lab3/components/mem/src/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/lab3/components/mem/src/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-Behavioral " "Found design unit 1: instruction_memory-Behavioral" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608368658137 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608368658137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368658137 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608368658223 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 19 10:04:18 2020 " "Processing ended: Sat Dec 19 10:04:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608368658223 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608368658223 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608368658223 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368658223 ""}
