$date
	Wed Jan  7 14:07:44 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var reg 5 # y [4:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1101 #
b1101 "
b0 !
$end
#10000
b10100 #
b1110 "
b110 !
#20000
b11001 #
b1111 "
b1010 !
#30000
b1101 #
b1 "
b1100 !
#40000
b1000 #
b111 !
#50000
b1111 #
b110 "
b1001 !
#60000
b1011 #
b1000 "
b11 !
#70000
b1111 #
b1010 "
b101 !
#90000
b10110 #
b1100 !
#100000
