
---------- Begin Simulation Statistics ----------
final_tick                               1445154300000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 462756                       # Simulator instruction rate (inst/s)
host_mem_usage                                4532024                       # Number of bytes of host memory used
host_op_rate                                   784052                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2809.26                       # Real time elapsed on the host
host_tick_rate                              103180821                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    2202605322                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.289862                       # Number of seconds simulated
sim_ticks                                289861547000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2874902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5748699                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           38                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8308733                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     85483794                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     29904805                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     51531670                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     21626865                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      92924209                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2632874                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4794415                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       261014495                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      227586949                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8309258                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         39490398                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     22944139                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    335913506                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    421666923                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    529804391                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.795892                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.894345                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    397226671     74.98%     74.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     54332826     10.26%     85.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17429899      3.29%     88.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     19402293      3.66%     92.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     10012492      1.89%     94.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      3023620      0.57%     94.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2480917      0.47%     95.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2951534      0.56%     95.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     22944139      4.33%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    529804391                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1582586                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       421288661                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            79739106                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       378161      0.09%      0.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    318830200     75.61%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           65      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          135      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     79739106     18.91%     94.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     22719256      5.39%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    421666923                       # Class of committed instruction
system.switch_cpus_1.commit.refs            102458362                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           421666923                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.318892                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.318892                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    397282815                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    877434414                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       50412772                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       100194910                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8337367                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     23484509                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         115812297                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1247657                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          30174147                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              363194                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          92924209                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        64390384                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           501648856                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1872923                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            581376549                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          520                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         8728                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      16674734                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.160291                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     69716919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     32537679                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.002852                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    579712390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.662973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.013162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      423612858     73.07%     73.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        8733200      1.51%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       13168360      2.27%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        9146708      1.58%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8576294      1.48%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14309597      2.47%     82.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6903939      1.19%     83.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        7832298      1.35%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       87429136     15.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    579712390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          123377                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          79046                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 10704                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      9967016                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       52454431                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.086976                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          150179948                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         30171150                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      99254246                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    142597127                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       719578                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     44493569                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    757444687                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    120008798                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20137833                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    630144832                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       692178                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     56850194                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8337367                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     58148420                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1297383                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8221184                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43433                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        35833                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        53990                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     62858015                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     21774312                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        35833                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8902333                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1064683                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       707678651                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           612707388                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.666485                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       471657465                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.056897                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            616693886                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      982889336                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     531796710                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.431240                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.431240                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      1630786      0.25%      0.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    490770593     75.47%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           85      0.00%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          135      0.00%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6998      0.00%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     75.72% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       105210      0.02%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        40157      0.01%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    125924024     19.36%     95.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     31804679      4.89%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    650282667                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        152368                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       308305                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses        85623                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       811882                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           6450975                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.009920                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       4502676     69.80%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            3      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     69.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1917106     29.72%     99.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        31190      0.48%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    654950488                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1887962751                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    612621765                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1092444234                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        757444687                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       650282667                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    335777740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1542359                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined    480610619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    579712390                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.121733                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.921053                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    379035438     65.38%     65.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     48728253      8.41%     73.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     40039365      6.91%     80.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     30169703      5.20%     85.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     27390232      4.72%     90.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     22875085      3.95%     94.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     17707682      3.05%     97.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      9348926      1.61%     99.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      4417706      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    579712390                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.121713                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          64391083                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 713                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     21061746                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     13740756                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    142597127                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     44493569                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     270137884                       # number of misc regfile reads
system.switch_cpus_1.numCycles              579723094                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     255214307                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    530265430                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     36653185                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       62538517                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     23273929                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      5047446                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2149110200                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    834299533                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1010533625                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       109312644                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     79665206                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8337367                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    144309539                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      480268174                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2253177                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1383007536                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       111840543                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1264440681                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1565775589                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    84                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4650621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       785051                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9172293                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         785051                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4008914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       853511                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      7988006                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         853511                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            2307585                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       609326                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2264579                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              997                       # Transaction distribution
system.membus.trans_dist::ReadExReq            566212                       # Transaction distribution
system.membus.trans_dist::ReadExResp           566212                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2307585                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      8622496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      8622496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8622496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    222919872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    222919872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               222919872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2874794                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2874794    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2874794                       # Request fanout histogram
system.membus.reqLayer2.occupancy          8919134500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15552596500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1445154300000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1445154300000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3702895                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1573971                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          178                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4426510                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          128949                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         128949                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           818777                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          818777                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3702895                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13822380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13822914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    350021888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              350044672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1478987                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40087872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6129608                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.128075                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.334174                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5344557     87.19%     87.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 785051     12.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6129608                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5533922500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6846715500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            267000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           18                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       542564                       # number of demand (read+write) hits
system.l2.demand_hits::total                   542582                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           18                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       542564                       # number of overall hits
system.l2.overall_hits::total                  542582                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          160                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3978930                       # number of demand (read+write) misses
system.l2.demand_misses::total                3979090                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          160                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3978930                       # number of overall misses
system.l2.overall_misses::total               3979090                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     14942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 333913155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     333928097000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     14942000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 333913155000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    333928097000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4521494                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4521672                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4521494                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4521672                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.898876                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.880003                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.880004                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.898876                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.880003                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.880004                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 93387.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 83920.339136                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83920.719813                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 93387.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 83920.339136                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83920.719813                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              626365                       # number of writebacks
system.l2.writebacks::total                    626365                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3978930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3979090                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3978930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3979090                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     13342000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 294123855000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 294137197000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     13342000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 294123855000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 294137197000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.898876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.880003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.880004                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.898876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.880003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.880004                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 83387.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73920.339136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73920.719813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 83387.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73920.339136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73920.719813                       # average overall mshr miss latency
system.l2.replacements                         626525                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       947598                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           947598                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       947598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       947598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          178                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              178                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          178                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          178                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3352989                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3352989                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        99551                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                99551                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        29398                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              29398                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       128949                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           128949                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.227982                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.227982                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        29398                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         29398                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    504508500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    504508500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.227982                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.227982                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 17161.320498                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17161.320498                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       221750                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                221750                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       597027                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              597027                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  62204340000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   62204340000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       818777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            818777                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.729169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.729169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 104190.162254                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104190.162254                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       597027                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         597027                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  56234070000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  56234070000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.729169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.729169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 94190.162254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94190.162254                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           18                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       320814                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             320832                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          160                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      3381903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3382063                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     14942000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 271708815000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 271723757000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3702717                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3702895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.898876                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.913357                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 93387.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 80341.989407                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80342.606569                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3381903                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3382063                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     13342000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 237889785000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 237903127000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.898876                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.913357                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913356                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 83387.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 70341.989407                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70342.606569                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4065.604465                       # Cycle average of tags in use
system.l2.tags.total_refs                     1815935                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    951864                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.907767                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4065.604465                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.992579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992579                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4020                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3688                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           68                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.981445                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74326120                       # Number of tag accesses
system.l2.tags.data_accesses                 74326120                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      1105293                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1105293                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      1105293                       # number of overall hits
system.l3.overall_hits::total                 1105293                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          160                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      2873637                       # number of demand (read+write) misses
system.l3.demand_misses::total                2873797                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          160                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      2873637                       # number of overall misses
system.l3.overall_misses::total               2873797                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     12381500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 256376621000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     256389002500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     12381500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 256376621000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    256389002500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          160                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3978930                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3979090                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          160                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3978930                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3979090                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.722214                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.722225                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.722214                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.722225                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 77384.375000                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 89216.773378                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 89216.114604                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 77384.375000                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 89216.773378                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 89216.114604                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              609326                       # number of writebacks
system.l3.writebacks::total                    609326                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          160                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      2873637                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           2873797                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          160                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      2873637                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          2873797                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     10781500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 227640249004                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 227651030504                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     10781500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 227640249004                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 227651030504                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.722214                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.722225                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.722214                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.722225                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 67384.375000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 79216.772684                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 79216.113909                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 67384.375000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 79216.772684                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 79216.113909                       # average overall mshr miss latency
system.l3.replacements                        3476646                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       626365                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           626365                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       626365                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       626365                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks       250762                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total        250762                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        28401                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                28401                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          997                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                997                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        29398                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            29398                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.033914                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.033914                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          997                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           997                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     19134000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total     19134000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.033914                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.033914                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19191.574724                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19191.574724                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        30815                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 30815                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       566212                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              566212                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  52264427000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   52264427000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       597027                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            597027                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.948386                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.948386                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 92305.403277                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 92305.403277                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       566212                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         566212                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  46602307000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  46602307000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.948386                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.948386                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 82305.403277                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 82305.403277                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      1074478                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            1074478                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          160                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data      2307425                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total          2307585                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     12381500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 204112194000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 204124575500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          160                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      3381903                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        3382063                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.682286                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.682301                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 77384.375000                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 88458.863885                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 88458.096018                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          160                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data      2307425                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total      2307585                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     10781500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 181037942004                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 181048723504                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.682286                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.682301                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 67384.375000                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 78458.863020                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 78458.095153                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l3.tags.total_refs                     7743141                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   3478694                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.225876                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     134.210455                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data     1.075319                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.342416                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  1912.371809                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.065532                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000525                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000167                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.933775                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1430                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          488                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 131284678                       # Number of tag accesses
system.l3.tags.data_accesses                131284678                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3382063                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1235691                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         6220469                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           29398                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          29398                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           597027                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          597027                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       3382063                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     11996490                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    294749120                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         3476646                       # Total snoops (count)
system.tol3bus.snoopTraffic                  38996864                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          7485136                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.114027                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.317845                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                6631625     88.60%     88.60% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 853511     11.40%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            7485136                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         4620369497                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        5983334000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    183912768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          183923008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     38996864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38996864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      2873637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2873797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       609326                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             609326                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        35327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    634484877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             634520204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        35327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            35327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      134536176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134536176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      134536176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        35327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    634484877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            769056380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    609325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   2871294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.028933398500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        37122                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        37122                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6139515                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             572922                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2873797                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     609326                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2873797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   609326                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2343                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            165492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            171407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            187226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            182591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            180294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            182335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            182726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            183843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            182692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            176181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           180930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           181035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           172207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           181623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           179190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             37431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             39555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             37864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             38531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             38968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            39257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            39233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            35980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            36531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37489                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55236883500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14357270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            109076646000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19236.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37986.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1438649                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  144720                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                23.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2873797                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               609326                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1774738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  652695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  327596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  116422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  38446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  37890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  37859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  37282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  37133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1897380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    117.408182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.843229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   145.337664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1335835     70.40%     70.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       406213     21.41%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        67196      3.54%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26998      1.42%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16657      0.88%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9352      0.49%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6461      0.34%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4970      0.26%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23698      1.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1897380                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      77.351651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    515.991741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        36990     99.64%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           89      0.24%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143           11      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            8      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            8      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37122                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.413313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.384270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31109     83.80%     83.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              452      1.22%     85.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2783      7.50%     92.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2165      5.83%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              451      1.21%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               88      0.24%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.09%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37122                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              183773056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  149952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38994880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               183923008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38996864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       634.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       134.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    634.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  289870568500                       # Total gap between requests
system.mem_ctrls.avgGap                      83221.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        10240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    183762816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     38994880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 35327.210890791248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 633967554.171647310257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 134529330.998154103756                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      2873637                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       609326                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      4212000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 109072434000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7021425454250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     26325.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     37956.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11523265.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    45.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6674172120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3547406610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10249755600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1572963480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     22881203280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     111981265770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17006820480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       173913587340                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        599.988474                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  43231434000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9679020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 236951093000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6873121080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3653150490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10252425960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1607556420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     22881203280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     113783919270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15488796480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       174540172980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        602.150146                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39262393000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9679020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 240920134000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099164                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511478                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     64389961                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1490000603                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099164                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511478                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     64389961                       # number of overall hits
system.cpu.icache.overall_hits::total      1490000603                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2033                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          423                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2456                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2033                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          423                       # number of overall misses
system.cpu.icache.overall_misses::total          2456                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     28436500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28436500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     28436500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28436500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101197                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511478                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     64390384                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1490003059                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101197                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511478                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     64390384                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1490003059                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 67225.768322                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11578.379479                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 67225.768322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11578.379479                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1699                       # number of writebacks
system.cpu.icache.writebacks::total              1699                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          245                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          245                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          245                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          245                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          178                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          178                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          178                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          178                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     15401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     15401500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15401500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 86525.280899                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86525.280899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 86525.280899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86525.280899                       # average overall mshr miss latency
system.cpu.icache.replacements                   1699                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099164                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511478                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     64389961                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1490000603                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2033                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          423                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2456                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     28436500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28436500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     64390384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1490003059                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 67225.768322                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11578.379479                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          245                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          245                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     15401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 86525.280899                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86525.280899                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.993901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1490002814                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2211                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          673904.483944                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.240270                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     6.753631                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.986797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.013191                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       11920026683                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      11920026683                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418700667                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885051                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    122949019                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        562534737                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418700667                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885051                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    122949019                       # number of overall hits
system.cpu.dcache.overall_hits::total       562534737                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15094671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       595144                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7207334                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22897149                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15094671                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       595144                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7207334                       # number of overall misses
system.cpu.dcache.overall_misses::total      22897149                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  40771282000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 513596040541                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 554367322541                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  40771282000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 513596040541                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 554367322541                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    130156353                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    585431886                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    130156353                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    585431886                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027707                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.055374                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039112                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027707                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.055374                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039112                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68506.583281                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 71260.196980                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24211.194264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68506.583281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 71260.196980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24211.194264                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     67911155                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          605                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1421260                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.782359                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    60.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5576017                       # number of writebacks
system.cpu.dcache.writebacks::total           5576017                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2556897                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2556897                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2556897                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2556897                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       595144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4650437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5245581                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       595144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4650437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5245581                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  40176138000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 348324941041                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 388501079041                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  40176138000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 348324941041                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 388501079041                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027707                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.035730                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008960                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027707                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.035730                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008960                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67506.583281                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74901.550336                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74062.545034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67506.583281                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74901.550336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74062.545034                       # average overall mshr miss latency
system.cpu.dcache.replacements               18715117                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311146590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17715663                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    101174493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       430036746                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10609375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451998                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6259608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17320981                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  29868894000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 445020845000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 474889739000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    107434101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    447357727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024879                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.058265                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038718                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66081.916292                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 71094.043748                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27417.023262                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2556891                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2556891                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451998                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3702717                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4154715                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29416896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 280697471500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 310114367500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024879                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034465                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 65081.916292                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 75808.513451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74641.550022                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     21774526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      132497991                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143146                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       947726                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5576168                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10902388000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  68575195541                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  79477583541                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     22722252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138074159                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.041709                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040385                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76162.714990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 72357.617646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14253.082680                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       947720                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1090866                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10759242000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  67627469541                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  78386711541                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.041709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75162.714990                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 71358.069410                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71857.323944                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995905                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           582997732                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18715629                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.150315                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   363.629590                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    45.678879                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   102.687436                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.710214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.089217                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.200561                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2360443173                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2360443173                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1445154300000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110805500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 419043494500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
