INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 07:25:21 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matrix
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 oehb3/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb6/data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.053ns (20.445%)  route 4.097ns (79.555%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.375ns = ( 7.375 - 6.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=677, unset)          1.509     1.509    oehb3/clk
    SLICE_X2Y89          FDCE                                         r  oehb3/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.259     1.768 r  oehb3/data_reg_reg[0]/Q
                         net (fo=7, routed)           0.550     2.318    tehb6/Q[0]
    SLICE_X3Y90          LUT3 (Prop_lut3_I2_O)        0.054     2.372 r  tehb6/Memory[2][0]_i_1/O
                         net (fo=13, routed)          0.350     2.722    tehb6/data_reg_reg[5]_0[0]
    SLICE_X2Y88          LUT6 (Prop_lut6_I4_O)        0.137     2.859 r  tehb6/dataOutArray[0]0_carry_i_8/O
                         net (fo=4, routed)           0.265     3.125    tehb6/dataOutArray[0]0_carry_i_8_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.043     3.168 r  tehb6/dataOutArray[0]0_carry_i_1__1/O
                         net (fo=1, routed)           0.304     3.471    cmpi4/DI[2]
    SLICE_X3Y89          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     3.668 f  cmpi4/dataOutArray[0]0_carry/CO[3]
                         net (fo=15, routed)          0.620     4.288    tehb6/CO[0]
    SLICE_X3Y98          LUT4 (Prop_lut4_I0_O)        0.054     4.342 f  tehb6/data_reg[0]_i_2__0/O
                         net (fo=7, routed)           0.268     4.609    control_merge7/oehb1/data_reg_reg[0]_1
    SLICE_X3Y97          LUT6 (Prop_lut6_I1_O)        0.137     4.746 f  control_merge7/oehb1/data_reg[5]_i_7/O
                         net (fo=7, routed)           0.443     5.190    fork16/generateBlocks[1].regblock/fork2_validArray_1
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.043     5.233 r  fork16/generateBlocks[1].regblock/reg_value_i_4__2/O
                         net (fo=3, routed)           0.359     5.592    fork16/generateBlocks[1].regblock/full_reg_reg
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.043     5.635 r  fork16/generateBlocks[1].regblock/reg_value_i_3__2/O
                         net (fo=3, routed)           0.198     5.833    fork13/generateBlocks[0].regblock/forkStop
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.043     5.876 f  fork13/generateBlocks[0].regblock/reg_value_i_5/O
                         net (fo=10, routed)          0.318     6.195    tehb6/branchReady_2
    SLICE_X5Y94          LUT6 (Prop_lut6_I2_O)        0.043     6.238 r  tehb6/data_reg[5]_i_1__3/O
                         net (fo=6, routed)           0.421     6.659    tehb6/reg_en
    SLICE_X2Y88          FDCE                                         r  tehb6/data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=677, unset)          1.375     7.375    tehb6/clk
    SLICE_X2Y88          FDCE                                         r  tehb6/data_reg_reg[2]/C
                         clock pessimism              0.108     7.483    
                         clock uncertainty           -0.035     7.448    
    SLICE_X2Y88          FDCE (Setup_fdce_C_CE)      -0.178     7.270    tehb6/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  0.610    




