Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 13:42:51 2025
| Host         : CRESTA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file count_timing_summary_routed.rpt -pb count_timing_summary_routed.pb -rpx count_timing_summary_routed.rpx -warn_on_violation
| Design       : count
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   70          inf        0.000                      0                   70           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.256ns  (logic 4.093ns (56.405%)  route 3.163ns (43.595%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  count_reg[3]/Q
                         net (fo=2, routed)           3.163     3.582    count_OBUF[3]
    U14                  OBUF (Prop_obuf_I_O)         3.674     7.256 r  count_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.256    count[3]
    U14                                                               r  count[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.843ns  (logic 3.968ns (67.917%)  route 1.875ns (32.083%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  count_reg[2]/Q
                         net (fo=3, routed)           1.875     2.331    count_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.512     5.843 r  count_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.843    count[2]
    U19                                                               r  count[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.822ns  (logic 3.993ns (68.576%)  route 1.830ns (31.424%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  count_reg[0]/Q
                         net (fo=5, routed)           1.830     2.286    count_OBUF[0]
    V22                  OBUF (Prop_obuf_I_O)         3.537     5.822 r  count_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.822    count[0]
    V22                                                               r  count[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.813ns  (logic 4.125ns (70.962%)  route 1.688ns (29.038%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  count_reg[1]/Q
                         net (fo=4, routed)           1.688     2.107    count_OBUF[1]
    W22                  OBUF (Prop_obuf_I_O)         3.706     5.813 r  count_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.813    count[1]
    W22                                                               r  count[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.611ns  (logic 0.991ns (21.494%)  route 3.620ns (78.506%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  clk_div_reg[12]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.142     1.561    clk_div_reg_n_0_[12]
    SLICE_X113Y45        LUT4 (Prop_lut4_I2_O)        0.296     1.857 r  clk_div[26]_i_8/O
                         net (fo=1, routed)           0.797     2.655    clk_div[26]_i_8_n_0
    SLICE_X113Y44        LUT5 (Prop_lut5_I4_O)        0.124     2.779 r  clk_div[26]_i_3/O
                         net (fo=27, routed)          1.680     4.459    clk_div[26]_i_3_n_0
    SLICE_X113Y47        LUT4 (Prop_lut4_I1_O)        0.152     4.611 r  clk_div[20]_i_1/O
                         net (fo=1, routed)           0.000     4.611    clk_div[20]
    SLICE_X113Y47        FDCE                                         r  clk_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.583ns  (logic 0.963ns (21.014%)  route 3.620ns (78.986%))
  Logic Levels:           4  (FDCE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  clk_div_reg[12]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.142     1.561    clk_div_reg_n_0_[12]
    SLICE_X113Y45        LUT4 (Prop_lut4_I2_O)        0.296     1.857 r  clk_div[26]_i_8/O
                         net (fo=1, routed)           0.797     2.655    clk_div[26]_i_8_n_0
    SLICE_X113Y44        LUT5 (Prop_lut5_I4_O)        0.124     2.779 r  clk_div[26]_i_3/O
                         net (fo=27, routed)          1.680     4.459    clk_div[26]_i_3_n_0
    SLICE_X113Y47        LUT4 (Prop_lut4_I1_O)        0.124     4.583 r  clk_div[19]_i_1/O
                         net (fo=1, routed)           0.000     4.583    clk_div[19]
    SLICE_X113Y47        FDCE                                         r  clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.531ns  (logic 0.963ns (21.256%)  route 3.568ns (78.744%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  clk_div_reg[12]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     0.419 f  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.142     1.561    clk_div_reg_n_0_[12]
    SLICE_X113Y45        LUT4 (Prop_lut4_I2_O)        0.296     1.857 f  clk_div[26]_i_8/O
                         net (fo=1, routed)           0.797     2.655    clk_div[26]_i_8_n_0
    SLICE_X113Y44        LUT5 (Prop_lut5_I4_O)        0.124     2.779 f  clk_div[26]_i_3/O
                         net (fo=27, routed)          1.083     3.861    clk_div[26]_i_3_n_0
    SLICE_X113Y43        LUT3 (Prop_lut3_I1_O)        0.124     3.985 r  count[3]_i_1/O
                         net (fo=4, routed)           0.545     4.531    sel
    SLICE_X113Y42        FDCE                                         r  count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.531ns  (logic 0.963ns (21.256%)  route 3.568ns (78.744%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  clk_div_reg[12]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     0.419 f  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.142     1.561    clk_div_reg_n_0_[12]
    SLICE_X113Y45        LUT4 (Prop_lut4_I2_O)        0.296     1.857 f  clk_div[26]_i_8/O
                         net (fo=1, routed)           0.797     2.655    clk_div[26]_i_8_n_0
    SLICE_X113Y44        LUT5 (Prop_lut5_I4_O)        0.124     2.779 f  clk_div[26]_i_3/O
                         net (fo=27, routed)          1.083     3.861    clk_div[26]_i_3_n_0
    SLICE_X113Y43        LUT3 (Prop_lut3_I1_O)        0.124     3.985 r  count[3]_i_1/O
                         net (fo=4, routed)           0.545     4.531    sel
    SLICE_X113Y42        FDCE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.531ns  (logic 0.963ns (21.256%)  route 3.568ns (78.744%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  clk_div_reg[12]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     0.419 f  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.142     1.561    clk_div_reg_n_0_[12]
    SLICE_X113Y45        LUT4 (Prop_lut4_I2_O)        0.296     1.857 f  clk_div[26]_i_8/O
                         net (fo=1, routed)           0.797     2.655    clk_div[26]_i_8_n_0
    SLICE_X113Y44        LUT5 (Prop_lut5_I4_O)        0.124     2.779 f  clk_div[26]_i_3/O
                         net (fo=27, routed)          1.083     3.861    clk_div[26]_i_3_n_0
    SLICE_X113Y43        LUT3 (Prop_lut3_I1_O)        0.124     3.985 r  count[3]_i_1/O
                         net (fo=4, routed)           0.545     4.531    sel
    SLICE_X113Y42        FDCE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.531ns  (logic 0.963ns (21.256%)  route 3.568ns (78.744%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  clk_div_reg[12]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.419     0.419 f  clk_div_reg[12]/Q
                         net (fo=2, routed)           1.142     1.561    clk_div_reg_n_0_[12]
    SLICE_X113Y45        LUT4 (Prop_lut4_I2_O)        0.296     1.857 f  clk_div[26]_i_8/O
                         net (fo=1, routed)           0.797     2.655    clk_div[26]_i_8_n_0
    SLICE_X113Y44        LUT5 (Prop_lut5_I4_O)        0.124     2.779 f  clk_div[26]_i_3/O
                         net (fo=27, routed)          1.083     3.861    clk_div[26]_i_3_n_0
    SLICE_X113Y43        LUT3 (Prop_lut3_I1_O)        0.124     3.985 r  count[3]_i_1/O
                         net (fo=4, routed)           0.545     4.531    sel
    SLICE_X113Y42        FDCE                                         r  count_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    count_OBUF[0]
    SLICE_X113Y42        LUT2 (Prop_lut2_I0_O)        0.042     0.362 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    p_0_in[1]
    SLICE_X113Y42        FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  count_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    count_OBUF[0]
    SLICE_X113Y42        LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    p_0_in[0]
    SLICE_X113Y42        FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    count_OBUF[0]
    SLICE_X113Y42        LUT4 (Prop_lut4_I1_O)        0.043     0.365 r  count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.365    p_0_in[3]
    SLICE_X113Y42        FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    count_OBUF[0]
    SLICE_X113Y42        LUT3 (Prop_lut3_I1_O)        0.045     0.367 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.367    p_0_in[2]
    SLICE_X113Y42        FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.231ns (43.393%)  route 0.301ns (56.607%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  clk_div_reg[13]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_div_reg[13]/Q
                         net (fo=2, routed)           0.145     0.286    clk_div_reg_n_0_[13]
    SLICE_X113Y46        LUT5 (Prop_lut5_I2_O)        0.045     0.331 r  clk_div[26]_i_4/O
                         net (fo=27, routed)          0.156     0.487    clk_div[26]_i_4_n_0
    SLICE_X113Y47        LUT4 (Prop_lut4_I2_O)        0.045     0.532 r  clk_div[19]_i_1/O
                         net (fo=1, routed)           0.000     0.532    clk_div[19]
    SLICE_X113Y47        FDCE                                         r  clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.235ns (43.815%)  route 0.301ns (56.185%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  clk_div_reg[13]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_div_reg[13]/Q
                         net (fo=2, routed)           0.145     0.286    clk_div_reg_n_0_[13]
    SLICE_X113Y46        LUT5 (Prop_lut5_I2_O)        0.045     0.331 r  clk_div[26]_i_4/O
                         net (fo=27, routed)          0.156     0.487    clk_div[26]_i_4_n_0
    SLICE_X113Y47        LUT4 (Prop_lut4_I2_O)        0.049     0.536 r  clk_div[20]_i_1/O
                         net (fo=1, routed)           0.000     0.536    clk_div[20]
    SLICE_X113Y47        FDCE                                         r  clk_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.231ns (40.361%)  route 0.341ns (59.639%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  clk_div_reg[13]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_div_reg[13]/Q
                         net (fo=2, routed)           0.145     0.286    clk_div_reg_n_0_[13]
    SLICE_X113Y46        LUT5 (Prop_lut5_I2_O)        0.045     0.331 r  clk_div[26]_i_4/O
                         net (fo=27, routed)          0.196     0.527    clk_div[26]_i_4_n_0
    SLICE_X113Y46        LUT4 (Prop_lut4_I2_O)        0.045     0.572 r  clk_div[13]_i_1/O
                         net (fo=1, routed)           0.000     0.572    clk_div[13]
    SLICE_X113Y46        FDCE                                         r  clk_div_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.231ns (40.291%)  route 0.342ns (59.709%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  clk_div_reg[13]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_div_reg[13]/Q
                         net (fo=2, routed)           0.145     0.286    clk_div_reg_n_0_[13]
    SLICE_X113Y46        LUT5 (Prop_lut5_I2_O)        0.045     0.331 r  clk_div[26]_i_4/O
                         net (fo=27, routed)          0.197     0.528    clk_div[26]_i_4_n_0
    SLICE_X113Y46        LUT4 (Prop_lut4_I2_O)        0.045     0.573 r  clk_div[15]_i_1/O
                         net (fo=1, routed)           0.000     0.573    clk_div[15]
    SLICE_X113Y46        FDCE                                         r  clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.234ns (40.672%)  route 0.341ns (59.328%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  clk_div_reg[13]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_div_reg[13]/Q
                         net (fo=2, routed)           0.145     0.286    clk_div_reg_n_0_[13]
    SLICE_X113Y46        LUT5 (Prop_lut5_I2_O)        0.045     0.331 r  clk_div[26]_i_4/O
                         net (fo=27, routed)          0.196     0.527    clk_div[26]_i_4_n_0
    SLICE_X113Y46        LUT4 (Prop_lut4_I2_O)        0.048     0.575 r  clk_div[14]_i_1/O
                         net (fo=1, routed)           0.000     0.575    clk_div[14]
    SLICE_X113Y46        FDCE                                         r  clk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.231ns (40.139%)  route 0.345ns (59.861%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDCE                         0.000     0.000 r  clk_div_reg[5]/C
    SLICE_X113Y44        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_div_reg[5]/Q
                         net (fo=2, routed)           0.145     0.286    clk_div_reg_n_0_[5]
    SLICE_X113Y44        LUT5 (Prop_lut5_I2_O)        0.045     0.331 r  clk_div[26]_i_3/O
                         net (fo=27, routed)          0.199     0.531    clk_div[26]_i_3_n_0
    SLICE_X113Y44        LUT4 (Prop_lut4_I1_O)        0.045     0.576 r  clk_div[5]_i_1/O
                         net (fo=1, routed)           0.000     0.576    clk_div[5]
    SLICE_X113Y44        FDCE                                         r  clk_div_reg[5]/D
  -------------------------------------------------------------------    -------------------





