Protel Design System Design Rule Check
PCB File : C:\Users\trann\Desktop\Github\NEMA_PANDORA_V2\NEMA_PANDORA_PCB.PcbDoc
Date     : 5/24/2024
Time     : 5:01:07 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.7mm) (Preferred=0.354mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.166mm < 0.254mm) Between Pad C9-1(6.858mm,-24.257mm) on Top Layer And Pad U2-2(6.477mm,-21.188mm) on Top Layer [Top Solder] Mask Sliver [0.166mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J1-1(26.8mm,8.875mm) on Top Layer And Pad J1-2(28.275mm,10.4mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J1-1(26.8mm,8.875mm) on Top Layer And Pad J1-3(25.325mm,10.4mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.064mm < 0.254mm) Between Pad JP4-1(-20.32mm,19.431mm) on Multi-Layer And Via (-18.9mm,18.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.064mm] / [Bottom Solder] Mask Sliver [0.064mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Pad JP4-2(-17.78mm,19.431mm) on Multi-Layer And Via (-18.9mm,18.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.175mm] / [Bottom Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-1(12.549mm,-12.507mm) on Top Layer And Pad U1-2(12.549mm,-11.557mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-2(12.549mm,-11.557mm) on Top Layer And Pad U1-3(12.549mm,-10.607mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U1-2(12.549mm,-11.557mm) on Top Layer And Via (12.1mm,-12.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad U1-2(12.549mm,-11.557mm) on Top Layer And Via (13mm,-12.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-4(9.549mm,-10.607mm) on Top Layer And Pad U1-5(9.549mm,-11.557mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U1-5(9.549mm,-11.557mm) on Top Layer And Pad U1-6(9.549mm,-12.507mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-1(-23.94mm,9.602mm) on Top Layer And Pad U3-2(-23.94mm,8.332mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-10(-23.94mm,-1.828mm) on Top Layer And Pad U3-11(-23.94mm,-3.098mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-10(-23.94mm,-1.828mm) on Top Layer And Pad U3-9(-23.94mm,-0.558mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-11(-23.94mm,-3.098mm) on Top Layer And Pad U3-12(-23.94mm,-4.368mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-12(-23.94mm,-4.368mm) on Top Layer And Pad U3-13(-23.94mm,-5.638mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-13(-23.94mm,-5.638mm) on Top Layer And Pad U3-14(-23.94mm,-6.908mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-15(-21.155mm,-7.908mm) on Top Layer And Pad U3-16(-19.885mm,-7.908mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-16(-19.885mm,-7.908mm) on Top Layer And Pad U3-17(-18.615mm,-7.908mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-17(-18.615mm,-7.908mm) on Top Layer And Pad U3-18(-17.345mm,-7.908mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-18(-17.345mm,-7.908mm) on Top Layer And Pad U3-19(-16.075mm,-7.908mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-19(-16.075mm,-7.908mm) on Top Layer And Pad U3-20(-14.805mm,-7.908mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-2(-23.94mm,8.332mm) on Top Layer And Pad U3-3(-23.94mm,7.062mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-20(-14.805mm,-7.908mm) on Top Layer And Pad U3-21(-13.535mm,-7.908mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-21(-13.535mm,-7.908mm) on Top Layer And Pad U3-22(-12.265mm,-7.908mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-22(-12.265mm,-7.908mm) on Top Layer And Pad U3-23(-10.995mm,-7.908mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-23(-10.995mm,-7.908mm) on Top Layer And Pad U3-24(-9.725mm,-7.908mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-25(-6.94mm,-6.908mm) on Top Layer And Pad U3-26(-6.94mm,-5.638mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-26(-6.94mm,-5.638mm) on Top Layer And Pad U3-27(-6.94mm,-4.368mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-27(-6.94mm,-4.368mm) on Top Layer And Pad U3-28(-6.94mm,-3.098mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-28(-6.94mm,-3.098mm) on Top Layer And Pad U3-29(-6.94mm,-1.828mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-29(-6.94mm,-1.828mm) on Top Layer And Pad U3-30(-6.94mm,-0.558mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-3(-23.94mm,7.062mm) on Top Layer And Pad U3-4(-23.94mm,5.792mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-30(-6.94mm,-0.558mm) on Top Layer And Pad U3-31(-6.94mm,0.712mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-31(-6.94mm,0.712mm) on Top Layer And Pad U3-32(-6.94mm,1.982mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-32(-6.94mm,1.982mm) on Top Layer And Pad U3-33(-6.94mm,3.252mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-33(-6.94mm,3.252mm) on Top Layer And Pad U3-34(-6.94mm,4.522mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-34(-6.94mm,4.522mm) on Top Layer And Pad U3-35(-6.94mm,5.792mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-35(-6.94mm,5.792mm) on Top Layer And Pad U3-36(-6.94mm,7.062mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-36(-6.94mm,7.062mm) on Top Layer And Pad U3-37(-6.94mm,8.332mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-37(-6.94mm,8.332mm) on Top Layer And Pad U3-38(-6.94mm,9.602mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-4(-23.94mm,5.792mm) on Top Layer And Pad U3-5(-23.94mm,4.522mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-5(-23.94mm,4.522mm) on Top Layer And Pad U3-6(-23.94mm,3.252mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-6(-23.94mm,3.252mm) on Top Layer And Pad U3-7(-23.94mm,1.982mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-7(-23.94mm,1.982mm) on Top Layer And Pad U3-8(-23.94mm,0.712mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U3-8(-23.94mm,0.712mm) on Top Layer And Pad U3-9(-23.94mm,-0.558mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Via (-0.381mm,-12.954mm) from Top Layer to Bottom Layer And Via (0.762mm,-12.954mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.24mm] / [Bottom Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Via (-0.381mm,-12.954mm) from Top Layer to Bottom Layer And Via (-1.524mm,-12.954mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.24mm] / [Bottom Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Via (-1.524mm,-12.954mm) from Top Layer to Bottom Layer And Via (-2.667mm,-12.954mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.24mm] / [Bottom Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (12.1mm,-12.5mm) from Top Layer to Bottom Layer And Via (13mm,-12.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.254mm) Between Via (12.383mm,-22.4mm) from Top Layer to Bottom Layer And Via (13.462mm,-22.403mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.176mm] / [Bottom Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.254mm) Between Via (13.462mm,-22.403mm) from Top Layer to Bottom Layer And Via (14.541mm,-22.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.176mm] / [Bottom Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (-17.9mm,-4.3mm) from Top Layer to Bottom Layer And Via (-17mm,-4.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (-17.9mm,-4.3mm) from Top Layer to Bottom Layer And Via (-18.8mm,-4.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (-17.9mm,-5mm) from Top Layer to Bottom Layer And Via (-17mm,-5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (-17.9mm,-5mm) from Top Layer to Bottom Layer And Via (-18.8mm,-5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (-19.2mm,-1.9mm) from Top Layer to Bottom Layer And Via (-20.1mm,-1.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Via (2.8mm,-23.567mm) from Top Layer to Bottom Layer And Via (2.8mm,-24.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.13mm] / [Bottom Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Via (2.8mm,-24.6mm) from Top Layer to Bottom Layer And Via (2.8mm,-25.633mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.13mm] / [Bottom Solder] Mask Sliver [0.13mm]
Rule Violations :59

Processing Rule : Silk To Solder Mask (Clearance=0.1mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Arc (-0.889mm,-18.009mm) on Top Overlay And Pad C13-1(-0.889mm,-15.748mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Arc (-0.889mm,-18.009mm) on Top Overlay And Pad C13-2(-0.889mm,-20.32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Arc (24.257mm,-12.421mm) on Top Overlay And Pad C2-1(24.257mm,-10.16mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Arc (24.257mm,-12.421mm) on Top Overlay And Pad C2-2(24.257mm,-14.732mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Arc (6.858mm,-26.518mm) on Top Overlay And Pad C9-1(6.858mm,-24.257mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Arc (6.858mm,-26.518mm) on Top Overlay And Pad C9-2(6.858mm,-28.829mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (-1.289mm,-21.059mm) (-0.489mm,-17.059mm) on Top Overlay And Pad C13-2(-0.889mm,-20.32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Area Fill (23.857mm,-15.471mm) (24.657mm,-11.471mm) on Top Overlay And Pad C2-2(24.257mm,-14.732mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C10-1(1.905mm,-10.414mm) on Top Layer And Track (1.016mm,-11.317mm)(1.016mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C10-1(1.905mm,-10.414mm) on Top Layer And Track (1.016mm,-9.652mm)(2.794mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C10-1(1.905mm,-10.414mm) on Top Layer And Track (2.794mm,-11.317mm)(2.794mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C10-2(1.905mm,-12.954mm) on Top Layer And Track (1.016mm,-13.716mm)(1.016mm,-11.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C10-2(1.905mm,-12.954mm) on Top Layer And Track (1.016mm,-13.716mm)(2.794mm,-13.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C10-2(1.905mm,-12.954mm) on Top Layer And Track (2.794mm,-13.716mm)(2.794mm,-11.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C1-1(14.402mm,-16.129mm) on Top Layer And Text "R2" (13.437mm,-16.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C1-1(14.402mm,-16.129mm) on Top Layer And Track (13.499mm,-15.24mm)(15.164mm,-15.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C1-1(14.402mm,-16.129mm) on Top Layer And Track (13.499mm,-17.018mm)(15.164mm,-17.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C1-1(14.402mm,-16.129mm) on Top Layer And Track (15.164mm,-17.018mm)(15.164mm,-15.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C11-1(-0.381mm,-10.414mm) on Top Layer And Track (0.508mm,-11.317mm)(0.508mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C11-1(-0.381mm,-10.414mm) on Top Layer And Track (-1.27mm,-11.317mm)(-1.27mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C11-1(-0.381mm,-10.414mm) on Top Layer And Track (-1.27mm,-9.652mm)(0.508mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C11-2(-0.381mm,-12.954mm) on Top Layer And Track (0.508mm,-13.716mm)(0.508mm,-11.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C11-2(-0.381mm,-12.954mm) on Top Layer And Track (-1.27mm,-13.716mm)(0.508mm,-13.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C11-2(-0.381mm,-12.954mm) on Top Layer And Track (-1.27mm,-13.716mm)(-1.27mm,-11.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C1-2(11.862mm,-16.129mm) on Top Layer And Text "R4" (11.405mm,-16.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C1-2(11.862mm,-16.129mm) on Top Layer And Track (11.1mm,-15.24mm)(13.462mm,-15.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C1-2(11.862mm,-16.129mm) on Top Layer And Track (11.1mm,-17.018mm)(11.1mm,-15.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C1-2(11.862mm,-16.129mm) on Top Layer And Track (11.1mm,-17.018mm)(13.513mm,-17.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C12-1(-2.667mm,-10.414mm) on Top Layer And Track (-1.778mm,-11.317mm)(-1.778mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C12-1(-2.667mm,-10.414mm) on Top Layer And Track (-3.556mm,-11.317mm)(-3.556mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C12-1(-2.667mm,-10.414mm) on Top Layer And Track (-3.556mm,-9.652mm)(-1.778mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C12-2(-2.667mm,-12.954mm) on Top Layer And Text "C13" (-3.607mm,-13.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C12-2(-2.667mm,-12.954mm) on Top Layer And Text "C16" (-4.852mm,-12.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C12-2(-2.667mm,-12.954mm) on Top Layer And Track (-1.778mm,-13.716mm)(-1.778mm,-11.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C12-2(-2.667mm,-12.954mm) on Top Layer And Track (-3.556mm,-13.716mm)(-1.778mm,-13.716mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C12-2(-2.667mm,-12.954mm) on Top Layer And Track (-3.556mm,-13.716mm)(-3.556mm,-11.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.1mm) Between Pad C13-1(-0.889mm,-15.748mm) on Top Layer And Text "+" (-0.564mm,-15.884mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C13-1(-0.889mm,-15.748mm) on Top Layer And Track (-0.889mm,-15.334mm)(1.761mm,-15.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C13-1(-0.889mm,-15.748mm) on Top Layer And Track (-3.539mm,-15.334mm)(-0.889mm,-15.334mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C13-2(-0.889mm,-20.32mm) on Top Layer And Text "R26" (-3.327mm,-21.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C13-2(-0.889mm,-20.32mm) on Top Layer And Track (-3.539mm,-20.634mm)(1.761mm,-20.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C15-1(-11.684mm,22.003mm) on Top Layer And Track (-10.795mm,21.241mm)(-10.795mm,22.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C15-1(-11.684mm,22.003mm) on Top Layer And Track (-12.573mm,21.241mm)(-10.795mm,21.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C15-1(-11.684mm,22.003mm) on Top Layer And Track (-12.573mm,21.241mm)(-12.573mm,22.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C15-2(-11.684mm,24.543mm) on Top Layer And Track (-10.795mm,22.943mm)(-10.795mm,25.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C15-2(-11.684mm,24.543mm) on Top Layer And Track (-12.573mm,22.892mm)(-12.573mm,25.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C15-2(-11.684mm,24.543mm) on Top Layer And Track (-12.573mm,25.305mm)(-10.795mm,25.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C16-1(-4.826mm,-17.069mm) on Top Layer And Text "R23" (-5.766mm,-17.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C16-1(-4.826mm,-17.069mm) on Top Layer And Track (-3.937mm,-17.831mm)(-3.937mm,-16.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C16-1(-4.826mm,-17.069mm) on Top Layer And Track (-5.715mm,-17.831mm)(-3.937mm,-17.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C16-1(-4.826mm,-17.069mm) on Top Layer And Track (-5.715mm,-17.831mm)(-5.715mm,-16.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C16-2(-4.826mm,-14.529mm) on Top Layer And Track (-3.937mm,-16.129mm)(-3.937mm,-13.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C16-2(-4.826mm,-14.529mm) on Top Layer And Track (-5.715mm,-13.767mm)(-3.937mm,-13.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C16-2(-4.826mm,-14.529mm) on Top Layer And Track (-5.715mm,-16.18mm)(-5.715mm,-13.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C17-1(-7.112mm,-17.069mm) on Top Layer And Text "R22" (-8.052mm,-17.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C17-1(-7.112mm,-17.069mm) on Top Layer And Track (-6.223mm,-17.831mm)(-6.223mm,-16.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C17-1(-7.112mm,-17.069mm) on Top Layer And Track (-8.001mm,-17.831mm)(-6.223mm,-17.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C17-1(-7.112mm,-17.069mm) on Top Layer And Track (-8.001mm,-17.831mm)(-8.001mm,-16.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C17-2(-7.112mm,-14.529mm) on Top Layer And Track (-6.223mm,-16.129mm)(-6.223mm,-13.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C17-2(-7.112mm,-14.529mm) on Top Layer And Track (-8.001mm,-13.767mm)(-6.223mm,-13.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C17-2(-7.112mm,-14.529mm) on Top Layer And Track (-8.001mm,-16.18mm)(-8.001mm,-13.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C18-1(-9.271mm,-19.253mm) on Top Layer And Track (-10.16mm,-18.491mm)(-8.382mm,-18.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C18-1(-9.271mm,-19.253mm) on Top Layer And Track (-10.16mm,-20.156mm)(-10.16mm,-18.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C18-1(-9.271mm,-19.253mm) on Top Layer And Track (-8.382mm,-20.156mm)(-8.382mm,-18.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C18-2(-9.271mm,-21.793mm) on Top Layer And Text "Q2" (-8.509mm,-21.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C18-2(-9.271mm,-21.793mm) on Top Layer And Track (-10.16mm,-22.555mm)(-10.16mm,-20.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C18-2(-9.271mm,-21.793mm) on Top Layer And Track (-10.16mm,-22.555mm)(-8.382mm,-22.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C18-2(-9.271mm,-21.793mm) on Top Layer And Track (-8.382mm,-22.555mm)(-8.382mm,-20.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C19-1(-4.826mm,-26.833mm) on Top Layer And Track (-3.937mm,-27.737mm)(-3.937mm,-26.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C19-1(-4.826mm,-26.833mm) on Top Layer And Track (-5.715mm,-26.071mm)(-3.937mm,-26.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C19-1(-4.826mm,-26.833mm) on Top Layer And Track (-5.715mm,-27.737mm)(-5.715mm,-26.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C19-2(-4.826mm,-29.373mm) on Top Layer And Track (-3.937mm,-30.135mm)(-3.937mm,-27.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C19-2(-4.826mm,-29.373mm) on Top Layer And Track (-5.715mm,-30.135mm)(-3.937mm,-30.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C19-2(-4.826mm,-29.373mm) on Top Layer And Track (-5.715mm,-30.135mm)(-5.715mm,-27.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C20-1(-9.271mm,-23.785mm) on Top Layer And Text "C18" (-9.251mm,-23.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C20-1(-9.271mm,-23.785mm) on Top Layer And Track (-10.16mm,-23.023mm)(-8.382mm,-23.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C20-1(-9.271mm,-23.785mm) on Top Layer And Track (-10.16mm,-24.689mm)(-10.16mm,-23.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C20-1(-9.271mm,-23.785mm) on Top Layer And Track (-8.382mm,-24.689mm)(-8.382mm,-23.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.1mm) Between Pad C2-1(24.257mm,-10.16mm) on Top Layer And Text "+" (24.582mm,-10.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C2-1(24.257mm,-10.16mm) on Top Layer And Track (21.607mm,-9.746mm)(24.257mm,-9.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C2-1(24.257mm,-10.16mm) on Top Layer And Track (24.257mm,-9.746mm)(26.907mm,-9.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C21-1(-13.97mm,-24.928mm) on Top Layer And Text "R20" (-14.148mm,-25.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C21-1(-13.97mm,-24.928mm) on Top Layer And Track (-13.081mm,-25.69mm)(-13.081mm,-24.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C21-1(-13.97mm,-24.928mm) on Top Layer And Track (-14.859mm,-25.69mm)(-13.081mm,-25.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C21-1(-13.97mm,-24.928mm) on Top Layer And Track (-14.859mm,-25.69mm)(-14.859mm,-24.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C21-2(-13.97mm,-22.388mm) on Top Layer And Track (-13.081mm,-23.989mm)(-13.081mm,-21.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C21-2(-13.97mm,-22.388mm) on Top Layer And Track (-14.859mm,-21.626mm)(-13.081mm,-21.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C21-2(-13.97mm,-22.388mm) on Top Layer And Track (-14.859mm,-24.039mm)(-14.859mm,-21.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C2-2(24.257mm,-14.732mm) on Top Layer And Track (21.607mm,-15.046mm)(26.907mm,-15.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C22-1(0.9mm,-22.106mm) on Top Layer And Track (0.011mm,-21.344mm)(1.789mm,-21.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C22-1(0.9mm,-22.106mm) on Top Layer And Track (0.011mm,-23.009mm)(0.011mm,-21.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C22-1(0.9mm,-22.106mm) on Top Layer And Track (1.789mm,-23.009mm)(1.789mm,-21.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C22-2(0.9mm,-24.646mm) on Top Layer And Text "R24" (-0.025mm,-25.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C22-2(0.9mm,-24.646mm) on Top Layer And Track (0.011mm,-25.408mm)(0.011mm,-23.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C22-2(0.9mm,-24.646mm) on Top Layer And Track (0.011mm,-25.408mm)(1.789mm,-25.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C22-2(0.9mm,-24.646mm) on Top Layer And Track (1.789mm,-25.408mm)(1.789mm,-22.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C23-1(1.905mm,22.86mm) on Top Layer And Track (1.016mm,21.957mm)(1.016mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C23-1(1.905mm,22.86mm) on Top Layer And Track (1.016mm,23.622mm)(2.794mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C23-1(1.905mm,22.86mm) on Top Layer And Track (2.794mm,21.957mm)(2.794mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C23-2(1.905mm,20.32mm) on Top Layer And Track (1.016mm,19.558mm)(1.016mm,21.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C23-2(1.905mm,20.32mm) on Top Layer And Track (1.016mm,19.558mm)(2.794mm,19.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C23-2(1.905mm,20.32mm) on Top Layer And Track (2.794mm,19.558mm)(2.794mm,21.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C24-1(-0.635mm,22.86mm) on Top Layer And Text "U6" (-0.965mm,21.361mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C24-1(-0.635mm,22.86mm) on Top Layer And Track (0.254mm,21.957mm)(0.254mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C24-1(-0.635mm,22.86mm) on Top Layer And Track (-1.524mm,21.957mm)(-1.524mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C24-1(-0.635mm,22.86mm) on Top Layer And Track (-1.524mm,23.622mm)(0.254mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C24-2(-0.635mm,20.32mm) on Top Layer And Track (0.254mm,19.558mm)(0.254mm,21.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C24-2(-0.635mm,20.32mm) on Top Layer And Track (-1.524mm,19.558mm)(0.254mm,19.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C24-2(-0.635mm,20.32mm) on Top Layer And Track (-1.524mm,19.558mm)(-1.524mm,21.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C3-2(20.193mm,-10.323mm) on Top Layer And Track (19.304mm,-11.974mm)(19.304mm,-9.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C3-2(20.193mm,-10.323mm) on Top Layer And Track (19.304mm,-9.561mm)(21.082mm,-9.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C3-2(20.193mm,-10.323mm) on Top Layer And Track (21.082mm,-11.924mm)(21.082mm,-9.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C4-1(17.859mm,-12.863mm) on Top Layer And Track (16.97mm,-13.625mm)(16.97mm,-11.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C4-1(17.859mm,-12.863mm) on Top Layer And Track (16.97mm,-13.625mm)(18.748mm,-13.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C4-1(17.859mm,-12.863mm) on Top Layer And Track (18.748mm,-13.625mm)(18.748mm,-11.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C4-2(17.859mm,-10.323mm) on Top Layer And Track (16.97mm,-11.974mm)(16.97mm,-9.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C4-2(17.859mm,-10.323mm) on Top Layer And Track (16.97mm,-9.561mm)(18.748mm,-9.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C4-2(17.859mm,-10.323mm) on Top Layer And Track (18.748mm,-11.924mm)(18.748mm,-9.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C5-1(15.525mm,-12.863mm) on Top Layer And Text "L1" (15.646mm,-13.64mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C5-1(15.525mm,-12.863mm) on Top Layer And Track (14.636mm,-13.625mm)(14.636mm,-11.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C5-1(15.525mm,-12.863mm) on Top Layer And Track (14.636mm,-13.625mm)(16.414mm,-13.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C5-1(15.525mm,-12.863mm) on Top Layer And Track (16.414mm,-13.625mm)(16.414mm,-11.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C5-2(15.525mm,-10.323mm) on Top Layer And Track (14.636mm,-11.974mm)(14.636mm,-9.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C5-2(15.525mm,-10.323mm) on Top Layer And Track (14.636mm,-9.561mm)(16.414mm,-9.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C5-2(15.525mm,-10.323mm) on Top Layer And Track (16.414mm,-11.924mm)(16.414mm,-9.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C6-1(11.303mm,-24.943mm) on Top Layer And Track (10.414mm,-25.705mm)(10.414mm,-24.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C6-1(11.303mm,-24.943mm) on Top Layer And Track (10.414mm,-25.705mm)(12.192mm,-25.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C6-1(11.303mm,-24.943mm) on Top Layer And Track (12.192mm,-25.705mm)(12.192mm,-24.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C6-2(11.303mm,-22.403mm) on Top Layer And Track (10.414mm,-21.641mm)(12.192mm,-21.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C6-2(11.303mm,-22.403mm) on Top Layer And Track (10.414mm,-24.054mm)(10.414mm,-21.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C6-2(11.303mm,-22.403mm) on Top Layer And Track (12.192mm,-24.003mm)(12.192mm,-21.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C7-1(13.462mm,-24.943mm) on Top Layer And Track (12.573mm,-25.705mm)(12.573mm,-24.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C7-1(13.462mm,-24.943mm) on Top Layer And Track (12.573mm,-25.705mm)(14.351mm,-25.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C7-1(13.462mm,-24.943mm) on Top Layer And Track (14.351mm,-25.705mm)(14.351mm,-24.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C8-1(15.621mm,-24.943mm) on Top Layer And Track (14.732mm,-25.705mm)(14.732mm,-24.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C8-1(15.621mm,-24.943mm) on Top Layer And Track (14.732mm,-25.705mm)(16.51mm,-25.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C8-1(15.621mm,-24.943mm) on Top Layer And Track (16.51mm,-25.705mm)(16.51mm,-24.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.062mm < 0.1mm) Between Pad C8-2(15.621mm,-22.403mm) on Top Layer And Track (14.732mm,-21.641mm)(16.51mm,-21.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.062mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C8-2(15.621mm,-22.403mm) on Top Layer And Track (14.732mm,-24.054mm)(14.732mm,-21.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.1mm) Between Pad C8-2(15.621mm,-22.403mm) on Top Layer And Track (16.51mm,-24.003mm)(16.51mm,-21.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.1mm) Between Pad C9-1(6.858mm,-24.257mm) on Top Layer And Text "+" (7.183mm,-24.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C9-1(6.858mm,-24.257mm) on Top Layer And Track (4.208mm,-23.843mm)(6.858mm,-23.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C9-1(6.858mm,-24.257mm) on Top Layer And Track (6.858mm,-23.843mm)(9.508mm,-23.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad C9-2(6.858mm,-28.829mm) on Top Layer And Track (4.208mm,-29.143mm)(9.508mm,-29.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D1-1(-19.304mm,-17.653mm) on Top Layer And Track (-18.542mm,-17.653mm)(-18.415mm,-17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D1-1(-19.304mm,-17.653mm) on Top Layer And Track (-20.193mm,-17.653mm)(-20.066mm,-17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D1-2(-19.304mm,-19.939mm) on Top Layer And Track (-18.542mm,-19.939mm)(-18.415mm,-19.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D1-2(-19.304mm,-19.939mm) on Top Layer And Track (-20.193mm,-19.939mm)(-20.066mm,-19.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D2-1(-21.336mm,-17.653mm) on Top Layer And Track (-20.574mm,-17.653mm)(-20.447mm,-17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D2-1(-21.336mm,-17.653mm) on Top Layer And Track (-22.225mm,-17.653mm)(-22.098mm,-17.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D2-2(-21.336mm,-19.939mm) on Top Layer And Track (-20.574mm,-19.939mm)(-20.447mm,-19.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D2-2(-21.336mm,-19.939mm) on Top Layer And Track (-22.225mm,-19.939mm)(-22.098mm,-19.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad D3-1(5.969mm,27.013mm) on Top Layer And Text "D4" (5.232mm,26.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D3-1(5.969mm,27.013mm) on Top Layer And Track (5.969mm,26.124mm)(5.969mm,26.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D3-1(5.969mm,27.013mm) on Top Layer And Track (5.969mm,27.775mm)(5.969mm,27.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D3-2(8.255mm,27.013mm) on Top Layer And Track (8.255mm,26.124mm)(8.255mm,26.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D3-2(8.255mm,27.013mm) on Top Layer And Track (8.255mm,27.775mm)(8.255mm,27.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad D4-1(5.969mm,24.892mm) on Top Layer And Text "JP5" (3.327mm,24.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D4-1(5.969mm,24.892mm) on Top Layer And Track (5.969mm,24.003mm)(5.969mm,24.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D4-1(5.969mm,24.892mm) on Top Layer And Track (5.969mm,25.654mm)(5.969mm,25.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D4-2(8.255mm,24.892mm) on Top Layer And Track (8.255mm,24.003mm)(8.255mm,24.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D4-2(8.255mm,24.892mm) on Top Layer And Track (8.255mm,25.654mm)(8.255mm,25.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad D5-1(5.969mm,29.045mm) on Top Layer And Text "D3" (5.232mm,28.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D5-1(5.969mm,29.045mm) on Top Layer And Track (5.969mm,28.156mm)(5.969mm,28.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D5-1(5.969mm,29.045mm) on Top Layer And Track (5.969mm,29.807mm)(5.969mm,29.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D5-2(8.255mm,29.045mm) on Top Layer And Track (8.255mm,28.156mm)(8.255mm,28.283mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.1mm) Between Pad D5-2(8.255mm,29.045mm) on Top Layer And Track (8.255mm,29.807mm)(8.255mm,29.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad J1-1(26.8mm,8.875mm) on Top Layer And Text "R28" (24.359mm,7.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad JP1-2(-18.923mm,-10.795mm) on Multi-Layer And Text "R10" (-20.244mm,-11.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad JP1-2(-18.923mm,-10.795mm) on Multi-Layer And Text "U4" (-18.237mm,-11.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad JP1-3(-21.412mm,-10.795mm) on Multi-Layer And Text "R11" (-22.276mm,-11.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad JP1-4(-23.978mm,-10.795mm) on Multi-Layer And Text "C14" (-26.391mm,-11.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad JP1-4(-23.978mm,-10.795mm) on Multi-Layer And Text "R7" (-24.308mm,-12.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad L1-1(18.415mm,-15.24mm) on Top Layer And Track (15.782mm,-15.401mm)(21.082mm,-15.401mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad L1-2(18.415mm,-20.828mm) on Top Layer And Track (15.782mm,-20.701mm)(21.082mm,-20.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad Q1-1(-11.709mm,-20.757mm) on Top Layer And Text "R21" (-12.725mm,-21.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad Q1-3(-14.204mm,-19.812mm) on Top Layer And Text "C21" (-14.961mm,-21.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad Q2-2(-7.092mm,-24.983mm) on Top Layer And Text "R19" (-8.001mm,-25.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.1mm) Between Pad Q2-3(-4.592mm,-24.003mm) on Top Layer And Text "C19" (-5.817mm,-25.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R10-1(-19.317mm,-13.208mm) on Top Layer And Track (-18.479mm,-16.129mm)(-18.479mm,-12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R10-1(-19.317mm,-13.208mm) on Top Layer And Track (-20.18mm,-12.573mm)(-18.479mm,-12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R10-2(-19.317mm,-15.494mm) on Top Layer And Text "D1" (-20.244mm,-16.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R10-2(-19.317mm,-15.494mm) on Top Layer And Track (-18.479mm,-16.129mm)(-18.479mm,-12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R10-2(-19.317mm,-15.494mm) on Top Layer And Track (-20.18mm,-16.129mm)(-18.479mm,-16.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R1-1(6.246mm,-12.573mm) on Top Layer And Track (5.407mm,-13.208mm)(5.407mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R1-1(6.246mm,-12.573mm) on Top Layer And Track (5.407mm,-13.208mm)(7.109mm,-13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R11-1(-21.336mm,-13.208mm) on Top Layer And Track (-20.498mm,-16.129mm)(-20.498mm,-12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R11-1(-21.336mm,-13.208mm) on Top Layer And Track (-22.2mm,-12.573mm)(-20.498mm,-12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R11-2(-21.336mm,-15.494mm) on Top Layer And Text "D2" (-22.276mm,-16.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R11-2(-21.336mm,-15.494mm) on Top Layer And Track (-20.498mm,-16.129mm)(-20.498mm,-12.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R11-2(-21.336mm,-15.494mm) on Top Layer And Track (-22.2mm,-16.129mm)(-20.498mm,-16.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R1-2(6.246mm,-10.287mm) on Top Layer And Track (5.407mm,-13.208mm)(5.407mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R1-2(6.246mm,-10.287mm) on Top Layer And Track (5.407mm,-9.652mm)(7.109mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R12-1(-26.8mm,9.743mm) on Top Layer And Track (-25.962mm,6.822mm)(-25.962mm,10.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R12-1(-26.8mm,9.743mm) on Top Layer And Track (-27.664mm,10.378mm)(-25.962mm,10.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R12-2(-26.8mm,7.457mm) on Top Layer And Track (-25.962mm,6.822mm)(-25.962mm,10.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R12-2(-26.8mm,7.457mm) on Top Layer And Track (-27.664mm,6.822mm)(-25.962mm,6.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R13-1(-2.457mm,3.1mm) on Top Layer And Track (-1.822mm,2.262mm)(-1.822mm,3.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R13-1(-2.457mm,3.1mm) on Top Layer And Track (-5.378mm,2.262mm)(-1.822mm,2.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R13-2(-4.743mm,3.1mm) on Top Layer And Track (-5.378mm,2.262mm)(-1.822mm,2.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R13-2(-4.743mm,3.1mm) on Top Layer And Track (-5.378mm,2.262mm)(-5.378mm,3.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R14-1(-2.457mm,5.7mm) on Top Layer And Track (-1.822mm,4.862mm)(-1.822mm,6.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R14-1(-2.457mm,5.7mm) on Top Layer And Track (-5.378mm,4.862mm)(-1.822mm,4.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R15-1(-26.772mm,13.589mm) on Top Layer And Track (-25.933mm,10.668mm)(-25.933mm,14.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R15-1(-26.772mm,13.589mm) on Top Layer And Track (-27.635mm,14.224mm)(-25.933mm,14.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R15-2(-26.772mm,11.303mm) on Top Layer And Text "R12" (-27.737mm,10.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R15-2(-26.772mm,11.303mm) on Top Layer And Track (-25.933mm,10.668mm)(-25.933mm,14.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R15-2(-26.772mm,11.303mm) on Top Layer And Track (-27.635mm,10.668mm)(-25.933mm,10.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R16-1(-2.413mm,-6.858mm) on Top Layer And Track (-1.778mm,-7.696mm)(-1.778mm,-5.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R16-1(-2.413mm,-6.858mm) on Top Layer And Track (-5.334mm,-7.696mm)(-1.778mm,-7.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R16-2(-4.699mm,-6.858mm) on Top Layer And Track (-5.334mm,-7.696mm)(-1.778mm,-7.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R16-2(-4.699mm,-6.858mm) on Top Layer And Track (-5.334mm,-7.696mm)(-5.334mm,-5.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R17-1(-9.296mm,-16.651mm) on Top Layer And Track (-10.135mm,-17.286mm)(-10.135mm,-13.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R17-1(-9.296mm,-16.651mm) on Top Layer And Track (-10.135mm,-17.286mm)(-8.433mm,-17.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R17-2(-9.296mm,-14.365mm) on Top Layer And Track (-10.135mm,-13.73mm)(-8.433mm,-13.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R17-2(-9.296mm,-14.365mm) on Top Layer And Track (-10.135mm,-17.286mm)(-10.135mm,-13.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R18-1(-16.8mm,-19.857mm) on Top Layer And Track (-15.962mm,-22.778mm)(-15.962mm,-19.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R18-1(-16.8mm,-19.857mm) on Top Layer And Track (-17.664mm,-19.222mm)(-15.962mm,-19.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R18-2(-16.8mm,-22.143mm) on Top Layer And Track (-15.962mm,-22.778mm)(-15.962mm,-19.222mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R18-2(-16.8mm,-22.143mm) on Top Layer And Track (-17.664mm,-22.778mm)(-15.962mm,-22.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R19-1(-7.112mm,-28.956mm) on Top Layer And Text "C20" (-6.791mm,-28.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R19-1(-7.112mm,-28.956mm) on Top Layer And Track (-7.95mm,-29.591mm)(-6.248mm,-29.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R19-1(-7.112mm,-28.956mm) on Top Layer And Track (-7.95mm,-29.591mm)(-7.95mm,-26.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R19-2(-7.112mm,-26.67mm) on Top Layer And Track (-7.95mm,-26.035mm)(-6.248mm,-26.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R19-2(-7.112mm,-26.67mm) on Top Layer And Track (-7.95mm,-29.591mm)(-7.95mm,-26.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R20-1(-11.176mm,-27.051mm) on Top Layer And Track (-10.541mm,-27.889mm)(-10.541mm,-26.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R20-1(-11.176mm,-27.051mm) on Top Layer And Track (-14.097mm,-27.889mm)(-10.541mm,-27.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R20-2(-13.462mm,-27.051mm) on Top Layer And Track (-14.097mm,-27.889mm)(-10.541mm,-27.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R20-2(-13.462mm,-27.051mm) on Top Layer And Track (-14.097mm,-27.889mm)(-14.097mm,-26.187mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R2-1(14.351mm,-18.034mm) on Top Layer And Track (13.487mm,-17.399mm)(15.189mm,-17.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R2-1(14.351mm,-18.034mm) on Top Layer And Track (15.189mm,-20.955mm)(15.189mm,-17.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R21-1(-11.811mm,-24.511mm) on Top Layer And Text "C18" (-9.251mm,-23.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R21-1(-11.811mm,-24.511mm) on Top Layer And Text "R20" (-14.148mm,-25.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R21-1(-11.811mm,-24.511mm) on Top Layer And Track (-12.649mm,-25.146mm)(-10.947mm,-25.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R21-1(-11.811mm,-24.511mm) on Top Layer And Track (-12.649mm,-25.146mm)(-12.649mm,-21.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R21-2(-11.811mm,-22.225mm) on Top Layer And Track (-12.649mm,-21.59mm)(-10.947mm,-21.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R21-2(-11.811mm,-22.225mm) on Top Layer And Track (-12.649mm,-25.146mm)(-12.649mm,-21.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R2-2(14.351mm,-20.32mm) on Top Layer And Text "C7" (12.471mm,-21.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R2-2(14.351mm,-20.32mm) on Top Layer And Text "C8" (14.63mm,-21.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R2-2(14.351mm,-20.32mm) on Top Layer And Track (13.487mm,-20.955mm)(15.189mm,-20.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R2-2(14.351mm,-20.32mm) on Top Layer And Track (15.189mm,-20.955mm)(15.189mm,-17.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R22-1(-7.112mm,-19.09mm) on Top Layer And Track (-6.274mm,-22.011mm)(-6.274mm,-18.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R22-1(-7.112mm,-19.09mm) on Top Layer And Track (-7.976mm,-18.455mm)(-6.274mm,-18.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R22-2(-7.112mm,-21.376mm) on Top Layer And Text "Q2" (-8.509mm,-21.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R22-2(-7.112mm,-21.376mm) on Top Layer And Track (-6.274mm,-22.011mm)(-6.274mm,-18.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R22-2(-7.112mm,-21.376mm) on Top Layer And Track (-7.976mm,-22.011mm)(-6.274mm,-22.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R23-1(-4.826mm,-19.09mm) on Top Layer And Track (-3.988mm,-22.011mm)(-3.988mm,-18.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R23-1(-4.826mm,-19.09mm) on Top Layer And Track (-5.69mm,-18.455mm)(-3.988mm,-18.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R23-2(-4.826mm,-21.376mm) on Top Layer And Track (-3.988mm,-22.011mm)(-3.988mm,-18.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R23-2(-4.826mm,-21.376mm) on Top Layer And Track (-5.69mm,-22.011mm)(-3.988mm,-22.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R24-1(0.889mm,-28.956mm) on Top Layer And Track (0.051mm,-29.591mm)(0.051mm,-26.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R24-1(0.889mm,-28.956mm) on Top Layer And Track (0.051mm,-29.591mm)(1.753mm,-29.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R24-2(0.889mm,-26.67mm) on Top Layer And Text "C22" (3.38mm,-26.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R24-2(0.889mm,-26.67mm) on Top Layer And Track (0.051mm,-26.035mm)(1.753mm,-26.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R24-2(0.889mm,-26.67mm) on Top Layer And Track (0.051mm,-29.591mm)(0.051mm,-26.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R25-1(2.921mm,-26.67mm) on Top Layer And Text "C22" (3.38mm,-26.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R25-1(2.921mm,-26.67mm) on Top Layer And Track (2.057mm,-26.035mm)(3.759mm,-26.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R25-1(2.921mm,-26.67mm) on Top Layer And Track (3.759mm,-29.591mm)(3.759mm,-26.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R25-2(2.921mm,-28.956mm) on Top Layer And Track (2.057mm,-29.591mm)(3.759mm,-29.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R25-2(2.921mm,-28.956mm) on Top Layer And Track (3.759mm,-29.591mm)(3.759mm,-26.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R26-1(-2.413mm,-22.592mm) on Top Layer And Track (-1.575mm,-25.513mm)(-1.575mm,-21.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R26-1(-2.413mm,-22.592mm) on Top Layer And Track (-3.277mm,-21.957mm)(-1.575mm,-21.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R26-2(-2.413mm,-24.878mm) on Top Layer And Text "U5" (-3.429mm,-24.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R26-2(-2.413mm,-24.878mm) on Top Layer And Track (-1.575mm,-25.513mm)(-1.575mm,-21.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R26-2(-2.413mm,-24.878mm) on Top Layer And Track (-3.277mm,-25.513mm)(-1.575mm,-25.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R28-1(25.273mm,4.318mm) on Top Layer And Track (24.435mm,3.683mm)(24.435mm,7.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R28-1(25.273mm,4.318mm) on Top Layer And Track (24.435mm,3.683mm)(26.137mm,3.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R28-2(25.273mm,6.604mm) on Top Layer And Track (24.435mm,3.683mm)(24.435mm,7.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R28-2(25.273mm,6.604mm) on Top Layer And Track (24.435mm,7.239mm)(26.137mm,7.239mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R29-1(1.651mm,27.051mm) on Top Layer And Text "R30" (0.94mm,26.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R29-1(1.651mm,27.051mm) on Top Layer And Track (1.016mm,26.187mm)(1.016mm,27.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R29-1(1.651mm,27.051mm) on Top Layer And Track (1.016mm,27.889mm)(4.572mm,27.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R29-2(3.937mm,27.051mm) on Top Layer And Track (1.016mm,27.889mm)(4.572mm,27.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R29-2(3.937mm,27.051mm) on Top Layer And Track (4.572mm,26.187mm)(4.572mm,27.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R30-1(1.651mm,24.93mm) on Top Layer And Text "C23" (0.914mm,24.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R30-1(1.651mm,24.93mm) on Top Layer And Track (1.016mm,24.067mm)(1.016mm,25.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R30-1(1.651mm,24.93mm) on Top Layer And Track (1.016mm,25.768mm)(4.572mm,25.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R30-2(3.937mm,24.93mm) on Top Layer And Text "JP5" (3.327mm,24.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R30-2(3.937mm,24.93mm) on Top Layer And Track (1.016mm,25.768mm)(4.572mm,25.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R30-2(3.937mm,24.93mm) on Top Layer And Track (4.572mm,24.067mm)(4.572mm,25.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R31-1(1.651mm,29.083mm) on Top Layer And Text "R29" (0.94mm,28.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R31-1(1.651mm,29.083mm) on Top Layer And Track (1.016mm,28.219mm)(1.016mm,29.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R31-1(1.651mm,29.083mm) on Top Layer And Track (1.016mm,29.921mm)(4.572mm,29.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R31-2(3.937mm,29.083mm) on Top Layer And Track (1.016mm,29.921mm)(4.572mm,29.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R31-2(3.937mm,29.083mm) on Top Layer And Track (4.572mm,28.219mm)(4.572mm,29.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R3-2(4.191mm,-12.573mm) on Top Layer And Text "U2" (2.819mm,-13.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R3-2(4.191mm,-12.573mm) on Top Layer And Track (3.327mm,-13.208mm)(5.029mm,-13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R3-2(4.191mm,-12.573mm) on Top Layer And Track (5.029mm,-13.208mm)(5.029mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R4-1(12.319mm,-20.32mm) on Top Layer And Text "C6" (10.312mm,-21.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R4-1(12.319mm,-20.32mm) on Top Layer And Text "C7" (12.471mm,-21.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R4-1(12.319mm,-20.32mm) on Top Layer And Track (11.481mm,-20.955mm)(11.481mm,-17.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R4-1(12.319mm,-20.32mm) on Top Layer And Track (11.481mm,-20.955mm)(13.183mm,-20.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R4-2(12.319mm,-18.034mm) on Top Layer And Track (11.481mm,-17.399mm)(13.183mm,-17.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R4-2(12.319mm,-18.034mm) on Top Layer And Track (11.481mm,-20.955mm)(11.481mm,-17.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R5-1(-9.271mm,-10.287mm) on Top Layer And Track (-10.135mm,-9.652mm)(-8.433mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R5-1(-9.271mm,-10.287mm) on Top Layer And Track (-8.433mm,-13.208mm)(-8.433mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R5-2(-9.271mm,-12.573mm) on Top Layer And Text "R17" (-10.185mm,-13.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R5-2(-9.271mm,-12.573mm) on Top Layer And Track (-10.135mm,-13.208mm)(-8.433mm,-13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R5-2(-9.271mm,-12.573mm) on Top Layer And Track (-8.433mm,-13.208mm)(-8.433mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R6-1(-7.112mm,-12.573mm) on Top Layer And Text "C17" (-8.103mm,-13.132mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.1mm) Between Pad R6-1(-7.112mm,-12.573mm) on Top Layer And Text "R17" (-10.185mm,-13.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R6-1(-7.112mm,-12.573mm) on Top Layer And Track (-7.95mm,-13.208mm)(-6.248mm,-13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R6-1(-7.112mm,-12.573mm) on Top Layer And Track (-7.95mm,-13.208mm)(-7.95mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R6-2(-7.112mm,-10.287mm) on Top Layer And Track (-7.95mm,-13.208mm)(-7.95mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R6-2(-7.112mm,-10.287mm) on Top Layer And Track (-7.95mm,-9.652mm)(-6.248mm,-9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R7-1(-23.368mm,-13.222mm) on Top Layer And Track (-22.53mm,-16.143mm)(-22.53mm,-12.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R7-1(-23.368mm,-13.222mm) on Top Layer And Track (-24.232mm,-12.587mm)(-22.53mm,-12.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R7-2(-23.368mm,-15.508mm) on Top Layer And Track (-22.53mm,-16.143mm)(-22.53mm,-12.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R8-1(-11.43mm,26.67mm) on Top Layer And Text "C15" (-12.675mm,25.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.1mm) Between Pad R8-1(-11.43mm,26.67mm) on Top Layer And Track (-10.795mm,25.832mm)(-10.795mm,27.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R8-1(-11.43mm,26.67mm) on Top Layer And Track (-14.351mm,25.832mm)(-10.795mm,25.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.1mm) Between Pad R8-2(-13.716mm,26.67mm) on Top Layer And Track (-14.351mm,25.832mm)(-10.795mm,25.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.1mm) Between Pad R8-2(-13.716mm,26.67mm) on Top Layer And Track (-14.351mm,25.832mm)(-14.351mm,27.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R9-1(-14.732mm,23.305mm) on Multi-Layer And Track (-16.072mm,23.305mm)(-13.497mm,23.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad R9-2(-17.272mm,23.305mm) on Multi-Layer And Track (-18.507mm,23.305mm)(-15.932mm,23.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U2-1(4.177mm,-21.188mm) on Top Layer And Text "C9" (4.14mm,-22.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U3-14(-23.94mm,-6.908mm) on Top Layer And Text "JP1" (-25.324mm,-8.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U3-18(-17.345mm,-7.908mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U3-19(-16.075mm,-7.908mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U3-24(-9.725mm,-7.908mm) on Top Layer And Text "R5" (-10.185mm,-9.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U3-32(-6.94mm,1.982mm) on Top Layer And Text "R13" (-8.171mm,2.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U3-33(-6.94mm,3.252mm) on Top Layer And Text "R13" (-8.171mm,2.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.057mm < 0.1mm) Between Pad U6-1(22.381mm,-6.576mm) on Top Layer And Text "C2" (21.539mm,-8.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.057mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-1(22.381mm,-6.576mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-10(22.381mm,5.334mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-11(22.381mm,6.604mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-12(22.381mm,7.874mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-13(22.381mm,9.144mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-14(22.381mm,10.414mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-15(22.381mm,11.684mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-16(22.381mm,12.954mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-17(22.381mm,14.224mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-18(22.381mm,15.494mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-19(19.001mm,19.494mm) on Top Layer And Track (0.283mm,19.303mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-2(22.381mm,-5.306mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-20(17.731mm,19.494mm) on Top Layer And Track (0.283mm,19.303mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-21(16.461mm,19.494mm) on Top Layer And Track (0.283mm,19.303mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-23(13.921mm,19.494mm) on Top Layer And Track (0.283mm,19.303mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-24(12.651mm,19.494mm) on Top Layer And Track (0.283mm,19.303mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-25(11.381mm,19.494mm) on Top Layer And Track (0.283mm,19.303mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-26(10.111mm,19.494mm) on Top Layer And Track (0.283mm,19.303mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-27(8.841mm,19.494mm) on Top Layer And Track (0.283mm,19.303mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-28(7.571mm,19.494mm) on Top Layer And Track (0.283mm,19.303mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-29(6.301mm,19.494mm) on Top Layer And Track (0.283mm,19.303mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-3(22.381mm,-4.036mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-30(5.031mm,19.494mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-30(5.031mm,19.494mm) on Top Layer And Track (0.283mm,19.303mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-31(3.761mm,19.494mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-31(3.761mm,19.494mm) on Top Layer And Track (0.283mm,19.303mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-32(0.381mm,15.494mm) on Top Layer And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-33(0.381mm,14.224mm) on Top Layer And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-34(0.381mm,12.954mm) on Top Layer And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-35(0.381mm,11.684mm) on Top Layer And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-36(0.381mm,10.414mm) on Top Layer And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-37(0.381mm,9.144mm) on Top Layer And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-4(22.381mm,-2.286mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-40(0.381mm,5.334mm) on Top Layer And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-41(0.381mm,4.064mm) on Top Layer And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-42(0.381mm,2.794mm) on Top Layer And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-43(0.381mm,1.524mm) on Top Layer And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-44(0.381mm,0.254mm) on Top Layer And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-45(0.381mm,-1.016mm) on Top Layer And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-46(0.381mm,-2.286mm) on Top Layer And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-47(0.381mm,-3.556mm) on Top Layer And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-48(0.381mm,-4.826mm) on Top Layer And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-6(22.381mm,0.254mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-7(22.381mm,1.524mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-8(22.381mm,2.794mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.1mm) Between Pad U6-9(22.381mm,4.064mm) on Top Layer And Track (22.283mm,-9.017mm)(22.283mm,19.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :369

Processing Rule : Silk to Silk (Clearance=0.1mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Arc (-10.541mm,-20.828mm) on Top Overlay And Text "R21" (-12.725mm,-21.031mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.034mm < 0.1mm) Between Arc (12.549mm,-13.357mm) on Top Overlay And Text "C1" (10.998mm,-14.605mm) on Top Overlay Silk Text to Silk Clearance [0.034mm]
   Violation between Silk To Silk Clearance Constraint: (0.03mm < 0.1mm) Between Arc (12.549mm,-13.357mm) on Top Overlay And Text "C1" (10.998mm,-14.605mm) on Top Overlay Silk Text to Silk Clearance [0.03mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Arc (26.78mm,7.79mm) on Top Overlay And Text "R28" (24.359mm,7.823mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C1" (10.998mm,-14.605mm) on Top Overlay And Track (8.509mm,-13.664mm)(13.589mm,-13.664mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C1" (10.998mm,-14.605mm) on Top Overlay And Track (9.144mm,-13.664mm)(13.208mm,-13.664mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.073mm < 0.1mm) Between Text "C10" (0.914mm,-9.017mm) on Top Overlay And Text "C11" (-1.372mm,-9.017mm) on Top Overlay Silk Text to Silk Clearance [0.073mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C10" (0.914mm,-9.017mm) on Top Overlay And Text "R3" (3.277mm,-9.068mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C10" (0.914mm,-9.017mm) on Top Overlay And Track (0.283mm,-9.017mm)(22.283mm,-9.017mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C10" (0.914mm,-9.017mm) on Top Overlay And Track (2.166mm,-8.311mm)(18.811mm,-8.311mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C10" (0.914mm,-9.017mm) on Top Overlay And Track (2.166mm,-8.311mm)(2.166mm,17.709mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C11" (-1.372mm,-9.017mm) on Top Overlay And Text "C12" (-3.658mm,-9.017mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.003mm < 0.1mm) Between Text "C11" (-1.372mm,-9.017mm) on Top Overlay And Track (0.283mm,-9.017mm)(0.283mm,19.303mm) on Top Overlay Silk Text to Silk Clearance [0.003mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C11" (-1.372mm,-9.017mm) on Top Overlay And Track (0.283mm,-9.017mm)(22.283mm,-9.017mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C12" (-3.658mm,-9.017mm) on Top Overlay And Text "R27" (-5.867mm,-9.093mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C14" (-26.391mm,-11.989mm) on Top Overlay And Track (-25.248mm,-12.065mm)(-15.088mm,-12.065mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C15" (-12.675mm,25.933mm) on Top Overlay And Track (-10.795mm,25.832mm)(-10.795mm,27.534mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C15" (-12.675mm,25.933mm) on Top Overlay And Track (-13.005mm,26.035mm)(-12.141mm,26.035mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.021mm < 0.1mm) Between Text "C15" (-12.675mm,25.933mm) on Top Overlay And Track (-14.351mm,25.832mm)(-10.795mm,25.832mm) on Top Overlay Silk Text to Silk Clearance [0.021mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C17" (-8.103mm,-13.132mm) on Top Overlay And Track (-5.817mm,-13.208mm)(-5.817mm,-9.652mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C17" (-8.103mm,-13.132mm) on Top Overlay And Track (-6.248mm,-13.208mm)(-6.248mm,-9.652mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C17" (-8.103mm,-13.132mm) on Top Overlay And Track (-7.95mm,-13.208mm)(-7.95mm,-9.652mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C20" (-6.791mm,-28.225mm) on Top Overlay And Track (-7.747mm,-28.245mm)(-7.747mm,-27.381mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C20" (-6.791mm,-28.225mm) on Top Overlay And Track (-7.95mm,-29.591mm)(-7.95mm,-26.035mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.022mm < 0.1mm) Between Text "C21" (-14.961mm,-21.006mm) on Top Overlay And Text "R21" (-12.725mm,-21.031mm) on Top Overlay Silk Text to Silk Clearance [0.022mm]
   Violation between Silk To Silk Clearance Constraint: (0.037mm < 0.1mm) Between Text "C23" (0.914mm,24.257mm) on Top Overlay And Text "JP5" (3.327mm,24.232mm) on Top Overlay Silk Text to Silk Clearance [0.037mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C23" (0.914mm,24.257mm) on Top Overlay And Track (1.016mm,24.067mm)(1.016mm,25.768mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C23" (0.914mm,24.257mm) on Top Overlay And Track (2.362mm,24.295mm)(3.226mm,24.295mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C5" (14.529mm,-8.941mm) on Top Overlay And Track (0.283mm,-9.017mm)(22.283mm,-9.017mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "C5" (14.529mm,-8.941mm) on Top Overlay And Track (2.166mm,-8.311mm)(18.811mm,-8.311mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "JP1" (-25.324mm,-8.204mm) on Top Overlay And Track (-24.44mm,-8.408mm)(-24.44mm,-7.758mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.083mm < 0.1mm) Between Text "JP5" (3.327mm,24.232mm) on Top Overlay And Track (1.016mm,24.067mm)(4.572mm,24.067mm) on Top Overlay Silk Text to Silk Clearance [0.083mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "JP5" (3.327mm,24.232mm) on Top Overlay And Track (4.572mm,24.067mm)(4.572mm,25.768mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "L1" (15.646mm,-13.64mm) on Top Overlay And Track (14.636mm,-13.625mm)(16.414mm,-13.625mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "L1" (15.646mm,-13.64mm) on Top Overlay And Track (16.414mm,-13.625mm)(16.414mm,-11.96mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "L1" (15.646mm,-13.64mm) on Top Overlay And Track (16.97mm,-13.625mm)(16.97mm,-11.96mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "L1" (15.646mm,-13.64mm) on Top Overlay And Track (16.97mm,-13.625mm)(18.748mm,-13.625mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "Q1" (-14.91mm,-17.678mm) on Top Overlay And Track (-13.376mm,-17.74mm)(-13.376mm,-12.74mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "Q1" (-14.91mm,-17.678mm) on Top Overlay And Track (-15.326mm,-17.74mm)(-13.376mm,-17.74mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "Q2" (-8.509mm,-21.92mm) on Top Overlay And Track (-8.382mm,-22.555mm)(-8.382mm,-20.142mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R1" (5.334mm,-9.093mm) on Top Overlay And Track (0.283mm,-9.017mm)(22.283mm,-9.017mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R1" (5.334mm,-9.093mm) on Top Overlay And Track (2.166mm,-8.311mm)(18.811mm,-8.311mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.037mm < 0.1mm) Between Text "R18" (-17.729mm,-18.644mm) on Top Overlay And Track (-15.326mm,-17.74mm)(-13.376mm,-17.74mm) on Top Overlay Silk Text to Silk Clearance [0.037mm]
   Violation between Silk To Silk Clearance Constraint: (0.037mm < 0.1mm) Between Text "R18" (-17.729mm,-18.644mm) on Top Overlay And Track (-15.326mm,-17.74mm)(-15.326mm,-12.74mm) on Top Overlay Silk Text to Silk Clearance [0.037mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R20" (-14.148mm,-25.603mm) on Top Overlay And Track (-12.649mm,-25.146mm)(-10.947mm,-25.146mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R20" (-14.148mm,-25.603mm) on Top Overlay And Track (-12.649mm,-25.146mm)(-12.649mm,-21.59mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R20" (-14.148mm,-25.603mm) on Top Overlay And Track (-13.081mm,-25.69mm)(-13.081mm,-24.025mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R20" (-14.148mm,-25.603mm) on Top Overlay And Track (-14.859mm,-25.69mm)(-13.081mm,-25.69mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R22" (-8.052mm,-17.882mm) on Top Overlay And Text "R23" (-5.766mm,-17.856mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R22" (-8.052mm,-17.882mm) on Top Overlay And Track (-5.715mm,-17.831mm)(-3.937mm,-17.831mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R22" (-8.052mm,-17.882mm) on Top Overlay And Track (-5.715mm,-17.831mm)(-5.715mm,-16.166mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R22" (-8.052mm,-17.882mm) on Top Overlay And Track (-6.223mm,-17.831mm)(-6.223mm,-16.166mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R22" (-8.052mm,-17.882mm) on Top Overlay And Track (-8.001mm,-17.831mm)(-6.223mm,-17.831mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R22" (-8.052mm,-17.882mm) on Top Overlay And Track (-8.001mm,-17.831mm)(-8.001mm,-16.166mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R24" (-0.025mm,-25.451mm) on Top Overlay And Text "R25" (2.007mm,-25.451mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R29" (0.94mm,28.473mm) on Top Overlay And Track (1.016mm,28.219mm)(1.016mm,29.921mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R29" (0.94mm,28.473mm) on Top Overlay And Track (2.362mm,28.448mm)(3.226mm,28.448mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R30" (0.94mm,26.365mm) on Top Overlay And Track (1.016mm,26.187mm)(1.016mm,27.889mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.1mm) Between Text "R30" (0.94mm,26.365mm) on Top Overlay And Track (1.016mm,26.187mm)(4.572mm,26.187mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R30" (0.94mm,26.365mm) on Top Overlay And Track (2.362mm,26.416mm)(3.226mm,26.416mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R4" (11.405mm,-16.815mm) on Top Overlay And Track (12.903mm,-16.713mm)(13.36mm,-16.713mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R5" (-10.185mm,-9.068mm) on Top Overlay And Track (-8.89mm,-8.408mm)(-6.44mm,-8.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R6" (-8.001mm,-9.068mm) on Top Overlay And Track (-6.44mm,-8.408mm)(-6.44mm,-7.758mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "R6" (-8.001mm,-9.068mm) on Top Overlay And Track (-8.89mm,-8.408mm)(-6.44mm,-8.408mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.007mm < 0.1mm) Between Text "U1" (8.458mm,-8.865mm) on Top Overlay And Track (0.283mm,-9.017mm)(22.283mm,-9.017mm) on Top Overlay Silk Text to Silk Clearance [0.007mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "U1" (8.458mm,-8.865mm) on Top Overlay And Track (2.166mm,-8.311mm)(18.811mm,-8.311mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "U2" (2.819mm,-13.36mm) on Top Overlay And Track (2.794mm,-13.716mm)(2.794mm,-11.303mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "U2" (2.819mm,-13.36mm) on Top Overlay And Track (3.327mm,-13.208mm)(3.327mm,-9.652mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "U2" (2.819mm,-13.36mm) on Top Overlay And Track (3.327mm,-13.208mm)(5.029mm,-13.208mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "U4" (-18.237mm,-11.709mm) on Top Overlay And Track (-17.501mm,-12.04mm)(-17.501mm,-9.525mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.1mm) Between Text "U5" (-3.429mm,-24.74mm) on Top Overlay And Track (-1.778mm,-24.166mm)(-1.778mm,-23.303mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.1mm) Between Text "U5" (-3.429mm,-24.74mm) on Top Overlay And Track (-3.277mm,-25.513mm)(-3.277mm,-21.957mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :72

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01