#introduction to verilog RTL and synthesis

