{
    "module_name": "Core",
    "template_file": "./config_example/piped_cpu/vga_debugger_template.txt",
    "output_dir": "./output/",
    "mem_file": "vga_debugger.mem",
    "dbg_header": "vga_debugger.vh",
    "header_lines": 1,
    "block_prefix": {
        "If": "",
        "Id": "IfId_",
        "Ex": "IdEx_",
        "Ma": "ExMa_",
        "Wb": "MaWb_",
        "CSR": "csr_"
    },
    "block_suffix": {
        "CSR": "_q"
    },
    "len_bits": {
        "Ex": {
            "rd": 5,
            "rs1": 5,
            "rs2": 5,
            "alu_ctrl": 4,
            "cmp_ctrl": 3,
            "evec": 2
        },
        "Ma": {
            "rd": 5,
            "evec": 3
        },
        "Wb": {
            "rd": 5,
            "evec": 4
        }
    },
    "wire_prefix": {
        "*regs": "",
        "Ex": {
            "forward_rs1": "Ex_",
            "forward_rs2": "Ex_"
        }
    },
    "submodule": [
        {
            "name": "RegFile",
            "wires": "*regs"
        },
        {
            "name": "Csr",
            "wires": {
                "CSR": [
                    "mcause", "mepc", "mstatus", "mtval", "mtvec", "mie", "mip"
                ]
            }
        }
    ],
    "wire_group": [
        {
        	"name": "regs",
            "wires": {
                "Id": [
                    "x0", "ra", "sp", "gp", "tp", "t0", "t1", "t2",
                    "s0", "s1", "a0", "a1", "a2", "a3", "a4", "a5",
                    "a6", "a7", "s2", "s3", "s4", "s5", "s6", "s7",
                    "s8", "s9", "s10", "s11", "t3", "t4", "t5", "t6"
                ]
            }
        }
    ]
}