{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574537680878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574537680878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 16:34:40 2019 " "Processing started: Sat Nov 23 16:34:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574537680878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574537680878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574537680878 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574537681187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-banco " "Found design unit 1: final-banco" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574537681682 ""} { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574537681682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574537681682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574537681715 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SALDO_CLIENTE final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"SALDO_CLIENTE\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574537681993 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESULT_SUM final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"RESULT_SUM\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574537681993 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESULT_SUB final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"RESULT_SUB\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574537681993 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S1 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"S1\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574537681993 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S2 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"S2\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574537681994 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S3 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"S3\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574537681994 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S4 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"S4\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574537681994 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S5 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"S5\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574537681994 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S6 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"S6\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574537681994 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S7 final.vhd(46) " "VHDL Process Statement warning at final.vhd(46): inferring latch(es) for signal or variable \"S7\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574537681994 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[0\] final.vhd(46) " "Inferred latch for \"S7\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681996 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[1\] final.vhd(46) " "Inferred latch for \"S7\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681996 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[2\] final.vhd(46) " "Inferred latch for \"S7\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681996 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[3\] final.vhd(46) " "Inferred latch for \"S7\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681996 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[4\] final.vhd(46) " "Inferred latch for \"S7\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681996 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[5\] final.vhd(46) " "Inferred latch for \"S7\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681996 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[6\] final.vhd(46) " "Inferred latch for \"S7\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681996 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S7\[7\] final.vhd(46) " "Inferred latch for \"S7\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681997 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[0\] final.vhd(46) " "Inferred latch for \"S6\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681997 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[1\] final.vhd(46) " "Inferred latch for \"S6\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681997 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[2\] final.vhd(46) " "Inferred latch for \"S6\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681997 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[3\] final.vhd(46) " "Inferred latch for \"S6\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681997 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[4\] final.vhd(46) " "Inferred latch for \"S6\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681997 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[5\] final.vhd(46) " "Inferred latch for \"S6\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681997 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[6\] final.vhd(46) " "Inferred latch for \"S6\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681997 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S6\[7\] final.vhd(46) " "Inferred latch for \"S6\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681997 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[0\] final.vhd(46) " "Inferred latch for \"S5\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681998 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[1\] final.vhd(46) " "Inferred latch for \"S5\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681998 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[2\] final.vhd(46) " "Inferred latch for \"S5\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681998 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[3\] final.vhd(46) " "Inferred latch for \"S5\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681998 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[4\] final.vhd(46) " "Inferred latch for \"S5\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681998 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[5\] final.vhd(46) " "Inferred latch for \"S5\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681998 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[6\] final.vhd(46) " "Inferred latch for \"S5\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681998 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S5\[7\] final.vhd(46) " "Inferred latch for \"S5\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681998 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[0\] final.vhd(46) " "Inferred latch for \"S4\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681998 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[1\] final.vhd(46) " "Inferred latch for \"S4\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681998 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[2\] final.vhd(46) " "Inferred latch for \"S4\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681999 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[3\] final.vhd(46) " "Inferred latch for \"S4\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681999 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[4\] final.vhd(46) " "Inferred latch for \"S4\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681999 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[5\] final.vhd(46) " "Inferred latch for \"S4\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681999 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[6\] final.vhd(46) " "Inferred latch for \"S4\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681999 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S4\[7\] final.vhd(46) " "Inferred latch for \"S4\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537681999 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[0\] final.vhd(46) " "Inferred latch for \"S3\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682000 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[1\] final.vhd(46) " "Inferred latch for \"S3\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682000 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[2\] final.vhd(46) " "Inferred latch for \"S3\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682000 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[3\] final.vhd(46) " "Inferred latch for \"S3\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682000 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[4\] final.vhd(46) " "Inferred latch for \"S3\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682000 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[5\] final.vhd(46) " "Inferred latch for \"S3\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682001 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[6\] final.vhd(46) " "Inferred latch for \"S3\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682001 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S3\[7\] final.vhd(46) " "Inferred latch for \"S3\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682001 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[0\] final.vhd(46) " "Inferred latch for \"S2\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682001 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[1\] final.vhd(46) " "Inferred latch for \"S2\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682001 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[2\] final.vhd(46) " "Inferred latch for \"S2\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682001 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[3\] final.vhd(46) " "Inferred latch for \"S2\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682001 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[4\] final.vhd(46) " "Inferred latch for \"S2\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682002 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[5\] final.vhd(46) " "Inferred latch for \"S2\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682002 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[6\] final.vhd(46) " "Inferred latch for \"S2\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682002 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2\[7\] final.vhd(46) " "Inferred latch for \"S2\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682002 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[0\] final.vhd(46) " "Inferred latch for \"S1\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682002 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[1\] final.vhd(46) " "Inferred latch for \"S1\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682002 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[2\] final.vhd(46) " "Inferred latch for \"S1\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682002 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[3\] final.vhd(46) " "Inferred latch for \"S1\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682002 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[4\] final.vhd(46) " "Inferred latch for \"S1\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682002 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[5\] final.vhd(46) " "Inferred latch for \"S1\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682003 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[6\] final.vhd(46) " "Inferred latch for \"S1\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682003 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[7\] final.vhd(46) " "Inferred latch for \"S1\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682003 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[0\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682003 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[1\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682003 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[2\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682003 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[3\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682003 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[4\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682003 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[5\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682003 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[6\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682003 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUB\[7\] final.vhd(46) " "Inferred latch for \"RESULT_SUB\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682003 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[0\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682004 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[1\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682004 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[2\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682004 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[3\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682004 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[4\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682004 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[5\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682004 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[6\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682004 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT_SUM\[7\] final.vhd(46) " "Inferred latch for \"RESULT_SUM\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682004 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[0\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[0\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682004 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[1\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[1\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682004 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[2\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[2\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682004 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[3\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[3\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682004 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[4\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[4\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682005 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[5\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[5\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682005 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[6\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[6\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682005 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SALDO_CLIENTE\[7\] final.vhd(46) " "Inferred latch for \"SALDO_CLIENTE\[7\]\" at final.vhd(46)" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574537682005 "|final"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[0\] " "Latch S2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682767 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[0\] " "Latch S3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682767 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[0\] " "Latch S1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682767 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[0\] " "Latch S6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682767 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[0\] " "Latch S5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682767 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[0\] " "Latch S4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682768 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[0\] " "Latch S7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682768 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[1\] " "Latch S2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682768 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[1\] " "Latch S3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682768 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[1\] " "Latch S1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682768 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[1\] " "Latch S5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682768 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[1\] " "Latch S6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682768 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[1\] " "Latch S4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682768 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[1\] " "Latch S7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682769 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[2\] " "Latch S2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682769 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[2\] " "Latch S3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682769 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[2\] " "Latch S1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682769 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[2\] " "Latch S6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682769 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[2\] " "Latch S5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682769 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[2\] " "Latch S4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682769 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[2\] " "Latch S7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682769 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[3\] " "Latch S2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682769 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[3\] " "Latch S3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682770 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[3\] " "Latch S1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682770 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[3\] " "Latch S6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682770 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[3\] " "Latch S5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682770 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[3\] " "Latch S4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682770 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[3\] " "Latch S7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682770 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[4\] " "Latch S2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682771 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[4\] " "Latch S3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682771 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[4\] " "Latch S1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682771 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[4\] " "Latch S6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682771 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[4\] " "Latch S5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682771 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[4\] " "Latch S4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682771 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[4\] " "Latch S7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682771 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[5\] " "Latch S2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682771 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[5\] " "Latch S3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682772 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[5\] " "Latch S1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682772 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[5\] " "Latch S5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682772 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[5\] " "Latch S6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682772 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[5\] " "Latch S4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682772 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[5\] " "Latch S7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682772 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[6\] " "Latch S2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682772 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[6\] " "Latch S3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682772 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[6\] " "Latch S1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682773 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[6\] " "Latch S6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682773 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[6\] " "Latch S5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682773 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[6\] " "Latch S4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682773 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[6\] " "Latch S7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682773 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S2\[7\] " "Latch S2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682773 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S3\[7\] " "Latch S3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682774 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S1\[7\] " "Latch S1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682774 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S5\[7\] " "Latch S5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682774 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S6\[7\] " "Latch S6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682774 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S4\[7\] " "Latch S4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682774 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S7\[7\] " "Latch S7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ESTADO_ATUAL.OPC " "Ports D and ENA on the latch are fed by the same signal ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1574537682774 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1574537682774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574537683593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574537683593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574537683828 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574537683828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "186 " "Implemented 186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574537683828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574537683828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574537683872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 16:34:43 2019 " "Processing ended: Sat Nov 23 16:34:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574537683872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574537683872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574537683872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574537683872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574537685011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574537685012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 16:34:44 2019 " "Processing started: Sat Nov 23 16:34:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574537685012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574537685012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574537685012 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574537685147 ""}
{ "Info" "0" "" "Project  = final" {  } {  } 0 0 "Project  = final" 0 0 "Fitter" 0 0 1574537685151 ""}
{ "Info" "0" "" "Revision = final" {  } {  } 0 0 "Revision = final" 0 0 "Fitter" 0 0 1574537685152 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1574537685307 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574537685316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574537685351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574537685351 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574537685857 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574537685891 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574537686651 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574537686651 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574537686651 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574537686682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574537686682 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574537686682 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574537686682 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "80 " "TimeQuest Timing Analyzer is analyzing 80 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1574537687134 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574537687141 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574537687149 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574537687177 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574537687200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ESTADO_ATUAL.FU " "Destination node ESTADO_ATUAL.FU" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTADO_ATUAL.FU } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574537687200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ESTADO_ATUAL.OPD " "Destination node ESTADO_ATUAL.OPD" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTADO_ATUAL.OPD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574537687200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ESTADO_ATUAL.OPC " "Destination node ESTADO_ATUAL.OPC" {  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 21 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ESTADO_ATUAL.OPC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574537687200 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1574537687200 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574537687200 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SALDO_CLIENTE~0  " "Automatically promoted node SALDO_CLIENTE~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574537687201 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 26 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SALDO_CLIENTE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574537687201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector14~0  " "Automatically promoted node Selector14~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574537687201 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 48 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector14~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574537687201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector23~0  " "Automatically promoted node Selector23~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574537687201 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 48 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector23~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574537687201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector2~0  " "Automatically promoted node Selector2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574537687201 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 48 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574537687201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector32~0  " "Automatically promoted node Selector32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574537687201 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 48 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574537687201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector3~0  " "Automatically promoted node Selector3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574537687201 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 48 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574537687201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector41~0  " "Automatically promoted node Selector41~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574537687202 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 48 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector41~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574537687202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector50~0  " "Automatically promoted node Selector50~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574537687202 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 48 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector50~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574537687202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector59~0  " "Automatically promoted node Selector59~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574537687202 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 48 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector59~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574537687202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector6~0  " "Automatically promoted node Selector6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574537687202 ""}  } { { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 48 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574537687202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node RESET (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574537687202 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "final.vhd" "" { Text "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/final.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574537687202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574537687365 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574537687366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574537687366 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574537687366 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574537687368 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574537687370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574537687370 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574537687371 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574537687371 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1574537687371 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574537687371 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESULT\[0\] " "Node \"RESULT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESULT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574537687392 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESULT\[1\] " "Node \"RESULT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESULT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574537687392 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESULT\[2\] " "Node \"RESULT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESULT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574537687392 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESULT\[3\] " "Node \"RESULT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESULT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574537687392 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESULT\[4\] " "Node \"RESULT\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESULT\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574537687392 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESULT\[5\] " "Node \"RESULT\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESULT\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574537687392 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESULT\[6\] " "Node \"RESULT\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESULT\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574537687392 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESULT\[7\] " "Node \"RESULT\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESULT\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574537687392 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1574537687392 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574537687393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574537689533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574537689723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574537689739 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574537690586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574537690586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574537690664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X43_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } { { "loc" "" { Generic "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} 33 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1574537692585 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574537692585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574537693258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1574537693260 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574537693260 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.19 " "Total time spent on timing analysis during the Fitter is 1.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1574537693273 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574537693277 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574537693284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1 0 " "Pin \"B1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574537693284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1 0 " "Pin \"C1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574537693284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D1 0 " "Pin \"D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574537693284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E1 0 " "Pin \"E1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574537693284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F1 0 " "Pin \"F1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574537693284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G1 0 " "Pin \"G1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574537693284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574537693284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B2 0 " "Pin \"B2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574537693284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2 0 " "Pin \"C2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574537693284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D2 0 " "Pin \"D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574537693284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E2 0 " "Pin \"E2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574537693284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F2 0 " "Pin \"F2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574537693284 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G2 0 " "Pin \"G2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574537693284 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1574537693284 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574537693441 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574537693458 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574537693616 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574537693919 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1574537694022 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1574537694025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/output_files/final.fit.smsg " "Generated suppressed messages file D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/output_files/final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574537694162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574537694494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 16:34:54 2019 " "Processing ended: Sat Nov 23 16:34:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574537694494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574537694494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574537694494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574537694494 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574537695562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574537695562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 16:34:55 2019 " "Processing started: Sat Nov 23 16:34:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574537695562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574537695562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574537695562 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574537697169 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574537697254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574537697949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 16:34:57 2019 " "Processing ended: Sat Nov 23 16:34:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574537697949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574537697949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574537697949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574537697949 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574537698662 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574537699243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 16:34:58 2019 " "Processing started: Sat Nov 23 16:34:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574537699244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574537699244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574537699244 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1574537699373 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574537699499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574537699547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574537699547 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "80 " "TimeQuest Timing Analyzer is analyzing 80 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1574537699668 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1574537699691 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574537699691 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ID\[0\] ID\[0\] " "create_clock -period 1.000 -name ID\[0\] ID\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699692 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OP_CODE OP_CODE " "create_clock -period 1.000 -name OP_CODE OP_CODE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699692 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699692 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ESTADO_ATUAL.DI ESTADO_ATUAL.DI " "create_clock -period 1.000 -name ESTADO_ATUAL.DI ESTADO_ATUAL.DI" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699692 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699692 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1574537699695 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1574537699716 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1574537699733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.256 " "Worst-case setup slack is -4.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.256       -31.647 ESTADO_ATUAL.DI  " "   -4.256       -31.647 ESTADO_ATUAL.DI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.953       -57.210 OP_CODE  " "   -3.953       -57.210 OP_CODE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.886       -53.986 ID\[0\]  " "   -1.886       -53.986 ID\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.718        -1.109 CLOCK  " "   -0.718        -1.109 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574537699741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.405 " "Worst-case hold slack is -2.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.405        -2.405 CLOCK  " "   -2.405        -2.405 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.923       -11.226 ID\[0\]  " "   -0.923       -11.226 ID\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.620        -2.534 ESTADO_ATUAL.DI  " "   -0.620        -2.534 ESTADO_ATUAL.DI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.516         0.000 OP_CODE  " "    1.516         0.000 OP_CODE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574537699752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574537699760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574537699767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -6.380 CLOCK  " "   -1.380        -6.380 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 ID\[0\]  " "   -1.380        -1.380 ID\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 OP_CODE  " "   -1.380        -1.380 OP_CODE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ESTADO_ATUAL.DI  " "    0.500         0.000 ESTADO_ATUAL.DI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574537699774 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1574537699943 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1574537699944 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1574537699961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.692 " "Worst-case setup slack is -1.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.692       -12.372 ESTADO_ATUAL.DI  " "   -1.692       -12.372 ESTADO_ATUAL.DI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.361       -17.749 OP_CODE  " "   -1.361       -17.749 OP_CODE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504        -6.459 ID\[0\]  " "   -0.504        -6.459 ID\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302         0.000 CLOCK  " "    0.302         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574537699970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.555 " "Worst-case hold slack is -1.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.555        -2.130 CLOCK  " "   -1.555        -2.130 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598        -9.524 ID\[0\]  " "   -0.598        -9.524 ID\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.542        -3.516 ESTADO_ATUAL.DI  " "   -0.542        -3.516 ESTADO_ATUAL.DI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669         0.000 OP_CODE  " "    0.669         0.000 OP_CODE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537699981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574537699981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574537699990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574537699999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537700012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537700012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -6.380 CLOCK  " "   -1.380        -6.380 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537700012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 ID\[0\]  " "   -1.380        -1.380 ID\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537700012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 OP_CODE  " "   -1.380        -1.380 OP_CODE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537700012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ESTADO_ATUAL.DI  " "    0.500         0.000 ESTADO_ATUAL.DI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1574537700012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1574537700012 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1574537700217 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574537700263 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574537700263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574537700393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 16:35:00 2019 " "Processing ended: Sat Nov 23 16:35:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574537700393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574537700393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574537700393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574537700393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574537701442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574537701442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 16:35:01 2019 " "Processing started: Sat Nov 23 16:35:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574537701442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574537701442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574537701442 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "final.vho\", \"final_fast.vho final_vhd.sdo final_vhd_fast.sdo D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/simulation/modelsim/ simulation " "Generated files \"final.vho\", \"final_fast.vho\", \"final_vhd.sdo\" and \"final_vhd_fast.sdo\" in directory \"D:/Users/matvs/OneDrive/Documentos/GitHub/LSD/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1574537702068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574537702126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 16:35:02 2019 " "Processing ended: Sat Nov 23 16:35:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574537702126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574537702126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574537702126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574537702126 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 144 s " "Quartus II Full Compilation was successful. 0 errors, 144 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574537702736 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574537708403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574537708403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 16:35:08 2019 " "Processing started: Sat Nov 23 16:35:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574537708403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1574537708403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp final -c final --netlist_type=state_machine " "Command: quartus_rpp final -c final --netlist_type=state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1574537708403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4438 " "Peak virtual memory: 4438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574537708528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 16:35:08 2019 " "Processing ended: Sat Nov 23 16:35:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574537708528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574537708528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574537708528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1574537708528 ""}
