<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2024.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>7.337</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>7.337</CP_FINAL>
    <CP_ROUTE>7.337</CP_ROUTE>
    <CP_SYNTH>6.580</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>2.663</SLACK_FINAL>
    <SLACK_ROUTE>2.663</SLACK_ROUTE>
    <SLACK_SYNTH>3.420</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>2.663</WNS_FINAL>
    <WNS_ROUTE>2.663</WNS_ROUTE>
    <WNS_SYNTH>3.420</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>10</DSP>
      <FF>775</FF>
      <LATCH>0</LATCH>
      <LUT>710</LUT>
      <SLICE>290</SLICE>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <SLICE>13300</SLICE>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="array_mult" DISPNAME="inst" RTLNAME="array_mult">
      <SubModules count="25">CTRL_s_axi_U DATA_IN_B_s_axi_U grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387 grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396 grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405 grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414 grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423 grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432 grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441 grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450 grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459 grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378 grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362 in_a_store_data_U in_a_store_keep_U in_a_store_last_U in_a_store_strb_U regslice_both_in_a_V_data_V_U regslice_both_in_a_V_keep_V_U regslice_both_in_a_V_last_V_U regslice_both_in_a_V_strb_V_U regslice_both_result_V_data_V_U regslice_both_result_V_keep_V_U regslice_both_result_V_last_V_U regslice_both_result_V_strb_V_U</SubModules>
      <Resources DSP="10" FF="775" LUT="710"/>
      <LocalResources FF="185" LUT="50"/>
    </RtlModule>
    <RtlModule CELL="inst/CTRL_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="CTRL_s_axi" DISPNAME="CTRL_s_axi_U" RTLNAME="array_mult_CTRL_s_axi">
      <Resources FF="25" LUT="28"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="CTRL" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CTRL_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/DATA_IN_B_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="DATA_IN_B_s_axi" DISPNAME="DATA_IN_B_s_axi_U" RTLNAME="array_mult_DATA_IN_B_s_axi">
      <Resources FF="107" LUT="71"/>
      <LocalResources FF="43" LUT="23"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="DATA_IN_B" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="DATA_IN_B_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387" DEPTH="1" TYPE="function" MODULENAME="array_mult_Pipeline_MULT_ACC_LOOP1" DISPNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387" RTLNAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP1">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U15</SubModules>
      <Resources DSP="1" FF="31" LUT="24"/>
      <LocalResources FF="29" LUT="13"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="array_mult_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="11"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387/mac_muladd_16s_16s_16ns_16_4_1_U15" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_16ns_16_4_1" DISPNAME="mac_muladd_16s_16s_16ns_16_4_1_U15" RTLNAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U15" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U15" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mult_acc_data" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396" DEPTH="1" TYPE="function" MODULENAME="array_mult_Pipeline_MULT_ACC_LOOP2" DISPNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396" RTLNAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP2">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U20</SubModules>
      <Resources DSP="1" FF="31" LUT="45"/>
      <LocalResources FF="29" LUT="30"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="array_mult_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="15"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/mac_muladd_16s_16s_16ns_16_4_1_U20" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_16ns_16_4_1" DISPNAME="mac_muladd_16s_16s_16ns_16_4_1_U20" RTLNAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U20" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U20" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mult_acc_data" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405" DEPTH="1" TYPE="function" MODULENAME="array_mult_Pipeline_MULT_ACC_LOOP3" DISPNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405" RTLNAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP3">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U25</SubModules>
      <Resources DSP="1" FF="31" LUT="45"/>
      <LocalResources FF="29" LUT="29"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="array_mult_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/mac_muladd_16s_16s_16ns_16_4_1_U25" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_16ns_16_4_1" DISPNAME="mac_muladd_16s_16s_16ns_16_4_1_U25" RTLNAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U25" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U25" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mult_acc_data" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414" DEPTH="1" TYPE="function" MODULENAME="array_mult_Pipeline_MULT_ACC_LOOP4" DISPNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414" RTLNAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP4">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U30</SubModules>
      <Resources DSP="1" FF="31" LUT="25"/>
      <LocalResources FF="29" LUT="13"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="array_mult_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414/mac_muladd_16s_16s_16ns_16_4_1_U30" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_16ns_16_4_1" DISPNAME="mac_muladd_16s_16s_16ns_16_4_1_U30" RTLNAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U30" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U30" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mult_acc_data_6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423" DEPTH="1" TYPE="function" MODULENAME="array_mult_Pipeline_MULT_ACC_LOOP5" DISPNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423" RTLNAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP5">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U35</SubModules>
      <Resources DSP="1" FF="31" LUT="45"/>
      <LocalResources FF="29" LUT="33"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="array_mult_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="13"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423/mac_muladd_16s_16s_16ns_16_4_1_U35" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_16ns_16_4_1" DISPNAME="mac_muladd_16s_16s_16ns_16_4_1_U35" RTLNAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U35" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U35" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mult_acc_data_5" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432" DEPTH="1" TYPE="function" MODULENAME="array_mult_Pipeline_MULT_ACC_LOOP6" DISPNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432" RTLNAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP6">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U40</SubModules>
      <Resources DSP="1" FF="33" LUT="34"/>
      <LocalResources FF="31" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="array_mult_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="20"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432/mac_muladd_16s_16s_16ns_16_4_1_U40" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_16ns_16_4_1" DISPNAME="mac_muladd_16s_16s_16ns_16_4_1_U40" RTLNAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U40" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U40" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mult_acc_data_4" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441" DEPTH="1" TYPE="function" MODULENAME="array_mult_Pipeline_MULT_ACC_LOOP7" DISPNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441" RTLNAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP7">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U45</SubModules>
      <Resources DSP="1" FF="33" LUT="35"/>
      <LocalResources FF="31" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="array_mult_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="22"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441/mac_muladd_16s_16s_16ns_16_4_1_U45" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_16ns_16_4_1" DISPNAME="mac_muladd_16s_16s_16ns_16_4_1_U45" RTLNAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U45" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U45" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mult_acc_data_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450" DEPTH="1" TYPE="function" MODULENAME="array_mult_Pipeline_MULT_ACC_LOOP8" DISPNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450" RTLNAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP8">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U50</SubModules>
      <Resources DSP="1" FF="33" LUT="37"/>
      <LocalResources FF="31" LUT="17"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="array_mult_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="20"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450/mac_muladd_16s_16s_16ns_16_4_1_U50" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_16ns_16_4_1" DISPNAME="mac_muladd_16s_16s_16ns_16_4_1_U50" RTLNAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U50" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U50" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mult_acc_data_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459" DEPTH="1" TYPE="function" MODULENAME="array_mult_Pipeline_MULT_ACC_LOOP9" DISPNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459" RTLNAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP9">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U55</SubModules>
      <Resources DSP="1" FF="33" LUT="48"/>
      <LocalResources FF="31" LUT="30"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="array_mult_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="18"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/mac_muladd_16s_16s_16ns_16_4_1_U55" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_16ns_16_4_1" DISPNAME="mac_muladd_16s_16s_16ns_16_4_1_U55" RTLNAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U55" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U55" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mult_acc_data_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378" DEPTH="1" TYPE="function" MODULENAME="array_mult_Pipeline_MULT_ACC_LOOP" DISPNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378" RTLNAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U9</SubModules>
      <Resources DSP="1" FF="31" LUT="30"/>
      <LocalResources FF="29" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="array_mult_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/mac_muladd_16s_16s_16ns_16_4_1_U9" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_16s_16ns_16_4_1" DISPNAME="mac_muladd_16s_16s_16ns_16_4_1_U9" RTLNAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U9" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="MULT_ACC_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U9" SOURCE="../matrix_mult.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mult_acc_data_7" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362" DEPTH="1" TYPE="function" MODULENAME="array_mult_Pipeline_VITIS_LOOP_26_1" DISPNAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362" RTLNAME="array_mult_array_mult_Pipeline_VITIS_LOOP_26_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="7" LUT="21"/>
      <LocalResources FF="5"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="array_mult_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="21"/>
    </RtlModule>
    <RtlModule CELL="inst/in_a_store_data_U" DEPTH="1" TYPE="resource" MODULENAME="in_a_store_data_RAM_AUTO_1R1W" DISPNAME="in_a_store_data_U" RTLNAME="array_mult_in_a_store_data_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="44"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="in_a_store_data_U" SOURCE="../matrix_mult.cpp:23" STORAGESIZE="16 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="in_a_store_data" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/in_a_store_keep_U" DEPTH="1" TYPE="resource" MODULENAME="in_a_store_keep_RAM_AUTO_1R1W" DISPNAME="in_a_store_keep_U" RTLNAME="array_mult_in_a_store_keep_RAM_AUTO_1R1W">
      <Resources FF="2" LUT="5"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="in_a_store_keep_U" SOURCE="../matrix_mult.cpp:23" STORAGESIZE="2 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="in_a_store_keep" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/in_a_store_last_U" DEPTH="1" TYPE="resource" MODULENAME="in_a_store_last_RAM_AUTO_1R1W" DISPNAME="in_a_store_last_U" RTLNAME="array_mult_in_a_store_last_RAM_AUTO_1R1W">
      <Resources FF="1" LUT="6"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="in_a_store_last_U" SOURCE="../matrix_mult.cpp:23" STORAGESIZE="1 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="in_a_store_last" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/in_a_store_strb_U" DEPTH="1" TYPE="resource" MODULENAME="in_a_store_keep_RAM_AUTO_1R1W" DISPNAME="in_a_store_strb_U" RTLNAME="array_mult_in_a_store_keep_RAM_AUTO_1R1W">
      <Resources FF="2" LUT="5"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="in_a_store_strb_U" SOURCE="../matrix_mult.cpp:23" STORAGESIZE="2 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="in_a_store_strb" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_in_a_V_data_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_in_a_V_data_V_U" RTLNAME="array_mult_regslice_both">
      <Resources FF="37" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_in_a_V_keep_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_in_a_V_keep_V_U" RTLNAME="array_mult_regslice_both">
      <Resources FF="7" LUT="8"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_in_a_V_last_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_in_a_V_last_V_U" RTLNAME="array_mult_regslice_both">
      <Resources FF="5" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_in_a_V_strb_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_in_a_V_strb_V_U" RTLNAME="array_mult_regslice_both">
      <Resources FF="7" LUT="8"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_result_V_data_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_result_V_data_V_U" RTLNAME="array_mult_regslice_both">
      <Resources FF="37" LUT="44"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_result_V_keep_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_result_V_keep_V_U" RTLNAME="array_mult_regslice_both">
      <Resources FF="7" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_result_V_last_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_result_V_last_V_U" RTLNAME="array_mult_regslice_both">
      <Resources FF="5" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_result_V_strb_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_result_V_strb_V_U" RTLNAME="array_mult_regslice_both">
      <Resources FF="7" LUT="6"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="7.328" DATAPATH_LOGIC_DELAY="1.657" DATAPATH_NET_DELAY="5.671" ENDPOINT_PIN="in_a_store_data_U/q0_reg[11]/D" LOGIC_LEVELS="6" MAX_FANOUT="32" SLACK="2.663" STARTPOINT_PIN="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg_reg/C">
      <CELL NAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362_ap_start_reg_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult.v" LINE_NUMBER="1119"/>
      <CELL NAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_6__0" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155" MODULE_INSTNAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362" IS_FUNCINST="0"/>
      <CELL NAME="grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_20" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155" MODULE_INSTNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378" IS_FUNCINST="0"/>
      <CELL NAME="grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_6" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155" MODULE_INSTNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396" IS_FUNCINST="0"/>
      <CELL NAME="grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155" MODULE_INSTNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450" IS_FUNCINST="0"/>
      <CELL NAME="in_a_store_data_U/ram_reg_0_15_0_0__22/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <CELL NAME="in_a_store_data_U/q0[11]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <CELL NAME="in_a_store_data_U/q0_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="43" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362 grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378 grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396 grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450 in_a_store_data_U grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.174" DATAPATH_LOGIC_DELAY="1.621" DATAPATH_NET_DELAY="5.553" ENDPOINT_PIN="in_a_store_data_U/q0_reg[13]/D" LOGIC_LEVELS="6" MAX_FANOUT="32" SLACK="2.817" STARTPOINT_PIN="ap_CS_fsm_reg[14]/C">
      <CELL NAME="ap_CS_fsm_reg[14]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult.v" LINE_NUMBER="991"/>
      <CELL NAME="in_a_store_data_U/q0[15]_i_10" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155" MODULE_INSTNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378" IS_FUNCINST="0"/>
      <CELL NAME="grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155" MODULE_INSTNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378" IS_FUNCINST="0"/>
      <CELL NAME="grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155" MODULE_INSTNAME="grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459" IS_FUNCINST="0"/>
      <CELL NAME="in_a_store_data_U/ram_reg_0_15_0_0__26/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <CELL NAME="in_a_store_data_U/q0[13]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <CELL NAME="in_a_store_data_U/q0_reg[13]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="43" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362 grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378 grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396 grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450 in_a_store_data_U grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.096" DATAPATH_LOGIC_DELAY="1.375" DATAPATH_NET_DELAY="5.721" ENDPOINT_PIN="in_a_store_data_U/q0_reg[7]/D" LOGIC_LEVELS="5" MAX_FANOUT="32" SLACK="2.895" STARTPOINT_PIN="ap_CS_fsm_reg[30]/C">
      <CELL NAME="ap_CS_fsm_reg[30]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult.v" LINE_NUMBER="991"/>
      <CELL NAME="in_a_store_data_U/ram_reg_0_15_0_0_i_14" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult.v" LINE_NUMBER="9" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155" MODULE_INSTNAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362" IS_FUNCINST="0"/>
      <CELL NAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155" MODULE_INSTNAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362" IS_FUNCINST="0"/>
      <CELL NAME="in_a_store_data_U/ram_reg_0_15_0_0__13/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <CELL NAME="in_a_store_data_U/q0[7]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <CELL NAME="in_a_store_data_U/q0_reg[7]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="43" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362 grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378 grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396 grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450 in_a_store_data_U grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.989" DATAPATH_LOGIC_DELAY="1.375" DATAPATH_NET_DELAY="5.614" ENDPOINT_PIN="in_a_store_data_U/q0_reg[15]/D" LOGIC_LEVELS="5" MAX_FANOUT="32" SLACK="3.002" STARTPOINT_PIN="ap_CS_fsm_reg[30]/C">
      <CELL NAME="ap_CS_fsm_reg[30]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult.v" LINE_NUMBER="991"/>
      <CELL NAME="in_a_store_data_U/ram_reg_0_15_0_0_i_14" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult.v" LINE_NUMBER="9" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155" MODULE_INSTNAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362" IS_FUNCINST="0"/>
      <CELL NAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155" MODULE_INSTNAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362" IS_FUNCINST="0"/>
      <CELL NAME="in_a_store_data_U/ram_reg_0_15_0_0__29/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <CELL NAME="in_a_store_data_U/q0[15]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <CELL NAME="in_a_store_data_U/q0_reg[15]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="43" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362 grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378 grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396 grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450 in_a_store_data_U grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.944" DATAPATH_LOGIC_DELAY="1.347" DATAPATH_NET_DELAY="5.597" ENDPOINT_PIN="in_a_store_data_U/q0_reg[4]/D" LOGIC_LEVELS="5" MAX_FANOUT="32" SLACK="3.003" STARTPOINT_PIN="ap_CS_fsm_reg[30]/C">
      <CELL NAME="ap_CS_fsm_reg[30]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult.v" LINE_NUMBER="991"/>
      <CELL NAME="in_a_store_data_U/ram_reg_0_15_0_0_i_14" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult.v" LINE_NUMBER="9" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155" MODULE_INSTNAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362" IS_FUNCINST="0"/>
      <CELL NAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_5" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155" MODULE_INSTNAME="grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362" IS_FUNCINST="0"/>
      <CELL NAME="in_a_store_data_U/ram_reg_0_15_0_0__8/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <CELL NAME="in_a_store_data_U/q0[4]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="42" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <CELL NAME="in_a_store_data_U/q0_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="43" MODULE_INSTNAME="in_a_store_data_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362 grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378 grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396 grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450 in_a_store_data_U grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/array_mult_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/array_mult_failfast_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/array_mult_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/array_mult_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/array_mult_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/array_mult_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/array_mult_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Fri Jan 30 11:37:05 +0000 2026"/>
    <item NAME="Version" VALUE="2024.1 (Build 5069499 on May 21 2024)"/>
    <item NAME="Project" VALUE="array_mult"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="auto"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

