Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/bianca/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 200 for port 'd' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 113 differs from formal bit length 200 for port 'q' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'FlagW' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:101]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:60]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd1' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:68]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:166]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/bianca/Documents/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/bianca/Documents/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.flopr(WIDTH=200)
Compiling module xil_defaultlib.flopenr(WIDTH=2)
Compiling module xil_defaultlib.condcheck
Compiling module xil_defaultlib.condlogic
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
