Module(
	[
		Label("main"),
		While(
			Binary(
				Gt(
					Int(32, Signed)), 
				Sym("ecx"), 
				Lit(Int(32, Signed), 0),
			),
			Assign(
				Int(32, Signed), 
				Sym("ecx"),
				Lit(Int(32, Signed), 1)
			)
		),
		Ret(Void, NoExpr)
	]
)
