{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765522350658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765522350662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 01:52:30 2025 " "Processing started: Fri Dec 12 01:52:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765522350662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522350662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522350662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765522350891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765522350891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behavior " "Found design unit 1: ProgramCounter-behavior" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartus/CPUProject/ProgramCounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356569 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "D:/quartus/CPUProject/ProgramCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522356569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticlogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmeticlogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavior " "Found design unit 1: ALU-behavior" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356571 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522356571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavior " "Found design unit 1: ControlUnit-behavior" {  } { { "ControlUnit.vhd" "" { Text "D:/quartus/CPUProject/ControlUnit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356572 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "D:/quartus/CPUProject/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522356572 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MemoryArray.vhd " "Can't analyze file -- file MemoryArray.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1765522356574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_8_by_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_8_by_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_8_by_32-behavior " "Found design unit 1: memory_8_by_32-behavior" {  } { { "memory_8_by_32.vhd" "" { Text "D:/quartus/CPUProject/memory_8_by_32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356575 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_8_by_32 " "Found entity 1: memory_8_by_32" {  } { { "memory_8_by_32.vhd" "" { Text "D:/quartus/CPUProject/memory_8_by_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522356575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "Register.vhd" "" { Text "D:/quartus/CPUProject/Register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356576 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "Register.vhd" "" { Text "D:/quartus/CPUProject/Register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522356576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytosevensegmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarytosevensegmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-logic " "Found design unit 1: sevenseg-logic" {  } { { "BinaryToSevenSegmentDisplay.vhd" "" { Text "D:/quartus/CPUProject/BinaryToSevenSegmentDisplay.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356577 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "BinaryToSevenSegmentDisplay.vhd" "" { Text "D:/quartus/CPUProject/BinaryToSevenSegmentDisplay.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522356577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplecpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simplecpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleCPU-behavior " "Found design unit 1: SimpleCPU-behavior" {  } { { "SimpleCPU.vhd" "" { Text "D:/quartus/CPUProject/SimpleCPU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356579 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleCPU " "Found entity 1: SimpleCPU" {  } { { "SimpleCPU.vhd" "" { Text "D:/quartus/CPUProject/SimpleCPU.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522356579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotoonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twotoonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoToOneMux-behavior " "Found design unit 1: TwoToOneMux-behavior" {  } { { "TwoToOneMux.vhd" "" { Text "D:/quartus/CPUProject/TwoToOneMux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356580 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoToOneMux " "Found entity 1: TwoToOneMux" {  } { { "TwoToOneMux.vhd" "" { Text "D:/quartus/CPUProject/TwoToOneMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765522356580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522356580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimpleCPU " "Elaborating entity \"SimpleCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765522356752 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aToAluB SimpleCPU.vhd(109) " "VHDL Signal Declaration warning at SimpleCPU.vhd(109): used implicit default value for signal \"aToAluB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SimpleCPU.vhd" "" { Text "D:/quartus/CPUProject/SimpleCPU.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765522356788 "|SimpleCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_8_by_32 memory_8_by_32:Map_Memory " "Elaborating entity \"memory_8_by_32\" for hierarchy \"memory_8_by_32:Map_Memory\"" {  } { { "SimpleCPU.vhd" "Map_Memory" { Text "D:/quartus/CPUProject/SimpleCPU.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765522356984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:Map_A " "Elaborating entity \"reg\" for hierarchy \"reg:Map_A\"" {  } { { "SimpleCPU.vhd" "Map_A" { Text "D:/quartus/CPUProject/SimpleCPU.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765522357009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:MAP_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:MAP_ALU\"" {  } { { "SimpleCPU.vhd" "MAP_ALU" { Text "D:/quartus/CPUProject/SimpleCPU.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765522357013 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output ArithmeticLogicUnit.vhd(19) " "VHDL Process Statement warning at ArithmeticLogicUnit.vhd(19): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1765522357014 "|SimpleCPU|ALU:MAP_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] ArithmeticLogicUnit.vhd(19) " "Inferred latch for \"output\[0\]\" at ArithmeticLogicUnit.vhd(19)" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522357014 "|SimpleCPU|ALU:MAP_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] ArithmeticLogicUnit.vhd(19) " "Inferred latch for \"output\[1\]\" at ArithmeticLogicUnit.vhd(19)" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522357014 "|SimpleCPU|ALU:MAP_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] ArithmeticLogicUnit.vhd(19) " "Inferred latch for \"output\[2\]\" at ArithmeticLogicUnit.vhd(19)" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522357014 "|SimpleCPU|ALU:MAP_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] ArithmeticLogicUnit.vhd(19) " "Inferred latch for \"output\[3\]\" at ArithmeticLogicUnit.vhd(19)" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522357014 "|SimpleCPU|ALU:MAP_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] ArithmeticLogicUnit.vhd(19) " "Inferred latch for \"output\[4\]\" at ArithmeticLogicUnit.vhd(19)" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522357014 "|SimpleCPU|ALU:MAP_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] ArithmeticLogicUnit.vhd(19) " "Inferred latch for \"output\[5\]\" at ArithmeticLogicUnit.vhd(19)" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522357014 "|SimpleCPU|ALU:MAP_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] ArithmeticLogicUnit.vhd(19) " "Inferred latch for \"output\[6\]\" at ArithmeticLogicUnit.vhd(19)" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522357014 "|SimpleCPU|ALU:MAP_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] ArithmeticLogicUnit.vhd(19) " "Inferred latch for \"output\[7\]\" at ArithmeticLogicUnit.vhd(19)" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522357014 "|SimpleCPU|ALU:MAP_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:Map_PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:Map_PC\"" {  } { { "SimpleCPU.vhd" "Map_PC" { Text "D:/quartus/CPUProject/SimpleCPU.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765522357057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoToOneMux TwoToOneMux:Map_MAR_Mux " "Elaborating entity \"TwoToOneMux\" for hierarchy \"TwoToOneMux:Map_MAR_Mux\"" {  } { { "SimpleCPU.vhd" "Map_MAR_Mux" { Text "D:/quartus/CPUProject/SimpleCPU.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765522357062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:Map_CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:Map_CU\"" {  } { { "SimpleCPU.vhd" "Map_CU" { Text "D:/quartus/CPUProject/SimpleCPU.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765522357078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MAP_ALU\|output\[0\] " "LATCH primitive \"ALU:MAP_ALU\|output\[0\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1765522358052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MAP_ALU\|output\[1\] " "LATCH primitive \"ALU:MAP_ALU\|output\[1\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1765522358052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MAP_ALU\|output\[2\] " "LATCH primitive \"ALU:MAP_ALU\|output\[2\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1765522358052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MAP_ALU\|output\[3\] " "LATCH primitive \"ALU:MAP_ALU\|output\[3\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1765522358052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MAP_ALU\|output\[4\] " "LATCH primitive \"ALU:MAP_ALU\|output\[4\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1765522358052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MAP_ALU\|output\[5\] " "LATCH primitive \"ALU:MAP_ALU\|output\[5\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1765522358052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MAP_ALU\|output\[6\] " "LATCH primitive \"ALU:MAP_ALU\|output\[6\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1765522358052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:MAP_ALU\|output\[7\] " "LATCH primitive \"ALU:MAP_ALU\|output\[7\]\" is permanently enabled" {  } { { "ArithmeticLogicUnit.vhd" "" { Text "D:/quartus/CPUProject/ArithmeticLogicUnit.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1765522358052 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "memory_8_by_32:Map_Memory\|Z " "RAM logic \"memory_8_by_32:Map_Memory\|Z\" is uninferred because MIF is not supported for the selected family" {  } { { "memory_8_by_32.vhd" "Z" { Text "D:/quartus/CPUProject/memory_8_by_32.vhd" 20 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1765522358100 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765522358100 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765522358770 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765522359480 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765522360252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765522360252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "594 " "Implemented 594 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765522361034 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765522361034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "544 " "Implemented 544 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765522361034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765522361034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765522361051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 01:52:41 2025 " "Processing ended: Fri Dec 12 01:52:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765522361051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765522361051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765522361051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765522361051 ""}
