Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Feb  6 21:01:31 2022
| Host         : binupr-home-nuc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file i2s_tx_top_timing_summary_routed.rpt -pb i2s_tx_top_timing_summary_routed.pb -rpx i2s_tx_top_timing_summary_routed.rpx -warn_on_violation
| Design       : i2s_tx_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                             73          
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (73)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (179)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (73)
-------------------------
 There are 73 register/latch pins with no clock driven by root clock pin: i_i2s_mclk_2_sclk/s_sclk_ratioed_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (179)
--------------------------------------------------
 There are 179 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     75.817        0.000                      0                  199        0.162        0.000                      0                  199        2.000        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_sys_clk             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 40.690}       81.380          12.288          
  clkfbout_clk_wiz_0  {0.000 28.000}       56.000          17.857          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_sys_clk                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       75.817        0.000                      0                  199        0.162        0.000                      0                  199       40.190        0.000                       0                    97  
  clkfbout_clk_wiz_0                                                                                                                                                   44.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_sys_clk
  To Clock:  i_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  i_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  i_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  i_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  i_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  i_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  i_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       75.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.817ns  (required time - arrival time)
  Source:                 i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.993ns (40.715%)  route 2.902ns (59.285%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.675    -0.718    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/Q
                         net (fo=2, routed)           0.823     0.561    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.124     0.685 r  i_i2s_mclk_2_sclk/v_counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.685    i_i2s_mclk_2_sclk/v_counter1_carry_i_4_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.235 r  i_i2s_mclk_2_sclk/v_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.235    i_i2s_mclk_2_sclk/v_counter1_carry_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  i_i2s_mclk_2_sclk/v_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    i_i2s_mclk_2_sclk/v_counter1_carry__0_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  i_i2s_mclk_2_sclk/v_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    i_i2s_mclk_2_sclk/v_counter1_carry__1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  i_i2s_mclk_2_sclk/v_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.577    i_i2s_mclk_2_sclk/v_counter1
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.799 r  i_i2s_mclk_2_sclk/v_counter1_carry__3/O[0]
                         net (fo=2, routed)           0.955     2.753    i_i2s_mclk_2_sclk/v_counter1_carry__3_n_7
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.299     3.052 r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1/O
                         net (fo=32, routed)          1.125     4.177    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1_n_0
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    H16                                               0.000    81.380 r  i_sys_clk (IN)
                         net (fo=0)                   0.000    81.380    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    82.767 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.929    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    76.824 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.423    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.514 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    80.016    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[0]/C
                         clock pessimism              0.647    80.662    
                         clock uncertainty           -0.240    80.423    
    SLICE_X19Y39         FDRE (Setup_fdre_C_R)       -0.429    79.994    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         79.994    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                 75.817    

Slack (MET) :             75.817ns  (required time - arrival time)
  Source:                 i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.993ns (40.715%)  route 2.902ns (59.285%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.675    -0.718    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/Q
                         net (fo=2, routed)           0.823     0.561    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.124     0.685 r  i_i2s_mclk_2_sclk/v_counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.685    i_i2s_mclk_2_sclk/v_counter1_carry_i_4_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.235 r  i_i2s_mclk_2_sclk/v_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.235    i_i2s_mclk_2_sclk/v_counter1_carry_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  i_i2s_mclk_2_sclk/v_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    i_i2s_mclk_2_sclk/v_counter1_carry__0_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  i_i2s_mclk_2_sclk/v_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    i_i2s_mclk_2_sclk/v_counter1_carry__1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  i_i2s_mclk_2_sclk/v_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.577    i_i2s_mclk_2_sclk/v_counter1
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.799 r  i_i2s_mclk_2_sclk/v_counter1_carry__3/O[0]
                         net (fo=2, routed)           0.955     2.753    i_i2s_mclk_2_sclk/v_counter1_carry__3_n_7
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.299     3.052 r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1/O
                         net (fo=32, routed)          1.125     4.177    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1_n_0
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    H16                                               0.000    81.380 r  i_sys_clk (IN)
                         net (fo=0)                   0.000    81.380    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    82.767 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.929    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    76.824 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.423    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.514 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    80.016    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[1]/C
                         clock pessimism              0.647    80.662    
                         clock uncertainty           -0.240    80.423    
    SLICE_X19Y39         FDRE (Setup_fdre_C_R)       -0.429    79.994    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         79.994    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                 75.817    

Slack (MET) :             75.817ns  (required time - arrival time)
  Source:                 i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.993ns (40.715%)  route 2.902ns (59.285%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.675    -0.718    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/Q
                         net (fo=2, routed)           0.823     0.561    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.124     0.685 r  i_i2s_mclk_2_sclk/v_counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.685    i_i2s_mclk_2_sclk/v_counter1_carry_i_4_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.235 r  i_i2s_mclk_2_sclk/v_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.235    i_i2s_mclk_2_sclk/v_counter1_carry_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  i_i2s_mclk_2_sclk/v_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    i_i2s_mclk_2_sclk/v_counter1_carry__0_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  i_i2s_mclk_2_sclk/v_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    i_i2s_mclk_2_sclk/v_counter1_carry__1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  i_i2s_mclk_2_sclk/v_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.577    i_i2s_mclk_2_sclk/v_counter1
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.799 r  i_i2s_mclk_2_sclk/v_counter1_carry__3/O[0]
                         net (fo=2, routed)           0.955     2.753    i_i2s_mclk_2_sclk/v_counter1_carry__3_n_7
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.299     3.052 r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1/O
                         net (fo=32, routed)          1.125     4.177    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1_n_0
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    H16                                               0.000    81.380 r  i_sys_clk (IN)
                         net (fo=0)                   0.000    81.380    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    82.767 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.929    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    76.824 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.423    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.514 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    80.016    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[2]/C
                         clock pessimism              0.647    80.662    
                         clock uncertainty           -0.240    80.423    
    SLICE_X19Y39         FDRE (Setup_fdre_C_R)       -0.429    79.994    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         79.994    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                 75.817    

Slack (MET) :             75.817ns  (required time - arrival time)
  Source:                 i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.993ns (40.715%)  route 2.902ns (59.285%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.675    -0.718    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/Q
                         net (fo=2, routed)           0.823     0.561    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.124     0.685 r  i_i2s_mclk_2_sclk/v_counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.685    i_i2s_mclk_2_sclk/v_counter1_carry_i_4_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.235 r  i_i2s_mclk_2_sclk/v_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.235    i_i2s_mclk_2_sclk/v_counter1_carry_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  i_i2s_mclk_2_sclk/v_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    i_i2s_mclk_2_sclk/v_counter1_carry__0_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  i_i2s_mclk_2_sclk/v_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    i_i2s_mclk_2_sclk/v_counter1_carry__1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  i_i2s_mclk_2_sclk/v_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.577    i_i2s_mclk_2_sclk/v_counter1
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.799 r  i_i2s_mclk_2_sclk/v_counter1_carry__3/O[0]
                         net (fo=2, routed)           0.955     2.753    i_i2s_mclk_2_sclk/v_counter1_carry__3_n_7
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.299     3.052 r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1/O
                         net (fo=32, routed)          1.125     4.177    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1_n_0
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    H16                                               0.000    81.380 r  i_sys_clk (IN)
                         net (fo=0)                   0.000    81.380    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    82.767 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.929    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    76.824 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.423    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.514 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    80.016    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
                         clock pessimism              0.647    80.662    
                         clock uncertainty           -0.240    80.423    
    SLICE_X19Y39         FDRE (Setup_fdre_C_R)       -0.429    79.994    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         79.994    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                 75.817    

Slack (MET) :             76.071ns  (required time - arrival time)
  Source:                 i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.993ns (43.180%)  route 2.623ns (56.820%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.675    -0.718    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/Q
                         net (fo=2, routed)           0.823     0.561    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.124     0.685 r  i_i2s_mclk_2_sclk/v_counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.685    i_i2s_mclk_2_sclk/v_counter1_carry_i_4_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.235 r  i_i2s_mclk_2_sclk/v_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.235    i_i2s_mclk_2_sclk/v_counter1_carry_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  i_i2s_mclk_2_sclk/v_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    i_i2s_mclk_2_sclk/v_counter1_carry__0_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  i_i2s_mclk_2_sclk/v_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    i_i2s_mclk_2_sclk/v_counter1_carry__1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  i_i2s_mclk_2_sclk/v_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.577    i_i2s_mclk_2_sclk/v_counter1
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.799 r  i_i2s_mclk_2_sclk/v_counter1_carry__3/O[0]
                         net (fo=2, routed)           0.955     2.753    i_i2s_mclk_2_sclk/v_counter1_carry__3_n_7
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.299     3.052 r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1/O
                         net (fo=32, routed)          0.845     3.898    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    H16                                               0.000    81.380 r  i_sys_clk (IN)
                         net (fo=0)                   0.000    81.380    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    82.767 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.929    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    76.824 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.423    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.514 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    80.016    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y40         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[4]/C
                         clock pessimism              0.622    80.637    
                         clock uncertainty           -0.240    80.398    
    SLICE_X19Y40         FDRE (Setup_fdre_C_R)       -0.429    79.969    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         79.969    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                 76.071    

Slack (MET) :             76.071ns  (required time - arrival time)
  Source:                 i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.993ns (43.180%)  route 2.623ns (56.820%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.675    -0.718    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/Q
                         net (fo=2, routed)           0.823     0.561    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.124     0.685 r  i_i2s_mclk_2_sclk/v_counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.685    i_i2s_mclk_2_sclk/v_counter1_carry_i_4_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.235 r  i_i2s_mclk_2_sclk/v_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.235    i_i2s_mclk_2_sclk/v_counter1_carry_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  i_i2s_mclk_2_sclk/v_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    i_i2s_mclk_2_sclk/v_counter1_carry__0_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  i_i2s_mclk_2_sclk/v_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    i_i2s_mclk_2_sclk/v_counter1_carry__1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  i_i2s_mclk_2_sclk/v_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.577    i_i2s_mclk_2_sclk/v_counter1
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.799 r  i_i2s_mclk_2_sclk/v_counter1_carry__3/O[0]
                         net (fo=2, routed)           0.955     2.753    i_i2s_mclk_2_sclk/v_counter1_carry__3_n_7
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.299     3.052 r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1/O
                         net (fo=32, routed)          0.845     3.898    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    H16                                               0.000    81.380 r  i_sys_clk (IN)
                         net (fo=0)                   0.000    81.380    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    82.767 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.929    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    76.824 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.423    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.514 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    80.016    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y40         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[5]/C
                         clock pessimism              0.622    80.637    
                         clock uncertainty           -0.240    80.398    
    SLICE_X19Y40         FDRE (Setup_fdre_C_R)       -0.429    79.969    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         79.969    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                 76.071    

Slack (MET) :             76.071ns  (required time - arrival time)
  Source:                 i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.993ns (43.180%)  route 2.623ns (56.820%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.675    -0.718    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/Q
                         net (fo=2, routed)           0.823     0.561    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.124     0.685 r  i_i2s_mclk_2_sclk/v_counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.685    i_i2s_mclk_2_sclk/v_counter1_carry_i_4_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.235 r  i_i2s_mclk_2_sclk/v_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.235    i_i2s_mclk_2_sclk/v_counter1_carry_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  i_i2s_mclk_2_sclk/v_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    i_i2s_mclk_2_sclk/v_counter1_carry__0_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  i_i2s_mclk_2_sclk/v_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    i_i2s_mclk_2_sclk/v_counter1_carry__1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  i_i2s_mclk_2_sclk/v_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.577    i_i2s_mclk_2_sclk/v_counter1
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.799 r  i_i2s_mclk_2_sclk/v_counter1_carry__3/O[0]
                         net (fo=2, routed)           0.955     2.753    i_i2s_mclk_2_sclk/v_counter1_carry__3_n_7
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.299     3.052 r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1/O
                         net (fo=32, routed)          0.845     3.898    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    H16                                               0.000    81.380 r  i_sys_clk (IN)
                         net (fo=0)                   0.000    81.380    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    82.767 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.929    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    76.824 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.423    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.514 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    80.016    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y40         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[6]/C
                         clock pessimism              0.622    80.637    
                         clock uncertainty           -0.240    80.398    
    SLICE_X19Y40         FDRE (Setup_fdre_C_R)       -0.429    79.969    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         79.969    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                 76.071    

Slack (MET) :             76.071ns  (required time - arrival time)
  Source:                 i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.993ns (43.180%)  route 2.623ns (56.820%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 80.016 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.675    -0.718    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/Q
                         net (fo=2, routed)           0.823     0.561    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.124     0.685 r  i_i2s_mclk_2_sclk/v_counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.685    i_i2s_mclk_2_sclk/v_counter1_carry_i_4_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.235 r  i_i2s_mclk_2_sclk/v_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.235    i_i2s_mclk_2_sclk/v_counter1_carry_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  i_i2s_mclk_2_sclk/v_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    i_i2s_mclk_2_sclk/v_counter1_carry__0_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  i_i2s_mclk_2_sclk/v_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    i_i2s_mclk_2_sclk/v_counter1_carry__1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  i_i2s_mclk_2_sclk/v_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.577    i_i2s_mclk_2_sclk/v_counter1
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.799 r  i_i2s_mclk_2_sclk/v_counter1_carry__3/O[0]
                         net (fo=2, routed)           0.955     2.753    i_i2s_mclk_2_sclk/v_counter1_carry__3_n_7
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.299     3.052 r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1/O
                         net (fo=32, routed)          0.845     3.898    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1_n_0
    SLICE_X19Y40         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    H16                                               0.000    81.380 r  i_sys_clk (IN)
                         net (fo=0)                   0.000    81.380    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    82.767 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.929    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    76.824 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.423    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.514 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.501    80.016    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y40         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[7]/C
                         clock pessimism              0.622    80.637    
                         clock uncertainty           -0.240    80.398    
    SLICE_X19Y40         FDRE (Setup_fdre_C_R)       -0.429    79.969    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         79.969    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                 76.071    

Slack (MET) :             76.223ns  (required time - arrival time)
  Source:                 i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.993ns (44.639%)  route 2.472ns (55.361%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.017 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.675    -0.718    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/Q
                         net (fo=2, routed)           0.823     0.561    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.124     0.685 r  i_i2s_mclk_2_sclk/v_counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.685    i_i2s_mclk_2_sclk/v_counter1_carry_i_4_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.235 r  i_i2s_mclk_2_sclk/v_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.235    i_i2s_mclk_2_sclk/v_counter1_carry_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  i_i2s_mclk_2_sclk/v_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    i_i2s_mclk_2_sclk/v_counter1_carry__0_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  i_i2s_mclk_2_sclk/v_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    i_i2s_mclk_2_sclk/v_counter1_carry__1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  i_i2s_mclk_2_sclk/v_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.577    i_i2s_mclk_2_sclk/v_counter1
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.799 r  i_i2s_mclk_2_sclk/v_counter1_carry__3/O[0]
                         net (fo=2, routed)           0.955     2.753    i_i2s_mclk_2_sclk/v_counter1_carry__3_n_7
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.299     3.052 r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1/O
                         net (fo=32, routed)          0.694     3.747    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1_n_0
    SLICE_X19Y41         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    H16                                               0.000    81.380 r  i_sys_clk (IN)
                         net (fo=0)                   0.000    81.380    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    82.767 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.929    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    76.824 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.423    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.514 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.502    80.017    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y41         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[10]/C
                         clock pessimism              0.622    80.638    
                         clock uncertainty           -0.240    80.399    
    SLICE_X19Y41         FDRE (Setup_fdre_C_R)       -0.429    79.970    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         79.970    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                 76.223    

Slack (MET) :             76.223ns  (required time - arrival time)
  Source:                 i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.993ns (44.639%)  route 2.472ns (55.361%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 80.017 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.675    -0.718    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y39         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.262 f  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]/Q
                         net (fo=2, routed)           0.823     0.561    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[3]
    SLICE_X18Y41         LUT2 (Prop_lut2_I1_O)        0.124     0.685 r  i_i2s_mclk_2_sclk/v_counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     0.685    i_i2s_mclk_2_sclk/v_counter1_carry_i_4_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.235 r  i_i2s_mclk_2_sclk/v_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.235    i_i2s_mclk_2_sclk/v_counter1_carry_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.349 r  i_i2s_mclk_2_sclk/v_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    i_i2s_mclk_2_sclk/v_counter1_carry__0_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  i_i2s_mclk_2_sclk/v_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    i_i2s_mclk_2_sclk/v_counter1_carry__1_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  i_i2s_mclk_2_sclk/v_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.577    i_i2s_mclk_2_sclk/v_counter1
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.799 r  i_i2s_mclk_2_sclk/v_counter1_carry__3/O[0]
                         net (fo=2, routed)           0.955     2.753    i_i2s_mclk_2_sclk/v_counter1_carry__3_n_7
    SLICE_X20Y44         LUT2 (Prop_lut2_I0_O)        0.299     3.052 r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1/O
                         net (fo=32, routed)          0.694     3.747    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter[0]_i_1_n_0
    SLICE_X19Y41         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    H16                                               0.000    81.380 r  i_sys_clk (IN)
                         net (fo=0)                   0.000    81.380    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    82.767 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.929    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    76.824 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    78.423    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.514 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          1.502    80.017    i_i2s_mclk_2_sclk/CLK
    SLICE_X19Y41         FDRE                                         r  i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[11]/C
                         clock pessimism              0.622    80.638    
                         clock uncertainty           -0.240    80.399    
    SLICE_X19Y41         FDRE (Setup_fdre_C_R)       -0.429    79.970    i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         79.970    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                 76.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.698%)  route 0.153ns (48.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.567    -0.528    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X6Y42          FDCE                                         r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.153    -0.210    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_sig_1
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.878    -0.719    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.250    -0.468    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.372    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.698%)  route 0.153ns (48.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.567    -0.528    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X6Y42          FDCE                                         r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=2, routed)           0.153    -0.210    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_cooolgate_en_sig_1
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.877    -0.720    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.469    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.373    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 i_i2s_rom_controller/p_i2srom_fsm.v_word_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_rom_controller/s_rom_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.544%)  route 0.133ns (48.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.586    -0.509    i_i2s_rom_controller/CLK
    SLICE_X3Y41          FDRE                                         r  i_i2s_rom_controller/p_i2srom_fsm.v_word_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  i_i2s_rom_controller/p_i2srom_fsm.v_word_count_reg[0]/Q
                         net (fo=5, routed)           0.133    -0.235    i_i2s_rom_controller/p_i2srom_fsm.v_word_count_reg_n_0_[0]
    SLICE_X5Y40          FDRE                                         r  i_i2s_rom_controller/s_rom_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.854    -0.743    i_i2s_rom_controller/CLK
    SLICE_X5Y40          FDRE                                         r  i_i2s_rom_controller/s_rom_addr_reg[0]/C
                         clock pessimism              0.250    -0.493    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.070    -0.423    i_i2s_rom_controller/s_rom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 i_i2s_rom_controller/s_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.151%)  route 0.266ns (61.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.567    -0.528    i_i2s_rom_controller/CLK
    SLICE_X6Y40          FDRE                                         r  i_i2s_rom_controller/s_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  i_i2s_rom_controller/s_rom_addr_reg[4]/Q
                         net (fo=2, routed)           0.266    -0.098    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.877    -0.720    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.469    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.286    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 i_i2s_rom_controller/s_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.013%)  route 0.267ns (61.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.567    -0.528    i_i2s_rom_controller/CLK
    SLICE_X6Y40          FDRE                                         r  i_i2s_rom_controller/s_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  i_i2s_rom_controller/s_rom_addr_reg[4]/Q
                         net (fo=2, routed)           0.267    -0.096    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.878    -0.719    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.250    -0.468    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.285    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i_i2s_rom_controller/p_i2srom_fsm.v_word_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_rom_controller/s_rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.414%)  route 0.150ns (51.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.585    -0.510    i_i2s_rom_controller/CLK
    SLICE_X5Y39          FDRE                                         r  i_i2s_rom_controller/p_i2srom_fsm.v_word_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  i_i2s_rom_controller/p_i2srom_fsm.v_word_count_reg[5]/Q
                         net (fo=4, routed)           0.150    -0.218    i_i2s_rom_controller/p_i2srom_fsm.v_word_count_reg_n_0_[5]
    SLICE_X4Y39          FDRE                                         r  i_i2s_rom_controller/s_rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.853    -0.744    i_i2s_rom_controller/CLK
    SLICE_X4Y39          FDRE                                         r  i_i2s_rom_controller/s_rom_addr_reg[5]/C
                         clock pessimism              0.247    -0.497    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.083    -0.414    i_i2s_rom_controller/s_rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i_i2s_rom_controller/s_rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.064%)  route 0.313ns (68.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.586    -0.509    i_i2s_rom_controller/CLK
    SLICE_X5Y40          FDRE                                         r  i_i2s_rom_controller/s_rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  i_i2s_rom_controller/s_rom_addr_reg[1]/Q
                         net (fo=2, routed)           0.313    -0.055    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.877    -0.720    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.450    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.267    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_i2s_rom_controller/s_rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.050%)  route 0.313ns (68.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.586    -0.509    i_i2s_rom_controller/CLK
    SLICE_X5Y40          FDRE                                         r  i_i2s_rom_controller/s_rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  i_i2s_rom_controller/s_rom_addr_reg[0]/Q
                         net (fo=2, routed)           0.313    -0.055    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.877    -0.720    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.450    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.267    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_i2s_rom_controller/s_rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.944%)  route 0.315ns (69.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.586    -0.509    i_i2s_rom_controller/CLK
    SLICE_X5Y40          FDRE                                         r  i_i2s_rom_controller/s_rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  i_i2s_rom_controller/s_rom_addr_reg[0]/Q
                         net (fo=2, routed)           0.315    -0.053    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.878    -0.719    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.269    -0.449    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.266    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i_i2s_rom_controller/s_rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.996%)  route 0.314ns (69.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.586    -0.509    i_i2s_rom_controller/CLK
    SLICE_X5Y40          FDRE                                         r  i_i2s_rom_controller/s_rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  i_i2s_rom_controller/s_rom_addr_reg[6]/Q
                         net (fo=2, routed)           0.314    -0.054    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_mmcm/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    i_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    i_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  i_mmcm/inst/clkout1_buf/O
                         net (fo=96, routed)          0.877    -0.720    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.450    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.267    i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { i_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X0Y16     i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X0Y16     i_i2s_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y16   i_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X0Y1  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X19Y39     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X19Y41     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X19Y41     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X19Y42     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X19Y42     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X19Y42     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X0Y1  i_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y39     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y39     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y41     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y41     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y41     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y41     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y42     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y42     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y42     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y42     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y39     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y39     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y41     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y41     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y41     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y41     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y42     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y42     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y42     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X19Y42     i_i2s_mclk_2_sclk/p_mclk_2_sclk.v_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { i_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   i_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  i_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  i_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  i_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  i_mmcm/inst/mmcm_adv_inst/CLKFBOUT



