VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN TopModule ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 37195 47915 ) ;
ROW ROW_0 unithd 5520 10880 N DO 56 BY 1 STEP 460 0 ;
ROW ROW_1 unithd 5520 13600 FS DO 56 BY 1 STEP 460 0 ;
ROW ROW_2 unithd 5520 16320 N DO 56 BY 1 STEP 460 0 ;
ROW ROW_3 unithd 5520 19040 FS DO 56 BY 1 STEP 460 0 ;
ROW ROW_4 unithd 5520 21760 N DO 56 BY 1 STEP 460 0 ;
ROW ROW_5 unithd 5520 24480 FS DO 56 BY 1 STEP 460 0 ;
ROW ROW_6 unithd 5520 27200 N DO 56 BY 1 STEP 460 0 ;
ROW ROW_7 unithd 5520 29920 FS DO 56 BY 1 STEP 460 0 ;
ROW ROW_8 unithd 5520 32640 N DO 56 BY 1 STEP 460 0 ;
TRACKS X 230 DO 81 STEP 460 LAYER li1 ;
TRACKS Y 170 DO 141 STEP 340 LAYER li1 ;
TRACKS X 170 DO 109 STEP 340 LAYER met1 ;
TRACKS Y 170 DO 141 STEP 340 LAYER met1 ;
TRACKS X 230 DO 81 STEP 460 LAYER met2 ;
TRACKS Y 230 DO 104 STEP 460 LAYER met2 ;
TRACKS X 340 DO 54 STEP 680 LAYER met3 ;
TRACKS Y 340 DO 70 STEP 680 LAYER met3 ;
TRACKS X 460 DO 40 STEP 920 LAYER met4 ;
TRACKS Y 460 DO 52 STEP 920 LAYER met4 ;
TRACKS X 1700 DO 11 STEP 3400 LAYER met5 ;
TRACKS Y 1700 DO 14 STEP 3400 LAYER met5 ;
COMPONENTS 17 ;
    - _13_ sky130_fd_sc_hd__nand3_2 ;
    - _14_ sky130_fd_sc_hd__or4b_2 ;
    - _15_ sky130_fd_sc_hd__a21o_2 ;
    - _16_ sky130_fd_sc_hd__and3_2 ;
    - _17_ sky130_fd_sc_hd__buf_1 ;
    - _18_ sky130_fd_sc_hd__xnor2_2 ;
    - _19_ sky130_fd_sc_hd__and2b_2 ;
    - _20_ sky130_fd_sc_hd__buf_1 ;
    - _21_ sky130_fd_sc_hd__xor2_2 ;
    - _22_ sky130_fd_sc_hd__inv_2 ;
    - _23_ sky130_fd_sc_hd__inv_2 ;
    - _24_ sky130_fd_sc_hd__inv_2 ;
    - _25_ sky130_fd_sc_hd__inv_2 ;
    - _26_ sky130_fd_sc_hd__dfrtp_2 ;
    - _27_ sky130_fd_sc_hd__dfrtp_2 ;
    - _28_ sky130_fd_sc_hd__dfrtp_2 ;
    - _29_ sky130_fd_sc_hd__dfrtp_2 ;
END COMPONENTS
PINS 6 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL ;
    - count[0] + NET count[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - count[1] + NET count[1] + DIRECTION OUTPUT + USE SIGNAL ;
    - count[2] + NET count[2] + DIRECTION OUTPUT + USE SIGNAL ;
    - count[3] + NET count[3] + DIRECTION OUTPUT + USE SIGNAL ;
    - rst + NET rst + DIRECTION INPUT + USE SIGNAL ;
END PINS
NETS 19 ;
    - _00_ ( _26_ D ) ( _20_ X ) + USE SIGNAL ;
    - _01_ ( _27_ D ) ( _21_ X ) + USE SIGNAL ;
    - _02_ ( _28_ D ) ( _17_ X ) + USE SIGNAL ;
    - _03_ ( _29_ D ) ( _18_ Y ) + USE SIGNAL ;
    - _04_ ( _26_ RESET_B ) ( _22_ Y ) + USE SIGNAL ;
    - _05_ ( _27_ RESET_B ) ( _23_ Y ) + USE SIGNAL ;
    - _06_ ( _28_ RESET_B ) ( _24_ Y ) + USE SIGNAL ;
    - _07_ ( _29_ RESET_B ) ( _25_ Y ) + USE SIGNAL ;
    - _08_ ( _18_ B ) ( _16_ A ) ( _13_ Y ) + USE SIGNAL ;
    - _09_ ( _19_ B ) ( _16_ B ) ( _14_ X ) + USE SIGNAL ;
    - _10_ ( _16_ C ) ( _15_ X ) + USE SIGNAL ;
    - _11_ ( _17_ A ) ( _16_ X ) + USE SIGNAL ;
    - _12_ ( _20_ A ) ( _19_ X ) + USE SIGNAL ;
    - clk ( PIN clk ) ( _29_ CLK ) ( _28_ CLK ) ( _27_ CLK ) ( _26_ CLK ) + USE SIGNAL ;
    - count[0] ( PIN count[0] ) ( _26_ Q ) ( _21_ B ) ( _19_ A_N ) ( _15_ A2 ) ( _14_ B ) ( _13_ B ) + USE SIGNAL ;
    - count[1] ( PIN count[1] ) ( _27_ Q ) ( _21_ A ) ( _15_ A1 ) ( _14_ A ) ( _13_ A ) + USE SIGNAL ;
    - count[2] ( PIN count[2] ) ( _28_ Q ) ( _15_ B1 ) ( _14_ D_N ) ( _13_ C ) + USE SIGNAL ;
    - count[3] ( PIN count[3] ) ( _29_ Q ) ( _18_ A ) ( _14_ C ) + USE SIGNAL ;
    - rst ( PIN rst ) ( _25_ A ) ( _24_ A ) ( _23_ A ) ( _22_ A ) + USE SIGNAL ;
END NETS
END DESIGN
