IPU_SRM_PRI2	,	V_7
vdi_ofs	,	V_209
IPU_DI1_COUNTER_RELEASE	,	V_93
virq	,	V_157
ipu_smfc_exit	,	F_88
ipu_idmac_select_buffer	,	F_37
"clk_get failed with %d"	,	L_47
num_regs	,	V_148
dev	,	V_68
ipu_smfc_init	,	F_64
ipu_probe	,	F_111
V4L2_PIX_FMT_YVU420	,	V_37
irq_desc	,	V_152
__ipu_idmac_reset_current_buffer	,	F_19
ic_ofs	,	V_130
ARRAY_SIZE	,	F_27
IDMAC_WM_EN	,	F_52
ipu_platform_reg	,	V_165
"vdi:      0x%08lx\n"	,	L_45
cm_reg	,	V_4
V4L2_PIX_FMT_YUV422P	,	V_38
ipu_idmac_disable_channel	,	F_50
ipu	,	V_2
tpm_ofs	,	V_131
devtype	,	V_121
irq_sync	,	V_194
domain	,	V_151
unused	,	V_160
of_node	,	V_181
idma_mask	,	F_20
DRM_FORMAT_UYVY	,	V_24
irq_mask	,	V_189
EBUSY	,	V_73
"IPU_INT_CTRL(%d) = \t%08X\n"	,	L_30
ipu_set_ic_src_mux	,	F_55
DRM_FORMAT_RGBA8888	,	V_20
IPU_CHA_DB_MODE_SEL	,	F_24
dc_tmpl_ofs	,	V_139
ipu_map_irq	,	F_84
ipu_idmac_clear_buffer	,	F_38
chip	,	V_156
irq_gc_ack_set_bit	,	V_188
i	,	V_83
irq	,	V_101
ct	,	V_179
jiffies	,	V_99
ipu_irq_init	,	F_99
platform_device	,	V_112
ipu_client_id	,	V_163
irq_linear_revmap	,	F_76
ipu_irq_handler	,	F_78
ipu_rotate_mode	,	V_53
ipu_irq_exit	,	F_106
ack	,	V_193
ipu_cpmem_init	,	F_57
dev_dbg	,	F_14
ipu_ic_init	,	F_59
ipu_drm_fourcc_to_colorspace	,	F_6
device_for_each_child	,	F_93
reg	,	V_78
ipu_idmac_wait_busy	,	F_43
irq_type	,	V_159
"cpmem"	,	L_2
ipu_ic_exit	,	F_69
ret	,	V_118
res	,	V_167
chnum	,	V_85
platform_device_unregister	,	F_91
spin_unlock_irqrestore	,	F_25
IPU_CM_IC_REG_OFS	,	V_208
ipu_cpmem_exit	,	F_71
platform_get_resource	,	F_114
irq_get_chip	,	F_80
IPU_CONF_CSI0_EN	,	V_125
chained_irq_exit	,	F_82
irq_alloc_domain_generic_chips	,	F_101
chno	,	V_75
ipu_module_disable	,	F_31
ipu_degrees_to_rot_mode	,	F_11
timeout	,	V_98
IDMAC_BAND_EN	,	F_110
"dc_template"	,	L_8
end	,	V_171
gc	,	V_177
err_ic	,	V_132
IPU_FS_PROC_FLOW1	,	V_197
BIT	,	F_48
IPU_FS_PROC_FLOW2	,	V_198
IPU_FS_PROC_FLOW3	,	V_199
ipu_mbus_code_to_colorspace	,	F_9
int_reg	,	V_154
ipu_rot_mode_to_degrees	,	F_12
hf	,	V_60
ipu_wait_interrupt	,	F_47
ENOMEM	,	V_211
IPU_CONF_CSI0_DATA_SOURCE	,	V_108
channel	,	V_67
ipu_idmac_write	,	F_29
bit	,	V_150
irq_dispose_mapping	,	F_107
V4L2_PIX_FMT_RGB565	,	V_49
lock	,	V_79
IPU_INT_CTRL	,	F_74
"IPU_FS_PROC_FLOW3 = \t0x%08X\n"	,	L_28
id	,	V_161
to_platform_device	,	F_90
V4L2_PIX_FMT_NV61	,	V_44
idmac_reg	,	V_210
platform_device_register_data	,	F_96
clk	,	V_115
IPU_INT_STAT	,	F_49
ipu_err_irq_handler	,	F_83
ipu_pixelformat_to_colorspace	,	F_7
ipu_srm_dp_sync_update	,	F_5
"irq_sync: %d irq_err: %d\n"	,	L_31
ipu_di_init	,	F_60
ipu_stride_to_bytes	,	F_10
"srm:      0x%08lx\n"	,	L_40
IPU_CONF	,	V_94
hflip	,	V_56
status	,	V_149
"dmfc"	,	L_9
"csi1"	,	L_4
ipu_color_space	,	V_8
IPU_CHA_BUF0_RDY	,	F_34
ipu_idmac_buffer_is_ready	,	F_33
platform_device_register_resndata	,	F_95
ipu_cm_write	,	F_3
IPU_CONF_CSI1_EN	,	V_128
"csi0"	,	L_3
ipu_base	,	V_114
err_smfc	,	V_146
reg_offset	,	V_168
ipu_idmac_set_double_buffer	,	F_22
IPU_CONF_CSI_SEL	,	V_111
DRM_FORMAT_BGR888	,	V_13
DRM_FORMAT_RGBX8888	,	V_16
drm_fourcc	,	V_9
err_cpmem	,	V_123
ipu_type	,	V_206
IPUV3_COLORSPACE_RGB	,	V_22
IPUV3_COLORSPACE_YUV	,	V_33
mode	,	V_54
pdev	,	V_113
IPU_CONF_DI1_EN	,	V_92
u32	,	T_1
"IDMAC_CONF = \t0x%08X\n"	,	L_17
V4L2_PIX_FMT_NV21	,	V_42
ipu_idmac_channel_busy	,	F_41
ipu_idmac_put	,	F_18
"dp"	,	L_10
DRM_FORMAT_RGB565	,	V_10
ms	,	V_97
platform_remove_devices_fn	,	F_89
ipu_channel_irq	,	V_158
ipu_pixelformat_is_planar	,	F_8
"init %s failed with %d\n"	,	L_12
unit	,	V_117
IDMAC_CONF	,	V_196
spin_lock_irqsave	,	F_23
V4L2_PIX_FMT_NV16	,	V_43
"adding client devices failed with %d\n"	,	L_50
V4L2_PIX_FMT_NV12	,	V_41
ipu_clk	,	V_116
DRM_FORMAT_ABGR8888	,	V_19
platform_set_drvdata	,	F_120
devm_kzalloc	,	F_115
channel_lock	,	V_71
platform_get_drvdata	,	F_126
ipu_idmac_enable_watermark	,	F_51
irq_chip_type	,	V_178
"dc:       0x%08lx\n"	,	L_42
ipu_di_exit	,	F_68
IPU_ROTATE_90_RIGHT	,	V_62
busy	,	V_72
reg_base	,	V_185
ipu_soc	,	V_1
ipu_dp_exit	,	F_65
irq_chip	,	V_155
"IPU_CHA_DB_MODE_SEL1 = \t0x%08X\n"	,	L_25
IPU_NUM_IRQS	,	V_180
writel	,	F_4
failed_submodules_init	,	V_215
ipu_dp_init	,	F_63
IPUV3_COLORSPACE_UNKNOWN	,	V_34
"IPU_CHA_DB_MODE_SEL0 = \t0x%08X\n"	,	L_24
ipu_idmac_lock_enable	,	F_26
ipuv3_channel	,	V_65
IPU_CHA_CUR_BUF	,	F_21
irq_desc_get_handler_data	,	F_79
IS_ERR	,	F_97
ipu_remove	,	F_125
irq_set_chained_handler	,	F_104
spin_lock_init	,	F_116
shift	,	V_86
of_match_device	,	F_112
"disp0:    0x%08lx\n"	,	L_38
IDMAC_CHA_EN	,	F_40
IPU_CM_SMFC_REG_OFS	,	V_145
DRM_FORMAT_NV21	,	V_30
"ic:      0x%08lx\n"	,	L_37
ipu_submodules_init	,	F_56
buf_num	,	V_95
IPU_CONF_DI0_EN	,	V_90
DRM_FORMAT_BGRX8888	,	V_17
DRM_FORMAT_RGB888	,	V_12
GFP_KERNEL	,	V_205
device	,	V_119
"cpmem:    0x%08lx\n"	,	L_34
pdata	,	V_174
ipu_dump	,	F_108
regval	,	V_82
ipu_memory_reset	,	F_53
mutex_init	,	F_117
handle_level_irq	,	V_183
mutex_unlock	,	F_17
csi_id	,	V_105
irq_err	,	V_195
"di0"	,	L_6
IRQF_VALID	,	V_184
irq_generic_chip_ops	,	V_182
IPU_CM_IDMAC_REG_OFS	,	V_207
irq_gc_mask_set_bit	,	V_192
pixelformat	,	V_35
IPU_ROTATE_NONE	,	V_61
ipu_idmac_get	,	F_13
regs	,	V_147
IDMAC_CHA_PRI	,	F_109
V4L2_PIX_FMT_BGR24	,	V_48
ipu_csi_exit	,	F_70
V4L2_PIX_FMT_BGR32	,	V_46
"di1"	,	L_7
mutex_lock	,	F_16
irq_domain_remove	,	F_102
IPU_CHA_BUF2_RDY	,	F_36
ipu_csi_init	,	F_58
ERR_PTR	,	F_15
"disp1:    0x%08lx\n"	,	L_39
IPU_ROTATE_180	,	V_63
"dmfc:     0x%08lx\n"	,	L_44
pixel_stride	,	V_51
irq_gc_mask_clr_bit	,	V_190
cpmem_ofs	,	V_122
lock_flags	,	V_88
IDMAC_CHA_BUSY	,	F_42
platform_get_irq	,	F_113
DRM_FORMAT_BGRA8888	,	V_21
irq_domain_add_linear	,	F_100
"IDMAC_CHA_EN2 = \t0x%08X\n"	,	L_19
vf	,	V_59
IPU_DISP_GEN	,	V_89
"IPU_FS_PROC_FLOW2 = \t0x%08X\n"	,	L_27
ETIMEDOUT	,	V_100
bursts	,	V_81
ipu_idmac_enable_channel	,	F_39
name	,	V_173
DRM_FORMAT_YVU420	,	V_26
generic_handle_irq	,	F_77
DRM_FORMAT_YVU422	,	V_28
IPU_CONF_IC_INPUT	,	V_110
desc	,	V_153
IPU_CHA_BUF1_RDY	,	F_35
"bus"	,	L_46
"failed to reset: %d\n"	,	L_49
"IPU_FS_PROC_FLOW1 = \t0x%08X\n"	,	L_26
dev_err	,	F_72
of_id	,	V_202
V4L2_PIX_FMT_YUYV	,	V_40
"IDMAC_BAND_EN2 = \t0x%08X\n"	,	L_23
DRM_FORMAT_NV16	,	V_31
of_device_id	,	V_201
DRM_FORMAT_NV12	,	V_29
mask	,	V_87
ipu_idmac_read	,	F_28
"%s %d\n"	,	L_1
devm_clk_get	,	F_119
IPU_DI0_COUNTER_RELEASE	,	V_91
start	,	V_170
irq_unmask	,	V_191
out_failed_irq	,	V_212
clk_disable_unprepare	,	F_124
"IPU_CONF = \t0x%08X\n"	,	L_16
DRM_FORMAT_BGR565	,	V_11
"tpm:      0x%08lx\n"	,	L_41
"IDMAC_BAND_EN1 = \t0x%08X\n"	,	L_22
"ic"	,	L_5
"IPU"	,	L_14
DRM_FORMAT_XRGB8888	,	V_14
failed_add_clients	,	V_216
ipu_cm_read	,	F_1
"smfc"	,	L_11
IPU_CONF_CSI1_DATA_SOURCE	,	V_107
r90	,	V_58
dev_info	,	F_123
ipu_dmfc_exit	,	F_66
V4L2_PIX_FMT_RGB24	,	V_47
idmac_lock_en_info	,	V_84
mipi_csi2	,	V_106
"%s probed\n"	,	L_51
degrees	,	V_55
V4L2_PIX_FMT_RGB32	,	V_45
enable	,	V_102
val	,	V_6
device_reset	,	F_122
V4L2_PIX_FMT_UYVY	,	V_39
num_bursts	,	V_80
IPU_MCU_T_DEFAULT	,	V_214
"IDMAC_CHA_PRI1 = \t0x%08X\n"	,	L_20
"failed to add irq domain\n"	,	L_13
__func__	,	V_69
ipu_dmfc_init	,	F_62
DRM_FORMAT_ARGB8888	,	V_18
PAGE_SIZE	,	V_172
ipu_set_csi_src_mux	,	F_54
cm_ofs	,	V_137
chained_irq_enter	,	F_81
ipu_idmac_get_current_buffer	,	F_32
"idmac:    0x%08lx\n"	,	L_33
ENODEV	,	V_70
ipu_add_client_devices	,	F_94
"cm_reg:   0x%08lx\n"	,	L_32
"IDMAC_CHA_EN1 = \t0x%08X\n"	,	L_18
flags	,	V_77
err_dc	,	V_140
vflip	,	V_57
out	,	V_74
doublebuffer	,	V_76
for_each_set_bit	,	F_75
platform_device_unregister_children	,	F_92
ipu_irq_handle	,	F_73
"csi1:    0x%08lx\n"	,	L_36
time_after	,	F_45
clk_prepare_enable	,	F_121
ETIME	,	V_104
irq_ack	,	V_187
ipu_idmac_channel_irq	,	F_86
DRM_FORMAT_YUYV	,	V_23
EINVAL	,	V_52
err_dp	,	V_144
out_failed_reset	,	V_213
DRM_FORMAT_XBGR8888	,	V_15
ipu_client_id_mutex	,	V_162
vdi	,	V_109
ipu_devtype	,	V_120
"IPU_FS_DISP_FLOW1 = \t0x%08X\n"	,	L_29
err_csi_1	,	V_129
err_csi_0	,	V_126
data	,	V_204
num	,	V_66
IPU_CM_DC_REG_OFS	,	V_138
imx_ipu_dt_ids	,	V_203
DRM_FORMAT_YUV422	,	V_27
DRM_FORMAT_YUV420	,	V_25
srm_ofs	,	V_143
disp1_ofs	,	V_135
mbus_code	,	V_50
"ic:       0x%08lx\n"	,	L_43
"IDMAC_CHA_PRI2 = \t0x%08X\n"	,	L_21
IPU_ROTATE_90_LEFT	,	V_64
csi1_ofs	,	V_127
client_reg	,	V_164
IPU_MEM_RST	,	V_103
offset	,	V_3
resource	,	V_166
"failed to alloc generic irq chips\n"	,	L_15
DRM_FORMAT_NV61	,	V_32
irq_create_mapping	,	F_85
irq_get_domain_generic_chip	,	F_103
IPU_FS_DISP_FLOW1	,	V_200
PTR_ERR	,	F_98
"clk_prepare_enable failed: %d\n"	,	L_48
ipu_dc_init	,	F_61
"csi0:    0x%08lx\n"	,	L_35
ipu_dc_exit	,	F_67
chip_types	,	V_186
ipu_submodules_exit	,	F_87
IPU_CM_DMFC_REG_OFS	,	V_141
msecs_to_jiffies	,	F_44
irq_chip_generic	,	V_176
IPU_GPR	,	V_96
IORESOURCE_MEM	,	V_169
value	,	V_5
err_di_1	,	V_136
err_register	,	V_175
err_di_0	,	V_134
ipu_module_enable	,	F_30
readl	,	F_2
V4L2_PIX_FMT_YUV420	,	V_36
devm_ioremap	,	F_118
csi0_ofs	,	V_124
err_dmfc	,	V_142
disp0_ofs	,	V_133
irq_set_handler_data	,	F_105
cpu_relax	,	F_46
