

================================================================
== Vivado HLS Report for 'execute_entry206'
================================================================
* Date:           Thu Jan  9 23:44:26 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.00|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      1|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      7|
|Register         |        -|      -|       3|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       3|      8|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_condition_88  |    or    |      0|  0|   1|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   1|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |real_start                            |   1|          2|    1|          2|
    |simConfig_BLOCK_NUMBERS_V_out_blk_n   |   1|          2|    1|          2|
    |simConfig_rowBegin_V_out_blk_n        |   1|          2|    1|          2|
    |simConfig_rowEnd_V_out_blk_n          |   1|          2|    1|          2|
    |simConfig_rowsToSimulate_V_out_blk_n  |   1|          2|    1|          2|
    |size_out1_blk_n                       |   1|          2|    1|          2|
    |size_out_blk_n                        |   1|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |   7|         14|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |  in |    1| ap_ctrl_hs |        execute.entry206        | return value |
|ap_rst                                 |  in |    1| ap_ctrl_hs |        execute.entry206        | return value |
|ap_start                               |  in |    1| ap_ctrl_hs |        execute.entry206        | return value |
|start_full_n                           |  in |    1| ap_ctrl_hs |        execute.entry206        | return value |
|ap_done                                | out |    1| ap_ctrl_hs |        execute.entry206        | return value |
|ap_continue                            |  in |    1| ap_ctrl_hs |        execute.entry206        | return value |
|ap_idle                                | out |    1| ap_ctrl_hs |        execute.entry206        | return value |
|ap_ready                               | out |    1| ap_ctrl_hs |        execute.entry206        | return value |
|start_out                              | out |    1| ap_ctrl_hs |        execute.entry206        | return value |
|start_write                            | out |    1| ap_ctrl_hs |        execute.entry206        | return value |
|p_read                                 |  in |   27|   ap_none  |             p_read             |    scalar    |
|p_read1                                |  in |   27|   ap_none  |             p_read1            |    scalar    |
|p_read2                                |  in |   27|   ap_none  |             p_read2            |    scalar    |
|p_read3                                |  in |   27|   ap_none  |             p_read3            |    scalar    |
|size                                   |  in |   32|   ap_none  |              size              |    scalar    |
|simConfig_rowBegin_V_out_din           | out |   27|   ap_fifo  |    simConfig_rowBegin_V_out    |    pointer   |
|simConfig_rowBegin_V_out_full_n        |  in |    1|   ap_fifo  |    simConfig_rowBegin_V_out    |    pointer   |
|simConfig_rowBegin_V_out_write         | out |    1|   ap_fifo  |    simConfig_rowBegin_V_out    |    pointer   |
|simConfig_rowEnd_V_out_din             | out |   27|   ap_fifo  |     simConfig_rowEnd_V_out     |    pointer   |
|simConfig_rowEnd_V_out_full_n          |  in |    1|   ap_fifo  |     simConfig_rowEnd_V_out     |    pointer   |
|simConfig_rowEnd_V_out_write           | out |    1|   ap_fifo  |     simConfig_rowEnd_V_out     |    pointer   |
|simConfig_rowsToSimulate_V_out_din     | out |   27|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_full_n  |  in |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_write   | out |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_din      | out |   27|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_full_n   |  in |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_write    | out |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|size_out_din                           | out |   32|   ap_fifo  |            size_out            |    pointer   |
|size_out_full_n                        |  in |    1|   ap_fifo  |            size_out            |    pointer   |
|size_out_write                         | out |    1|   ap_fifo  |            size_out            |    pointer   |
|size_out1_din                          | out |   32|   ap_fifo  |            size_out1           |    pointer   |
|size_out1_full_n                       |  in |    1|   ap_fifo  |            size_out1           |    pointer   |
|size_out1_write                        | out |    1|   ap_fifo  |            size_out1           |    pointer   |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

