# D-flip flop design using verilog and verification using Systemverilog

## Design
![Design](src/dff_synth_design.png)

## Waveforms
![Wavefomrm](src/Waveforms.png)
