

================================================================
== Vivado HLS Report for 'add'
================================================================
* Date:           Fri Jan 18 16:51:15 2019

* Version:        2017.4.op (Build 2193837 on Tue Apr 10 18:25:10 MDT 2018)
* Project:        add
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-3-e-es1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    5|    5| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|      149|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        -|        -|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|      201|    -|
|Register         |        -|      -|       39|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      0|       39|      350|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|      0|    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_257_p2              |     +    |      0|  0|   7|           4|           4|
    |out_V                      |     +    |      0|  0|   7|           4|           4|
    |tmp10_fu_320_p2            |     +    |      0|  0|   7|           4|           4|
    |tmp11_fu_298_p2            |     +    |      0|  0|  12|           4|           4|
    |tmp12_fu_310_p2            |     +    |      0|  0|   7|           4|           4|
    |tmp13_fu_304_p2            |     +    |      0|  0|   7|           4|           4|
    |tmp14_fu_342_p2            |     +    |      0|  0|   7|           4|           4|
    |tmp15_fu_324_p2            |     +    |      0|  0|   7|           4|           4|
    |tmp16_fu_336_p2            |     +    |      0|  0|   7|           4|           4|
    |tmp17_fu_330_p2            |     +    |      0|  0|   7|           4|           4|
    |tmp1_fu_274_p2             |     +    |      0|  0|   7|           4|           4|
    |tmp3_fu_269_p2             |     +    |      0|  0|   7|           4|           4|
    |tmp4_fu_263_p2             |     +    |      0|  0|   7|           4|           4|
    |tmp5_fu_292_p2             |     +    |      0|  0|   7|           4|           4|
    |tmp7_fu_286_p2             |     +    |      0|  0|   7|           4|           4|
    |tmp8_fu_280_p2             |     +    |      0|  0|   7|           4|           4|
    |tmp9_fu_348_p2             |     +    |      0|  0|   7|           4|           4|
    |tmp_fu_316_p2              |     +    |      0|  0|   7|           4|           4|
    |ap_block_pp0_stage0_01001  |    and   |      0|  0|   9|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   9|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 149|          74|          75|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_V_address0             |  33|          6|    4|         24|
    |a_V_address1             |  33|          6|    4|         24|
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |b_V_address0             |  33|          6|    4|         24|
    |b_V_address1             |  33|          6|    4|         24|
    |reg_243                  |   9|          2|    4|          8|
    |reg_248                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 201|         38|   27|        122|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |b_V_load_1_reg_381           |  4|   0|    4|          0|
    |reg_243                      |  4|   0|    4|          0|
    |reg_248                      |  4|   0|    4|          0|
    |reg_253                      |  4|   0|    4|          0|
    |tmp11_reg_456                |  4|   0|    4|          0|
    |tmp12_reg_481                |  4|   0|    4|          0|
    |tmp1_reg_426                 |  4|   0|    4|          0|
    |tmp5_reg_451                 |  4|   0|    4|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 39|   0|   39|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      add     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      add     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      add     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      add     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      add     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      add     | return value |
|a_V_address0  | out |    4|  ap_memory |      a_V     |     array    |
|a_V_ce0       | out |    1|  ap_memory |      a_V     |     array    |
|a_V_q0        |  in |    4|  ap_memory |      a_V     |     array    |
|a_V_address1  | out |    4|  ap_memory |      a_V     |     array    |
|a_V_ce1       | out |    1|  ap_memory |      a_V     |     array    |
|a_V_q1        |  in |    4|  ap_memory |      a_V     |     array    |
|b_V_address0  | out |    4|  ap_memory |      b_V     |     array    |
|b_V_ce0       | out |    1|  ap_memory |      b_V     |     array    |
|b_V_q0        |  in |    4|  ap_memory |      b_V     |     array    |
|b_V_address1  | out |    4|  ap_memory |      b_V     |     array    |
|b_V_ce1       | out |    1|  ap_memory |      b_V     |     array    |
|b_V_q1        |  in |    4|  ap_memory |      b_V     |     array    |
|out_V         | out |    4|   ap_vld   |     out_V    |    pointer   |
|out_V_ap_vld  | out |    1|   ap_vld   |     out_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

