ARM GAS  /tmp/ccQcYkSv.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"usart.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/usart.c"
  20              		.section	.text.MX_UART4_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_UART4_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_UART4_Init:
  28              	.LFB134:
   1:Core/Src/usart.c **** /* USER CODE BEGIN Header */
   2:Core/Src/usart.c **** /**
   3:Core/Src/usart.c ****   ******************************************************************************
   4:Core/Src/usart.c ****   * @file    usart.c
   5:Core/Src/usart.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/usart.c ****   *          of the USART instances.
   7:Core/Src/usart.c ****   ******************************************************************************
   8:Core/Src/usart.c ****   * @attention
   9:Core/Src/usart.c ****   *
  10:Core/Src/usart.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/usart.c ****   * All rights reserved.
  12:Core/Src/usart.c ****   *
  13:Core/Src/usart.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/usart.c ****   * in the root directory of this software component.
  15:Core/Src/usart.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/usart.c ****   *
  17:Core/Src/usart.c ****   ******************************************************************************
  18:Core/Src/usart.c ****   */
  19:Core/Src/usart.c **** /* USER CODE END Header */
  20:Core/Src/usart.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/usart.c **** #include "usart.h"
  22:Core/Src/usart.c **** 
  23:Core/Src/usart.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/usart.c **** 
  25:Core/Src/usart.c **** /* USER CODE END 0 */
  26:Core/Src/usart.c **** 
  27:Core/Src/usart.c **** UART_HandleTypeDef huart4;
  28:Core/Src/usart.c **** UART_HandleTypeDef huart1;
  29:Core/Src/usart.c **** UART_HandleTypeDef huart2;
  30:Core/Src/usart.c **** DMA_HandleTypeDef hdma_uart4_rx;
ARM GAS  /tmp/ccQcYkSv.s 			page 2


  31:Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart1_rx;
  32:Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart1_tx;
  33:Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart2_rx;
  34:Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart2_tx;
  35:Core/Src/usart.c **** 
  36:Core/Src/usart.c **** /* UART4 init function */
  37:Core/Src/usart.c **** void MX_UART4_Init(void)
  38:Core/Src/usart.c **** {
  29              		.loc 1 38 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  39:Core/Src/usart.c **** 
  40:Core/Src/usart.c ****   /* USER CODE BEGIN UART4_Init 0 */
  41:Core/Src/usart.c **** 
  42:Core/Src/usart.c ****   /* USER CODE END UART4_Init 0 */
  43:Core/Src/usart.c **** 
  44:Core/Src/usart.c ****   /* USER CODE BEGIN UART4_Init 1 */
  45:Core/Src/usart.c **** 
  46:Core/Src/usart.c ****   /* USER CODE END UART4_Init 1 */
  47:Core/Src/usart.c ****   huart4.Instance = UART4;
  38              		.loc 1 47 3 view .LVU1
  39              		.loc 1 47 19 is_stmt 0 view .LVU2
  40 0002 0A48     		ldr	r0, .L5
  41 0004 0A4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  48:Core/Src/usart.c ****   huart4.Init.BaudRate = 115200;
  43              		.loc 1 48 3 is_stmt 1 view .LVU3
  44              		.loc 1 48 24 is_stmt 0 view .LVU4
  45 0008 4FF4E133 		mov	r3, #115200
  46 000c 4360     		str	r3, [r0, #4]
  49:Core/Src/usart.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
  47              		.loc 1 49 3 is_stmt 1 view .LVU5
  48              		.loc 1 49 26 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  50:Core/Src/usart.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
  51              		.loc 1 50 3 is_stmt 1 view .LVU7
  52              		.loc 1 50 24 is_stmt 0 view .LVU8
  53 0012 C360     		str	r3, [r0, #12]
  51:Core/Src/usart.c ****   huart4.Init.Parity = UART_PARITY_NONE;
  54              		.loc 1 51 3 is_stmt 1 view .LVU9
  55              		.loc 1 51 22 is_stmt 0 view .LVU10
  56 0014 0361     		str	r3, [r0, #16]
  52:Core/Src/usart.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
  57              		.loc 1 52 3 is_stmt 1 view .LVU11
  58              		.loc 1 52 20 is_stmt 0 view .LVU12
  59 0016 0C22     		movs	r2, #12
  60 0018 4261     		str	r2, [r0, #20]
  53:Core/Src/usart.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  61              		.loc 1 53 3 is_stmt 1 view .LVU13
  62              		.loc 1 53 25 is_stmt 0 view .LVU14
ARM GAS  /tmp/ccQcYkSv.s 			page 3


  63 001a 8361     		str	r3, [r0, #24]
  54:Core/Src/usart.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
  64              		.loc 1 54 3 is_stmt 1 view .LVU15
  65              		.loc 1 54 28 is_stmt 0 view .LVU16
  66 001c C361     		str	r3, [r0, #28]
  55:Core/Src/usart.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
  67              		.loc 1 55 3 is_stmt 1 view .LVU17
  68              		.loc 1 55 7 is_stmt 0 view .LVU18
  69 001e FFF7FEFF 		bl	HAL_UART_Init
  70              	.LVL0:
  71              		.loc 1 55 6 discriminator 1 view .LVU19
  72 0022 00B9     		cbnz	r0, .L4
  73              	.L1:
  56:Core/Src/usart.c ****   {
  57:Core/Src/usart.c ****     Error_Handler();
  58:Core/Src/usart.c ****   }
  59:Core/Src/usart.c ****   /* USER CODE BEGIN UART4_Init 2 */
  60:Core/Src/usart.c **** 
  61:Core/Src/usart.c ****   /* USER CODE END UART4_Init 2 */
  62:Core/Src/usart.c **** 
  63:Core/Src/usart.c **** }
  74              		.loc 1 63 1 view .LVU20
  75 0024 08BD     		pop	{r3, pc}
  76              	.L4:
  57:Core/Src/usart.c ****   }
  77              		.loc 1 57 5 is_stmt 1 view .LVU21
  78 0026 FFF7FEFF 		bl	Error_Handler
  79              	.LVL1:
  80              		.loc 1 63 1 is_stmt 0 view .LVU22
  81 002a FBE7     		b	.L1
  82              	.L6:
  83              		.align	2
  84              	.L5:
  85 002c 00000000 		.word	huart4
  86 0030 004C0040 		.word	1073761280
  87              		.cfi_endproc
  88              	.LFE134:
  90              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
  91              		.align	1
  92              		.global	MX_USART1_UART_Init
  93              		.syntax unified
  94              		.thumb
  95              		.thumb_func
  97              	MX_USART1_UART_Init:
  98              	.LFB135:
  64:Core/Src/usart.c **** /* USART1 init function */
  65:Core/Src/usart.c **** 
  66:Core/Src/usart.c **** void MX_USART1_UART_Init(void)
  67:Core/Src/usart.c **** {
  99              		.loc 1 67 1 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103 0000 08B5     		push	{r3, lr}
 104              	.LCFI1:
 105              		.cfi_def_cfa_offset 8
 106              		.cfi_offset 3, -8
ARM GAS  /tmp/ccQcYkSv.s 			page 4


 107              		.cfi_offset 14, -4
  68:Core/Src/usart.c **** 
  69:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 0 */
  70:Core/Src/usart.c **** 
  71:Core/Src/usart.c ****   /* USER CODE END USART1_Init 0 */
  72:Core/Src/usart.c **** 
  73:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 1 */
  74:Core/Src/usart.c **** 
  75:Core/Src/usart.c ****   /* USER CODE END USART1_Init 1 */
  76:Core/Src/usart.c ****   huart1.Instance = USART1;
 108              		.loc 1 76 3 view .LVU24
 109              		.loc 1 76 19 is_stmt 0 view .LVU25
 110 0002 0A48     		ldr	r0, .L11
 111 0004 0A4B     		ldr	r3, .L11+4
 112 0006 0360     		str	r3, [r0]
  77:Core/Src/usart.c ****   huart1.Init.BaudRate = 921600;
 113              		.loc 1 77 3 is_stmt 1 view .LVU26
 114              		.loc 1 77 24 is_stmt 0 view .LVU27
 115 0008 4FF46123 		mov	r3, #921600
 116 000c 4360     		str	r3, [r0, #4]
  78:Core/Src/usart.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 117              		.loc 1 78 3 is_stmt 1 view .LVU28
 118              		.loc 1 78 26 is_stmt 0 view .LVU29
 119 000e 0023     		movs	r3, #0
 120 0010 8360     		str	r3, [r0, #8]
  79:Core/Src/usart.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 121              		.loc 1 79 3 is_stmt 1 view .LVU30
 122              		.loc 1 79 24 is_stmt 0 view .LVU31
 123 0012 C360     		str	r3, [r0, #12]
  80:Core/Src/usart.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 124              		.loc 1 80 3 is_stmt 1 view .LVU32
 125              		.loc 1 80 22 is_stmt 0 view .LVU33
 126 0014 0361     		str	r3, [r0, #16]
  81:Core/Src/usart.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 127              		.loc 1 81 3 is_stmt 1 view .LVU34
 128              		.loc 1 81 20 is_stmt 0 view .LVU35
 129 0016 0C22     		movs	r2, #12
 130 0018 4261     		str	r2, [r0, #20]
  82:Core/Src/usart.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 131              		.loc 1 82 3 is_stmt 1 view .LVU36
 132              		.loc 1 82 25 is_stmt 0 view .LVU37
 133 001a 8361     		str	r3, [r0, #24]
  83:Core/Src/usart.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 134              		.loc 1 83 3 is_stmt 1 view .LVU38
 135              		.loc 1 83 28 is_stmt 0 view .LVU39
 136 001c C361     		str	r3, [r0, #28]
  84:Core/Src/usart.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 137              		.loc 1 84 3 is_stmt 1 view .LVU40
 138              		.loc 1 84 7 is_stmt 0 view .LVU41
 139 001e FFF7FEFF 		bl	HAL_UART_Init
 140              	.LVL2:
 141              		.loc 1 84 6 discriminator 1 view .LVU42
 142 0022 00B9     		cbnz	r0, .L10
 143              	.L7:
  85:Core/Src/usart.c ****   {
  86:Core/Src/usart.c ****     Error_Handler();
  87:Core/Src/usart.c ****   }
ARM GAS  /tmp/ccQcYkSv.s 			page 5


  88:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 2 */
  89:Core/Src/usart.c **** 
  90:Core/Src/usart.c ****   /* USER CODE END USART1_Init 2 */
  91:Core/Src/usart.c **** 
  92:Core/Src/usart.c **** }
 144              		.loc 1 92 1 view .LVU43
 145 0024 08BD     		pop	{r3, pc}
 146              	.L10:
  86:Core/Src/usart.c ****   }
 147              		.loc 1 86 5 is_stmt 1 view .LVU44
 148 0026 FFF7FEFF 		bl	Error_Handler
 149              	.LVL3:
 150              		.loc 1 92 1 is_stmt 0 view .LVU45
 151 002a FBE7     		b	.L7
 152              	.L12:
 153              		.align	2
 154              	.L11:
 155 002c 00000000 		.word	huart1
 156 0030 00100140 		.word	1073811456
 157              		.cfi_endproc
 158              	.LFE135:
 160              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 161              		.align	1
 162              		.global	MX_USART2_UART_Init
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 167              	MX_USART2_UART_Init:
 168              	.LFB136:
  93:Core/Src/usart.c **** /* USART2 init function */
  94:Core/Src/usart.c **** 
  95:Core/Src/usart.c **** void MX_USART2_UART_Init(void)
  96:Core/Src/usart.c **** {
 169              		.loc 1 96 1 is_stmt 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173 0000 08B5     		push	{r3, lr}
 174              	.LCFI2:
 175              		.cfi_def_cfa_offset 8
 176              		.cfi_offset 3, -8
 177              		.cfi_offset 14, -4
  97:Core/Src/usart.c **** 
  98:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_Init 0 */
  99:Core/Src/usart.c **** 
 100:Core/Src/usart.c ****   /* USER CODE END USART2_Init 0 */
 101:Core/Src/usart.c **** 
 102:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_Init 1 */
 103:Core/Src/usart.c **** 
 104:Core/Src/usart.c ****   /* USER CODE END USART2_Init 1 */
 105:Core/Src/usart.c ****   huart2.Instance = USART2;
 178              		.loc 1 105 3 view .LVU47
 179              		.loc 1 105 19 is_stmt 0 view .LVU48
 180 0002 0A48     		ldr	r0, .L17
 181 0004 0A4B     		ldr	r3, .L17+4
 182 0006 0360     		str	r3, [r0]
 106:Core/Src/usart.c ****   huart2.Init.BaudRate = 921600;
ARM GAS  /tmp/ccQcYkSv.s 			page 6


 183              		.loc 1 106 3 is_stmt 1 view .LVU49
 184              		.loc 1 106 24 is_stmt 0 view .LVU50
 185 0008 4FF46123 		mov	r3, #921600
 186 000c 4360     		str	r3, [r0, #4]
 107:Core/Src/usart.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 187              		.loc 1 107 3 is_stmt 1 view .LVU51
 188              		.loc 1 107 26 is_stmt 0 view .LVU52
 189 000e 0023     		movs	r3, #0
 190 0010 8360     		str	r3, [r0, #8]
 108:Core/Src/usart.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 191              		.loc 1 108 3 is_stmt 1 view .LVU53
 192              		.loc 1 108 24 is_stmt 0 view .LVU54
 193 0012 C360     		str	r3, [r0, #12]
 109:Core/Src/usart.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 194              		.loc 1 109 3 is_stmt 1 view .LVU55
 195              		.loc 1 109 22 is_stmt 0 view .LVU56
 196 0014 0361     		str	r3, [r0, #16]
 110:Core/Src/usart.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 197              		.loc 1 110 3 is_stmt 1 view .LVU57
 198              		.loc 1 110 20 is_stmt 0 view .LVU58
 199 0016 0C22     		movs	r2, #12
 200 0018 4261     		str	r2, [r0, #20]
 111:Core/Src/usart.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 201              		.loc 1 111 3 is_stmt 1 view .LVU59
 202              		.loc 1 111 25 is_stmt 0 view .LVU60
 203 001a 8361     		str	r3, [r0, #24]
 112:Core/Src/usart.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 204              		.loc 1 112 3 is_stmt 1 view .LVU61
 205              		.loc 1 112 28 is_stmt 0 view .LVU62
 206 001c C361     		str	r3, [r0, #28]
 113:Core/Src/usart.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 207              		.loc 1 113 3 is_stmt 1 view .LVU63
 208              		.loc 1 113 7 is_stmt 0 view .LVU64
 209 001e FFF7FEFF 		bl	HAL_UART_Init
 210              	.LVL4:
 211              		.loc 1 113 6 discriminator 1 view .LVU65
 212 0022 00B9     		cbnz	r0, .L16
 213              	.L13:
 114:Core/Src/usart.c ****   {
 115:Core/Src/usart.c ****     Error_Handler();
 116:Core/Src/usart.c ****   }
 117:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_Init 2 */
 118:Core/Src/usart.c **** 
 119:Core/Src/usart.c ****   /* USER CODE END USART2_Init 2 */
 120:Core/Src/usart.c **** 
 121:Core/Src/usart.c **** }
 214              		.loc 1 121 1 view .LVU66
 215 0024 08BD     		pop	{r3, pc}
 216              	.L16:
 115:Core/Src/usart.c ****   }
 217              		.loc 1 115 5 is_stmt 1 view .LVU67
 218 0026 FFF7FEFF 		bl	Error_Handler
 219              	.LVL5:
 220              		.loc 1 121 1 is_stmt 0 view .LVU68
 221 002a FBE7     		b	.L13
 222              	.L18:
 223              		.align	2
ARM GAS  /tmp/ccQcYkSv.s 			page 7


 224              	.L17:
 225 002c 00000000 		.word	huart2
 226 0030 00440040 		.word	1073759232
 227              		.cfi_endproc
 228              	.LFE136:
 230              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 231              		.align	1
 232              		.global	HAL_UART_MspInit
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 237              	HAL_UART_MspInit:
 238              	.LVL6:
 239              	.LFB137:
 122:Core/Src/usart.c **** 
 123:Core/Src/usart.c **** void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
 124:Core/Src/usart.c **** {
 240              		.loc 1 124 1 is_stmt 1 view -0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 48
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244              		.loc 1 124 1 is_stmt 0 view .LVU70
 245 0000 30B5     		push	{r4, r5, lr}
 246              	.LCFI3:
 247              		.cfi_def_cfa_offset 12
 248              		.cfi_offset 4, -12
 249              		.cfi_offset 5, -8
 250              		.cfi_offset 14, -4
 251 0002 8DB0     		sub	sp, sp, #52
 252              	.LCFI4:
 253              		.cfi_def_cfa_offset 64
 254 0004 0446     		mov	r4, r0
 125:Core/Src/usart.c **** 
 126:Core/Src/usart.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 255              		.loc 1 126 3 is_stmt 1 view .LVU71
 256              		.loc 1 126 20 is_stmt 0 view .LVU72
 257 0006 0023     		movs	r3, #0
 258 0008 0793     		str	r3, [sp, #28]
 259 000a 0893     		str	r3, [sp, #32]
 260 000c 0993     		str	r3, [sp, #36]
 261 000e 0A93     		str	r3, [sp, #40]
 262 0010 0B93     		str	r3, [sp, #44]
 127:Core/Src/usart.c ****   if(uartHandle->Instance==UART4)
 263              		.loc 1 127 3 is_stmt 1 view .LVU73
 264              		.loc 1 127 16 is_stmt 0 view .LVU74
 265 0012 0368     		ldr	r3, [r0]
 266              		.loc 1 127 5 view .LVU75
 267 0014 7D4A     		ldr	r2, .L37
 268 0016 9342     		cmp	r3, r2
 269 0018 08D0     		beq	.L29
 128:Core/Src/usart.c ****   {
 129:Core/Src/usart.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 130:Core/Src/usart.c **** 
 131:Core/Src/usart.c ****   /* USER CODE END UART4_MspInit 0 */
 132:Core/Src/usart.c ****     /* UART4 clock enable */
 133:Core/Src/usart.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 134:Core/Src/usart.c **** 
ARM GAS  /tmp/ccQcYkSv.s 			page 8


 135:Core/Src/usart.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 136:Core/Src/usart.c ****     /**UART4 GPIO Configuration
 137:Core/Src/usart.c ****     PC10     ------> UART4_TX
 138:Core/Src/usart.c ****     PC11     ------> UART4_RX
 139:Core/Src/usart.c ****     */
 140:Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 141:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 142:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 143:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 144:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 145:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 146:Core/Src/usart.c **** 
 147:Core/Src/usart.c ****     /* UART4 DMA Init */
 148:Core/Src/usart.c ****     /* UART4_RX Init */
 149:Core/Src/usart.c ****     hdma_uart4_rx.Instance = DMA1_Stream2;
 150:Core/Src/usart.c ****     hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 151:Core/Src/usart.c ****     hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 152:Core/Src/usart.c ****     hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 153:Core/Src/usart.c ****     hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 154:Core/Src/usart.c ****     hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 155:Core/Src/usart.c ****     hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 156:Core/Src/usart.c ****     hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 157:Core/Src/usart.c ****     hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 158:Core/Src/usart.c ****     hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 159:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 160:Core/Src/usart.c ****     {
 161:Core/Src/usart.c ****       Error_Handler();
 162:Core/Src/usart.c ****     }
 163:Core/Src/usart.c **** 
 164:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 165:Core/Src/usart.c **** 
 166:Core/Src/usart.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 167:Core/Src/usart.c **** 
 168:Core/Src/usart.c ****   /* USER CODE END UART4_MspInit 1 */
 169:Core/Src/usart.c ****   }
 170:Core/Src/usart.c ****   else if(uartHandle->Instance==USART1)
 270              		.loc 1 170 8 is_stmt 1 view .LVU76
 271              		.loc 1 170 10 is_stmt 0 view .LVU77
 272 001a 7D4A     		ldr	r2, .L37+4
 273 001c 9342     		cmp	r3, r2
 274 001e 42D0     		beq	.L30
 171:Core/Src/usart.c ****   {
 172:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 173:Core/Src/usart.c **** 
 174:Core/Src/usart.c ****   /* USER CODE END USART1_MspInit 0 */
 175:Core/Src/usart.c ****     /* USART1 clock enable */
 176:Core/Src/usart.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 177:Core/Src/usart.c **** 
 178:Core/Src/usart.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 179:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 180:Core/Src/usart.c ****     PA9     ------> USART1_TX
 181:Core/Src/usart.c ****     PA10     ------> USART1_RX
 182:Core/Src/usart.c ****     */
 183:Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 184:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 186:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccQcYkSv.s 			page 9


 187:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 188:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 189:Core/Src/usart.c **** 
 190:Core/Src/usart.c ****     /* USART1 DMA Init */
 191:Core/Src/usart.c ****     /* USART1_RX Init */
 192:Core/Src/usart.c ****     hdma_usart1_rx.Instance = DMA2_Stream2;
 193:Core/Src/usart.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 194:Core/Src/usart.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 195:Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 196:Core/Src/usart.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 197:Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 198:Core/Src/usart.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 199:Core/Src/usart.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 200:Core/Src/usart.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 201:Core/Src/usart.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 202:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 203:Core/Src/usart.c ****     {
 204:Core/Src/usart.c ****       Error_Handler();
 205:Core/Src/usart.c ****     }
 206:Core/Src/usart.c **** 
 207:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 208:Core/Src/usart.c **** 
 209:Core/Src/usart.c ****     /* USART1_TX Init */
 210:Core/Src/usart.c ****     hdma_usart1_tx.Instance = DMA2_Stream7;
 211:Core/Src/usart.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 212:Core/Src/usart.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 213:Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 214:Core/Src/usart.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 215:Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 216:Core/Src/usart.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 217:Core/Src/usart.c ****     hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 218:Core/Src/usart.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 219:Core/Src/usart.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 220:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 221:Core/Src/usart.c ****     {
 222:Core/Src/usart.c ****       Error_Handler();
 223:Core/Src/usart.c ****     }
 224:Core/Src/usart.c **** 
 225:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 226:Core/Src/usart.c **** 
 227:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 228:Core/Src/usart.c **** 
 229:Core/Src/usart.c ****   /* USER CODE END USART1_MspInit 1 */
 230:Core/Src/usart.c ****   }
 231:Core/Src/usart.c ****   else if(uartHandle->Instance==USART2)
 275              		.loc 1 231 8 is_stmt 1 view .LVU78
 276              		.loc 1 231 10 is_stmt 0 view .LVU79
 277 0020 7C4A     		ldr	r2, .L37+8
 278 0022 9342     		cmp	r3, r2
 279 0024 00F09980 		beq	.L31
 280              	.LVL7:
 281              	.L19:
 232:Core/Src/usart.c ****   {
 233:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 234:Core/Src/usart.c **** 
 235:Core/Src/usart.c ****   /* USER CODE END USART2_MspInit 0 */
 236:Core/Src/usart.c ****     /* USART2 clock enable */
ARM GAS  /tmp/ccQcYkSv.s 			page 10


 237:Core/Src/usart.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 238:Core/Src/usart.c **** 
 239:Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 240:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 241:Core/Src/usart.c ****     PD5     ------> USART2_TX
 242:Core/Src/usart.c ****     PD6     ------> USART2_RX
 243:Core/Src/usart.c ****     */
 244:Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 245:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 246:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 247:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 248:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 249:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 250:Core/Src/usart.c **** 
 251:Core/Src/usart.c ****     /* USART2 DMA Init */
 252:Core/Src/usart.c ****     /* USART2_RX Init */
 253:Core/Src/usart.c ****     hdma_usart2_rx.Instance = DMA1_Stream5;
 254:Core/Src/usart.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 255:Core/Src/usart.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 256:Core/Src/usart.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 257:Core/Src/usart.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 258:Core/Src/usart.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 259:Core/Src/usart.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 260:Core/Src/usart.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 261:Core/Src/usart.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 262:Core/Src/usart.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 263:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 264:Core/Src/usart.c ****     {
 265:Core/Src/usart.c ****       Error_Handler();
 266:Core/Src/usart.c ****     }
 267:Core/Src/usart.c **** 
 268:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 269:Core/Src/usart.c **** 
 270:Core/Src/usart.c ****     /* USART2_TX Init */
 271:Core/Src/usart.c ****     hdma_usart2_tx.Instance = DMA1_Stream6;
 272:Core/Src/usart.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 273:Core/Src/usart.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 274:Core/Src/usart.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 275:Core/Src/usart.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 276:Core/Src/usart.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 277:Core/Src/usart.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 278:Core/Src/usart.c ****     hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 279:Core/Src/usart.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 280:Core/Src/usart.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 281:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 282:Core/Src/usart.c ****     {
 283:Core/Src/usart.c ****       Error_Handler();
 284:Core/Src/usart.c ****     }
 285:Core/Src/usart.c **** 
 286:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 287:Core/Src/usart.c **** 
 288:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 289:Core/Src/usart.c **** 
 290:Core/Src/usart.c ****   /* USER CODE END USART2_MspInit 1 */
 291:Core/Src/usart.c ****   }
 292:Core/Src/usart.c **** }
 282              		.loc 1 292 1 view .LVU80
ARM GAS  /tmp/ccQcYkSv.s 			page 11


 283 0028 0DB0     		add	sp, sp, #52
 284              	.LCFI5:
 285              		.cfi_remember_state
 286              		.cfi_def_cfa_offset 12
 287              		@ sp needed
 288 002a 30BD     		pop	{r4, r5, pc}
 289              	.LVL8:
 290              	.L29:
 291              	.LCFI6:
 292              		.cfi_restore_state
 133:Core/Src/usart.c **** 
 293              		.loc 1 133 5 is_stmt 1 view .LVU81
 294              	.LBB2:
 133:Core/Src/usart.c **** 
 295              		.loc 1 133 5 view .LVU82
 296 002c 0025     		movs	r5, #0
 297 002e 0195     		str	r5, [sp, #4]
 133:Core/Src/usart.c **** 
 298              		.loc 1 133 5 view .LVU83
 299 0030 794B     		ldr	r3, .L37+12
 300 0032 1A6C     		ldr	r2, [r3, #64]
 301 0034 42F40022 		orr	r2, r2, #524288
 302 0038 1A64     		str	r2, [r3, #64]
 133:Core/Src/usart.c **** 
 303              		.loc 1 133 5 view .LVU84
 304 003a 1A6C     		ldr	r2, [r3, #64]
 305 003c 02F40022 		and	r2, r2, #524288
 306 0040 0192     		str	r2, [sp, #4]
 133:Core/Src/usart.c **** 
 307              		.loc 1 133 5 view .LVU85
 308 0042 019A     		ldr	r2, [sp, #4]
 309              	.LBE2:
 133:Core/Src/usart.c **** 
 310              		.loc 1 133 5 view .LVU86
 135:Core/Src/usart.c ****     /**UART4 GPIO Configuration
 311              		.loc 1 135 5 view .LVU87
 312              	.LBB3:
 135:Core/Src/usart.c ****     /**UART4 GPIO Configuration
 313              		.loc 1 135 5 view .LVU88
 314 0044 0295     		str	r5, [sp, #8]
 135:Core/Src/usart.c ****     /**UART4 GPIO Configuration
 315              		.loc 1 135 5 view .LVU89
 316 0046 1A6B     		ldr	r2, [r3, #48]
 317 0048 42F00402 		orr	r2, r2, #4
 318 004c 1A63     		str	r2, [r3, #48]
 135:Core/Src/usart.c ****     /**UART4 GPIO Configuration
 319              		.loc 1 135 5 view .LVU90
 320 004e 1B6B     		ldr	r3, [r3, #48]
 321 0050 03F00403 		and	r3, r3, #4
 322 0054 0293     		str	r3, [sp, #8]
 135:Core/Src/usart.c ****     /**UART4 GPIO Configuration
 323              		.loc 1 135 5 view .LVU91
 324 0056 029B     		ldr	r3, [sp, #8]
 325              	.LBE3:
 135:Core/Src/usart.c ****     /**UART4 GPIO Configuration
 326              		.loc 1 135 5 view .LVU92
 140:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccQcYkSv.s 			page 12


 327              		.loc 1 140 5 view .LVU93
 140:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 328              		.loc 1 140 25 is_stmt 0 view .LVU94
 329 0058 4FF44063 		mov	r3, #3072
 330 005c 0793     		str	r3, [sp, #28]
 141:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 331              		.loc 1 141 5 is_stmt 1 view .LVU95
 141:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 332              		.loc 1 141 26 is_stmt 0 view .LVU96
 333 005e 0223     		movs	r3, #2
 334 0060 0893     		str	r3, [sp, #32]
 142:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 335              		.loc 1 142 5 is_stmt 1 view .LVU97
 143:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 336              		.loc 1 143 5 view .LVU98
 143:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 337              		.loc 1 143 27 is_stmt 0 view .LVU99
 338 0062 0323     		movs	r3, #3
 339 0064 0A93     		str	r3, [sp, #40]
 144:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 340              		.loc 1 144 5 is_stmt 1 view .LVU100
 144:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 341              		.loc 1 144 31 is_stmt 0 view .LVU101
 342 0066 0823     		movs	r3, #8
 343 0068 0B93     		str	r3, [sp, #44]
 145:Core/Src/usart.c **** 
 344              		.loc 1 145 5 is_stmt 1 view .LVU102
 345 006a 07A9     		add	r1, sp, #28
 346 006c 6B48     		ldr	r0, .L37+16
 347              	.LVL9:
 145:Core/Src/usart.c **** 
 348              		.loc 1 145 5 is_stmt 0 view .LVU103
 349 006e FFF7FEFF 		bl	HAL_GPIO_Init
 350              	.LVL10:
 149:Core/Src/usart.c ****     hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 351              		.loc 1 149 5 is_stmt 1 view .LVU104
 149:Core/Src/usart.c ****     hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 352              		.loc 1 149 28 is_stmt 0 view .LVU105
 353 0072 6B48     		ldr	r0, .L37+20
 354 0074 6B4B     		ldr	r3, .L37+24
 355 0076 0360     		str	r3, [r0]
 150:Core/Src/usart.c ****     hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 356              		.loc 1 150 5 is_stmt 1 view .LVU106
 150:Core/Src/usart.c ****     hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 357              		.loc 1 150 32 is_stmt 0 view .LVU107
 358 0078 4FF00063 		mov	r3, #134217728
 359 007c 4360     		str	r3, [r0, #4]
 151:Core/Src/usart.c ****     hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 360              		.loc 1 151 5 is_stmt 1 view .LVU108
 151:Core/Src/usart.c ****     hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 361              		.loc 1 151 34 is_stmt 0 view .LVU109
 362 007e 8560     		str	r5, [r0, #8]
 152:Core/Src/usart.c ****     hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 363              		.loc 1 152 5 is_stmt 1 view .LVU110
 152:Core/Src/usart.c ****     hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 364              		.loc 1 152 34 is_stmt 0 view .LVU111
 365 0080 C560     		str	r5, [r0, #12]
ARM GAS  /tmp/ccQcYkSv.s 			page 13


 153:Core/Src/usart.c ****     hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 366              		.loc 1 153 5 is_stmt 1 view .LVU112
 153:Core/Src/usart.c ****     hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 367              		.loc 1 153 31 is_stmt 0 view .LVU113
 368 0082 4FF48063 		mov	r3, #1024
 369 0086 0361     		str	r3, [r0, #16]
 154:Core/Src/usart.c ****     hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 370              		.loc 1 154 5 is_stmt 1 view .LVU114
 154:Core/Src/usart.c ****     hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 371              		.loc 1 154 44 is_stmt 0 view .LVU115
 372 0088 4561     		str	r5, [r0, #20]
 155:Core/Src/usart.c ****     hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 373              		.loc 1 155 5 is_stmt 1 view .LVU116
 155:Core/Src/usart.c ****     hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 374              		.loc 1 155 41 is_stmt 0 view .LVU117
 375 008a 8561     		str	r5, [r0, #24]
 156:Core/Src/usart.c ****     hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 376              		.loc 1 156 5 is_stmt 1 view .LVU118
 156:Core/Src/usart.c ****     hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 377              		.loc 1 156 29 is_stmt 0 view .LVU119
 378 008c C561     		str	r5, [r0, #28]
 157:Core/Src/usart.c ****     hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 379              		.loc 1 157 5 is_stmt 1 view .LVU120
 157:Core/Src/usart.c ****     hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 380              		.loc 1 157 33 is_stmt 0 view .LVU121
 381 008e 0562     		str	r5, [r0, #32]
 158:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 382              		.loc 1 158 5 is_stmt 1 view .LVU122
 158:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 383              		.loc 1 158 33 is_stmt 0 view .LVU123
 384 0090 4562     		str	r5, [r0, #36]
 159:Core/Src/usart.c ****     {
 385              		.loc 1 159 5 is_stmt 1 view .LVU124
 159:Core/Src/usart.c ****     {
 386              		.loc 1 159 9 is_stmt 0 view .LVU125
 387 0092 FFF7FEFF 		bl	HAL_DMA_Init
 388              	.LVL11:
 159:Core/Src/usart.c ****     {
 389              		.loc 1 159 8 discriminator 1 view .LVU126
 390 0096 18B9     		cbnz	r0, .L32
 391              	.L21:
 164:Core/Src/usart.c **** 
 392              		.loc 1 164 5 is_stmt 1 view .LVU127
 164:Core/Src/usart.c **** 
 393              		.loc 1 164 5 view .LVU128
 394 0098 614B     		ldr	r3, .L37+20
 395 009a E363     		str	r3, [r4, #60]
 164:Core/Src/usart.c **** 
 396              		.loc 1 164 5 view .LVU129
 397 009c 9C63     		str	r4, [r3, #56]
 164:Core/Src/usart.c **** 
 398              		.loc 1 164 5 view .LVU130
 399 009e C3E7     		b	.L19
 400              	.L32:
 161:Core/Src/usart.c ****     }
 401              		.loc 1 161 7 view .LVU131
 402 00a0 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccQcYkSv.s 			page 14


 403              	.LVL12:
 404 00a4 F8E7     		b	.L21
 405              	.LVL13:
 406              	.L30:
 176:Core/Src/usart.c **** 
 407              		.loc 1 176 5 view .LVU132
 408              	.LBB4:
 176:Core/Src/usart.c **** 
 409              		.loc 1 176 5 view .LVU133
 410 00a6 0025     		movs	r5, #0
 411 00a8 0395     		str	r5, [sp, #12]
 176:Core/Src/usart.c **** 
 412              		.loc 1 176 5 view .LVU134
 413 00aa 5B4B     		ldr	r3, .L37+12
 414 00ac 5A6C     		ldr	r2, [r3, #68]
 415 00ae 42F01002 		orr	r2, r2, #16
 416 00b2 5A64     		str	r2, [r3, #68]
 176:Core/Src/usart.c **** 
 417              		.loc 1 176 5 view .LVU135
 418 00b4 5A6C     		ldr	r2, [r3, #68]
 419 00b6 02F01002 		and	r2, r2, #16
 420 00ba 0392     		str	r2, [sp, #12]
 176:Core/Src/usart.c **** 
 421              		.loc 1 176 5 view .LVU136
 422 00bc 039A     		ldr	r2, [sp, #12]
 423              	.LBE4:
 176:Core/Src/usart.c **** 
 424              		.loc 1 176 5 view .LVU137
 178:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 425              		.loc 1 178 5 view .LVU138
 426              	.LBB5:
 178:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 427              		.loc 1 178 5 view .LVU139
 428 00be 0495     		str	r5, [sp, #16]
 178:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 429              		.loc 1 178 5 view .LVU140
 430 00c0 1A6B     		ldr	r2, [r3, #48]
 431 00c2 42F00102 		orr	r2, r2, #1
 432 00c6 1A63     		str	r2, [r3, #48]
 178:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 433              		.loc 1 178 5 view .LVU141
 434 00c8 1B6B     		ldr	r3, [r3, #48]
 435 00ca 03F00103 		and	r3, r3, #1
 436 00ce 0493     		str	r3, [sp, #16]
 178:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 437              		.loc 1 178 5 view .LVU142
 438 00d0 049B     		ldr	r3, [sp, #16]
 439              	.LBE5:
 178:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 440              		.loc 1 178 5 view .LVU143
 183:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 441              		.loc 1 183 5 view .LVU144
 183:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 442              		.loc 1 183 25 is_stmt 0 view .LVU145
 443 00d2 4FF4C063 		mov	r3, #1536
 444 00d6 0793     		str	r3, [sp, #28]
 184:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccQcYkSv.s 			page 15


 445              		.loc 1 184 5 is_stmt 1 view .LVU146
 184:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 446              		.loc 1 184 26 is_stmt 0 view .LVU147
 447 00d8 0223     		movs	r3, #2
 448 00da 0893     		str	r3, [sp, #32]
 185:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 449              		.loc 1 185 5 is_stmt 1 view .LVU148
 186:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 450              		.loc 1 186 5 view .LVU149
 186:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 451              		.loc 1 186 27 is_stmt 0 view .LVU150
 452 00dc 0323     		movs	r3, #3
 453 00de 0A93     		str	r3, [sp, #40]
 187:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 454              		.loc 1 187 5 is_stmt 1 view .LVU151
 187:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 455              		.loc 1 187 31 is_stmt 0 view .LVU152
 456 00e0 0723     		movs	r3, #7
 457 00e2 0B93     		str	r3, [sp, #44]
 188:Core/Src/usart.c **** 
 458              		.loc 1 188 5 is_stmt 1 view .LVU153
 459 00e4 07A9     		add	r1, sp, #28
 460 00e6 5048     		ldr	r0, .L37+28
 461              	.LVL14:
 188:Core/Src/usart.c **** 
 462              		.loc 1 188 5 is_stmt 0 view .LVU154
 463 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 464              	.LVL15:
 192:Core/Src/usart.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 465              		.loc 1 192 5 is_stmt 1 view .LVU155
 192:Core/Src/usart.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 466              		.loc 1 192 29 is_stmt 0 view .LVU156
 467 00ec 4F48     		ldr	r0, .L37+32
 468 00ee 504B     		ldr	r3, .L37+36
 469 00f0 0360     		str	r3, [r0]
 193:Core/Src/usart.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 470              		.loc 1 193 5 is_stmt 1 view .LVU157
 193:Core/Src/usart.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 471              		.loc 1 193 33 is_stmt 0 view .LVU158
 472 00f2 4FF00063 		mov	r3, #134217728
 473 00f6 4360     		str	r3, [r0, #4]
 194:Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 474              		.loc 1 194 5 is_stmt 1 view .LVU159
 194:Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 475              		.loc 1 194 35 is_stmt 0 view .LVU160
 476 00f8 8560     		str	r5, [r0, #8]
 195:Core/Src/usart.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 477              		.loc 1 195 5 is_stmt 1 view .LVU161
 195:Core/Src/usart.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 478              		.loc 1 195 35 is_stmt 0 view .LVU162
 479 00fa C560     		str	r5, [r0, #12]
 196:Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 480              		.loc 1 196 5 is_stmt 1 view .LVU163
 196:Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 481              		.loc 1 196 32 is_stmt 0 view .LVU164
 482 00fc 4FF48063 		mov	r3, #1024
 483 0100 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccQcYkSv.s 			page 16


 197:Core/Src/usart.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 484              		.loc 1 197 5 is_stmt 1 view .LVU165
 197:Core/Src/usart.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 485              		.loc 1 197 45 is_stmt 0 view .LVU166
 486 0102 4561     		str	r5, [r0, #20]
 198:Core/Src/usart.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 487              		.loc 1 198 5 is_stmt 1 view .LVU167
 198:Core/Src/usart.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 488              		.loc 1 198 42 is_stmt 0 view .LVU168
 489 0104 8561     		str	r5, [r0, #24]
 199:Core/Src/usart.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 490              		.loc 1 199 5 is_stmt 1 view .LVU169
 199:Core/Src/usart.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 491              		.loc 1 199 30 is_stmt 0 view .LVU170
 492 0106 C561     		str	r5, [r0, #28]
 200:Core/Src/usart.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 493              		.loc 1 200 5 is_stmt 1 view .LVU171
 200:Core/Src/usart.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 494              		.loc 1 200 34 is_stmt 0 view .LVU172
 495 0108 0562     		str	r5, [r0, #32]
 201:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 496              		.loc 1 201 5 is_stmt 1 view .LVU173
 201:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 497              		.loc 1 201 34 is_stmt 0 view .LVU174
 498 010a 4562     		str	r5, [r0, #36]
 202:Core/Src/usart.c ****     {
 499              		.loc 1 202 5 is_stmt 1 view .LVU175
 202:Core/Src/usart.c ****     {
 500              		.loc 1 202 9 is_stmt 0 view .LVU176
 501 010c FFF7FEFF 		bl	HAL_DMA_Init
 502              	.LVL16:
 202:Core/Src/usart.c ****     {
 503              		.loc 1 202 8 discriminator 1 view .LVU177
 504 0110 E8B9     		cbnz	r0, .L33
 505              	.L24:
 207:Core/Src/usart.c **** 
 506              		.loc 1 207 5 is_stmt 1 view .LVU178
 207:Core/Src/usart.c **** 
 507              		.loc 1 207 5 view .LVU179
 508 0112 464B     		ldr	r3, .L37+32
 509 0114 E363     		str	r3, [r4, #60]
 207:Core/Src/usart.c **** 
 510              		.loc 1 207 5 view .LVU180
 511 0116 9C63     		str	r4, [r3, #56]
 207:Core/Src/usart.c **** 
 512              		.loc 1 207 5 view .LVU181
 210:Core/Src/usart.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 513              		.loc 1 210 5 view .LVU182
 210:Core/Src/usart.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 514              		.loc 1 210 29 is_stmt 0 view .LVU183
 515 0118 4648     		ldr	r0, .L37+40
 516 011a 474B     		ldr	r3, .L37+44
 517 011c 0360     		str	r3, [r0]
 211:Core/Src/usart.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 518              		.loc 1 211 5 is_stmt 1 view .LVU184
 211:Core/Src/usart.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 519              		.loc 1 211 33 is_stmt 0 view .LVU185
ARM GAS  /tmp/ccQcYkSv.s 			page 17


 520 011e 4FF00063 		mov	r3, #134217728
 521 0122 4360     		str	r3, [r0, #4]
 212:Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 522              		.loc 1 212 5 is_stmt 1 view .LVU186
 212:Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 523              		.loc 1 212 35 is_stmt 0 view .LVU187
 524 0124 4023     		movs	r3, #64
 525 0126 8360     		str	r3, [r0, #8]
 213:Core/Src/usart.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 526              		.loc 1 213 5 is_stmt 1 view .LVU188
 213:Core/Src/usart.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 527              		.loc 1 213 35 is_stmt 0 view .LVU189
 528 0128 0023     		movs	r3, #0
 529 012a C360     		str	r3, [r0, #12]
 214:Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 530              		.loc 1 214 5 is_stmt 1 view .LVU190
 214:Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 531              		.loc 1 214 32 is_stmt 0 view .LVU191
 532 012c 4FF48062 		mov	r2, #1024
 533 0130 0261     		str	r2, [r0, #16]
 215:Core/Src/usart.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 534              		.loc 1 215 5 is_stmt 1 view .LVU192
 215:Core/Src/usart.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 535              		.loc 1 215 45 is_stmt 0 view .LVU193
 536 0132 4361     		str	r3, [r0, #20]
 216:Core/Src/usart.c ****     hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 537              		.loc 1 216 5 is_stmt 1 view .LVU194
 216:Core/Src/usart.c ****     hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 538              		.loc 1 216 42 is_stmt 0 view .LVU195
 539 0134 8361     		str	r3, [r0, #24]
 217:Core/Src/usart.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 540              		.loc 1 217 5 is_stmt 1 view .LVU196
 217:Core/Src/usart.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 541              		.loc 1 217 30 is_stmt 0 view .LVU197
 542 0136 4FF48072 		mov	r2, #256
 543 013a C261     		str	r2, [r0, #28]
 218:Core/Src/usart.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 544              		.loc 1 218 5 is_stmt 1 view .LVU198
 218:Core/Src/usart.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 545              		.loc 1 218 34 is_stmt 0 view .LVU199
 546 013c 0362     		str	r3, [r0, #32]
 219:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 547              		.loc 1 219 5 is_stmt 1 view .LVU200
 219:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 548              		.loc 1 219 34 is_stmt 0 view .LVU201
 549 013e 4362     		str	r3, [r0, #36]
 220:Core/Src/usart.c ****     {
 550              		.loc 1 220 5 is_stmt 1 view .LVU202
 220:Core/Src/usart.c ****     {
 551              		.loc 1 220 9 is_stmt 0 view .LVU203
 552 0140 FFF7FEFF 		bl	HAL_DMA_Init
 553              	.LVL17:
 220:Core/Src/usart.c ****     {
 554              		.loc 1 220 8 discriminator 1 view .LVU204
 555 0144 30B9     		cbnz	r0, .L34
 556              	.L25:
 225:Core/Src/usart.c **** 
ARM GAS  /tmp/ccQcYkSv.s 			page 18


 557              		.loc 1 225 5 is_stmt 1 view .LVU205
 225:Core/Src/usart.c **** 
 558              		.loc 1 225 5 view .LVU206
 559 0146 3B4B     		ldr	r3, .L37+40
 560 0148 A363     		str	r3, [r4, #56]
 225:Core/Src/usart.c **** 
 561              		.loc 1 225 5 view .LVU207
 562 014a 9C63     		str	r4, [r3, #56]
 225:Core/Src/usart.c **** 
 563              		.loc 1 225 5 view .LVU208
 564 014c 6CE7     		b	.L19
 565              	.L33:
 204:Core/Src/usart.c ****     }
 566              		.loc 1 204 7 view .LVU209
 567 014e FFF7FEFF 		bl	Error_Handler
 568              	.LVL18:
 569 0152 DEE7     		b	.L24
 570              	.L34:
 222:Core/Src/usart.c ****     }
 571              		.loc 1 222 7 view .LVU210
 572 0154 FFF7FEFF 		bl	Error_Handler
 573              	.LVL19:
 574 0158 F5E7     		b	.L25
 575              	.LVL20:
 576              	.L31:
 237:Core/Src/usart.c **** 
 577              		.loc 1 237 5 view .LVU211
 578              	.LBB6:
 237:Core/Src/usart.c **** 
 579              		.loc 1 237 5 view .LVU212
 580 015a 0025     		movs	r5, #0
 581 015c 0595     		str	r5, [sp, #20]
 237:Core/Src/usart.c **** 
 582              		.loc 1 237 5 view .LVU213
 583 015e 2E4B     		ldr	r3, .L37+12
 584 0160 1A6C     		ldr	r2, [r3, #64]
 585 0162 42F40032 		orr	r2, r2, #131072
 586 0166 1A64     		str	r2, [r3, #64]
 237:Core/Src/usart.c **** 
 587              		.loc 1 237 5 view .LVU214
 588 0168 1A6C     		ldr	r2, [r3, #64]
 589 016a 02F40032 		and	r2, r2, #131072
 590 016e 0592     		str	r2, [sp, #20]
 237:Core/Src/usart.c **** 
 591              		.loc 1 237 5 view .LVU215
 592 0170 059A     		ldr	r2, [sp, #20]
 593              	.LBE6:
 237:Core/Src/usart.c **** 
 594              		.loc 1 237 5 view .LVU216
 239:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 595              		.loc 1 239 5 view .LVU217
 596              	.LBB7:
 239:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 597              		.loc 1 239 5 view .LVU218
 598 0172 0695     		str	r5, [sp, #24]
 239:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 599              		.loc 1 239 5 view .LVU219
ARM GAS  /tmp/ccQcYkSv.s 			page 19


 600 0174 1A6B     		ldr	r2, [r3, #48]
 601 0176 42F00802 		orr	r2, r2, #8
 602 017a 1A63     		str	r2, [r3, #48]
 239:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 603              		.loc 1 239 5 view .LVU220
 604 017c 1B6B     		ldr	r3, [r3, #48]
 605 017e 03F00803 		and	r3, r3, #8
 606 0182 0693     		str	r3, [sp, #24]
 239:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 607              		.loc 1 239 5 view .LVU221
 608 0184 069B     		ldr	r3, [sp, #24]
 609              	.LBE7:
 239:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 610              		.loc 1 239 5 view .LVU222
 244:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 611              		.loc 1 244 5 view .LVU223
 244:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 612              		.loc 1 244 25 is_stmt 0 view .LVU224
 613 0186 6023     		movs	r3, #96
 614 0188 0793     		str	r3, [sp, #28]
 245:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 615              		.loc 1 245 5 is_stmt 1 view .LVU225
 245:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 616              		.loc 1 245 26 is_stmt 0 view .LVU226
 617 018a 0223     		movs	r3, #2
 618 018c 0893     		str	r3, [sp, #32]
 246:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 619              		.loc 1 246 5 is_stmt 1 view .LVU227
 247:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 620              		.loc 1 247 5 view .LVU228
 247:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 621              		.loc 1 247 27 is_stmt 0 view .LVU229
 622 018e 0323     		movs	r3, #3
 623 0190 0A93     		str	r3, [sp, #40]
 248:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 624              		.loc 1 248 5 is_stmt 1 view .LVU230
 248:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 625              		.loc 1 248 31 is_stmt 0 view .LVU231
 626 0192 0723     		movs	r3, #7
 627 0194 0B93     		str	r3, [sp, #44]
 249:Core/Src/usart.c **** 
 628              		.loc 1 249 5 is_stmt 1 view .LVU232
 629 0196 07A9     		add	r1, sp, #28
 630 0198 2848     		ldr	r0, .L37+48
 631              	.LVL21:
 249:Core/Src/usart.c **** 
 632              		.loc 1 249 5 is_stmt 0 view .LVU233
 633 019a FFF7FEFF 		bl	HAL_GPIO_Init
 634              	.LVL22:
 253:Core/Src/usart.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 635              		.loc 1 253 5 is_stmt 1 view .LVU234
 253:Core/Src/usart.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 636              		.loc 1 253 29 is_stmt 0 view .LVU235
 637 019e 2848     		ldr	r0, .L37+52
 638 01a0 284B     		ldr	r3, .L37+56
 639 01a2 0360     		str	r3, [r0]
 254:Core/Src/usart.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
ARM GAS  /tmp/ccQcYkSv.s 			page 20


 640              		.loc 1 254 5 is_stmt 1 view .LVU236
 254:Core/Src/usart.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 641              		.loc 1 254 33 is_stmt 0 view .LVU237
 642 01a4 4FF00063 		mov	r3, #134217728
 643 01a8 4360     		str	r3, [r0, #4]
 255:Core/Src/usart.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 644              		.loc 1 255 5 is_stmt 1 view .LVU238
 255:Core/Src/usart.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 645              		.loc 1 255 35 is_stmt 0 view .LVU239
 646 01aa 8560     		str	r5, [r0, #8]
 256:Core/Src/usart.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 647              		.loc 1 256 5 is_stmt 1 view .LVU240
 256:Core/Src/usart.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 648              		.loc 1 256 35 is_stmt 0 view .LVU241
 649 01ac C560     		str	r5, [r0, #12]
 257:Core/Src/usart.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 650              		.loc 1 257 5 is_stmt 1 view .LVU242
 257:Core/Src/usart.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 651              		.loc 1 257 32 is_stmt 0 view .LVU243
 652 01ae 4FF48063 		mov	r3, #1024
 653 01b2 0361     		str	r3, [r0, #16]
 258:Core/Src/usart.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 654              		.loc 1 258 5 is_stmt 1 view .LVU244
 258:Core/Src/usart.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 655              		.loc 1 258 45 is_stmt 0 view .LVU245
 656 01b4 4561     		str	r5, [r0, #20]
 259:Core/Src/usart.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 657              		.loc 1 259 5 is_stmt 1 view .LVU246
 259:Core/Src/usart.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 658              		.loc 1 259 42 is_stmt 0 view .LVU247
 659 01b6 8561     		str	r5, [r0, #24]
 260:Core/Src/usart.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 660              		.loc 1 260 5 is_stmt 1 view .LVU248
 260:Core/Src/usart.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 661              		.loc 1 260 30 is_stmt 0 view .LVU249
 662 01b8 C561     		str	r5, [r0, #28]
 261:Core/Src/usart.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 663              		.loc 1 261 5 is_stmt 1 view .LVU250
 261:Core/Src/usart.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 664              		.loc 1 261 34 is_stmt 0 view .LVU251
 665 01ba 0562     		str	r5, [r0, #32]
 262:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 666              		.loc 1 262 5 is_stmt 1 view .LVU252
 262:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 667              		.loc 1 262 34 is_stmt 0 view .LVU253
 668 01bc 4562     		str	r5, [r0, #36]
 263:Core/Src/usart.c ****     {
 669              		.loc 1 263 5 is_stmt 1 view .LVU254
 263:Core/Src/usart.c ****     {
 670              		.loc 1 263 9 is_stmt 0 view .LVU255
 671 01be FFF7FEFF 		bl	HAL_DMA_Init
 672              	.LVL23:
 263:Core/Src/usart.c ****     {
 673              		.loc 1 263 8 discriminator 1 view .LVU256
 674 01c2 E8B9     		cbnz	r0, .L35
 675              	.L26:
 268:Core/Src/usart.c **** 
ARM GAS  /tmp/ccQcYkSv.s 			page 21


 676              		.loc 1 268 5 is_stmt 1 view .LVU257
 268:Core/Src/usart.c **** 
 677              		.loc 1 268 5 view .LVU258
 678 01c4 1E4B     		ldr	r3, .L37+52
 679 01c6 E363     		str	r3, [r4, #60]
 268:Core/Src/usart.c **** 
 680              		.loc 1 268 5 view .LVU259
 681 01c8 9C63     		str	r4, [r3, #56]
 268:Core/Src/usart.c **** 
 682              		.loc 1 268 5 view .LVU260
 271:Core/Src/usart.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 683              		.loc 1 271 5 view .LVU261
 271:Core/Src/usart.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 684              		.loc 1 271 29 is_stmt 0 view .LVU262
 685 01ca 1F48     		ldr	r0, .L37+60
 686 01cc 1F4B     		ldr	r3, .L37+64
 687 01ce 0360     		str	r3, [r0]
 272:Core/Src/usart.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 688              		.loc 1 272 5 is_stmt 1 view .LVU263
 272:Core/Src/usart.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 689              		.loc 1 272 33 is_stmt 0 view .LVU264
 690 01d0 4FF00063 		mov	r3, #134217728
 691 01d4 4360     		str	r3, [r0, #4]
 273:Core/Src/usart.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 692              		.loc 1 273 5 is_stmt 1 view .LVU265
 273:Core/Src/usart.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 693              		.loc 1 273 35 is_stmt 0 view .LVU266
 694 01d6 4023     		movs	r3, #64
 695 01d8 8360     		str	r3, [r0, #8]
 274:Core/Src/usart.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 696              		.loc 1 274 5 is_stmt 1 view .LVU267
 274:Core/Src/usart.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 697              		.loc 1 274 35 is_stmt 0 view .LVU268
 698 01da 0023     		movs	r3, #0
 699 01dc C360     		str	r3, [r0, #12]
 275:Core/Src/usart.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 700              		.loc 1 275 5 is_stmt 1 view .LVU269
 275:Core/Src/usart.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 701              		.loc 1 275 32 is_stmt 0 view .LVU270
 702 01de 4FF48062 		mov	r2, #1024
 703 01e2 0261     		str	r2, [r0, #16]
 276:Core/Src/usart.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 704              		.loc 1 276 5 is_stmt 1 view .LVU271
 276:Core/Src/usart.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 705              		.loc 1 276 45 is_stmt 0 view .LVU272
 706 01e4 4361     		str	r3, [r0, #20]
 277:Core/Src/usart.c ****     hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 707              		.loc 1 277 5 is_stmt 1 view .LVU273
 277:Core/Src/usart.c ****     hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 708              		.loc 1 277 42 is_stmt 0 view .LVU274
 709 01e6 8361     		str	r3, [r0, #24]
 278:Core/Src/usart.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 710              		.loc 1 278 5 is_stmt 1 view .LVU275
 278:Core/Src/usart.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 711              		.loc 1 278 30 is_stmt 0 view .LVU276
 712 01e8 4FF48072 		mov	r2, #256
 713 01ec C261     		str	r2, [r0, #28]
ARM GAS  /tmp/ccQcYkSv.s 			page 22


 279:Core/Src/usart.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 714              		.loc 1 279 5 is_stmt 1 view .LVU277
 279:Core/Src/usart.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 715              		.loc 1 279 34 is_stmt 0 view .LVU278
 716 01ee 0362     		str	r3, [r0, #32]
 280:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 717              		.loc 1 280 5 is_stmt 1 view .LVU279
 280:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 718              		.loc 1 280 34 is_stmt 0 view .LVU280
 719 01f0 4362     		str	r3, [r0, #36]
 281:Core/Src/usart.c ****     {
 720              		.loc 1 281 5 is_stmt 1 view .LVU281
 281:Core/Src/usart.c ****     {
 721              		.loc 1 281 9 is_stmt 0 view .LVU282
 722 01f2 FFF7FEFF 		bl	HAL_DMA_Init
 723              	.LVL24:
 281:Core/Src/usart.c ****     {
 724              		.loc 1 281 8 discriminator 1 view .LVU283
 725 01f6 30B9     		cbnz	r0, .L36
 726              	.L27:
 286:Core/Src/usart.c **** 
 727              		.loc 1 286 5 is_stmt 1 view .LVU284
 286:Core/Src/usart.c **** 
 728              		.loc 1 286 5 view .LVU285
 729 01f8 134B     		ldr	r3, .L37+60
 730 01fa A363     		str	r3, [r4, #56]
 286:Core/Src/usart.c **** 
 731              		.loc 1 286 5 view .LVU286
 732 01fc 9C63     		str	r4, [r3, #56]
 286:Core/Src/usart.c **** 
 733              		.loc 1 286 5 discriminator 1 view .LVU287
 734              		.loc 1 292 1 is_stmt 0 view .LVU288
 735 01fe 13E7     		b	.L19
 736              	.L35:
 265:Core/Src/usart.c ****     }
 737              		.loc 1 265 7 is_stmt 1 view .LVU289
 738 0200 FFF7FEFF 		bl	Error_Handler
 739              	.LVL25:
 740 0204 DEE7     		b	.L26
 741              	.L36:
 283:Core/Src/usart.c ****     }
 742              		.loc 1 283 7 view .LVU290
 743 0206 FFF7FEFF 		bl	Error_Handler
 744              	.LVL26:
 745 020a F5E7     		b	.L27
 746              	.L38:
 747              		.align	2
 748              	.L37:
 749 020c 004C0040 		.word	1073761280
 750 0210 00100140 		.word	1073811456
 751 0214 00440040 		.word	1073759232
 752 0218 00380240 		.word	1073887232
 753 021c 00080240 		.word	1073874944
 754 0220 00000000 		.word	hdma_uart4_rx
 755 0224 40600240 		.word	1073897536
 756 0228 00000240 		.word	1073872896
 757 022c 00000000 		.word	hdma_usart1_rx
ARM GAS  /tmp/ccQcYkSv.s 			page 23


 758 0230 40640240 		.word	1073898560
 759 0234 00000000 		.word	hdma_usart1_tx
 760 0238 B8640240 		.word	1073898680
 761 023c 000C0240 		.word	1073875968
 762 0240 00000000 		.word	hdma_usart2_rx
 763 0244 88600240 		.word	1073897608
 764 0248 00000000 		.word	hdma_usart2_tx
 765 024c A0600240 		.word	1073897632
 766              		.cfi_endproc
 767              	.LFE137:
 769              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 770              		.align	1
 771              		.global	HAL_UART_MspDeInit
 772              		.syntax unified
 773              		.thumb
 774              		.thumb_func
 776              	HAL_UART_MspDeInit:
 777              	.LVL27:
 778              	.LFB138:
 293:Core/Src/usart.c **** 
 294:Core/Src/usart.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
 295:Core/Src/usart.c **** {
 779              		.loc 1 295 1 view -0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 0
 782              		@ frame_needed = 0, uses_anonymous_args = 0
 783              		.loc 1 295 1 is_stmt 0 view .LVU292
 784 0000 10B5     		push	{r4, lr}
 785              	.LCFI7:
 786              		.cfi_def_cfa_offset 8
 787              		.cfi_offset 4, -8
 788              		.cfi_offset 14, -4
 789 0002 0446     		mov	r4, r0
 296:Core/Src/usart.c **** 
 297:Core/Src/usart.c ****   if(uartHandle->Instance==UART4)
 790              		.loc 1 297 3 is_stmt 1 view .LVU293
 791              		.loc 1 297 16 is_stmt 0 view .LVU294
 792 0004 0368     		ldr	r3, [r0]
 793              		.loc 1 297 5 view .LVU295
 794 0006 1E4A     		ldr	r2, .L47
 795 0008 9342     		cmp	r3, r2
 796 000a 06D0     		beq	.L44
 298:Core/Src/usart.c ****   {
 299:Core/Src/usart.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 300:Core/Src/usart.c **** 
 301:Core/Src/usart.c ****   /* USER CODE END UART4_MspDeInit 0 */
 302:Core/Src/usart.c ****     /* Peripheral clock disable */
 303:Core/Src/usart.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 304:Core/Src/usart.c **** 
 305:Core/Src/usart.c ****     /**UART4 GPIO Configuration
 306:Core/Src/usart.c ****     PC10     ------> UART4_TX
 307:Core/Src/usart.c ****     PC11     ------> UART4_RX
 308:Core/Src/usart.c ****     */
 309:Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 310:Core/Src/usart.c **** 
 311:Core/Src/usart.c ****     /* UART4 DMA DeInit */
 312:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
ARM GAS  /tmp/ccQcYkSv.s 			page 24


 313:Core/Src/usart.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 314:Core/Src/usart.c **** 
 315:Core/Src/usart.c ****   /* USER CODE END UART4_MspDeInit 1 */
 316:Core/Src/usart.c ****   }
 317:Core/Src/usart.c ****   else if(uartHandle->Instance==USART1)
 797              		.loc 1 317 8 is_stmt 1 view .LVU296
 798              		.loc 1 317 10 is_stmt 0 view .LVU297
 799 000c 1D4A     		ldr	r2, .L47+4
 800 000e 9342     		cmp	r3, r2
 801 0010 12D0     		beq	.L45
 318:Core/Src/usart.c ****   {
 319:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 320:Core/Src/usart.c **** 
 321:Core/Src/usart.c ****   /* USER CODE END USART1_MspDeInit 0 */
 322:Core/Src/usart.c ****     /* Peripheral clock disable */
 323:Core/Src/usart.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 324:Core/Src/usart.c **** 
 325:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 326:Core/Src/usart.c ****     PA9     ------> USART1_TX
 327:Core/Src/usart.c ****     PA10     ------> USART1_RX
 328:Core/Src/usart.c ****     */
 329:Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 330:Core/Src/usart.c **** 
 331:Core/Src/usart.c ****     /* USART1 DMA DeInit */
 332:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 333:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 334:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 335:Core/Src/usart.c **** 
 336:Core/Src/usart.c ****   /* USER CODE END USART1_MspDeInit 1 */
 337:Core/Src/usart.c ****   }
 338:Core/Src/usart.c ****   else if(uartHandle->Instance==USART2)
 802              		.loc 1 338 8 is_stmt 1 view .LVU298
 803              		.loc 1 338 10 is_stmt 0 view .LVU299
 804 0012 1D4A     		ldr	r2, .L47+8
 805 0014 9342     		cmp	r3, r2
 806 0016 21D0     		beq	.L46
 807              	.LVL28:
 808              	.L39:
 339:Core/Src/usart.c ****   {
 340:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 341:Core/Src/usart.c **** 
 342:Core/Src/usart.c ****   /* USER CODE END USART2_MspDeInit 0 */
 343:Core/Src/usart.c ****     /* Peripheral clock disable */
 344:Core/Src/usart.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 345:Core/Src/usart.c **** 
 346:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 347:Core/Src/usart.c ****     PD5     ------> USART2_TX
 348:Core/Src/usart.c ****     PD6     ------> USART2_RX
 349:Core/Src/usart.c ****     */
 350:Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_5|GPIO_PIN_6);
 351:Core/Src/usart.c **** 
 352:Core/Src/usart.c ****     /* USART2 DMA DeInit */
 353:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 354:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 355:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 356:Core/Src/usart.c **** 
 357:Core/Src/usart.c ****   /* USER CODE END USART2_MspDeInit 1 */
ARM GAS  /tmp/ccQcYkSv.s 			page 25


 358:Core/Src/usart.c ****   }
 359:Core/Src/usart.c **** }
 809              		.loc 1 359 1 view .LVU300
 810 0018 10BD     		pop	{r4, pc}
 811              	.LVL29:
 812              	.L44:
 303:Core/Src/usart.c **** 
 813              		.loc 1 303 5 is_stmt 1 view .LVU301
 814 001a 02F5F632 		add	r2, r2, #125952
 815 001e 136C     		ldr	r3, [r2, #64]
 816 0020 23F40023 		bic	r3, r3, #524288
 817 0024 1364     		str	r3, [r2, #64]
 309:Core/Src/usart.c **** 
 818              		.loc 1 309 5 view .LVU302
 819 0026 4FF44061 		mov	r1, #3072
 820 002a 1848     		ldr	r0, .L47+12
 821              	.LVL30:
 309:Core/Src/usart.c **** 
 822              		.loc 1 309 5 is_stmt 0 view .LVU303
 823 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 824              	.LVL31:
 312:Core/Src/usart.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 825              		.loc 1 312 5 is_stmt 1 view .LVU304
 826 0030 E06B     		ldr	r0, [r4, #60]
 827 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 828              	.LVL32:
 829 0036 EFE7     		b	.L39
 830              	.LVL33:
 831              	.L45:
 323:Core/Src/usart.c **** 
 832              		.loc 1 323 5 view .LVU305
 833 0038 02F59432 		add	r2, r2, #75776
 834 003c 536C     		ldr	r3, [r2, #68]
 835 003e 23F01003 		bic	r3, r3, #16
 836 0042 5364     		str	r3, [r2, #68]
 329:Core/Src/usart.c **** 
 837              		.loc 1 329 5 view .LVU306
 838 0044 4FF4C061 		mov	r1, #1536
 839 0048 1148     		ldr	r0, .L47+16
 840              	.LVL34:
 329:Core/Src/usart.c **** 
 841              		.loc 1 329 5 is_stmt 0 view .LVU307
 842 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 843              	.LVL35:
 332:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 844              		.loc 1 332 5 is_stmt 1 view .LVU308
 845 004e E06B     		ldr	r0, [r4, #60]
 846 0050 FFF7FEFF 		bl	HAL_DMA_DeInit
 847              	.LVL36:
 333:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 848              		.loc 1 333 5 view .LVU309
 849 0054 A06B     		ldr	r0, [r4, #56]
 850 0056 FFF7FEFF 		bl	HAL_DMA_DeInit
 851              	.LVL37:
 852 005a DDE7     		b	.L39
 853              	.LVL38:
 854              	.L46:
ARM GAS  /tmp/ccQcYkSv.s 			page 26


 344:Core/Src/usart.c **** 
 855              		.loc 1 344 5 view .LVU310
 856 005c 02F5FA32 		add	r2, r2, #128000
 857 0060 136C     		ldr	r3, [r2, #64]
 858 0062 23F40033 		bic	r3, r3, #131072
 859 0066 1364     		str	r3, [r2, #64]
 350:Core/Src/usart.c **** 
 860              		.loc 1 350 5 view .LVU311
 861 0068 6021     		movs	r1, #96
 862 006a 0A48     		ldr	r0, .L47+20
 863              	.LVL39:
 350:Core/Src/usart.c **** 
 864              		.loc 1 350 5 is_stmt 0 view .LVU312
 865 006c FFF7FEFF 		bl	HAL_GPIO_DeInit
 866              	.LVL40:
 353:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 867              		.loc 1 353 5 is_stmt 1 view .LVU313
 868 0070 E06B     		ldr	r0, [r4, #60]
 869 0072 FFF7FEFF 		bl	HAL_DMA_DeInit
 870              	.LVL41:
 354:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 871              		.loc 1 354 5 view .LVU314
 872 0076 A06B     		ldr	r0, [r4, #56]
 873 0078 FFF7FEFF 		bl	HAL_DMA_DeInit
 874              	.LVL42:
 875              		.loc 1 359 1 is_stmt 0 view .LVU315
 876 007c CCE7     		b	.L39
 877              	.L48:
 878 007e 00BF     		.align	2
 879              	.L47:
 880 0080 004C0040 		.word	1073761280
 881 0084 00100140 		.word	1073811456
 882 0088 00440040 		.word	1073759232
 883 008c 00080240 		.word	1073874944
 884 0090 00000240 		.word	1073872896
 885 0094 000C0240 		.word	1073875968
 886              		.cfi_endproc
 887              	.LFE138:
 889              		.global	hdma_usart2_tx
 890              		.section	.bss.hdma_usart2_tx,"aw",%nobits
 891              		.align	2
 894              	hdma_usart2_tx:
 895 0000 00000000 		.space	96
 895      00000000 
 895      00000000 
 895      00000000 
 895      00000000 
 896              		.global	hdma_usart2_rx
 897              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 898              		.align	2
 901              	hdma_usart2_rx:
 902 0000 00000000 		.space	96
 902      00000000 
 902      00000000 
 902      00000000 
 902      00000000 
 903              		.global	hdma_usart1_tx
ARM GAS  /tmp/ccQcYkSv.s 			page 27


 904              		.section	.bss.hdma_usart1_tx,"aw",%nobits
 905              		.align	2
 908              	hdma_usart1_tx:
 909 0000 00000000 		.space	96
 909      00000000 
 909      00000000 
 909      00000000 
 909      00000000 
 910              		.global	hdma_usart1_rx
 911              		.section	.bss.hdma_usart1_rx,"aw",%nobits
 912              		.align	2
 915              	hdma_usart1_rx:
 916 0000 00000000 		.space	96
 916      00000000 
 916      00000000 
 916      00000000 
 916      00000000 
 917              		.global	hdma_uart4_rx
 918              		.section	.bss.hdma_uart4_rx,"aw",%nobits
 919              		.align	2
 922              	hdma_uart4_rx:
 923 0000 00000000 		.space	96
 923      00000000 
 923      00000000 
 923      00000000 
 923      00000000 
 924              		.global	huart2
 925              		.section	.bss.huart2,"aw",%nobits
 926              		.align	2
 929              	huart2:
 930 0000 00000000 		.space	72
 930      00000000 
 930      00000000 
 930      00000000 
 930      00000000 
 931              		.global	huart1
 932              		.section	.bss.huart1,"aw",%nobits
 933              		.align	2
 936              	huart1:
 937 0000 00000000 		.space	72
 937      00000000 
 937      00000000 
 937      00000000 
 937      00000000 
 938              		.global	huart4
 939              		.section	.bss.huart4,"aw",%nobits
 940              		.align	2
 943              	huart4:
 944 0000 00000000 		.space	72
 944      00000000 
 944      00000000 
 944      00000000 
 944      00000000 
 945              		.text
 946              	.Letext0:
 947              		.file 2 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 948              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
ARM GAS  /tmp/ccQcYkSv.s 			page 28


 949              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 950              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 951              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 952              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 953              		.file 8 "Core/Inc/usart.h"
 954              		.file 9 "Core/Inc/main.h"
ARM GAS  /tmp/ccQcYkSv.s 			page 29


DEFINED SYMBOLS
                            *ABS*:00000000 usart.c
     /tmp/ccQcYkSv.s:21     .text.MX_UART4_Init:00000000 $t
     /tmp/ccQcYkSv.s:27     .text.MX_UART4_Init:00000000 MX_UART4_Init
     /tmp/ccQcYkSv.s:85     .text.MX_UART4_Init:0000002c $d
     /tmp/ccQcYkSv.s:943    .bss.huart4:00000000 huart4
     /tmp/ccQcYkSv.s:91     .text.MX_USART1_UART_Init:00000000 $t
     /tmp/ccQcYkSv.s:97     .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
     /tmp/ccQcYkSv.s:155    .text.MX_USART1_UART_Init:0000002c $d
     /tmp/ccQcYkSv.s:936    .bss.huart1:00000000 huart1
     /tmp/ccQcYkSv.s:161    .text.MX_USART2_UART_Init:00000000 $t
     /tmp/ccQcYkSv.s:167    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
     /tmp/ccQcYkSv.s:225    .text.MX_USART2_UART_Init:0000002c $d
     /tmp/ccQcYkSv.s:929    .bss.huart2:00000000 huart2
     /tmp/ccQcYkSv.s:231    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccQcYkSv.s:237    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccQcYkSv.s:749    .text.HAL_UART_MspInit:0000020c $d
     /tmp/ccQcYkSv.s:922    .bss.hdma_uart4_rx:00000000 hdma_uart4_rx
     /tmp/ccQcYkSv.s:915    .bss.hdma_usart1_rx:00000000 hdma_usart1_rx
     /tmp/ccQcYkSv.s:908    .bss.hdma_usart1_tx:00000000 hdma_usart1_tx
     /tmp/ccQcYkSv.s:901    .bss.hdma_usart2_rx:00000000 hdma_usart2_rx
     /tmp/ccQcYkSv.s:894    .bss.hdma_usart2_tx:00000000 hdma_usart2_tx
     /tmp/ccQcYkSv.s:770    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccQcYkSv.s:776    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccQcYkSv.s:880    .text.HAL_UART_MspDeInit:00000080 $d
     /tmp/ccQcYkSv.s:891    .bss.hdma_usart2_tx:00000000 $d
     /tmp/ccQcYkSv.s:898    .bss.hdma_usart2_rx:00000000 $d
     /tmp/ccQcYkSv.s:905    .bss.hdma_usart1_tx:00000000 $d
     /tmp/ccQcYkSv.s:912    .bss.hdma_usart1_rx:00000000 $d
     /tmp/ccQcYkSv.s:919    .bss.hdma_uart4_rx:00000000 $d
     /tmp/ccQcYkSv.s:926    .bss.huart2:00000000 $d
     /tmp/ccQcYkSv.s:933    .bss.huart1:00000000 $d
     /tmp/ccQcYkSv.s:940    .bss.huart4:00000000 $d

UNDEFINED SYMBOLS
HAL_UART_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_GPIO_DeInit
HAL_DMA_DeInit
