<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.16.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F411xx_Driver_Library: Drivers/Inc/stm32f411xx.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">STM32F411xx_Driver_Library<span id="projectnumber">&#160;1.0</span>
   </div>
   <div id="projectbrief">Low-level hardware drivers for STM32F411xx MCU</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.16.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('stm32f411xx_8h.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32f411xx.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>MCU specific header file for STM32F411xx. Contains peripheral base addresses, register definition structures, clock enable/disable macros, and NVIC IRQ definitions.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stddef.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &quot;<a class="el" href="stm32f411xx__gpio__driver_8h_source.html">stm32f411xx_gpio_driver.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f411xx__spi__driver_8h_source.html">stm32f411xx_spi_driver.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f411xx__usart__driver_8h_source.html">stm32f411xx_usart_driver.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f411xx.h:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" loading="lazy" frameborder="0" src="stm32f411xx_8h__incl.svg" width="100%" height="384"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div></div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" loading="lazy" frameborder="0" src="stm32f411xx_8h__dep__incl.svg" width="100%" height="464"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div></div>
</div>
</div>
<p><a href="stm32f411xx_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-nested-classes" class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:GPIO_5FRegDef_5Ft" id="r_GPIO_5FRegDef_5Ft"><td class="memItemLeft">struct &#160;</td><td class="memItemRight"><a class="el" href="struct_g_p_i_o___reg_def__t.html">GPIO_RegDef_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral register definition structure for GPIO.  <a href="struct_g_p_i_o___reg_def__t.html#details">More...</a><br /></td></tr>
<tr class="memitem:RCC_5FRegDef_5Ft" id="r_RCC_5FRegDef_5Ft"><td class="memItemLeft">struct &#160;</td><td class="memItemRight"><a class="el" href="struct_r_c_c___reg_def__t.html">RCC_RegDef_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral register definition structure for RCC.  <a href="struct_r_c_c___reg_def__t.html#details">More...</a><br /></td></tr>
<tr class="memitem:EXTI_5FRegDef_5Ft" id="r_EXTI_5FRegDef_5Ft"><td class="memItemLeft">struct &#160;</td><td class="memItemRight"><a class="el" href="struct_e_x_t_i___reg_def__t.html">EXTI_RegDef_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral register definition structure for EXTI.  <a href="struct_e_x_t_i___reg_def__t.html#details">More...</a><br /></td></tr>
<tr class="memitem:SYSCFG_5FRegDef_5Ft" id="r_SYSCFG_5FRegDef_5Ft"><td class="memItemLeft">struct &#160;</td><td class="memItemRight"><a class="el" href="struct_s_y_s_c_f_g___reg_def__t.html">SYSCFG_RegDef_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral register definition structure for SYSCFG.  <a href="struct_s_y_s_c_f_g___reg_def__t.html#details">More...</a><br /></td></tr>
<tr class="memitem:SPI_5FRegDef_5Ft" id="r_SPI_5FRegDef_5Ft"><td class="memItemLeft">struct &#160;</td><td class="memItemRight"><a class="el" href="struct_s_p_i___reg_def__t.html">SPI_RegDef_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral register definition structure for SPI.  <a href="struct_s_p_i___reg_def__t.html#details">More...</a><br /></td></tr>
<tr class="memitem:USART_5FRegDef_5Ft" id="r_USART_5FRegDef_5Ft"><td class="memItemLeft">struct &#160;</td><td class="memItemRight"><a class="el" href="struct_u_s_a_r_t___reg_def__t.html">USART_RegDef_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral register definition structure for USART.  <a href="struct_u_s_a_r_t___reg_def__t.html#details">More...</a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-define-members" class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gace629806e17fa3c6196021ce2355c9cc" id="r_gace629806e17fa3c6196021ce2355c9cc"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>__vo</b>&#160;&#160;&#160;volatile</td></tr>
<tr class="memitem:ga5181eb756a197a06d1c4ed1f40a065bc" id="r_ga5181eb756a197a06d1c4ed1f40a065bc"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>__weak</b>&#160;&#160;&#160;__attribute__((weak))</td></tr>
<tr class="memitem:gab37d21c2e44fe7e3967deaf10e30a763" id="r_gab37d21c2e44fe7e3967deaf10e30a763"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_ISER0</b>&#160;&#160;&#160;( (__vo uint32_t*)0xE000E100 )</td></tr>
<tr class="memitem:gaeea822ab87e3ef3b207f26c6176a746c" id="r_gaeea822ab87e3ef3b207f26c6176a746c"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_ISER1</b>&#160;&#160;&#160;( (__vo uint32_t*)0xE000E104 )</td></tr>
<tr class="memitem:gaf1656caf06ddb60684c2a936b87f89fa" id="r_gaf1656caf06ddb60684c2a936b87f89fa"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_ISER2</b>&#160;&#160;&#160;( (__vo uint32_t*)0xE000E108 )</td></tr>
<tr class="memitem:gaccfbb81b7701d6820f5779db3e98c45e" id="r_gaccfbb81b7701d6820f5779db3e98c45e"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_ISER3</b>&#160;&#160;&#160;( (__vo uint32_t*)0xE000E10c )</td></tr>
<tr class="memitem:ga11cfe60b26fed9d1df48860d0274983b" id="r_ga11cfe60b26fed9d1df48860d0274983b"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_ICER0</b>&#160;&#160;&#160;((__vo uint32_t*)0XE000E180)</td></tr>
<tr class="memitem:gab65a09923e3fb94e67ea4642b7f85ccf" id="r_gab65a09923e3fb94e67ea4642b7f85ccf"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_ICER1</b>&#160;&#160;&#160;((__vo uint32_t*)0XE000E184)</td></tr>
<tr class="memitem:gad3652891fd1762d24da3ddcbd9e3165f" id="r_gad3652891fd1762d24da3ddcbd9e3165f"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_ICER2</b>&#160;&#160;&#160;((__vo uint32_t*)0XE000E188)</td></tr>
<tr class="memitem:gaf861bf5443a0930f67581cd7dd6f5179" id="r_gaf861bf5443a0930f67581cd7dd6f5179"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_ICER3</b>&#160;&#160;&#160;((__vo uint32_t*)0XE000E18C)</td></tr>
<tr class="memitem:ga506b37c9eba9bb5783b2a610a74e96d9" id="r_ga506b37c9eba9bb5783b2a610a74e96d9"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_PR_BASE_ADDR</b>&#160;&#160;&#160;((__vo uint32_t*)0xE000E400)</td></tr>
<tr class="memitem:gac68a5352c70704d3d1460de7b2390f86" id="r_gac68a5352c70704d3d1460de7b2390f86"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NO_PR_BITS_IMPLEMENTED</b>&#160;&#160;&#160;4</td></tr>
<tr class="memitem:gaf6863e7094aca292453684fa2af16686" id="r_gaf6863e7094aca292453684fa2af16686"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___memory___base___addresses.html#gaf6863e7094aca292453684fa2af16686">FLASH_BASEADDR</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="memitem:gacce5bcdd78719c9f4a53cfc4ca0f6f42" id="r_gacce5bcdd78719c9f4a53cfc4ca0f6f42"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___memory___base___addresses.html#gacce5bcdd78719c9f4a53cfc4ca0f6f42">SRAM_BASEADDR</a>&#160;&#160;&#160;0x20000000U</td></tr>
<tr class="memitem:ga548ca9ecc4b62f701800110d155a05dc" id="r_ga548ca9ecc4b62f701800110d155a05dc"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___memory___base___addresses.html#ga548ca9ecc4b62f701800110d155a05dc">ROM_BASEADDR</a>&#160;&#160;&#160;0x1FFF0000U</td></tr>
<tr class="memitem:gad1c97617b06af2b0d93bae9642145bda" id="r_gad1c97617b06af2b0d93bae9642145bda"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___memory___base___addresses.html#gad1c97617b06af2b0d93bae9642145bda">SRAM</a>&#160;&#160;&#160;<a class="el" href="group___memory___base___addresses.html#gacce5bcdd78719c9f4a53cfc4ca0f6f42">SRAM_BASEADDR</a></td></tr>
<tr class="memitem:ga61007d5774c0eb9e7864c6368c811669" id="r_ga61007d5774c0eb9e7864c6368c811669"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___bus___base___addresses.html#ga61007d5774c0eb9e7864c6368c811669">PERIPH_BASEADDR</a>&#160;&#160;&#160;0x40000000U</td></tr>
<tr class="memitem:gab337f142a3ad57dbf74863dc3aac1dcc" id="r_gab337f142a3ad57dbf74863dc3aac1dcc"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___bus___base___addresses.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a>&#160;&#160;&#160;<a class="el" href="group___bus___base___addresses.html#ga61007d5774c0eb9e7864c6368c811669">PERIPH_BASEADDR</a></td></tr>
<tr class="memitem:gaac2acc49eab4162a25e6b61dc3f27a7c" id="r_gaac2acc49eab4162a25e6b61dc3f27a7c"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___bus___base___addresses.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a>&#160;&#160;&#160;0x40010000U</td></tr>
<tr class="memitem:gad1079208a6f6a29a637a550d1ca81a94" id="r_gad1079208a6f6a29a637a550d1ca81a94"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___bus___base___addresses.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a>&#160;&#160;&#160;0x40020000U</td></tr>
<tr class="memitem:ga6b406467cd4492742190114cbbec9a8e" id="r_ga6b406467cd4492742190114cbbec9a8e"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___bus___base___addresses.html#ga6b406467cd4492742190114cbbec9a8e">AHB2PERIPH_BASEADDR</a>&#160;&#160;&#160;0x50000000U</td></tr>
<tr class="memitem:ga3e615727451fa1abc89e436a7158d4aa" id="r_ga3e615727451fa1abc89e436a7158d4aa"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_h_b1___peripherals.html#ga3e615727451fa1abc89e436a7158d4aa">GPIOA_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x0000)</td></tr>
<tr class="memitem:ga583cafe206b45c6e3507b0493b96bdf0" id="r_ga583cafe206b45c6e3507b0493b96bdf0"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_h_b1___peripherals.html#ga583cafe206b45c6e3507b0493b96bdf0">GPIOB_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x0400)</td></tr>
<tr class="memitem:ga05e89040a5ad3c3e5f5bbd62b434512b" id="r_ga05e89040a5ad3c3e5f5bbd62b434512b"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_h_b1___peripherals.html#ga05e89040a5ad3c3e5f5bbd62b434512b">GPIOC_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x0800)</td></tr>
<tr class="memitem:ga807336d6c75feb8d0e943d618b5eaf26" id="r_ga807336d6c75feb8d0e943d618b5eaf26"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_h_b1___peripherals.html#ga807336d6c75feb8d0e943d618b5eaf26">GPIOD_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x0C00)</td></tr>
<tr class="memitem:gac248e8d8a7113113481c2abb31d7660a" id="r_gac248e8d8a7113113481c2abb31d7660a"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_h_b1___peripherals.html#gac248e8d8a7113113481c2abb31d7660a">GPIOE_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x1000)</td></tr>
<tr class="memitem:ga63f9598aea50d8c995a9037578bb0907" id="r_ga63f9598aea50d8c995a9037578bb0907"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_h_b1___peripherals.html#ga63f9598aea50d8c995a9037578bb0907">GPIOH_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x1C00)</td></tr>
<tr class="memitem:ga799588b38166cb25baecaf3fd926ae5f" id="r_ga799588b38166cb25baecaf3fd926ae5f"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_h_b1___peripherals.html#ga799588b38166cb25baecaf3fd926ae5f">CRC_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x3000)</td></tr>
<tr class="memitem:ga89610f202a9f78bcc85f76c5ba52d009" id="r_ga89610f202a9f78bcc85f76c5ba52d009"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_h_b1___peripherals.html#ga89610f202a9f78bcc85f76c5ba52d009">RCC_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gad1079208a6f6a29a637a550d1ca81a94">AHB1PERIPH_BASEADDR</a> + 0x3800)</td></tr>
<tr class="memitem:ga44e7e7597f47b4f3f3229de7c0ff7908" id="r_ga44e7e7597f47b4f3f3229de7c0ff7908"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_p_b1___peripherals.html#ga44e7e7597f47b4f3f3229de7c0ff7908">I2C1_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x5400)</td></tr>
<tr class="memitem:ga94025f09df9dc7c9720293778c389e4c" id="r_ga94025f09df9dc7c9720293778c389e4c"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_p_b1___peripherals.html#ga94025f09df9dc7c9720293778c389e4c">I2C2_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x5800)</td></tr>
<tr class="memitem:ga02b13b7d3f55032e47973e192b94cb53" id="r_ga02b13b7d3f55032e47973e192b94cb53"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_p_b1___peripherals.html#ga02b13b7d3f55032e47973e192b94cb53">I2C3_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x5C00)</td></tr>
<tr class="memitem:ga52fc929735639d70b44dea7885bb01ff" id="r_ga52fc929735639d70b44dea7885bb01ff"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_p_b1___peripherals.html#ga52fc929735639d70b44dea7885bb01ff">SPI2_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x3800)</td></tr>
<tr class="memitem:gada16cf23d6a91088c447de485b616ed8" id="r_gada16cf23d6a91088c447de485b616ed8"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_p_b1___peripherals.html#gada16cf23d6a91088c447de485b616ed8">SPI3_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x3C00)</td></tr>
<tr class="memitem:ga9e2d543dd90e725020d1f4b2ae3a0cdc" id="r_ga9e2d543dd90e725020d1f4b2ae3a0cdc"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_p_b1___peripherals.html#ga9e2d543dd90e725020d1f4b2ae3a0cdc">USART2_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gab337f142a3ad57dbf74863dc3aac1dcc">APB1PERIPH_BASEADDR</a> + 0x4400)</td></tr>
<tr class="memitem:ga9ce143f4fc043361dc774d877c672f0d" id="r_ga9ce143f4fc043361dc774d877c672f0d"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_p_b2___peripherals.html#ga9ce143f4fc043361dc774d877c672f0d">EXTI_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x3C00)</td></tr>
<tr class="memitem:ga64992f19fed3a459eb91f519c06b3427" id="r_ga64992f19fed3a459eb91f519c06b3427"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_p_b2___peripherals.html#ga64992f19fed3a459eb91f519c06b3427">SPI1_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x3000)</td></tr>
<tr class="memitem:ga8370319e63d6c3a62ce4f0539ebe2b68" id="r_ga8370319e63d6c3a62ce4f0539ebe2b68"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_p_b2___peripherals.html#ga8370319e63d6c3a62ce4f0539ebe2b68">SPI4_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x3400)</td></tr>
<tr class="memitem:ga1a4823a832056630f2cee362ae6d5c92" id="r_ga1a4823a832056630f2cee362ae6d5c92"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_p_b2___peripherals.html#ga1a4823a832056630f2cee362ae6d5c92">SPI5_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x5000)</td></tr>
<tr class="memitem:gad389e516cff9dd84a9b04685b391b8fe" id="r_gad389e516cff9dd84a9b04685b391b8fe"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_p_b2___peripherals.html#gad389e516cff9dd84a9b04685b391b8fe">SYSCFG_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x3800)</td></tr>
<tr class="memitem:ga4ccf21b5f54c80b031bff13956af2018" id="r_ga4ccf21b5f54c80b031bff13956af2018"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_p_b2___peripherals.html#ga4ccf21b5f54c80b031bff13956af2018">USART1_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x1000)</td></tr>
<tr class="memitem:ga849c1342a2b7b4126c4a3b638c903c29" id="r_ga849c1342a2b7b4126c4a3b638c903c29"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___a_p_b2___peripherals.html#ga849c1342a2b7b4126c4a3b638c903c29">USART6_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group___bus___base___addresses.html#gaac2acc49eab4162a25e6b61dc3f27a7c">APB2PERIPH_BASEADDR</a> + 0x1400)</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7" id="r_gac485358099728ddae050db37924dd6b7"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>GPIOA</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___reg_def__t.html">GPIO_RegDef_t</a>*)<a class="el" href="group___a_h_b1___peripherals.html#ga3e615727451fa1abc89e436a7158d4aa">GPIOA_BASEADDR</a>)</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd" id="r_ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>GPIOB</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___reg_def__t.html">GPIO_RegDef_t</a>*)<a class="el" href="group___a_h_b1___peripherals.html#ga583cafe206b45c6e3507b0493b96bdf0">GPIOB_BASEADDR</a>)</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08" id="r_ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>GPIOC</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___reg_def__t.html">GPIO_RegDef_t</a>*)<a class="el" href="group___a_h_b1___peripherals.html#ga05e89040a5ad3c3e5f5bbd62b434512b">GPIOC_BASEADDR</a>)</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac" id="r_ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>GPIOD</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___reg_def__t.html">GPIO_RegDef_t</a>*)<a class="el" href="group___a_h_b1___peripherals.html#ga807336d6c75feb8d0e943d618b5eaf26">GPIOD_BASEADDR</a>)</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763" id="r_gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>GPIOE</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___reg_def__t.html">GPIO_RegDef_t</a>*)<a class="el" href="group___a_h_b1___peripherals.html#gac248e8d8a7113113481c2abb31d7660a">GPIOE_BASEADDR</a>)</td></tr>
<tr class="memitem:gadeacbb43ae86c879945afe98c679b285" id="r_gadeacbb43ae86c879945afe98c679b285"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>GPIOH</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___reg_def__t.html">GPIO_RegDef_t</a>*)<a class="el" href="group___a_h_b1___peripherals.html#ga63f9598aea50d8c995a9037578bb0907">GPIOH_BASEADDR</a>)</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4" id="r_ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>RCC</b>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___reg_def__t.html">RCC_RegDef_t</a>*)<a class="el" href="group___a_h_b1___peripherals.html#ga89610f202a9f78bcc85f76c5ba52d009">RCC_BASEADDR</a>)</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac" id="r_ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>EXTI</b>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___reg_def__t.html">EXTI_RegDef_t</a>*)<a class="el" href="group___a_p_b2___peripherals.html#ga9ce143f4fc043361dc774d877c672f0d">EXTI_BASEADDR</a>)</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8" id="r_ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SYSCFG</b>&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___reg_def__t.html">SYSCFG_RegDef_t</a>*)<a class="el" href="group___a_p_b2___peripherals.html#gad389e516cff9dd84a9b04685b391b8fe">SYSCFG_BASEADDR</a>)</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f" id="r_gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI1</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___reg_def__t.html">SPI_RegDef_t</a>*)<a class="el" href="group___a_p_b2___peripherals.html#ga64992f19fed3a459eb91f519c06b3427">SPI1_BASEADDR</a>)</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b" id="r_gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI2</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___reg_def__t.html">SPI_RegDef_t</a>*)<a class="el" href="group___a_p_b1___peripherals.html#ga52fc929735639d70b44dea7885bb01ff">SPI2_BASEADDR</a>)</td></tr>
<tr class="memitem:gab2339cbf25502bf562b19208b1b257fc" id="r_gab2339cbf25502bf562b19208b1b257fc"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI3</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___reg_def__t.html">SPI_RegDef_t</a>*)<a class="el" href="group___a_p_b1___peripherals.html#gada16cf23d6a91088c447de485b616ed8">SPI3_BASEADDR</a>)</td></tr>
<tr class="memitem:ga2a2e6edef68cfe1946f39a5033da2301" id="r_ga2a2e6edef68cfe1946f39a5033da2301"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI4</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___reg_def__t.html">SPI_RegDef_t</a>*)<a class="el" href="group___a_p_b2___peripherals.html#ga8370319e63d6c3a62ce4f0539ebe2b68">SPI4_BASEADDR</a>)</td></tr>
<tr class="memitem:ga5e676c061e19ced149b7c6de6b8985e5" id="r_ga5e676c061e19ced149b7c6de6b8985e5"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI5</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___reg_def__t.html">SPI_RegDef_t</a>*)<a class="el" href="group___a_p_b2___peripherals.html#ga1a4823a832056630f2cee362ae6d5c92">SPI5_BASEADDR</a>)</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da" id="r_ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART1</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___reg_def__t.html">USART_RegDef_t</a>*)<a class="el" href="group___a_p_b2___peripherals.html#ga4ccf21b5f54c80b031bff13956af2018">USART1_BASEADDR</a>)</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930" id="r_gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART2</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___reg_def__t.html">USART_RegDef_t</a>*)<a class="el" href="group___a_p_b1___peripherals.html#ga9e2d543dd90e725020d1f4b2ae3a0cdc">USART2_BASEADDR</a>)</td></tr>
<tr class="memitem:ga2dab39a19ce3dd05fe360dcbb7b5dc84" id="r_ga2dab39a19ce3dd05fe360dcbb7b5dc84"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART6</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___reg_def__t.html">USART_RegDef_t</a>*)<a class="el" href="group___a_p_b2___peripherals.html#ga849c1342a2b7b4126c4a3b638c903c29">USART6_BASEADDR</a>)</td></tr>
<tr class="memitem:ga17c0eb1a7e7645a5d63d8b7a41fbb19c" id="r_ga17c0eb1a7e7645a5d63d8b7a41fbb19c"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#ga17c0eb1a7e7645a5d63d8b7a41fbb19c">GPIOA_PCLK_EN</a>()</td></tr>
<tr class="memitem:ga1bc2b8b73bb42c4d2cd758a732fbe871" id="r_ga1bc2b8b73bb42c4d2cd758a732fbe871"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#ga1bc2b8b73bb42c4d2cd758a732fbe871">GPIOB_PCLK_EN</a>()</td></tr>
<tr class="memitem:gab9e994b2e5e4ada47764117634c64728" id="r_gab9e994b2e5e4ada47764117634c64728"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#gab9e994b2e5e4ada47764117634c64728">GPIOC_PCLK_EN</a>()</td></tr>
<tr class="memitem:gac08ecd1bbe57ab59746d6da5b972f493" id="r_gac08ecd1bbe57ab59746d6da5b972f493"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#gac08ecd1bbe57ab59746d6da5b972f493">GPIOD_PCLK_EN</a>()</td></tr>
<tr class="memitem:gaa93bc85ce9310ae89c709ad615d9bb18" id="r_gaa93bc85ce9310ae89c709ad615d9bb18"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#gaa93bc85ce9310ae89c709ad615d9bb18">GPIOE_PCLK_EN</a>()</td></tr>
<tr class="memitem:ga2be7b357e112e2036141678aa6bc3506" id="r_ga2be7b357e112e2036141678aa6bc3506"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#ga2be7b357e112e2036141678aa6bc3506">GPIOH_PCLK_EN</a>()</td></tr>
<tr class="memitem:ga38b3719d33b55faf15f9b9b08295b353" id="r_ga38b3719d33b55faf15f9b9b08295b353"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#ga38b3719d33b55faf15f9b9b08295b353">I2C1_PCLK_EN</a>()</td></tr>
<tr class="memitem:gabe017af091eb4ddc6eb863f5a4dce79e" id="r_gabe017af091eb4ddc6eb863f5a4dce79e"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#gabe017af091eb4ddc6eb863f5a4dce79e">I2C2_PCLK_EN</a>()</td></tr>
<tr class="memitem:ga5bc760dcdbeebc5bcf1f36fdb4ff3c62" id="r_ga5bc760dcdbeebc5bcf1f36fdb4ff3c62"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#ga5bc760dcdbeebc5bcf1f36fdb4ff3c62">I2C3_PCLK_EN</a>()</td></tr>
<tr class="memitem:gae72a543f0dff6747a7b65968b1dcbb28" id="r_gae72a543f0dff6747a7b65968b1dcbb28"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#gae72a543f0dff6747a7b65968b1dcbb28">SPI1_PCLK_EN</a>()</td></tr>
<tr class="memitem:ga76e0d058783c88190b860bfaecec1d87" id="r_ga76e0d058783c88190b860bfaecec1d87"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#ga76e0d058783c88190b860bfaecec1d87">SPI2_PCLK_EN</a>()</td></tr>
<tr class="memitem:gaf9dcb6773cab8a79434d8ce7cc900342" id="r_gaf9dcb6773cab8a79434d8ce7cc900342"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#gaf9dcb6773cab8a79434d8ce7cc900342">SPI3_PCLK_EN</a>()</td></tr>
<tr class="memitem:ga93b5644ae1f7ff01640d1a77c87ac973" id="r_ga93b5644ae1f7ff01640d1a77c87ac973"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#ga93b5644ae1f7ff01640d1a77c87ac973">SPI4_PCLK_EN</a>()</td></tr>
<tr class="memitem:ga2a022efd880291312042e9e260b4c52a" id="r_ga2a022efd880291312042e9e260b4c52a"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#ga2a022efd880291312042e9e260b4c52a">SPI5_PCLK_EN</a>()</td></tr>
<tr class="memitem:gac4410a1d3f7d178bc9d962da70092d5d" id="r_gac4410a1d3f7d178bc9d962da70092d5d"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#gac4410a1d3f7d178bc9d962da70092d5d">USART1_PCLK_EN</a>()</td></tr>
<tr class="memitem:ga46edab80171922a374bd5a264f1f0e14" id="r_ga46edab80171922a374bd5a264f1f0e14"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#ga46edab80171922a374bd5a264f1f0e14">USART2_PCLK_EN</a>()</td></tr>
<tr class="memitem:gab95e3976500c683ba5745f22579994cf" id="r_gab95e3976500c683ba5745f22579994cf"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#gab95e3976500c683ba5745f22579994cf">USART6_PCLK_EN</a>()</td></tr>
<tr class="memitem:gaf4132dd5c45ad1cbdb0226b3f0108cf6" id="r_gaf4132dd5c45ad1cbdb0226b3f0108cf6"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___enable___macros.html#gaf4132dd5c45ad1cbdb0226b3f0108cf6">SYSCFG_PCLK_EN</a>()</td></tr>
<tr class="memitem:ga7bd5daf4b7f73ce65ccccc10f3f62c25" id="r_ga7bd5daf4b7f73ce65ccccc10f3f62c25"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#ga7bd5daf4b7f73ce65ccccc10f3f62c25">GPIOA_PCLK_DI</a>()</td></tr>
<tr class="memitem:ga0b8beefb50159bf0b57ce00f391b9ffb" id="r_ga0b8beefb50159bf0b57ce00f391b9ffb"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#ga0b8beefb50159bf0b57ce00f391b9ffb">GPIOB_PCLK_DI</a>()</td></tr>
<tr class="memitem:ga786bf409a60ff677716cb03a610bd73e" id="r_ga786bf409a60ff677716cb03a610bd73e"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#ga786bf409a60ff677716cb03a610bd73e">GPIOC_PCLK_DI</a>()</td></tr>
<tr class="memitem:ga454d99148231ab9d69d282fa2977794a" id="r_ga454d99148231ab9d69d282fa2977794a"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#ga454d99148231ab9d69d282fa2977794a">GPIOD_PCLK_DI</a>()</td></tr>
<tr class="memitem:ga978a7db44c8d879d33a615ef3b0ec112" id="r_ga978a7db44c8d879d33a615ef3b0ec112"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#ga978a7db44c8d879d33a615ef3b0ec112">GPIOE_PCLK_DI</a>()</td></tr>
<tr class="memitem:ga5e62f105900568285d3f1c703048566b" id="r_ga5e62f105900568285d3f1c703048566b"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#ga5e62f105900568285d3f1c703048566b">GPIOH_PCLK_DI</a>()</td></tr>
<tr class="memitem:gaced37391c6600e3a7fdced9eff1af33d" id="r_gaced37391c6600e3a7fdced9eff1af33d"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#gaced37391c6600e3a7fdced9eff1af33d">I2C1_PCLK_DI</a>()</td></tr>
<tr class="memitem:gaf26def2cfb411c0452a81cc0f07600bc" id="r_gaf26def2cfb411c0452a81cc0f07600bc"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#gaf26def2cfb411c0452a81cc0f07600bc">I2C2_PCLK_DI</a>()</td></tr>
<tr class="memitem:ga244d0f54bfe8be366d938c5bcd64b740" id="r_ga244d0f54bfe8be366d938c5bcd64b740"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#ga244d0f54bfe8be366d938c5bcd64b740">I2C3_PCLK_DI</a>()</td></tr>
<tr class="memitem:ga5d981b8f6a68cd77963d57d42693d170" id="r_ga5d981b8f6a68cd77963d57d42693d170"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#ga5d981b8f6a68cd77963d57d42693d170">SPI1_PCLK_DI</a>()</td></tr>
<tr class="memitem:ga8155a469b85817f3e6d37e4ff09f727f" id="r_ga8155a469b85817f3e6d37e4ff09f727f"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#ga8155a469b85817f3e6d37e4ff09f727f">SPI2_PCLK_DI</a>()</td></tr>
<tr class="memitem:gad4de3e58530324cb9a9a1c32504b8c26" id="r_gad4de3e58530324cb9a9a1c32504b8c26"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#gad4de3e58530324cb9a9a1c32504b8c26">SPI3_PCLK_DI</a>()</td></tr>
<tr class="memitem:ga30c26071cf3d08af993808262f790cdf" id="r_ga30c26071cf3d08af993808262f790cdf"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#ga30c26071cf3d08af993808262f790cdf">SPI4_PCLK_DI</a>()</td></tr>
<tr class="memitem:ga80f53a3d87c29a92a12c1796af5634a1" id="r_ga80f53a3d87c29a92a12c1796af5634a1"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#ga80f53a3d87c29a92a12c1796af5634a1">SPI5_PCLK_DI</a>()</td></tr>
<tr class="memitem:gac73ad50ae751cf615a38b3746789491f" id="r_gac73ad50ae751cf615a38b3746789491f"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#gac73ad50ae751cf615a38b3746789491f">USART1_PCLK_DI</a>()</td></tr>
<tr class="memitem:gacb4956d8b2b9289454c2b0eadd711e34" id="r_gacb4956d8b2b9289454c2b0eadd711e34"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#gacb4956d8b2b9289454c2b0eadd711e34">USART2_PCLK_DI</a>()</td></tr>
<tr class="memitem:ga0b34ade86ce39c5af78c1cbbdfb22ece" id="r_ga0b34ade86ce39c5af78c1cbbdfb22ece"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#ga0b34ade86ce39c5af78c1cbbdfb22ece">USART6_PCLK_DI</a>()</td></tr>
<tr class="memitem:ga11f49b5c109b1eacd48dc52c94acea3e" id="r_ga11f49b5c109b1eacd48dc52c94acea3e"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___clock___disable___macros.html#ga11f49b5c109b1eacd48dc52c94acea3e">SYSCFG_PCLK_DI</a>()</td></tr>
<tr class="memitem:gadc67c9a26e533fd6949e8ee286428574" id="r_gadc67c9a26e533fd6949e8ee286428574"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___reset___macros.html#gadc67c9a26e533fd6949e8ee286428574">GPIOA_REG_RESET</a>()</td></tr>
<tr class="memitem:ga56bd14a304c634ad5bfac7622f0b544a" id="r_ga56bd14a304c634ad5bfac7622f0b544a"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___reset___macros.html#ga56bd14a304c634ad5bfac7622f0b544a">GPIOB_REG_RESET</a>()</td></tr>
<tr class="memitem:ga670acbee38ec2144a2ff4741ec07e42a" id="r_ga670acbee38ec2144a2ff4741ec07e42a"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___reset___macros.html#ga670acbee38ec2144a2ff4741ec07e42a">GPIOC_REG_RESET</a>()</td></tr>
<tr class="memitem:ga4079b0a5bde67f387ace0a336d9b5c12" id="r_ga4079b0a5bde67f387ace0a336d9b5c12"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___reset___macros.html#ga4079b0a5bde67f387ace0a336d9b5c12">GPIOD_REG_RESET</a>()</td></tr>
<tr class="memitem:ga81f5e66d8d1d6aeae1e7cdf6ab3080d4" id="r_ga81f5e66d8d1d6aeae1e7cdf6ab3080d4"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___reset___macros.html#ga81f5e66d8d1d6aeae1e7cdf6ab3080d4">GPIOE_REG_RESET</a>()</td></tr>
<tr class="memitem:gaafc0615682b1b6646ad8c1478356da9d" id="r_gaafc0615682b1b6646ad8c1478356da9d"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___reset___macros.html#gaafc0615682b1b6646ad8c1478356da9d">GPIOH_REG_RESET</a>()</td></tr>
<tr class="memitem:ga8ad3456e4edd9d3a56bb24017c74a0f8" id="r_ga8ad3456e4edd9d3a56bb24017c74a0f8"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___reset___macros.html#ga8ad3456e4edd9d3a56bb24017c74a0f8">SPI1_REG_RESET</a>()</td></tr>
<tr class="memitem:ga44e99a893c3d829b4976108cd7491f3e" id="r_ga44e99a893c3d829b4976108cd7491f3e"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___reset___macros.html#ga44e99a893c3d829b4976108cd7491f3e">SPI2_REG_RESET</a>()</td></tr>
<tr class="memitem:ga5ab7e6322f1ec13413d2587f14151ba8" id="r_ga5ab7e6322f1ec13413d2587f14151ba8"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___reset___macros.html#ga5ab7e6322f1ec13413d2587f14151ba8">SPI3_REG_RESET</a>()</td></tr>
<tr class="memitem:ga3a017fd54dca0dfcc151eac5b4de42a6" id="r_ga3a017fd54dca0dfcc151eac5b4de42a6"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___reset___macros.html#ga3a017fd54dca0dfcc151eac5b4de42a6">SPI4_REG_RESET</a>()</td></tr>
<tr class="memitem:gade66630ded6a5bb4c3912760da90d78c" id="r_gade66630ded6a5bb4c3912760da90d78c"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___reset___macros.html#gade66630ded6a5bb4c3912760da90d78c">SPI5_REG_RESET</a>()</td></tr>
<tr class="memitem:ga45aef80db4bd55ae2e509ebf53cf39d3" id="r_ga45aef80db4bd55ae2e509ebf53cf39d3"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga45aef80db4bd55ae2e509ebf53cf39d3">IRQ_NO_WWDG</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:ga1bbc469d6ad730489fb3c00d3fc981f4" id="r_ga1bbc469d6ad730489fb3c00d3fc981f4"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga1bbc469d6ad730489fb3c00d3fc981f4">IRQ_NO_EXTI16_PVD</a>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:ga9182721f72a613325adab5ee2d7955ef" id="r_ga9182721f72a613325adab5ee2d7955ef"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga9182721f72a613325adab5ee2d7955ef">IRQ_NO_EXTI21_TAMP_STAMP</a>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:ga52c384859530b645b9cbca37d867d90f" id="r_ga52c384859530b645b9cbca37d867d90f"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga52c384859530b645b9cbca37d867d90f">IRQ_NO_EXTI22_RTC_WKUP</a>&#160;&#160;&#160;3</td></tr>
<tr class="memitem:ga0517a0dfa6e8f0ca019893faf048f025" id="r_ga0517a0dfa6e8f0ca019893faf048f025"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga0517a0dfa6e8f0ca019893faf048f025">IRQ_NO_FLASH</a>&#160;&#160;&#160;4</td></tr>
<tr class="memitem:gaaf5e6e410a64b0d6e71a69536e712b6d" id="r_gaaf5e6e410a64b0d6e71a69536e712b6d"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gaaf5e6e410a64b0d6e71a69536e712b6d">IRQ_NO_RCC</a>&#160;&#160;&#160;5</td></tr>
<tr class="memitem:gabafd764fa6dcf27ebb3405975fe221c7" id="r_gabafd764fa6dcf27ebb3405975fe221c7"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gabafd764fa6dcf27ebb3405975fe221c7">IRQ_NO_EXTI0</a>&#160;&#160;&#160;6</td></tr>
<tr class="memitem:ga3c28288c2813252972ae24078a87db92" id="r_ga3c28288c2813252972ae24078a87db92"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga3c28288c2813252972ae24078a87db92">IRQ_NO_EXTI1</a>&#160;&#160;&#160;7</td></tr>
<tr class="memitem:ga5be57dc7d31306fe614b5a742e27545e" id="r_ga5be57dc7d31306fe614b5a742e27545e"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga5be57dc7d31306fe614b5a742e27545e">IRQ_NO_EXTI2</a>&#160;&#160;&#160;8</td></tr>
<tr class="memitem:ga3e2ff68388529978704dea5edd1a0a95" id="r_ga3e2ff68388529978704dea5edd1a0a95"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga3e2ff68388529978704dea5edd1a0a95">IRQ_NO_EXTI3</a>&#160;&#160;&#160;9</td></tr>
<tr class="memitem:ga12e4157b684ccff94ec0f6f3ec4fec6e" id="r_ga12e4157b684ccff94ec0f6f3ec4fec6e"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga12e4157b684ccff94ec0f6f3ec4fec6e">IRQ_NO_EXTI4</a>&#160;&#160;&#160;10</td></tr>
<tr class="memitem:ga86b35eda7374b1d0edd822f2897a291e" id="r_ga86b35eda7374b1d0edd822f2897a291e"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga86b35eda7374b1d0edd822f2897a291e">IRQ_NO_DMA1_Stream0</a>&#160;&#160;&#160;11</td></tr>
<tr class="memitem:gaae95fcfd524a311199d59a4803cfee8c" id="r_gaae95fcfd524a311199d59a4803cfee8c"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gaae95fcfd524a311199d59a4803cfee8c">IRQ_NO_DMA1_Stream1</a>&#160;&#160;&#160;12</td></tr>
<tr class="memitem:gaf9c81a5a27e7f259be1f3e4f560e1c56" id="r_gaf9c81a5a27e7f259be1f3e4f560e1c56"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gaf9c81a5a27e7f259be1f3e4f560e1c56">IRQ_NO_DMA1_Stream2</a>&#160;&#160;&#160;13</td></tr>
<tr class="memitem:gab79fce7eb1643592a23f72260e1992a9" id="r_gab79fce7eb1643592a23f72260e1992a9"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gab79fce7eb1643592a23f72260e1992a9">IRQ_NO_DMA1_Stream3</a>&#160;&#160;&#160;14</td></tr>
<tr class="memitem:ga7e7ca1125baa7a9abd5f4b944760ccd5" id="r_ga7e7ca1125baa7a9abd5f4b944760ccd5"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga7e7ca1125baa7a9abd5f4b944760ccd5">IRQ_NO_DMA1_Stream4</a>&#160;&#160;&#160;15</td></tr>
<tr class="memitem:ga33d30754e4f2a5c36428eb5f93c480fd" id="r_ga33d30754e4f2a5c36428eb5f93c480fd"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga33d30754e4f2a5c36428eb5f93c480fd">IRQ_NO_DMA1_Stream5</a>&#160;&#160;&#160;16</td></tr>
<tr class="memitem:ga8f97bfe1af2851bc29ee691b74ef2cc8" id="r_ga8f97bfe1af2851bc29ee691b74ef2cc8"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga8f97bfe1af2851bc29ee691b74ef2cc8">IRQ_NO_DMA1_Stream6</a>&#160;&#160;&#160;17</td></tr>
<tr class="memitem:ga1ea51168792a53e117787c0ea8322629" id="r_ga1ea51168792a53e117787c0ea8322629"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga1ea51168792a53e117787c0ea8322629">IRQ_NO_ADC</a>&#160;&#160;&#160;18</td></tr>
<tr class="memitem:ga56d5721d1c30cfa96e2be9642b25ab84" id="r_ga56d5721d1c30cfa96e2be9642b25ab84"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga56d5721d1c30cfa96e2be9642b25ab84">IRQ_NO_EXTI9_5</a>&#160;&#160;&#160;23</td></tr>
<tr class="memitem:ga225e3fe49fd95723641883e7d2eb51b6" id="r_ga225e3fe49fd95723641883e7d2eb51b6"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga225e3fe49fd95723641883e7d2eb51b6">IRQ_NO_TIM1_BRK_TIM9</a>&#160;&#160;&#160;24</td></tr>
<tr class="memitem:gae1418505e8d785d075c445f315ca585d" id="r_gae1418505e8d785d075c445f315ca585d"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gae1418505e8d785d075c445f315ca585d">IRQ_NO_TIM1_UP_TIM10</a>&#160;&#160;&#160;25</td></tr>
<tr class="memitem:ga94a417bbc3cc69f35b66d34e27f1ed07" id="r_ga94a417bbc3cc69f35b66d34e27f1ed07"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga94a417bbc3cc69f35b66d34e27f1ed07">IRQ_NO_TIM1_TRG_COM_TIM11</a>&#160;&#160;&#160;26</td></tr>
<tr class="memitem:gabf79f65aeb734450bf58893f9dbf1897" id="r_gabf79f65aeb734450bf58893f9dbf1897"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gabf79f65aeb734450bf58893f9dbf1897">IRQ_NO_TIM1_CC</a>&#160;&#160;&#160;27</td></tr>
<tr class="memitem:ga0a3d4b6af8657bee10ff2d376128dad1" id="r_ga0a3d4b6af8657bee10ff2d376128dad1"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga0a3d4b6af8657bee10ff2d376128dad1">IRQ_NO_TIM2</a>&#160;&#160;&#160;28</td></tr>
<tr class="memitem:gac708051988853dfa2c05b189c370abb0" id="r_gac708051988853dfa2c05b189c370abb0"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gac708051988853dfa2c05b189c370abb0">IRQ_NO_TIM3</a>&#160;&#160;&#160;29</td></tr>
<tr class="memitem:ga48779bc917f38c1377631dc25e41acda" id="r_ga48779bc917f38c1377631dc25e41acda"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga48779bc917f38c1377631dc25e41acda">IRQ_NO_TIM4</a>&#160;&#160;&#160;30</td></tr>
<tr class="memitem:ga0e0eb0691c39bcf171c2adc9088ba98a" id="r_ga0e0eb0691c39bcf171c2adc9088ba98a"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga0e0eb0691c39bcf171c2adc9088ba98a">IRQ_NO_I2C1_EV</a>&#160;&#160;&#160;31</td></tr>
<tr class="memitem:gad9a499ea124eed61ef9271ac42697301" id="r_gad9a499ea124eed61ef9271ac42697301"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gad9a499ea124eed61ef9271ac42697301">IRQ_NO_I2C1_ER</a>&#160;&#160;&#160;32</td></tr>
<tr class="memitem:ga35289da24d543058ae57b0838a13832c" id="r_ga35289da24d543058ae57b0838a13832c"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga35289da24d543058ae57b0838a13832c">IRQ_NO_I2C2_EV</a>&#160;&#160;&#160;33</td></tr>
<tr class="memitem:ga9bad89fc830cbf2710685e2f667de4d0" id="r_ga9bad89fc830cbf2710685e2f667de4d0"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga9bad89fc830cbf2710685e2f667de4d0">IRQ_NO_I2C2_ER</a>&#160;&#160;&#160;34</td></tr>
<tr class="memitem:gac17a38feb67a4256257e3c2cb0315406" id="r_gac17a38feb67a4256257e3c2cb0315406"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gac17a38feb67a4256257e3c2cb0315406">IRQ_NO_SPI1</a>&#160;&#160;&#160;35</td></tr>
<tr class="memitem:gad4937ee2978d9d3606d02840ed8d76e7" id="r_gad4937ee2978d9d3606d02840ed8d76e7"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gad4937ee2978d9d3606d02840ed8d76e7">IRQ_NO_SPI2</a>&#160;&#160;&#160;36</td></tr>
<tr class="memitem:ga9fc55379e599d695ac0471b3f11f86f0" id="r_ga9fc55379e599d695ac0471b3f11f86f0"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga9fc55379e599d695ac0471b3f11f86f0">IRQ_NO_USART1</a>&#160;&#160;&#160;37</td></tr>
<tr class="memitem:gac7dbb01c0039785a8ae29570d7dcee52" id="r_gac7dbb01c0039785a8ae29570d7dcee52"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gac7dbb01c0039785a8ae29570d7dcee52">IRQ_NO_USART2</a>&#160;&#160;&#160;38</td></tr>
<tr class="memitem:ga55c46970c262d711800e0c8ada980d9f" id="r_ga55c46970c262d711800e0c8ada980d9f"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga55c46970c262d711800e0c8ada980d9f">IRQ_NO_EXTI15_10</a>&#160;&#160;&#160;40</td></tr>
<tr class="memitem:ga68f6747e7e003c7f6b0cc6b16a77bf94" id="r_ga68f6747e7e003c7f6b0cc6b16a77bf94"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga68f6747e7e003c7f6b0cc6b16a77bf94">IRQ_NO_EXTI17_RTC_Alarm</a>&#160;&#160;&#160;41</td></tr>
<tr class="memitem:ga2ba253e6b085644a1c8f940bc3a1b55f" id="r_ga2ba253e6b085644a1c8f940bc3a1b55f"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga2ba253e6b085644a1c8f940bc3a1b55f">IRQ_NO_EXTI18_OTG_FS_WKUP</a>&#160;&#160;&#160;42</td></tr>
<tr class="memitem:gaee33307501e855badcd1ba9bea22c8fa" id="r_gaee33307501e855badcd1ba9bea22c8fa"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gaee33307501e855badcd1ba9bea22c8fa">IRQ_NO_DMA1_Stream7</a>&#160;&#160;&#160;47</td></tr>
<tr class="memitem:ga0610117c312ae0a759eaf8e7d3e67273" id="r_ga0610117c312ae0a759eaf8e7d3e67273"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga0610117c312ae0a759eaf8e7d3e67273">IRQ_NO_SDIO</a>&#160;&#160;&#160;49</td></tr>
<tr class="memitem:ga48b7388230bd3b768db8e7741955bb8e" id="r_ga48b7388230bd3b768db8e7741955bb8e"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga48b7388230bd3b768db8e7741955bb8e">IRQ_NO_TIM5</a>&#160;&#160;&#160;50</td></tr>
<tr class="memitem:ga99f3e1ba831d9aa2d6f04cb536fe44d7" id="r_ga99f3e1ba831d9aa2d6f04cb536fe44d7"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga99f3e1ba831d9aa2d6f04cb536fe44d7">IRQ_NO_SPI3</a>&#160;&#160;&#160;51</td></tr>
<tr class="memitem:ga4ba44f03bd7fb2e6bd2ba43fa20aa808" id="r_ga4ba44f03bd7fb2e6bd2ba43fa20aa808"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga4ba44f03bd7fb2e6bd2ba43fa20aa808">IRQ_NO_DMA2_Stream0</a>&#160;&#160;&#160;56</td></tr>
<tr class="memitem:gabe7d7f2bf9f5c2dadc4393fa5d1bf9aa" id="r_gabe7d7f2bf9f5c2dadc4393fa5d1bf9aa"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gabe7d7f2bf9f5c2dadc4393fa5d1bf9aa">IRQ_NO_DMA2_Stream1</a>&#160;&#160;&#160;57</td></tr>
<tr class="memitem:gae941c04b4fd1535538e8d61f891119a1" id="r_gae941c04b4fd1535538e8d61f891119a1"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gae941c04b4fd1535538e8d61f891119a1">IRQ_NO_DMA2_Stream2</a>&#160;&#160;&#160;58</td></tr>
<tr class="memitem:gaa0f3a35e8868a426207d0ca8e2a9d5ce" id="r_gaa0f3a35e8868a426207d0ca8e2a9d5ce"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gaa0f3a35e8868a426207d0ca8e2a9d5ce">IRQ_NO_DMA2_Stream3</a>&#160;&#160;&#160;59</td></tr>
<tr class="memitem:gaa8b80c3c0a442bd5560ec26b752b5445" id="r_gaa8b80c3c0a442bd5560ec26b752b5445"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gaa8b80c3c0a442bd5560ec26b752b5445">IRQ_NO_DMA2_Stream4</a>&#160;&#160;&#160;60</td></tr>
<tr class="memitem:ga0c90a5356cb65354778099a28b244d72" id="r_ga0c90a5356cb65354778099a28b244d72"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga0c90a5356cb65354778099a28b244d72">IRQ_NO_OTG_FS</a>&#160;&#160;&#160;67</td></tr>
<tr class="memitem:gad71a5e61573c9f3e6d44bc1fe3e6b963" id="r_gad71a5e61573c9f3e6d44bc1fe3e6b963"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gad71a5e61573c9f3e6d44bc1fe3e6b963">IRQ_NO_DMA2_Stream5</a>&#160;&#160;&#160;68</td></tr>
<tr class="memitem:gacd7cc3c7ba7712946fc3f3e527e4bfa7" id="r_gacd7cc3c7ba7712946fc3f3e527e4bfa7"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gacd7cc3c7ba7712946fc3f3e527e4bfa7">IRQ_NO_DMA2_Stream6</a>&#160;&#160;&#160;69</td></tr>
<tr class="memitem:gab092d67b530a565ef48030556f7b0cd9" id="r_gab092d67b530a565ef48030556f7b0cd9"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gab092d67b530a565ef48030556f7b0cd9">IRQ_NO_DMA2_Stream7</a>&#160;&#160;&#160;70</td></tr>
<tr class="memitem:ga7ef04689f937f1ec1e2ccfd9ea9e99c7" id="r_ga7ef04689f937f1ec1e2ccfd9ea9e99c7"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga7ef04689f937f1ec1e2ccfd9ea9e99c7">IRQ_NO_USART6</a>&#160;&#160;&#160;71</td></tr>
<tr class="memitem:ga506e419347714e7f41e8d507d4c693bb" id="r_ga506e419347714e7f41e8d507d4c693bb"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga506e419347714e7f41e8d507d4c693bb">IRQ_NO_I2C3_EV</a>&#160;&#160;&#160;72</td></tr>
<tr class="memitem:ga292a8368c8f2383706b3a988ceaef359" id="r_ga292a8368c8f2383706b3a988ceaef359"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga292a8368c8f2383706b3a988ceaef359">IRQ_NO_I2C3_ER</a>&#160;&#160;&#160;73</td></tr>
<tr class="memitem:gabd9e078c1c0c4502c493f1a6e5d67475" id="r_gabd9e078c1c0c4502c493f1a6e5d67475"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#gabd9e078c1c0c4502c493f1a6e5d67475">IRQ_NO_FPU</a>&#160;&#160;&#160;81</td></tr>
<tr class="memitem:ga5aa2b48859edd9f802f582de5004007c" id="r_ga5aa2b48859edd9f802f582de5004007c"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga5aa2b48859edd9f802f582de5004007c">IRQ_NO_SPI4</a>&#160;&#160;&#160;84</td></tr>
<tr class="memitem:ga3a6e758f36cce61d4f710de798a4b21d" id="r_ga3a6e758f36cce61d4f710de798a4b21d"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___i_r_q___numbers.html#ga3a6e758f36cce61d4f710de798a4b21d">IRQ_NO_SPI5</a>&#160;&#160;&#160;85</td></tr>
<tr class="memitem:ga964bc176014ca9e25266e1354768ef81" id="r_ga964bc176014ca9e25266e1354768ef81"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI0</b>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:ga069db8cf606dd4bc11e1458bbfe2f6b6" id="r_ga069db8cf606dd4bc11e1458bbfe2f6b6"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI1</b>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:ga81c56eaa41e815777bd234d7e9ce476d" id="r_ga81c56eaa41e815777bd234d7e9ce476d"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI2</b>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:ga7244453c3afb78ff73623e1fa69f9c32" id="r_ga7244453c3afb78ff73623e1fa69f9c32"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI3</b>&#160;&#160;&#160;3</td></tr>
<tr class="memitem:ga77cd8b1716579ab9af275edcaf08c459" id="r_ga77cd8b1716579ab9af275edcaf08c459"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI4</b>&#160;&#160;&#160;4</td></tr>
<tr class="memitem:gaf13ddee39a62567d0800ed9806e9fd82" id="r_gaf13ddee39a62567d0800ed9806e9fd82"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI5</b>&#160;&#160;&#160;5</td></tr>
<tr class="memitem:ga1ca4b4a31bc08b624c757702a43e4398" id="r_ga1ca4b4a31bc08b624c757702a43e4398"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI6</b>&#160;&#160;&#160;6</td></tr>
<tr class="memitem:gaa5f2bd3cac7d73b705130944ca4257b9" id="r_gaa5f2bd3cac7d73b705130944ca4257b9"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI7</b>&#160;&#160;&#160;7</td></tr>
<tr class="memitem:ga8aa72205b5fdd0bfd42a3c72e218e0ad" id="r_ga8aa72205b5fdd0bfd42a3c72e218e0ad"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI8</b>&#160;&#160;&#160;8</td></tr>
<tr class="memitem:ga7e78b02b62235f5d63f33914d5b45ef7" id="r_ga7e78b02b62235f5d63f33914d5b45ef7"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI9</b>&#160;&#160;&#160;9</td></tr>
<tr class="memitem:ga1ccf951e57b670ebf8d70b680540f2a9" id="r_ga1ccf951e57b670ebf8d70b680540f2a9"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI10</b>&#160;&#160;&#160;10</td></tr>
<tr class="memitem:ga058f2197a1f608160c2368e1e8018471" id="r_ga058f2197a1f608160c2368e1e8018471"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI11</b>&#160;&#160;&#160;11</td></tr>
<tr class="memitem:ga5ebb571bdc38de6d81343b8c43f664ba" id="r_ga5ebb571bdc38de6d81343b8c43f664ba"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI12</b>&#160;&#160;&#160;12</td></tr>
<tr class="memitem:ga387a829e2605d9ac28bdadbfeb858417" id="r_ga387a829e2605d9ac28bdadbfeb858417"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI13</b>&#160;&#160;&#160;13</td></tr>
<tr class="memitem:ga7001fc0cc92a2fd233c01e84c7006093" id="r_ga7001fc0cc92a2fd233c01e84c7006093"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI14</b>&#160;&#160;&#160;14</td></tr>
<tr class="memitem:ga281993db4b29bf710ddd97b0ec75b74b" id="r_ga281993db4b29bf710ddd97b0ec75b74b"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>NVIC_IRQ_PRI15</b>&#160;&#160;&#160;15</td></tr>
<tr class="memitem:ga4d6a0a911078e837f4c14cc2201e0f2e" id="r_ga4d6a0a911078e837f4c14cc2201e0f2e"><td class="memItemLeft">#define&#160;</td><td class="memItemRight"><a class="el" href="group___generic___macros.html#ga4d6a0a911078e837f4c14cc2201e0f2e">GPIO_BASEADDR_TO_CODE</a>(x)</td></tr>
<tr class="memitem:ga514ad415fb6125ba296793df7d1a468a" id="r_ga514ad415fb6125ba296793df7d1a468a"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>ENABLE</b>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:ga99496f7308834e8b220f7894efa0b6ab" id="r_ga99496f7308834e8b220f7894efa0b6ab"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>DISABLE</b>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:ga59da1d65e87a723efe808dbabb4fc205" id="r_ga59da1d65e87a723efe808dbabb4fc205"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SET</b>&#160;&#160;&#160;ENABLE</td></tr>
<tr class="memitem:gab702106cf3b3e96750b6845ded4e0299" id="r_gab702106cf3b3e96750b6845ded4e0299"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>RESET</b>&#160;&#160;&#160;DISABLE</td></tr>
<tr class="memitem:ga91d0fd3e69589389c320fff36dea968d" id="r_ga91d0fd3e69589389c320fff36dea968d"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>GPIO_PIN_SET</b>&#160;&#160;&#160;SET</td></tr>
<tr class="memitem:ga42fa7f29052b8f1661b34ba2bf4aea9f" id="r_ga42fa7f29052b8f1661b34ba2bf4aea9f"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>GPIO_PIN_RESET</b>&#160;&#160;&#160;RESET</td></tr>
<tr class="memitem:gaeadc670e6fd25b11cefab921983d1f63" id="r_gaeadc670e6fd25b11cefab921983d1f63"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>FLAG_SET</b>&#160;&#160;&#160;SET</td></tr>
<tr class="memitem:ga61d914b762371cb8ee60a428dfeadf22" id="r_ga61d914b762371cb8ee60a428dfeadf22"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>FLAG_RESET</b>&#160;&#160;&#160;RESET</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3" id="r_ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR1_CPHA</b>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124" id="r_ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR1_CPOL</b>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55" id="r_ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR1_MSTR</b>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:ga261af22667719a32b3ce566c1e261936" id="r_ga261af22667719a32b3ce566c1e261936"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR1_BR</b>&#160;&#160;&#160;3</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9" id="r_gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR1_SPE</b>&#160;&#160;&#160;6</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8" id="r_gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR1_LSBFIRST</b>&#160;&#160;&#160;7</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e" id="r_ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR1_SSI</b>&#160;&#160;&#160;8</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382" id="r_ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR1_SSM</b>&#160;&#160;&#160;9</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883" id="r_ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR1_RXONLY</b>&#160;&#160;&#160;10</td></tr>
<tr class="memitem:ga3ffabea0de695a19198d906bf6a1d9fd" id="r_ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR1_DFF</b>&#160;&#160;&#160;11</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250" id="r_ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR1_CRCNEXT</b>&#160;&#160;&#160;12</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b" id="r_gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR1_CRCEN</b>&#160;&#160;&#160;13</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f" id="r_ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR1_BIDIOE</b>&#160;&#160;&#160;14</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e" id="r_ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR1_BIDIMODE</b>&#160;&#160;&#160;15</td></tr>
<tr class="memitem:gaf23c590d98279634af05550702a806da" id="r_gaf23c590d98279634af05550702a806da"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR2_RXDMAEN</b>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:ga3eee671793983a3bd669c9173b2ce210" id="r_ga3eee671793983a3bd669c9173b2ce210"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR2_TXDMAEN</b>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:gae94612b95395eff626f5f3d7d28352dd" id="r_gae94612b95395eff626f5f3d7d28352dd"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR2_SSOE</b>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:ga09e3f41fa2150831afaac191046087f2" id="r_ga09e3f41fa2150831afaac191046087f2"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR2_FRF</b>&#160;&#160;&#160;4</td></tr>
<tr class="memitem:gaf18705567de7ab52a62e5ef3ba27418b" id="r_gaf18705567de7ab52a62e5ef3ba27418b"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR2_ERRIE</b>&#160;&#160;&#160;5</td></tr>
<tr class="memitem:gaa7d4c37fbbcced7f2a0421e6ffd103ea" id="r_gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR2_RXNEIE</b>&#160;&#160;&#160;6</td></tr>
<tr class="memitem:ga23f683a1252ccaf625cae1a978989b2c" id="r_ga23f683a1252ccaf625cae1a978989b2c"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_CR2_TXEIE</b>&#160;&#160;&#160;7</td></tr>
<tr class="memitem:ga40e14de547aa06864abcd4b0422d8b48" id="r_ga40e14de547aa06864abcd4b0422d8b48"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_SR_RXNE</b>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:ga5bd5d21816947fcb25ccae7d3bf8eb2c" id="r_ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_SR_TXE</b>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:ga81bd052f0b2e819ddd6bb16c2292a2de" id="r_ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_SR_CHSIDE</b>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:ga13d3292e963499c0e9a36869909229e6" id="r_ga13d3292e963499c0e9a36869909229e6"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_SR_UDR</b>&#160;&#160;&#160;3</td></tr>
<tr class="memitem:ga69e543fa9584fd636032a3ee735f750b" id="r_ga69e543fa9584fd636032a3ee735f750b"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_SR_CRCERR</b>&#160;&#160;&#160;4</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf" id="r_gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_SR_MODF</b>&#160;&#160;&#160;5</td></tr>
<tr class="memitem:gaa8d902302c5eb81ce4a57029de281232" id="r_gaa8d902302c5eb81ce4a57029de281232"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_SR_OVR</b>&#160;&#160;&#160;6</td></tr>
<tr class="memitem:gaa3498df67729ae048dc5f315ef7c16bf" id="r_gaa3498df67729ae048dc5f315ef7c16bf"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_SR_BSY</b>&#160;&#160;&#160;7</td></tr>
<tr class="memitem:gace2c7cac9431231663af42e6f5aabce6" id="r_gace2c7cac9431231663af42e6f5aabce6"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>SPI_SR_FRE</b>&#160;&#160;&#160;8</td></tr>
<tr class="memitem:gac457c519baa28359ab7959fbe0c5cda1" id="r_gac457c519baa28359ab7959fbe0c5cda1"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR1_SBK</b>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac457c519baa28359ab7959fbe0c5cda1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send Break. <br /></td></tr>
<tr class="memitem:gaa7d61ab5a4e2beaa3f591c56bd15a27b" id="r_gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR1_RWU</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Wakeup. <br /></td></tr>
<tr class="memitem:gada0d5d407a22264de847bc1b40a17aeb" id="r_gada0d5d407a22264de847bc1b40a17aeb"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR1_RE</b>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gada0d5d407a22264de847bc1b40a17aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Enable. <br /></td></tr>
<tr class="memitem:gade7f090b04fd78b755b43357ecaa9622" id="r_gade7f090b04fd78b755b43357ecaa9622"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR1_TE</b>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gade7f090b04fd78b755b43357ecaa9622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Enable. <br /></td></tr>
<tr class="memitem:ga5221d09eebd12445a20f221bf98066f8" id="r_ga5221d09eebd12445a20f221bf98066f8"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR1_IDLEIE</b>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga5221d09eebd12445a20f221bf98066f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDLE Interrupt Enable. <br /></td></tr>
<tr class="memitem:ga91118f867adfdb2e805beea86666de04" id="r_ga91118f867adfdb2e805beea86666de04"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR1_RXNEIE</b>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga91118f867adfdb2e805beea86666de04"><td class="mdescLeft">&#160;</td><td class="mdescRight">RXNE Interrupt Enable. <br /></td></tr>
<tr class="memitem:gaa17130690a1ca95b972429eb64d4254e" id="r_gaa17130690a1ca95b972429eb64d4254e"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR1_TCIE</b>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaa17130690a1ca95b972429eb64d4254e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission Complete Interrupt Enable. <br /></td></tr>
<tr class="memitem:ga70422871d15f974b464365e7fe1877e9" id="r_ga70422871d15f974b464365e7fe1877e9"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR1_TXEIE</b>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga70422871d15f974b464365e7fe1877e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TXE Interrupt Enable. <br /></td></tr>
<tr class="memitem:ga27405d413b6d355ccdb076d52fef6875" id="r_ga27405d413b6d355ccdb076d52fef6875"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR1_PEIE</b>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga27405d413b6d355ccdb076d52fef6875"><td class="mdescLeft">&#160;</td><td class="mdescRight">PE Interrupt Enable. <br /></td></tr>
<tr class="memitem:ga2e159d36ab2c93a2c1942df60e9eebbe" id="r_ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR1_PS</b>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity Selection. <br /></td></tr>
<tr class="memitem:ga60f8fcf084f9a8514efafb617c70b074" id="r_ga60f8fcf084f9a8514efafb617c70b074"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR1_PCE</b>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga60f8fcf084f9a8514efafb617c70b074"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity Control Enable. <br /></td></tr>
<tr class="memitem:gad831dfc169fcf14b7284984dbecf322d" id="r_gad831dfc169fcf14b7284984dbecf322d"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR1_WAKE</b>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gad831dfc169fcf14b7284984dbecf322d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup method. <br /></td></tr>
<tr class="memitem:ga95f0288b9c6aaeca7cb6550a2e6833e2" id="r_ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR1_M</b>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word length (0: 8 bits, 1: 9 bits). <br /></td></tr>
<tr class="memitem:ga2bb650676aaae4a5203f372d497d5947" id="r_ga2bb650676aaae4a5203f372d497d5947"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR1_UE</b>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga2bb650676aaae4a5203f372d497d5947"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Enable. <br /></td></tr>
<tr class="memitem:gaed6caeb0cb48f1a7b34090f31a92a8e2" id="r_gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR1_OVER8</b>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Oversampling mode (0: 16x, 1: 8x). <br /></td></tr>
<tr class="memitem:ga3ee77fac25142271ad56d49685e518b3" id="r_ga3ee77fac25142271ad56d49685e518b3"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR2_ADD</b>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga3ee77fac25142271ad56d49685e518b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address of the USART node. <br /></td></tr>
<tr class="memitem:ga7f9bc41700717fd93548e0e95b6072ed" id="r_ga7f9bc41700717fd93548e0e95b6072ed"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR2_LBDL</b>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga7f9bc41700717fd93548e0e95b6072ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN break detection length. <br /></td></tr>
<tr class="memitem:gaa02ef5d22553f028ea48e5d9f08192b4" id="r_gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR2_LBDIE</b>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN break detection interrupt enable. <br /></td></tr>
<tr class="memitem:ga4a62e93ae7864e89622bdd92508b615e" id="r_ga4a62e93ae7864e89622bdd92508b615e"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR2_LBCL</b>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga4a62e93ae7864e89622bdd92508b615e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last bit clock pulse. <br /></td></tr>
<tr class="memitem:ga362976ce813e58310399d113d2cf09cb" id="r_ga362976ce813e58310399d113d2cf09cb"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR2_CPHA</b>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga362976ce813e58310399d113d2cf09cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase. <br /></td></tr>
<tr class="memitem:gafbb4336ac93d94d4e78f9fb7b3a0dc68" id="r_gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR2_CPOL</b>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock polarity. <br /></td></tr>
<tr class="memitem:ga42a396cde02ffa0c4d3fd9817b6af853" id="r_ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR2_CLKEN</b>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock enable. <br /></td></tr>
<tr class="memitem:gaf993e483318ebcecffd18649de766dc6" id="r_gaf993e483318ebcecffd18649de766dc6"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR2_STOP</b>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gaf993e483318ebcecffd18649de766dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">STOP bits. <br /></td></tr>
<tr class="memitem:gac8931efa62c29d92f5c0ec5a05f907ef" id="r_gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR2_LINEN</b>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode enable. <br /></td></tr>
<tr class="memitem:gaaed1a39c551b1641128f81893ff558d0" id="r_gaaed1a39c551b1641128f81893ff558d0"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR3_EIE</b>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaaed1a39c551b1641128f81893ff558d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error interrupt enable. <br /></td></tr>
<tr class="memitem:ga31c66373bfbae7724c836ac63b8411dd" id="r_ga31c66373bfbae7724c836ac63b8411dd"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR3_IREN</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga31c66373bfbae7724c836ac63b8411dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">IrDA mode enable. <br /></td></tr>
<tr class="memitem:ga22af8d399f1adda62e31186f0309af80" id="r_ga22af8d399f1adda62e31186f0309af80"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR3_IRLP</b>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga22af8d399f1adda62e31186f0309af80"><td class="mdescLeft">&#160;</td><td class="mdescRight">IrDA low-power. <br /></td></tr>
<tr class="memitem:gac71129810fab0b46d91161a39e3f8d01" id="r_gac71129810fab0b46d91161a39e3f8d01"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR3_HDSEL</b>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gac71129810fab0b46d91161a39e3f8d01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Half-duplex selection. <br /></td></tr>
<tr class="memitem:ga3f3b70b2ee9ff0b59e952fd7ab04373c" id="r_ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR3_NACK</b>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smartcard NACK enable. <br /></td></tr>
<tr class="memitem:ga9180b9249a26988f71d4bb2b0c3eec27" id="r_ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR3_SCEN</b>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smartcard mode enable. <br /></td></tr>
<tr class="memitem:gaff130f15493c765353ec2fd605667c5a" id="r_gaff130f15493c765353ec2fd605667c5a"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR3_DMAR</b>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaff130f15493c765353ec2fd605667c5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA enable receiver. <br /></td></tr>
<tr class="memitem:ga5bb515d3814d448f84e2c98bf44f3993" id="r_ga5bb515d3814d448f84e2c98bf44f3993"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR3_DMAT</b>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga5bb515d3814d448f84e2c98bf44f3993"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA enable transmitter. <br /></td></tr>
<tr class="memitem:ga7c5d6fcd84a4728cda578a0339b4cac2" id="r_ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR3_RTSE</b>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request to send enable. <br /></td></tr>
<tr class="memitem:gaa125f026b1ca2d76eab48b191baed265" id="r_gaa125f026b1ca2d76eab48b191baed265"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR3_CTSE</b>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gaa125f026b1ca2d76eab48b191baed265"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear to send enable. <br /></td></tr>
<tr class="memitem:ga636d5ec2e9556949fc68d13ad45a1e90" id="r_ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR3_CTSIE</b>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS interrupt enable. <br /></td></tr>
<tr class="memitem:ga9a96fb1a7beab602cbc8cb0393593826" id="r_ga9a96fb1a7beab602cbc8cb0393593826"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_CR3_ONEBIT</b>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga9a96fb1a7beab602cbc8cb0393593826"><td class="mdescLeft">&#160;</td><td class="mdescRight">One sample bit method enable. <br /></td></tr>
<tr class="memitem:gac88be3484245af8c1b271ae5c1b97a14" id="r_gac88be3484245af8c1b271ae5c1b97a14"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_SR_PE</b>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac88be3484245af8c1b271ae5c1b97a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity Error. <br /></td></tr>
<tr class="memitem:ga9eb6fd3f820bd12e0b5a981de1894804" id="r_ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_SR_FE</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing Error. <br /></td></tr>
<tr class="memitem:ga08f38c950c43a4b7342473714886a2aa" id="r_ga08f38c950c43a4b7342473714886a2aa"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_SR_NF</b>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga08f38c950c43a4b7342473714886a2aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Noise Detected Flag. <br /></td></tr>
<tr class="memitem:ga4560fc7a60df4bdf402fc7219ae7b558" id="r_ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_SR_ORE</b>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun Error. <br /></td></tr>
<tr class="memitem:ga336fa8c9965ce18c10972ac80ded611f" id="r_ga336fa8c9965ce18c10972ac80ded611f"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_SR_IDLE</b>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga336fa8c9965ce18c10972ac80ded611f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDLE line detected. <br /></td></tr>
<tr class="memitem:gaa0c99e2bb265b3d58a91aca7a93f7836" id="r_gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_SR_RXNE</b>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Data Register Not Empty. <br /></td></tr>
<tr class="memitem:ga76229b05ac37a5a688e6ba45851a29f1" id="r_ga76229b05ac37a5a688e6ba45851a29f1"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_SR_TC</b>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga76229b05ac37a5a688e6ba45851a29f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission Complete. <br /></td></tr>
<tr class="memitem:ga65e9cddf0890113d405342f1d8b5b980" id="r_ga65e9cddf0890113d405342f1d8b5b980"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_SR_TXE</b>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga65e9cddf0890113d405342f1d8b5b980"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Data Register Empty. <br /></td></tr>
<tr class="memitem:ga5b868b59576f42421226d35628c6b628" id="r_ga5b868b59576f42421226d35628c6b628"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_SR_LBD</b>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga5b868b59576f42421226d35628c6b628"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN Break Detection Flag. <br /></td></tr>
<tr class="memitem:ga9250ae2793db0541e6c4bb8837424541" id="r_ga9250ae2793db0541e6c4bb8837424541"><td class="memItemLeft">
#define&#160;</td><td class="memItemRight"><b>USART_SR_CTS</b>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga9250ae2793db0541e6c4bb8837424541"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS Flag. <br /></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MCU specific header file for STM32F411xx. Contains peripheral base addresses, register definition structures, clock enable/disable macros, and NVIC IRQ definitions. </p>
<dl class="section author"><dt>Author</dt><dd>Andrii </dd></dl>
<dl class="section version"><dt>Version</dt><dd>1.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>2026-10-22 </dd></dl>
</div></div><!-- contents -->
</div><!-- doc-content -->
<div id="page-nav" class="page-nav-panel">
<div id="page-nav-resize-handle"></div>
<div id="page-nav-tree">
<div id="page-nav-contents">
</div><!-- page-nav-contents -->
</div><!-- page-nav-tree -->
</div><!-- page-nav -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><b>Drivers</b></li><li class="navelem"><b>Inc</b></li><li class="navelem"><a href="stm32f411xx_8h.html">stm32f411xx.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.16.1 </li>
  </ul>
</div>
</body>
</html>
