

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:1,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
575cc336cf9f8f0a73559869c93333de  /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 > _cuobjdump_complete_output_xhedui"
Parsing file _cuobjdump_complete_output_xhedui
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4017d8, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_dkGbFv"
Running: cat _ptx_dkGbFv | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_cP0uQI
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_cP0uQI --output-file  /dev/null 2> _ptx_dkGbFvinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_dkGbFv _ptx2_cP0uQI _ptx_dkGbFvinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40169c, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(22,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=46000 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:54:33 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(40,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(36,0,0) tid=(445,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1264,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1265,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1274,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1275,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1277,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1284,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1285,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1294,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1294,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1296,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1296,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1296,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1296,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1297,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1297,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1298,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1298,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1304,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1316,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1326,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1327,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1329,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1335,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1335,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1335,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1335,0), 1 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1336,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1336,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1346,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1348,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1353,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1358,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1358,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1364,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1364,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1370,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1370,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1371,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1372,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1373,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1374,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1375,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1377,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1377,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1383,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1394,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1396,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1399,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1405,0), 2 CTAs running
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(61,0,0) tid=(345,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1461,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1486,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 404420 (ipc=269.6) sim_rate=134806 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:54:34 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1725,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1730,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1742,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1749,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1762,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1762,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1773,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1786,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1790,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1791,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1791,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1808,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1818,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1821,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1825,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1829,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1830,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1896,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8348,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8349
gpu_sim_insn = 450436
gpu_ipc =      53.9509
gpu_tot_sim_cycle = 8349
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      53.9509
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 309
gpu_stall_icnt2sh    = 157
gpu_total_sim_rate=112609

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10197
	L1I_total_cache_misses = 941
	L1I_total_cache_miss_rate = 0.0923
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4706
L1D_cache:
	L1D_cache_core[0]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 172, Miss = 63, Miss_rate = 0.366, Pending_hits = 48, Reservation_fails = 217
	L1D_cache_core[2]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 202
	L1D_cache_core[3]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 211
	L1D_cache_core[4]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 197
	L1D_cache_core[5]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 200
	L1D_cache_core[6]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 189
	L1D_cache_core[7]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 218
	L1D_cache_core[8]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 198
	L1D_cache_core[9]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 217
	L1D_cache_core[10]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 207
	L1D_cache_core[11]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 184
	L1D_cache_core[12]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 212
	L1D_cache_core[13]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[14]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 126
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 297
	L1D_total_cache_miss_rate = 0.2681
	L1D_total_cache_pending_hits = 750
	L1D_total_cache_reservation_fails = 2578
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2352
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2578
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9256
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 941
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4706
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 5989
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2578
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11676	W0_Idle:17819	W0_Scoreboard:18719	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2136 {8:267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36312 {136:267,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 380 
averagemflatency = 263 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8348 
mrq_lat_table:253 	12 	34 	25 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	334 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	226 	55 	1 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       634         0       949       951      1232      1697      2725      5413         0      7521      8318         0         0         0      1872         0 
dram[1]:      1194         0       915       938      1029      1693      3897         0         0         0      3024         0         0         0         0         0 
dram[2]:         0         0       938       954      1066      1550         0      3494      7127         0         0         0         0         0         0         0 
dram[3]:         0         0       916       935      1650      1660         0      3091         0      6596         0      5807         0         0         0         0 
dram[4]:         0         0       943       963      1659      1669         0      2419      3829         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1688      1660         0      7588         0         0      7924      3426         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1314    none         261       269       263       218       193       125    none         126       126    none      none      none         268    none  
dram[1]:          0    none         292       265       234       233       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         260       262       229       218    none         171       126    none      none      none      none      none      none      none  
dram[3]:     none      none         264       277       214       268    none         263    none         126    none         125    none      none      none      none  
dram[4]:     none      none         261       263       225       260    none         268       125    none      none      none      none      none      none      none  
dram[5]:     none      none         263       266       212       235    none         268    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       272       290       271       290       268       251         0       252       252         0         0         0       268         0
dram[1]:          0         0       380       271       268       273       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       268       278       271       279         0       268       252         0         0         0         0         0         0         0
dram[3]:          0         0       274       283       287       286         0       268         0       252         0       251         0         0         0         0
dram[4]:          0         0       271       272       271       268         0       268       251         0         0         0         0         0         0         0
dram[5]:          0         0       277       277       280       281         0       268         0         0       252       251         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11020 n_nop=10890 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.02105
n_activity=756 dram_eff=0.3069
bk0: 6a 10945i bk1: 0a 11019i bk2: 28a 10928i bk3: 28a 10866i bk4: 16a 10970i bk5: 18a 10923i bk6: 6a 10985i bk7: 2a 10997i bk8: 0a 11019i bk9: 2a 10996i bk10: 2a 10995i bk11: 0a 11018i bk12: 0a 11018i bk13: 0a 11019i bk14: 2a 11005i bk15: 0a 11020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0139746
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11020 n_nop=10904 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.01978
n_activity=703 dram_eff=0.3101
bk0: 4a 11001i bk1: 0a 11022i bk2: 28a 10937i bk3: 28a 10924i bk4: 18a 10956i bk5: 16a 10959i bk6: 6a 10983i bk7: 0a 11019i bk8: 0a 11019i bk9: 0a 11019i bk10: 4a 10982i bk11: 0a 11018i bk12: 0a 11018i bk13: 0a 11020i bk14: 0a 11020i bk15: 0a 11022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0084392
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7fb93fc670f0 :  mf: uid= 24070, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8346), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11020 n_nop=10911 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01833
n_activity=671 dram_eff=0.301
bk0: 0a 11021i bk1: 0a 11022i bk2: 28a 10937i bk3: 28a 10913i bk4: 14a 10957i bk5: 20a 10921i bk6: 0a 11019i bk7: 4a 10988i bk8: 2a 10995i bk9: 0a 11017i bk10: 0a 11017i bk11: 0a 11018i bk12: 0a 11018i bk13: 0a 11019i bk14: 0a 11020i bk15: 0a 11021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0053539
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11020 n_nop=10913 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01815
n_activity=573 dram_eff=0.349
bk0: 0a 11021i bk1: 0a 11023i bk2: 28a 10938i bk3: 32a 10883i bk4: 16a 10947i bk5: 12a 10960i bk6: 0a 11021i bk7: 4a 11000i bk8: 0a 11019i bk9: 2a 10996i bk10: 0a 11018i bk11: 2a 10996i bk12: 0a 11017i bk13: 0a 11018i bk14: 0a 11018i bk15: 0a 11020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0166062
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11020 n_nop=10915 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01797
n_activity=588 dram_eff=0.3367
bk0: 0a 11021i bk1: 0a 11023i bk2: 28a 10943i bk3: 32a 10907i bk4: 18a 10945i bk5: 14a 10980i bk6: 0a 11020i bk7: 2a 11004i bk8: 2a 10996i bk9: 0a 11017i bk10: 0a 11018i bk11: 0a 11019i bk12: 0a 11019i bk13: 0a 11019i bk14: 0a 11019i bk15: 0a 11020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00526316
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11020 n_nop=10907 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01924
n_activity=645 dram_eff=0.3287
bk0: 0a 11020i bk1: 0a 11023i bk2: 28a 10941i bk3: 32a 10877i bk4: 16a 10948i bk5: 16a 10941i bk6: 0a 11018i bk7: 2a 11003i bk8: 0a 11019i bk9: 0a 11020i bk10: 2a 10997i bk11: 4a 10982i bk12: 0a 11018i bk13: 0a 11019i bk14: 0a 11019i bk15: 0a 11019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0130672

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 111
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 345
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8725
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 338
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 227
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1571
icnt_total_pkts_simt_to_mem=376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.48986
	minimum = 6
	maximum = 37
Network latency average = 9.04783
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.50847
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00306091
	minimum = 0.00179662 (at node 10)
	maximum = 0.00826446 (at node 1)
Accepted packet rate average = 0.00306091
	minimum = 0.00179662 (at node 10)
	maximum = 0.00826446 (at node 1)
Injected flit rate average = 0.0086371
	minimum = 0.00179662 (at node 10)
	maximum = 0.0301833 (at node 15)
Accepted flit rate average= 0.0086371
	minimum = 0.00275482 (at node 18)
	maximum = 0.0262307 (at node 1)
Injected packet length average = 2.82174
Accepted packet length average = 2.82174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.48986 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 9.04783 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.50847 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00306091 (1 samples)
	minimum = 0.00179662 (1 samples)
	maximum = 0.00826446 (1 samples)
Accepted packet rate average = 0.00306091 (1 samples)
	minimum = 0.00179662 (1 samples)
	maximum = 0.00826446 (1 samples)
Injected flit rate average = 0.0086371 (1 samples)
	minimum = 0.00179662 (1 samples)
	maximum = 0.0301833 (1 samples)
Accepted flit rate average = 0.0086371 (1 samples)
	minimum = 0.00275482 (1 samples)
	maximum = 0.0262307 (1 samples)
Injected packet size average = 2.82174 (1 samples)
Accepted packet size average = 2.82174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 112609 (inst/sec)
gpgpu_simulation_rate = 2087 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8349)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8349)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8349)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8349)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8349)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8349)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8349)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8349)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8349)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8349)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8349)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8349)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8349)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8349)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8349)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8349)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8349)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8349)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8349)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8349)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8349)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8349)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8349)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8349)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8349)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8349)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8349)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8349)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8349)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8349)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8349)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8349)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8349)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8349)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8349)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8349)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8349)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8349)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8349)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8349)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8349)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8349)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8349)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8349)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8349)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(25,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(28,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 8849  inst.: 637604 (ipc=374.3) sim_rate=159401 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:54:35 2019
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(9,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (956,8349), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(957,8349)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (958,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (958,8349), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(959,8349)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(960,8349)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (961,8349), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(962,8349)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (967,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (967,8349), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(968,8349)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(969,8349)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (973,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (973,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (973,8349), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(974,8349)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(974,8349)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(975,8349)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (978,8349), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(979,8349)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (979,8349), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(980,8349)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (986,8349), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(987,8349)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (992,8349), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(993,8349)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (996,8349), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(997,8349)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (997,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (997,8349), 1 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(998,8349)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(999,8349)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (999,8349), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1000,8349)
GPGPU-Sim uArch: cycles simulated: 9349  inst.: 773999 (ipc=323.6) sim_rate=154799 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:54:36 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1003,8349), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1004,8349)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1009,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1009,8349), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1009,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1014,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1015,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1016,8349), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1019,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1019,8349), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1021,8349), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1021,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1022,8349), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1024,8349), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1028,8349), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1033,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1036,8349), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1039,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1040,8349), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1042,8349), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1046,8349), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(56,0,0) tid=(468,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1178,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1194,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1196,8349), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1200,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1202,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1204,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1206,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1209,8349), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1397,8349), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1399,8349), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1408,8349), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1410,8349), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1422,8349), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1428,8349), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1437,8349), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1456,8349), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1456,8349), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1459,8349), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1475,8349), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1477,8349), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1477,8349), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1478,8349), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1484,8349), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1496,8349), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1506,8349), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1567,8349), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 4.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1568
gpu_sim_insn = 450228
gpu_ipc =     287.1352
gpu_tot_sim_cycle = 9917
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      90.8202
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 424
gpu_stall_icnt2sh    = 487
gpu_total_sim_rate=180132

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20272
	L1I_total_cache_misses = 1901
	L1I_total_cache_miss_rate = 0.0938
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9314
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 252, Miss = 83, Miss_rate = 0.329, Pending_hits = 108, Reservation_fails = 217
	L1D_cache_core[2]: Access = 168, Miss = 46, Miss_rate = 0.274, Pending_hits = 120, Reservation_fails = 292
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 211
	L1D_cache_core[4]: Access = 168, Miss = 46, Miss_rate = 0.274, Pending_hits = 120, Reservation_fails = 344
	L1D_cache_core[5]: Access = 164, Miss = 43, Miss_rate = 0.262, Pending_hits = 120, Reservation_fails = 262
	L1D_cache_core[6]: Access = 172, Miss = 49, Miss_rate = 0.285, Pending_hits = 120, Reservation_fails = 295
	L1D_cache_core[7]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 218
	L1D_cache_core[8]: Access = 152, Miss = 47, Miss_rate = 0.309, Pending_hits = 102, Reservation_fails = 284
	L1D_cache_core[9]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 217
	L1D_cache_core[10]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 207
	L1D_cache_core[11]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 184
	L1D_cache_core[12]: Access = 116, Miss = 31, Miss_rate = 0.267, Pending_hits = 84, Reservation_fails = 359
	L1D_cache_core[13]: Access = 124, Miss = 33, Miss_rate = 0.266, Pending_hits = 90, Reservation_fails = 103
	L1D_cache_core[14]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 126
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 593
	L1D_total_cache_miss_rate = 0.2735
	L1D_total_cache_pending_hits = 1500
	L1D_total_cache_reservation_fails = 3319
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1172
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2578
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3614
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 741
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18371
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1901
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 6730
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 517
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3319
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12219	W0_Idle:28705	W0_Scoreboard:31859	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4136 {8:517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70312 {136:517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 58 
maxdqlatency = 0 
maxmflatency = 380 
averagemflatency = 257 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 9916 
mrq_lat_table:382 	32 	56 	47 	26 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	109 	514 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	665 	15 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	334 	179 	19 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       634         0       949       951      1232      1697      2725      5413         0      7521      8318         0         0         0      1872         0 
dram[1]:      1194         0       915       938      1029      1693      3897         0         0         0      3024         0         0         0         0         0 
dram[2]:       385         0       938       954      1066      1550         0      3494      7127         0         0         0         0      1160         0         0 
dram[3]:         0         0       916       935      1650      1660         0      3091         0      6596         0      5807         0         0         0         0 
dram[4]:         0         0       943       963      1659      1669         0      2419      3829         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1688      1660         0      7588         0         0      7924      3426         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  5.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 573/48 = 11.937500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         4         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 33
min_bank_accesses = 0!
chip skew: 9/3 = 3.00
average mf latency per bank:
dram[0]:       1314    none         271       280       272       281       228       125    none         126       126    none      none      none         268    none  
dram[1]:          0    none         302       265       277       283       266    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         260       273       274       286    none         218       126    none      none      none      none         602    none      none  
dram[3]:     none      none         264       286       283       285    none         476    none         126    none         125    none      none      none      none  
dram[4]:     none      none         261       282       281       283    none         412       125    none      none      none      none      none      none      none  
dram[5]:     none      none         263       275       268       301    none         408    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       272       290       279       313       268       251         0       252       252         0         0         0       268         0
dram[1]:          0         0       380       271       309       319       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       268       278       290       322         0       268       252         0         0         0         0       273         0         0
dram[3]:          0         0       274       283       305       335         0       268         0       252         0       251         0         0         0         0
dram[4]:          0         0       271       272       294       322         0       268       251         0         0         0         0         0         0         0
dram[5]:          0         0       277       277       282       334         0       268         0         0       252       251         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13089 n_nop=12879 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.02995
n_activity=1032 dram_eff=0.3798
bk0: 6a 13014i bk1: 0a 13088i bk2: 28a 12997i bk3: 28a 12935i bk4: 56a 12937i bk5: 58a 12825i bk6: 6a 13054i bk7: 2a 13066i bk8: 0a 13088i bk9: 2a 13065i bk10: 2a 13064i bk11: 0a 13087i bk12: 0a 13087i bk13: 0a 13088i bk14: 2a 13074i bk15: 0a 13089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0280388
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13089 n_nop=12897 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.02827
n_activity=982 dram_eff=0.3768
bk0: 4a 13070i bk1: 0a 13091i bk2: 28a 13006i bk3: 28a 12993i bk4: 56a 12922i bk5: 54a 12852i bk6: 6a 13052i bk7: 0a 13088i bk8: 0a 13088i bk9: 0a 13088i bk10: 4a 13051i bk11: 0a 13087i bk12: 0a 13087i bk13: 0a 13089i bk14: 0a 13089i bk15: 0a 13091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0360608
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13089 n_nop=12890 n_act=9 n_pre=1 n_req=99 n_rd=180 n_write=9 bw_util=0.02888
n_activity=1100 dram_eff=0.3436
bk0: 4a 13070i bk1: 0a 13090i bk2: 28a 13006i bk3: 28a 12982i bk4: 56a 12905i bk5: 56a 12793i bk6: 0a 13088i bk7: 4a 13057i bk8: 2a 13064i bk9: 0a 13086i bk10: 0a 13086i bk11: 0a 13087i bk12: 0a 13088i bk13: 2a 13052i bk14: 0a 13088i bk15: 0a 13089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.050042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13089 n_nop=12902 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.0275
n_activity=881 dram_eff=0.4086
bk0: 0a 13090i bk1: 0a 13092i bk2: 28a 13007i bk3: 32a 12952i bk4: 56a 12912i bk5: 52a 12842i bk6: 0a 13090i bk7: 4a 13069i bk8: 0a 13088i bk9: 2a 13065i bk10: 0a 13087i bk11: 2a 13065i bk12: 0a 13086i bk13: 0a 13087i bk14: 0a 13087i bk15: 0a 13089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0534036
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13089 n_nop=12904 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02735
n_activity=875 dram_eff=0.4091
bk0: 0a 13090i bk1: 0a 13092i bk2: 28a 13012i bk3: 32a 12976i bk4: 58a 12904i bk5: 54a 12855i bk6: 0a 13089i bk7: 2a 13073i bk8: 2a 13065i bk9: 0a 13086i bk10: 0a 13087i bk11: 0a 13088i bk12: 0a 13088i bk13: 0a 13088i bk14: 0a 13088i bk15: 0a 13089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0375888
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13089 n_nop=12898 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.02812
n_activity=943 dram_eff=0.3902
bk0: 0a 13089i bk1: 0a 13092i bk2: 28a 13010i bk3: 32a 12946i bk4: 56a 12913i bk5: 54a 12807i bk6: 0a 13087i bk7: 2a 13072i bk8: 0a 13088i bk9: 0a 13089i bk10: 2a 13066i bk11: 4a 13051i bk12: 0a 13087i bk13: 0a 13088i bk14: 0a 13088i bk15: 0a 13088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0559248

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 111
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 173
L2_cache_bank[5]: Access = 66, Miss = 45, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 685
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7883
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 600
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 400
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=3031
icnt_total_pkts_simt_to_mem=776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.3824
	minimum = 6
	maximum = 43
Network latency average = 10.3882
	minimum = 6
	maximum = 35
Slowest packet = 691
Flit latency average = 9.66613
	minimum = 6
	maximum = 32
Slowest flit = 1948
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.016062
	minimum = 0.00892857 (at node 0)
	maximum = 0.0344388 (at node 19)
Accepted packet rate average = 0.016062
	minimum = 0.00892857 (at node 0)
	maximum = 0.0344388 (at node 19)
Injected flit rate average = 0.0439342
	minimum = 0.00892857 (at node 0)
	maximum = 0.167092 (at node 19)
Accepted flit rate average= 0.0439342
	minimum = 0.0153061 (at node 18)
	maximum = 0.0803571 (at node 8)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4361 (2 samples)
	minimum = 6 (2 samples)
	maximum = 40 (2 samples)
Network latency average = 9.71803 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Flit latency average = 8.5873 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00956145 (2 samples)
	minimum = 0.0053626 (2 samples)
	maximum = 0.0213516 (2 samples)
Accepted packet rate average = 0.00956145 (2 samples)
	minimum = 0.0053626 (2 samples)
	maximum = 0.0213516 (2 samples)
Injected flit rate average = 0.0262857 (2 samples)
	minimum = 0.0053626 (2 samples)
	maximum = 0.0986375 (2 samples)
Accepted flit rate average = 0.0262857 (2 samples)
	minimum = 0.00903047 (2 samples)
	maximum = 0.0532939 (2 samples)
Injected packet size average = 2.74913 (2 samples)
Accepted packet size average = 2.74913 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 180132 (inst/sec)
gpgpu_simulation_rate = 1983 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9917)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9917)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9917)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9917)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9917)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9917)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9917)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9917)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9917)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9917)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9917)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9917)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9917)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9917)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9917)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9917)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9917)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9917)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9917)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9917)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9917)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9917)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9917)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9917)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9917)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9917)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9917)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9917)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9917)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9917)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9917)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9917)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9917)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9917)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9917)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9917)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9917)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9917)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9917)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9917)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9917)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9917)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9917)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9917)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9917)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(422,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(8,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(38,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (409,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (409,9917), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(410,9917)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(410,9917)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (420,9917), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(421,9917)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (427,9917), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(428,9917)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (431,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (431,9917), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(432,9917)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(432,9917)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (433,9917), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(434,9917)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (434,9917), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(435,9917)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (442,9917), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(443,9917)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (444,9917), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(445,9917)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (446,9917), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(447,9917)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (454,9917), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(455,9917)
GPGPU-Sim uArch: cycles simulated: 10417  inst.: 1193343 (ipc=585.4) sim_rate=170477 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:54:38 2019
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(18,0,0) tid=(438,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (529,9917), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(530,9917)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (539,9917), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(540,9917)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (545,9917), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(546,9917)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (546,9917), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(547,9917)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (552,9917), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(553,9917)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (570,9917), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(571,9917)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (573,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (578,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (582,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (586,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (587,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (599,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (646,9917), 1 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(52,0,0) tid=(376,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (649,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (650,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (655,9917), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (661,9917), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (662,9917), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (665,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (669,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (682,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (708,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (716,9917), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (757,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (759,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (767,9917), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (768,9917), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (774,9917), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (781,9917), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (781,9917), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (786,9917), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (789,9917), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (826,9917), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (837,9917), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (842,9917), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (853,9917), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (894,9917), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1057,9917), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1344,9917), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 12917  inst.: 1351530 (ipc=150.3) sim_rate=168941 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:54:39 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6888,9917), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7097,9917), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7376,9917), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 17417  inst.: 1355973 (ipc=60.7) sim_rate=150663 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:54:40 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7547,9917), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7717,9917), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7785,9917), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7813,9917), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7847,9917), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7876,9917), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8120,9917), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9340,9917), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9888,9917), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 9889
gpu_sim_insn = 456218
gpu_ipc =      46.1339
gpu_tot_sim_cycle = 19806
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      68.5086
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 424
gpu_stall_icnt2sh    = 616
gpu_total_sim_rate=150764

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32777
	L1I_total_cache_misses = 1930
	L1I_total_cache_miss_rate = 0.0589
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9314
L1D_cache:
	L1D_cache_core[0]: Access = 330, Miss = 108, Miss_rate = 0.327, Pending_hits = 156, Reservation_fails = 656
	L1D_cache_core[1]: Access = 316, Miss = 99, Miss_rate = 0.313, Pending_hits = 156, Reservation_fails = 367
	L1D_cache_core[2]: Access = 448, Miss = 158, Miss_rate = 0.353, Pending_hits = 169, Reservation_fails = 687
	L1D_cache_core[3]: Access = 323, Miss = 102, Miss_rate = 0.316, Pending_hits = 156, Reservation_fails = 350
	L1D_cache_core[4]: Access = 232, Miss = 62, Miss_rate = 0.267, Pending_hits = 168, Reservation_fails = 484
	L1D_cache_core[5]: Access = 236, Miss = 61, Miss_rate = 0.258, Pending_hits = 174, Reservation_fails = 453
	L1D_cache_core[6]: Access = 236, Miss = 65, Miss_rate = 0.275, Pending_hits = 168, Reservation_fails = 445
	L1D_cache_core[7]: Access = 298, Miss = 95, Miss_rate = 0.319, Pending_hits = 119, Reservation_fails = 472
	L1D_cache_core[8]: Access = 540, Miss = 243, Miss_rate = 0.450, Pending_hits = 164, Reservation_fails = 1221
	L1D_cache_core[9]: Access = 298, Miss = 94, Miss_rate = 0.315, Pending_hits = 132, Reservation_fails = 350
	L1D_cache_core[10]: Access = 311, Miss = 101, Miss_rate = 0.325, Pending_hits = 144, Reservation_fails = 339
	L1D_cache_core[11]: Access = 415, Miss = 170, Miss_rate = 0.410, Pending_hits = 156, Reservation_fails = 948
	L1D_cache_core[12]: Access = 433, Miss = 153, Miss_rate = 0.353, Pending_hits = 145, Reservation_fails = 389
	L1D_cache_core[13]: Access = 326, Miss = 106, Miss_rate = 0.325, Pending_hits = 150, Reservation_fails = 103
	L1D_cache_core[14]: Access = 144, Miss = 38, Miss_rate = 0.264, Pending_hits = 105, Reservation_fails = 417
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1655
	L1D_total_cache_miss_rate = 0.3387
	L1D_total_cache_pending_hits = 2262
	L1D_total_cache_reservation_fails = 7681
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0725
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6822
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6145
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 859
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30847
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1930
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 518, 60, 60, 60, 60, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 11092
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1113
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7681
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17541	W0_Idle:87136	W0_Scoreboard:115878	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8904 {8:1113,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 151368 {136:1113,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 11152 {136:82,}
maxmrqlatency = 58 
maxdqlatency = 0 
maxmflatency = 380 
averagemflatency = 210 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 19805 
mrq_lat_table:936 	36 	73 	69 	30 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	997 	715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1768 	21 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	822 	285 	21 	0 	0 	0 	0 	1 	6 	22 	414 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       634         0       949       951      1232      1697      2725      5413      2196      7521      8318      2844      3491      6263      1872      1147 
dram[1]:      1194      1424       915       938      1029      1693      3897      2401      1471      2337      3024      3632      2372       932         0      1150 
dram[2]:       385      6429       938       954      1066      3303      2251      3494      7127      2735      1256      2393      6538      1160         0      1128 
dram[3]:         0         0       916       935      1650      1660      1710      3091      2738      6596      2769      5807         0      5528         0         0 
dram[4]:      1159      1285       943       963      1659      1669      1716      2419      3829      2256      2182      1465      6468      1141         0         0 
dram[5]:         0         0       925       919      1688      2032      1607      7588      1141      2422      7924      3426      3872      7128         0      1151 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 30.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1174/117 = 10.034188
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        15         7         3         1         1         0         0 
total reads: 244
min_bank_accesses = 0!
chip skew: 48/35 = 1.37
average mf latency per bank:
dram[0]:       1314    none         436       440       403       417       312       225       123       235       150       148       127       125       268       840
dram[1]:          0       268       469       420       363       463       400       227       162       132       183       123       124       268    none         272
dram[2]:          0       268       403       434       383       429       267       232       151       138       156       139       176       602    none         268
dram[3]:     none      none         420       444       397       390       272       303       125       148       123       146    none         225    none      none  
dram[4]:        268       268       424       446       387       440       245       230       148       174       123       132       126       268    none      none  
dram[5]:     none      none         409       439       383       429       229       255       144       132       153       506       196       126    none        2282
maximum mf latency per bank:
dram[0]:        283         0       272       290       279       313       268       259       252       258       269       256       254       251       268       268
dram[1]:          0       268       380       271       309       319       282       268       268       252       278       251       252       268         0       272
dram[2]:          0       268       277       278       290       322       268       278       277       252       268       264       268       273         0       268
dram[3]:          0         0       274       283       305       335       268       279       257       257       252       251         0       272         0         0
dram[4]:        268       268       277       272       294       322       268       268       253       277       251       269       254       268         0         0
dram[5]:          0         0       277       277       282       334       268       268       268       252       277       251       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26142 n_nop=25766 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.02731
n_activity=2398 dram_eff=0.2977
bk0: 6a 26064i bk1: 0a 26139i bk2: 28a 26048i bk3: 28a 25987i bk4: 64a 25975i bk5: 60a 25876i bk6: 34a 26013i bk7: 22a 26038i bk8: 18a 25997i bk9: 18a 25987i bk10: 22a 25959i bk11: 6a 26089i bk12: 2a 26118i bk13: 2a 26117i bk14: 2a 26124i bk15: 2a 26123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0177875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80258b80, atomic=0 1 entries : 0x7fb92c2c7960 :  mf: uid= 64938, sid08:w07, part=1, addr=0x80258be0, load , size=32, unknown  status = IN_PARTITION_DRAM (19802), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26142 n_nop=25758 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02747
n_activity=2656 dram_eff=0.2703
bk0: 4a 26122i bk1: 2a 26127i bk2: 28a 26057i bk3: 28a 26047i bk4: 60a 25969i bk5: 60a 25895i bk6: 38a 25959i bk7: 26a 26034i bk8: 20a 25961i bk9: 16a 26018i bk10: 18a 25966i bk11: 10a 26054i bk12: 4a 26101i bk13: 2a 26122i bk14: 0a 26139i bk15: 2a 26128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0216892
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26142 n_nop=25760 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02609
n_activity=2772 dram_eff=0.246
bk0: 4a 26124i bk1: 2a 26129i bk2: 30a 26033i bk3: 28a 26037i bk4: 60a 25953i bk5: 64a 25783i bk6: 18a 26079i bk7: 32a 25956i bk8: 26a 25857i bk9: 10a 26040i bk10: 10a 26019i bk11: 10a 26029i bk12: 4a 26087i bk13: 2a 26102i bk14: 0a 26141i bk15: 2a 26127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0299901
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26142 n_nop=25794 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02532
n_activity=2182 dram_eff=0.3034
bk0: 0a 26141i bk1: 0a 26145i bk2: 28a 26061i bk3: 32a 26006i bk4: 64a 25950i bk5: 58a 25885i bk6: 24a 26051i bk7: 32a 25989i bk8: 12a 26019i bk9: 12a 26028i bk10: 12a 26041i bk11: 18a 25992i bk12: 0a 26139i bk13: 4a 26087i bk14: 0a 26136i bk15: 0a 26139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0300666
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26142 n_nop=25774 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02632
n_activity=2456 dram_eff=0.2801
bk0: 2a 26123i bk1: 2a 26125i bk2: 30a 26033i bk3: 32a 26028i bk4: 62a 25951i bk5: 56a 25907i bk6: 28a 26045i bk7: 32a 26007i bk8: 12a 26040i bk9: 14a 25984i bk10: 12a 26046i bk11: 18a 25986i bk12: 4a 26091i bk13: 2a 26122i bk14: 0a 26137i bk15: 0a 26139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0222248
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26142 n_nop=25745 n_act=19 n_pre=6 n_req=210 n_rd=324 n_write=48 bw_util=0.02846
n_activity=2776 dram_eff=0.268
bk0: 0a 26138i bk1: 0a 26143i bk2: 30a 26034i bk3: 32a 25999i bk4: 62a 25955i bk5: 64a 25794i bk6: 26a 26036i bk7: 30a 26017i bk8: 22a 25958i bk9: 30a 25917i bk10: 16a 25981i bk11: 6a 26088i bk12: 2a 26116i bk13: 2a 26116i bk14: 0a 26138i bk15: 2a 26122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0302196

========= L2 cache stats =========
L2_cache_bank[0]: Access = 190, Miss = 88, Miss_rate = 0.463, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 144, Miss = 69, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 188, Miss = 86, Miss_rate = 0.457, Pending_hits = 3, Reservation_fails = 111
L2_cache_bank[3]: Access = 133, Miss = 73, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149, Miss = 76, Miss_rate = 0.510, Pending_hits = 7, Reservation_fails = 173
L2_cache_bank[5]: Access = 154, Miss = 75, Miss_rate = 0.487, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[6]: Access = 125, Miss = 70, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 134, Miss = 78, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 129, Miss = 75, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 139, Miss = 78, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 133, Miss = 79, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 176, Miss = 83, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1794
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5184
L2_total_cache_pending_hits = 19
L2_total_cache_reservation_fails = 600
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 400
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=6604
icnt_total_pkts_simt_to_mem=2378
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.02976
	minimum = 6
	maximum = 32
Network latency average = 7.8156
	minimum = 6
	maximum = 27
Slowest packet = 1385
Flit latency average = 6.6771
	minimum = 6
	maximum = 23
Slowest flit = 4270
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00830702
	minimum = 0.00141571 (at node 14)
	maximum = 0.0204267 (at node 8)
Accepted packet rate average = 0.00830702
	minimum = 0.00141571 (at node 14)
	maximum = 0.0204267 (at node 8)
Injected flit rate average = 0.0193818
	minimum = 0.00141571 (at node 14)
	maximum = 0.0460107 (at node 17)
Accepted flit rate average= 0.0193818
	minimum = 0.00707857 (at node 14)
	maximum = 0.0645161 (at node 8)
Injected packet length average = 2.33318
Accepted packet length average = 2.33318
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.63399 (3 samples)
	minimum = 6 (3 samples)
	maximum = 37.3333 (3 samples)
Network latency average = 9.08389 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32 (3 samples)
Flit latency average = 7.95057 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00914331 (3 samples)
	minimum = 0.00404697 (3 samples)
	maximum = 0.0210433 (3 samples)
Accepted packet rate average = 0.00914331 (3 samples)
	minimum = 0.00404697 (3 samples)
	maximum = 0.0210433 (3 samples)
Injected flit rate average = 0.0239844 (3 samples)
	minimum = 0.00404697 (3 samples)
	maximum = 0.0810953 (3 samples)
Accepted flit rate average = 0.0239844 (3 samples)
	minimum = 0.00837984 (3 samples)
	maximum = 0.0570347 (3 samples)
Injected packet size average = 2.62316 (3 samples)
Accepted packet size average = 2.62316 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 150764 (inst/sec)
gpgpu_simulation_rate = 2200 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19806)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19806)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19806)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19806)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19806)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19806)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19806)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19806)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19806)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19806)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19806)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19806)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19806)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19806)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19806)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19806)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19806)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19806)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19806)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19806)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19806)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19806)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19806)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19806)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19806)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19806)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19806)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19806)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19806)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19806)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19806)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19806)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19806)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19806)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19806)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19806)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19806)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19806)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19806)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19806)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19806)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19806)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19806)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19806)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19806)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(7,0,0) tid=(336,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,0,0) tid=(464,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(33,0,0) tid=(368,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (401,19806), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(402,19806)
GPGPU-Sim uArch: cycles simulated: 20306  inst.: 1673526 (ipc=633.3) sim_rate=167352 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:54:41 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(41,0,0) tid=(508,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (600,19806), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(601,19806)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (626,19806), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(627,19806)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (627,19806), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(628,19806)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (639,19806), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(640,19806)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (690,19806), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(691,19806)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (708,19806), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(709,19806)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (729,19806), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(730,19806)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (786,19806), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(787,19806)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (787,19806), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(788,19806)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (797,19806), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(798,19806)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (803,19806), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(804,19806)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (839,19806), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(840,19806)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (856,19806), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(857,19806)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (862,19806), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(863,19806)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (877,19806), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(878,19806)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (880,19806), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(881,19806)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (883,19806), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(884,19806)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (901,19806), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (904,19806), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (907,19806), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (910,19806), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (923,19806), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (925,19806), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (937,19806), 2 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(62,0,0) tid=(359,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (974,19806), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (982,19806), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 20806  inst.: 1775808 (ipc=418.9) sim_rate=161437 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:54:42 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1003,19806), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1008,19806), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1010,19806), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1019,19806), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1032,19806), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1043,19806), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1046,19806), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1084,19806), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1088,19806), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1090,19806), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1092,19806), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1092,19806), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1094,19806), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1121,19806), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1121,19806), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1135,19806), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1142,19806), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1145,19806), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1161,19806), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1182,19806), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1198,19806), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1215,19806), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1240,19806), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1247,19806), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1259,19806), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1263,19806), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1273,19806), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1300,19806), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1315,19806), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1335,19806), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1344,19806), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1356,19806), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1371,19806), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1389,19806), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1392,19806), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1404,19806), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 12.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1405
gpu_sim_insn = 452904
gpu_ipc =     322.3516
gpu_tot_sim_cycle = 21211
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      85.3230
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 424
gpu_stall_icnt2sh    = 902
gpu_total_sim_rate=164526

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42897
	L1I_total_cache_misses = 1930
	L1I_total_cache_miss_rate = 0.0450
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9314
L1D_cache:
	L1D_cache_core[0]: Access = 458, Miss = 166, Miss_rate = 0.362, Pending_hits = 216, Reservation_fails = 741
	L1D_cache_core[1]: Access = 476, Miss = 177, Miss_rate = 0.372, Pending_hits = 222, Reservation_fails = 387
	L1D_cache_core[2]: Access = 576, Miss = 215, Miss_rate = 0.373, Pending_hits = 229, Reservation_fails = 744
	L1D_cache_core[3]: Access = 415, Miss = 149, Miss_rate = 0.359, Pending_hits = 192, Reservation_fails = 741
	L1D_cache_core[4]: Access = 348, Miss = 120, Miss_rate = 0.345, Pending_hits = 216, Reservation_fails = 677
	L1D_cache_core[5]: Access = 332, Miss = 114, Miss_rate = 0.343, Pending_hits = 210, Reservation_fails = 677
	L1D_cache_core[6]: Access = 356, Miss = 138, Miss_rate = 0.388, Pending_hits = 204, Reservation_fails = 923
	L1D_cache_core[7]: Access = 454, Miss = 178, Miss_rate = 0.392, Pending_hits = 179, Reservation_fails = 677
	L1D_cache_core[8]: Access = 640, Miss = 295, Miss_rate = 0.461, Pending_hits = 200, Reservation_fails = 1502
	L1D_cache_core[9]: Access = 426, Miss = 162, Miss_rate = 0.380, Pending_hits = 180, Reservation_fails = 516
	L1D_cache_core[10]: Access = 419, Miss = 152, Miss_rate = 0.363, Pending_hits = 192, Reservation_fails = 410
	L1D_cache_core[11]: Access = 539, Miss = 236, Miss_rate = 0.438, Pending_hits = 204, Reservation_fails = 1276
	L1D_cache_core[12]: Access = 565, Miss = 214, Miss_rate = 0.379, Pending_hits = 205, Reservation_fails = 427
	L1D_cache_core[13]: Access = 470, Miss = 175, Miss_rate = 0.372, Pending_hits = 210, Reservation_fails = 270
	L1D_cache_core[14]: Access = 276, Miss = 111, Miss_rate = 0.402, Pending_hits = 153, Reservation_fails = 806
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2602
	L1D_total_cache_miss_rate = 0.3855
	L1D_total_cache_pending_hits = 3012
	L1D_total_cache_reservation_fails = 10774
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0517
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6915
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8801
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3859
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40967
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1930
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 103, 103, 548, 90, 90, 90, 90, 118, 105, 118, 118, 118, 105, 118, 105, 105, 105, 105, 105, 105, 118, 105, 118, 88, 75, 75, 75, 75, 75, 75, 75, 75, 88, 88, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 14185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1363
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10774
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21117	W0_Idle:95767	W0_Scoreboard:123951	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10904 {8:1363,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 185368 {136:1363,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 11152 {136:82,}
maxmrqlatency = 58 
maxdqlatency = 0 
maxmflatency = 513 
averagemflatency = 214 
max_icnt2mem_latency = 383 
max_icnt2sh_latency = 21210 
mrq_lat_table:936 	36 	73 	69 	30 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1743 	1082 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2192 	135 	124 	102 	307 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	924 	419 	35 	0 	0 	0 	0 	1 	6 	22 	414 	1005 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       634         0       949       951      1232      1697      2725      5413      2196      7521      8318      2844      3491      6263      1872      1147 
dram[1]:      1194      1424       915       938      1029      1693      3897      2401      1471      2337      3024      3632      2372       932         0      1150 
dram[2]:       385      6429       938       954      1066      3303      2251      3494      7127      2735      1256      2393      6538      1160         0      1128 
dram[3]:         0         0       916       935      1650      1660      1710      3091      2738      6596      2769      5807         0      5528         0         0 
dram[4]:      1159      1285       943       963      1659      1669      1716      2419      3829      2256      2182      1465      6468      1141         0         0 
dram[5]:         0         0       925       919      1688      2032      1607      7588      1141      2422      7924      3426      3872      7128         0      1151 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 30.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1174/117 = 10.034188
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        15         7         3         1         1         0         0 
total reads: 244
min_bank_accesses = 0!
chip skew: 48/35 = 1.37
average mf latency per bank:
dram[0]:       1314    none         626       622       729       725       555       358       123       235       150       148       127       125       268       840
dram[1]:          0       268       692       617       569       868       610       372       162       132       183       123       124       268    none         272
dram[2]:          0       268       736       548       690       788       609       344       151       138       156       139       176     11407    none         268
dram[3]:     none      none         642       618       724       697       410       458       125       148       123       146    none         225    none      none  
dram[4]:        268       268       654       616       626       755       439       381       148       174       123       132       126       268    none      none  
dram[5]:     none      none         549       598       657       743       442       410       144       132       153       506       196       126    none        2282
maximum mf latency per bank:
dram[0]:        283         0       363       290       398       407       380       371       252       258       269       256       254       251       268       268
dram[1]:          0       268       398       333       355       383       455       314       268       252       278       251       252       268         0       272
dram[2]:          0       268       358       409       488       513       419       377       277       252       268       264       268       465         0       268
dram[3]:          0         0       404       436       488       430       268       368       257       257       252       251         0       272         0         0
dram[4]:        268       268       432       373       353       377       343       337       253       277       251       269       254       268         0         0
dram[5]:          0         0       277       345       352       371       383       352       268       252       277       251       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27996 n_nop=27620 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.0255
n_activity=2398 dram_eff=0.2977
bk0: 6a 27918i bk1: 0a 27993i bk2: 28a 27902i bk3: 28a 27841i bk4: 64a 27829i bk5: 60a 27730i bk6: 34a 27867i bk7: 22a 27892i bk8: 18a 27851i bk9: 18a 27841i bk10: 22a 27813i bk11: 6a 27943i bk12: 2a 27972i bk13: 2a 27971i bk14: 2a 27978i bk15: 2a 27977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0166095
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27996 n_nop=27612 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02565
n_activity=2663 dram_eff=0.2696
bk0: 4a 27976i bk1: 2a 27981i bk2: 28a 27911i bk3: 28a 27901i bk4: 60a 27823i bk5: 60a 27749i bk6: 38a 27813i bk7: 26a 27888i bk8: 20a 27815i bk9: 16a 27872i bk10: 18a 27820i bk11: 10a 27908i bk12: 4a 27955i bk13: 2a 27976i bk14: 0a 27993i bk15: 2a 27982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0202529
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27996 n_nop=27614 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02436
n_activity=2772 dram_eff=0.246
bk0: 4a 27978i bk1: 2a 27983i bk2: 30a 27887i bk3: 28a 27891i bk4: 60a 27807i bk5: 64a 27637i bk6: 18a 27933i bk7: 32a 27810i bk8: 26a 27711i bk9: 10a 27894i bk10: 10a 27873i bk11: 10a 27883i bk12: 4a 27941i bk13: 2a 27956i bk14: 0a 27995i bk15: 2a 27981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.028004
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27996 n_nop=27648 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02365
n_activity=2182 dram_eff=0.3034
bk0: 0a 27995i bk1: 0a 27999i bk2: 28a 27915i bk3: 32a 27860i bk4: 64a 27804i bk5: 58a 27739i bk6: 24a 27905i bk7: 32a 27843i bk8: 12a 27873i bk9: 12a 27882i bk10: 12a 27895i bk11: 18a 27846i bk12: 0a 27993i bk13: 4a 27941i bk14: 0a 27990i bk15: 0a 27993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0280754
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27996 n_nop=27628 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02457
n_activity=2456 dram_eff=0.2801
bk0: 2a 27977i bk1: 2a 27979i bk2: 30a 27887i bk3: 32a 27882i bk4: 62a 27805i bk5: 56a 27761i bk6: 28a 27899i bk7: 32a 27861i bk8: 12a 27894i bk9: 14a 27838i bk10: 12a 27900i bk11: 18a 27840i bk12: 4a 27945i bk13: 2a 27976i bk14: 0a 27991i bk15: 0a 27993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.020753
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27996 n_nop=27599 n_act=19 n_pre=6 n_req=210 n_rd=324 n_write=48 bw_util=0.02658
n_activity=2776 dram_eff=0.268
bk0: 0a 27992i bk1: 0a 27997i bk2: 30a 27888i bk3: 32a 27853i bk4: 62a 27809i bk5: 64a 27648i bk6: 26a 27890i bk7: 30a 27871i bk8: 22a 27812i bk9: 30a 27771i bk10: 16a 27835i bk11: 6a 27942i bk12: 2a 27970i bk13: 2a 27970i bk14: 0a 27992i bk15: 2a 27976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0282183

========= L2 cache stats =========
L2_cache_bank[0]: Access = 272, Miss = 88, Miss_rate = 0.324, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 216, Miss = 69, Miss_rate = 0.319, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 263, Miss = 86, Miss_rate = 0.327, Pending_hits = 3, Reservation_fails = 111
L2_cache_bank[3]: Access = 214, Miss = 73, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 229, Miss = 76, Miss_rate = 0.332, Pending_hits = 7, Reservation_fails = 173
L2_cache_bank[5]: Access = 439, Miss = 75, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[6]: Access = 204, Miss = 70, Miss_rate = 0.343, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 201, Miss = 78, Miss_rate = 0.388, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 201, Miss = 75, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 209, Miss = 78, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 206, Miss = 79, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 254, Miss = 83, Miss_rate = 0.327, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2908
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3198
L2_total_cache_pending_hits = 19
L2_total_cache_reservation_fails = 600
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 680
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 400
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=8718
icnt_total_pkts_simt_to_mem=4356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.377
	minimum = 6
	maximum = 215
Network latency average = 19.395
	minimum = 6
	maximum = 177
Slowest packet = 3989
Flit latency average = 19.8602
	minimum = 6
	maximum = 176
Slowest flit = 10808
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.058732
	minimum = 0.0398577 (at node 3)
	maximum = 0.202847 (at node 20)
Accepted packet rate average = 0.058732
	minimum = 0.0398577 (at node 3)
	maximum = 0.202847 (at node 20)
Injected flit rate average = 0.107869
	minimum = 0.0711744 (at node 3)
	maximum = 0.259786 (at node 20)
Accepted flit rate average= 0.107869
	minimum = 0.0740214 (at node 3)
	maximum = 0.391459 (at node 20)
Injected packet length average = 1.83662
Accepted packet length average = 1.83662
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8197 (4 samples)
	minimum = 6 (4 samples)
	maximum = 81.75 (4 samples)
Network latency average = 11.6617 (4 samples)
	minimum = 6 (4 samples)
	maximum = 68.25 (4 samples)
Flit latency average = 10.928 (4 samples)
	minimum = 6 (4 samples)
	maximum = 66.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0215405 (4 samples)
	minimum = 0.0129996 (4 samples)
	maximum = 0.0664942 (4 samples)
Accepted packet rate average = 0.0215405 (4 samples)
	minimum = 0.0129996 (4 samples)
	maximum = 0.0664942 (4 samples)
Injected flit rate average = 0.0449555 (4 samples)
	minimum = 0.0208288 (4 samples)
	maximum = 0.125768 (4 samples)
Accepted flit rate average = 0.0449555 (4 samples)
	minimum = 0.0247902 (4 samples)
	maximum = 0.140641 (4 samples)
Injected packet size average = 2.08702 (4 samples)
Accepted packet size average = 2.08702 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 164526 (inst/sec)
gpgpu_simulation_rate = 1928 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,21211)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,21211)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,21211)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,21211)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,21211)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,21211)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,21211)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,21211)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,21211)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,21211)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,21211)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,21211)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,21211)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,21211)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,21211)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,21211)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,21211)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,21211)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,21211)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,21211)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,21211)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,21211)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,21211)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,21211)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,21211)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,21211)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,21211)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,21211)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,21211)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,21211)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,21211)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,21211)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,21211)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,21211)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,21211)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,21211)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,21211)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,21211)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,21211)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,21211)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,21211)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,21211)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,21211)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,21211)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,21211)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(24,0,0) tid=(442,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(22,0,0) tid=(378,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(13,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (462,21211), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(463,21211)
GPGPU-Sim uArch: cycles simulated: 21711  inst.: 2056741 (ipc=493.9) sim_rate=171395 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:54:43 2019
GPGPU-Sim uArch: cycles simulated: 22711  inst.: 2130508 (ipc=213.8) sim_rate=163885 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:54:44 2019
GPGPU-Sim uArch: cycles simulated: 25211  inst.: 2146593 (ipc=84.2) sim_rate=153328 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:54:45 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(14,0,0) tid=(500,0,0)
GPGPU-Sim uArch: cycles simulated: 27211  inst.: 2157578 (ipc=58.0) sim_rate=143838 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:54:46 2019
GPGPU-Sim uArch: cycles simulated: 29211  inst.: 2168116 (ipc=44.8) sim_rate=135507 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:54:47 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9207,21211), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9208,21211)
GPGPU-Sim uArch: cycles simulated: 30711  inst.: 2182913 (ipc=39.3) sim_rate=128406 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:54:48 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11408,21211), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11409,21211)
GPGPU-Sim uArch: cycles simulated: 32711  inst.: 2197364 (ipc=33.7) sim_rate=122075 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:54:49 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11844,21211), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11845,21211)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12042,21211), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12043,21211)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12136,21211), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12137,21211)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12918,21211), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12919,21211)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13109,21211), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13110,21211)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(52,0,0) tid=(501,0,0)
GPGPU-Sim uArch: cycles simulated: 34711  inst.: 2245893 (ipc=32.3) sim_rate=118204 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:54:50 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13760,21211), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13761,21211)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13883,21211), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13884,21211)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14244,21211), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14245,21211)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14320,21211), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14321,21211)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14460,21211), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14461,21211)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14498,21211), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14499,21211)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14535,21211), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14536,21211)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14555,21211), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14556,21211)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14592,21211), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14593,21211)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14679,21211), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14680,21211)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14725,21211), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14773,21211), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 36211  inst.: 2319864 (ipc=34.0) sim_rate=115993 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:54:51 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15037,21211), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15212,21211), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15366,21211), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15382,21211), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15484,21211), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15589,21211), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15956,21211), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16338,21211), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16553,21211), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16646,21211), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16931,21211), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 38211  inst.: 2332523 (ipc=30.7) sim_rate=111072 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:54:52 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17187,21211), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17559,21211), 2 CTAs running
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(17,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17991,21211), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19078,21211), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19092,21211), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19440,21211), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19444,21211), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 40711  inst.: 2343702 (ipc=27.4) sim_rate=106531 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:54:53 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19703,21211), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19726,21211), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19835,21211), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19842,21211), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19886,21211), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19984,21211), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (20179,21211), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20196,21211), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21695,21211), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21698,21211), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22130,21211), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23028,21211), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23293,21211), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23557,21211), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23669,21211), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23714,21211), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23769,21211), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 45211  inst.: 2353901 (ipc=22.7) sim_rate=102343 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:54:54 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24165,21211), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24496,21211), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24516,21211), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25785,21211), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25922,21211), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (26812,21211), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (28435,21211), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28699,21211), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 28700
gpu_sim_insn = 547599
gpu_ipc =      19.0801
gpu_tot_sim_cycle = 49911
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      47.2318
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 424
gpu_stall_icnt2sh    = 4123
gpu_total_sim_rate=102495

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101498
	L1I_total_cache_misses = 1986
	L1I_total_cache_miss_rate = 0.0196
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9314
L1D_cache:
	L1D_cache_core[0]: Access = 2343, Miss = 1288, Miss_rate = 0.550, Pending_hits = 353, Reservation_fails = 12920
	L1D_cache_core[1]: Access = 1907, Miss = 1025, Miss_rate = 0.537, Pending_hits = 367, Reservation_fails = 10425
	L1D_cache_core[2]: Access = 2792, Miss = 1706, Miss_rate = 0.611, Pending_hits = 421, Reservation_fails = 20210
	L1D_cache_core[3]: Access = 1979, Miss = 1202, Miss_rate = 0.607, Pending_hits = 347, Reservation_fails = 17816
	L1D_cache_core[4]: Access = 2131, Miss = 1257, Miss_rate = 0.590, Pending_hits = 357, Reservation_fails = 15499
	L1D_cache_core[5]: Access = 3017, Miss = 1755, Miss_rate = 0.582, Pending_hits = 433, Reservation_fails = 17673
	L1D_cache_core[6]: Access = 1919, Miss = 1003, Miss_rate = 0.523, Pending_hits = 303, Reservation_fails = 10403
	L1D_cache_core[7]: Access = 2258, Miss = 1247, Miss_rate = 0.552, Pending_hits = 330, Reservation_fails = 11773
	L1D_cache_core[8]: Access = 2460, Miss = 1317, Miss_rate = 0.535, Pending_hits = 340, Reservation_fails = 12254
	L1D_cache_core[9]: Access = 2153, Miss = 1264, Miss_rate = 0.587, Pending_hits = 319, Reservation_fails = 13821
	L1D_cache_core[10]: Access = 2100, Miss = 1270, Miss_rate = 0.605, Pending_hits = 334, Reservation_fails = 14734
	L1D_cache_core[11]: Access = 2467, Miss = 1315, Miss_rate = 0.533, Pending_hits = 354, Reservation_fails = 11955
	L1D_cache_core[12]: Access = 2069, Miss = 1063, Miss_rate = 0.514, Pending_hits = 335, Reservation_fails = 10201
	L1D_cache_core[13]: Access = 2648, Miss = 1432, Miss_rate = 0.541, Pending_hits = 397, Reservation_fails = 12371
	L1D_cache_core[14]: Access = 1950, Miss = 1030, Miss_rate = 0.528, Pending_hits = 285, Reservation_fails = 9160
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 19174
	L1D_total_cache_miss_rate = 0.5608
	L1D_total_cache_pending_hits = 5275
	L1D_total_cache_reservation_fails = 201215
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0255
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18315
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 58335
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99512
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1986
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 120, 552, 120, 120, 578, 526, 120, 133, 591, 578, 120, 984, 120, 120, 133, 120, 133, 133, 133, 120, 133, 578, 526, 526, 120, 120, 120, 591, 552, 133, 103, 522, 90, 90, 90, 90, 90, 90, 90, 520, 509, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 206360
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10393
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 202949
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:266304	W0_Idle:127634	W0_Scoreboard:416626	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 83144 {8:10393,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1413448 {136:10393,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 68 
maxdqlatency = 0 
maxmflatency = 513 
averagemflatency = 168 
max_icnt2mem_latency = 383 
max_icnt2sh_latency = 49910 
mrq_lat_table:2808 	71 	133 	217 	103 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17525 	2070 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17706 	1399 	124 	102 	307 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5351 	4081 	960 	16 	0 	0 	0 	1 	6 	22 	414 	5010 	3735 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	92 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        15        18        23        22        32         6         6         0         2 
dram[1]:         2         1        14        14        31        31        17        16        18        31        29        27         4         6         3         2 
dram[2]:         2         3        14        14        31        29        21        18        38        52        38        31         4         5         1         3 
dram[3]:         1         3        14        16        34        29        24        15        44        12        12        41         6         2         2         1 
dram[4]:         1         1        14        16        33        28        17        22        24         8        12        16         4         4         2         1 
dram[5]:         1         4        14        16        33        28        17        29        20        30        18        52         2         2         2         3 
maximum service time to same row:
dram[0]:     12983     12212       949       951      4764     12303      2725      8453      2196      7521      8318      8889      7625      6263      1872     10979 
dram[1]:      4897     18450     11158      8453     15687     23221      3897      2401      1471      7848      4442      3632      4207      9016     13497     13913 
dram[2]:     13947     11600      9963      7226     10500      9803      9882      5127     12687     18727     12368      4750      7019      3512     10782     10800 
dram[3]:     11831     12760     11400      8516     12433     10079      4877      9247     13095      6596      2769     12925      4798      5528      8142     11965 
dram[4]:      1159     11422     10357      9536     11169      1669      6488      7126     11238      2256      2182      1465      6468      6486     12437     11131 
dram[5]:      1196     14720      7090      1551     11575      2032      1607     15575      1469      2422      7924     10025      3872      7128     11538     14745 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.666666  8.142858 22.333334 14.000000  8.000000  5.500000  3.000000  2.200000  2.000000  2.000000 
dram[1]:  1.250000  1.000000  4.200000  2.750000  7.400000  4.444445  8.000000 17.333334 14.200000  7.700000  4.800000  4.933333  1.545455  2.600000  1.666667  1.750000 
dram[2]:  1.500000  1.500000  4.250000  4.000000  6.333333  3.750000  7.000000  5.454545  6.800000 14.000000  5.916667  9.375000  2.000000  2.800000  1.666667  2.250000 
dram[3]:  1.000000  2.333333  2.875000  3.833333 10.250000  5.428571  8.666667  5.500000 12.600000 11.666667 13.600000  7.777778  2.285714  1.428571  2.000000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  2.777778  6.000000  8.500000  6.111111  7.000000  7.200000  9.125000  8.875000 13.800000  1.727273  1.833333  2.500000  2.000000 
dram[5]:  2.000000  2.000000  2.555556  5.000000  9.250000  6.000000 13.000000 10.800000 11.333333 17.750000  6.454545 10.285714  2.500000  1.500000  2.000000  3.000000 
average row locality = 3368/581 = 5.796902
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        17        14        32        32        33        34         4         4         0         0 
dram[1]:         0         0         0         0         1         1        17        16        32        32        31        32         4         4         0         0 
dram[2]:         0         0         0         0         1         2        17        17        30        32        31        33         4         6         0         0 
dram[3]:         0         0         0         0         2         0        17        16        30        33        32        32         4         2         0         0 
dram[4]:         0         0         0         0         2         0        15        17        32        32        33        34         4         2         0         0 
dram[5]:         0         0         0         0         2         1        16        16        32        33        32        33         4         2         0         0 
total reads: 1025
min_bank_accesses = 0!
chip skew: 173/168 = 1.03
average mf latency per bank:
dram[0]:        894       566       903       895      2153      2195      1294      1094       604       568       678       529       801       608       720       859
dram[1]:        668       781      1010       991      2032      2391      1336      1136       551       611       697       542       893       741      1142       672
dram[2]:         95       926      1193       818      2274      2292      1065      1189       608       530       500       468       646      4396      1411      1347
dram[3]:       1122       443      1165       923      2424      2247      1007      1035       461       464       516       573       739       733       495       685
dram[4]:       1361       623       850      1003      2186      2393      1176      1271       573       491       520       483       840       790      1129       809
dram[5]:        851      1329       846      1077      2117      2329      1278      1185       534       702       458       466       651       956      1040      1225
maximum mf latency per bank:
dram[0]:        286       292       363       324       398       407       380       371       295       328       300       347       317       295       269       283
dram[1]:        308       288       398       333       355       383       455       314       296       309       334       339       310       320       286       288
dram[2]:        287       303       358       409       488       513       419       377       331       297       285       291       284       465       282       305
dram[3]:        279       290       404       436       488       430       290       368       306       338       311       335       289       306       302       282
dram[4]:        278       284       432       373       353       377       343       337       310       322       299       295       309       283       283       283
dram[5]:        286       281       282       345       352       371       383       352       315       295       319       318       280       285       288       307

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65879 n_nop=64793 n_act=86 n_pre=70 n_req=551 n_rd=758 n_write=172 bw_util=0.02823
n_activity=7765 dram_eff=0.2395
bk0: 12a 65716i bk1: 4a 65836i bk2: 30a 65761i bk3: 32a 65667i bk4: 86a 65390i bk5: 76a 65422i bk6: 72a 65460i bk7: 86a 65311i bk8: 70a 65261i bk9: 76a 65167i bk10: 78a 65075i bk11: 86a 64860i bk12: 16a 65674i bk13: 14a 65669i bk14: 4a 65841i bk15: 16a 65755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0233762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65879 n_nop=64693 n_act=113 n_pre=97 n_req=573 n_rd=806 n_write=170 bw_util=0.02963
n_activity=8920 dram_eff=0.2188
bk0: 10a 65754i bk1: 8a 65778i bk2: 42a 65658i bk3: 44a 65582i bk4: 72a 65579i bk5: 78a 65377i bk6: 78a 65315i bk7: 72a 65470i bk8: 78a 65202i bk9: 90a 65065i bk10: 82a 64965i bk11: 84a 65005i bk12: 26a 65502i bk13: 18a 65624i bk14: 10a 65770i bk15: 14a 65753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0216761
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65879 n_nop=64688 n_act=111 n_pre=95 n_req=579 n_rd=812 n_write=173 bw_util=0.0299
n_activity=9288 dram_eff=0.2121
bk0: 6a 65834i bk1: 24a 65641i bk2: 34a 65712i bk3: 40a 65647i bk4: 74a 65545i bk5: 86a 65275i bk6: 78a 65266i bk7: 86a 65218i bk8: 76a 65099i bk9: 76a 65195i bk10: 80a 64996i bk11: 84a 65080i bk12: 24a 65593i bk13: 16a 65681i bk14: 10a 65790i bk15: 18a 65757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0246209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65879 n_nop=64783 n_act=90 n_pre=74 n_req=550 n_rd=764 n_write=168 bw_util=0.02829
n_activity=8152 dram_eff=0.2287
bk0: 4a 65833i bk1: 14a 65794i bk2: 46a 65568i bk3: 46a 65573i bk4: 78a 65579i bk5: 76a 65438i bk6: 70a 65403i bk7: 78a 65274i bk8: 66a 65214i bk9: 74a 65109i bk10: 72a 65190i bk11: 76a 65089i bk12: 24a 65597i bk13: 16a 65657i bk14: 12a 65774i bk15: 12a 65810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0237709
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65879 n_nop=64734 n_act=101 n_pre=85 n_req=565 n_rd=788 n_write=171 bw_util=0.02911
n_activity=8659 dram_eff=0.2215
bk0: 4a 65836i bk1: 6a 65840i bk2: 44a 65620i bk3: 50a 65541i bk4: 80a 65491i bk5: 68a 65542i bk6: 80a 65305i bk7: 78a 65352i bk8: 80a 64960i bk9: 82a 65144i bk10: 76a 65078i bk11: 70a 65199i bk12: 30a 65493i bk13: 18a 65677i bk14: 10a 65810i bk15: 12a 65791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0201582
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65879 n_nop=64806 n_act=80 n_pre=64 n_req=550 n_rd=758 n_write=171 bw_util=0.0282
n_activity=8244 dram_eff=0.2254
bk0: 12a 65792i bk1: 12a 65798i bk2: 46a 65572i bk3: 40a 65648i bk4: 70a 65592i bk5: 82a 65389i bk6: 72a 65440i bk7: 76a 65357i bk8: 72a 65205i bk9: 76a 65242i bk10: 78a 65043i bk11: 78a 65083i bk12: 12a 65716i bk13: 8a 65750i bk14: 12a 65780i bk15: 12a 65807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0226628

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1713, Miss = 184, Miss_rate = 0.107, Pending_hits = 9, Reservation_fails = 227
L2_cache_bank[1]: Access = 1554, Miss = 195, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1744, Miss = 199, Miss_rate = 0.114, Pending_hits = 5, Reservation_fails = 111
L2_cache_bank[3]: Access = 1662, Miss = 204, Miss_rate = 0.123, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 1585, Miss = 191, Miss_rate = 0.121, Pending_hits = 8, Reservation_fails = 173
L2_cache_bank[5]: Access = 1934, Miss = 215, Miss_rate = 0.111, Pending_hits = 5, Reservation_fails = 89
L2_cache_bank[6]: Access = 1557, Miss = 186, Miss_rate = 0.119, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1495, Miss = 196, Miss_rate = 0.131, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1657, Miss = 202, Miss_rate = 0.122, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1560, Miss = 192, Miss_rate = 0.123, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 1507, Miss = 187, Miss_rate = 0.124, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 1718, Miss = 192, Miss_rate = 0.112, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 19686
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1190
L2_total_cache_pending_hits = 51
L2_total_cache_reservation_fails = 600
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8163
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 400
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=61648
icnt_total_pkts_simt_to_mem=28874
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.6428
	minimum = 6
	maximum = 74
Network latency average = 10.9715
	minimum = 6
	maximum = 71
Slowest packet = 18430
Flit latency average = 10.2099
	minimum = 6
	maximum = 67
Slowest flit = 42756
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0433037
	minimum = 0.0299652 (at node 1)
	maximum = 0.0579094 (at node 5)
Accepted packet rate average = 0.0433037
	minimum = 0.0299652 (at node 1)
	maximum = 0.0579094 (at node 5)
Injected flit rate average = 0.0999458
	minimum = 0.0436934 (at node 1)
	maximum = 0.171603 (at node 17)
Accepted flit rate average= 0.0999458
	minimum = 0.0665854 (at node 22)
	maximum = 0.182509 (at node 5)
Injected packet length average = 2.30802
Accepted packet length average = 2.30802
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.1844 (5 samples)
	minimum = 6 (5 samples)
	maximum = 80.2 (5 samples)
Network latency average = 11.5236 (5 samples)
	minimum = 6 (5 samples)
	maximum = 68.8 (5 samples)
Flit latency average = 10.7844 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0258931 (5 samples)
	minimum = 0.0163927 (5 samples)
	maximum = 0.0647773 (5 samples)
Accepted packet rate average = 0.0258931 (5 samples)
	minimum = 0.0163927 (5 samples)
	maximum = 0.0647773 (5 samples)
Injected flit rate average = 0.0559535 (5 samples)
	minimum = 0.0254017 (5 samples)
	maximum = 0.134935 (5 samples)
Accepted flit rate average = 0.0559535 (5 samples)
	minimum = 0.0331492 (5 samples)
	maximum = 0.149014 (5 samples)
Injected packet size average = 2.16094 (5 samples)
Accepted packet size average = 2.16094 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 102495 (inst/sec)
gpgpu_simulation_rate = 2170 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,49911)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,49911)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,49911)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,49911)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,49911)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,49911)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,49911)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,49911)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,49911)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,49911)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,49911)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,49911)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,49911)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,49911)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,49911)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,49911)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,49911)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,49911)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,49911)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,49911)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,49911)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,49911)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,49911)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,49911)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,49911)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,49911)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,49911)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,49911)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,49911)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,49911)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,49911)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,49911)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,49911)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,49911)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,49911)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,49911)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,49911)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,49911)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,49911)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,49911)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,49911)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,49911)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,49911)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,49911)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,49911)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(10,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(11,0,0) tid=(303,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(39,0,0) tid=(495,0,0)
GPGPU-Sim uArch: cycles simulated: 50411  inst.: 2663152 (ipc=611.5) sim_rate=106526 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:54:56 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1631,49911), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1632,49911)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1728,49911), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1729,49911)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1793,49911), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1794,49911)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1802,49911), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1803,49911)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(43,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1905,49911), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1906,49911)
GPGPU-Sim uArch: cycles simulated: 51911  inst.: 2713748 (ipc=178.2) sim_rate=104374 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:54:57 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2051,49911), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2052,49911)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2054,49911), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2055,49911)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2067,49911), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2068,49911)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2257,49911), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2258,49911)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2277,49911), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2278,49911)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2307,49911), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2308,49911)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2316,49911), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2317,49911)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2353,49911), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2354,49911)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2365,49911), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2366,49911)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2367,49911), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2368,49911)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2388,49911), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2389,49911)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2415,49911), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2416,49911)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2523,49911), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2524,49911)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2556,49911), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2583,49911), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2613,49911), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2625,49911), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2675,49911), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2675,49911), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2696,49911), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2716,49911), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2719,49911), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2812,49911), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2911,49911), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2958,49911), 1 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(45,0,0) tid=(420,0,0)
GPGPU-Sim uArch: cycles simulated: 52911  inst.: 2801552 (ipc=148.1) sim_rate=103761 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:54:58 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3014,49911), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3026,49911), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3059,49911), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3147,49911), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3153,49911), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3285,49911), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3288,49911), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3330,49911), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3340,49911), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3462,49911), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3471,49911), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3546,49911), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3558,49911), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3593,49911), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3609,49911), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3801,49911), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3845,49911), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3875,49911), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3931,49911), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3956,49911), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3991,49911), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4002,49911), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4019,49911), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4030,49911), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4050,49911), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4053,49911), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4089,49911), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4131,49911), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4149,49911), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4158,49911), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4185,49911), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4194,49911), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4280,49911), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 13.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 4281
gpu_sim_insn = 492696
gpu_ipc =     115.0890
gpu_tot_sim_cycle = 54192
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      52.5923
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 424
gpu_stall_icnt2sh    = 4395
gpu_total_sim_rate=105558

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115428
	L1I_total_cache_misses = 1986
	L1I_total_cache_miss_rate = 0.0172
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9314
L1D_cache:
	L1D_cache_core[0]: Access = 2655, Miss = 1536, Miss_rate = 0.579, Pending_hits = 399, Reservation_fails = 15244
	L1D_cache_core[1]: Access = 2223, Miss = 1275, Miss_rate = 0.574, Pending_hits = 411, Reservation_fails = 13187
	L1D_cache_core[2]: Access = 3188, Miss = 2020, Miss_rate = 0.634, Pending_hits = 476, Reservation_fails = 22753
	L1D_cache_core[3]: Access = 2295, Miss = 1452, Miss_rate = 0.633, Pending_hits = 390, Reservation_fails = 20585
	L1D_cache_core[4]: Access = 2367, Miss = 1442, Miss_rate = 0.609, Pending_hits = 393, Reservation_fails = 17704
	L1D_cache_core[5]: Access = 3413, Miss = 2069, Miss_rate = 0.606, Pending_hits = 487, Reservation_fails = 20236
	L1D_cache_core[6]: Access = 2235, Miss = 1254, Miss_rate = 0.561, Pending_hits = 345, Reservation_fails = 12873
	L1D_cache_core[7]: Access = 2478, Miss = 1417, Miss_rate = 0.572, Pending_hits = 366, Reservation_fails = 14101
	L1D_cache_core[8]: Access = 2856, Miss = 1628, Miss_rate = 0.570, Pending_hits = 396, Reservation_fails = 14919
	L1D_cache_core[9]: Access = 2473, Miss = 1518, Miss_rate = 0.614, Pending_hits = 364, Reservation_fails = 16397
	L1D_cache_core[10]: Access = 2372, Miss = 1486, Miss_rate = 0.626, Pending_hits = 373, Reservation_fails = 17408
	L1D_cache_core[11]: Access = 2859, Miss = 1625, Miss_rate = 0.568, Pending_hits = 412, Reservation_fails = 14320
	L1D_cache_core[12]: Access = 2381, Miss = 1307, Miss_rate = 0.549, Pending_hits = 379, Reservation_fails = 12753
	L1D_cache_core[13]: Access = 2964, Miss = 1683, Miss_rate = 0.568, Pending_hits = 441, Reservation_fails = 15254
	L1D_cache_core[14]: Access = 2346, Miss = 1343, Miss_rate = 0.572, Pending_hits = 334, Reservation_fails = 11649
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 23055
	L1D_total_cache_miss_rate = 0.5896
	L1D_total_cache_pending_hits = 5966
	L1D_total_cache_reservation_fails = 239383
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0202
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10684
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 145358
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23257
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 94025
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 113442
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1986
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
176, 176, 176, 608, 176, 176, 634, 582, 176, 189, 647, 634, 176, 1040, 176, 176, 161, 148, 161, 161, 161, 148, 148, 606, 554, 554, 148, 148, 148, 619, 580, 161, 131, 550, 118, 118, 105, 118, 118, 118, 118, 548, 537, 118, 118, 118, 118, 118, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 244528
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10684
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 241117
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:330746	W0_Idle:144552	W0_Scoreboard:426364	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 85472 {8:10684,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1453024 {136:10684,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 68 
maxdqlatency = 0 
maxmflatency = 625 
averagemflatency = 193 
max_icnt2mem_latency = 495 
max_icnt2sh_latency = 54191 
mrq_lat_table:2808 	71 	133 	217 	103 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18557 	5156 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18058 	1533 	262 	544 	2597 	895 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5482 	4238 	963 	16 	0 	0 	0 	1 	6 	22 	414 	5010 	7647 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        15        18        23        22        32         6         6         0         2 
dram[1]:         2         1        14        14        31        31        17        16        18        31        29        27         4         6         3         2 
dram[2]:         2         3        14        14        31        29        21        18        38        52        38        31         4         5         1         3 
dram[3]:         1         3        14        16        34        29        24        15        44        12        12        41         6         2         2         1 
dram[4]:         1         1        14        16        33        28        17        22        24         8        12        16         4         4         2         1 
dram[5]:         1         4        14        16        33        28        17        29        20        30        18        52         2         2         2         3 
maximum service time to same row:
dram[0]:     12983     12212       949       951      4764     12303      2725      8453      2196      7521      8318      8889      7625      6263      1872     10979 
dram[1]:      4897     18450     11158      8453     15687     23221      3897      2401      1471      7848      4442      3632      4207      9016     13497     13913 
dram[2]:     13947     11600      9963      7226     10500      9803      9882      5127     12687     18727     12368      4750      7019      3512     10782     10800 
dram[3]:     11831     12760     11400      8516     12433     10079      4877      9247     13095      6596      2769     12925      4798      5528      8142     11965 
dram[4]:      1159     11422     10357      9536     11169      1669      6488      7126     11238      2256      2182      1465      6468      6486     12437     11131 
dram[5]:      1196     14720      7090      1551     11575      2032      1607     15575      1469      2422      7924     10025      3872      7128     11538     14745 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.666666  8.142858 22.333334 14.000000  8.000000  5.500000  3.000000  2.200000  2.000000  2.000000 
dram[1]:  1.250000  1.000000  4.200000  2.750000  7.400000  4.444445  8.000000 17.333334 14.200000  7.700000  4.800000  4.933333  1.545455  2.600000  1.666667  1.750000 
dram[2]:  1.500000  1.500000  4.250000  4.000000  6.333333  3.750000  7.000000  5.454545  6.800000 14.000000  5.916667  9.375000  2.000000  2.800000  1.666667  2.250000 
dram[3]:  1.000000  2.333333  2.875000  3.833333 10.250000  5.428571  8.666667  5.500000 12.600000 11.666667 13.600000  7.777778  2.285714  1.428571  2.000000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  2.777778  6.000000  8.500000  6.111111  7.000000  7.200000  9.125000  8.875000 13.800000  1.727273  1.833333  2.500000  2.000000 
dram[5]:  2.000000  2.000000  2.555556  5.000000  9.250000  6.000000 13.000000 10.800000 11.333333 17.750000  6.454545 10.285714  2.500000  1.500000  2.000000  3.000000 
average row locality = 3368/581 = 5.796902
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        17        14        32        32        33        34         4         4         0         0 
dram[1]:         0         0         0         0         1         1        17        16        32        32        31        32         4         4         0         0 
dram[2]:         0         0         0         0         1         2        17        17        30        32        31        33         4         6         0         0 
dram[3]:         0         0         0         0         2         0        17        16        30        33        32        32         4         2         0         0 
dram[4]:         0         0         0         0         2         0        15        17        32        32        33        34         4         2         0         0 
dram[5]:         0         0         0         0         2         1        16        16        32        33        32        33         4         2         0         0 
total reads: 1025
min_bank_accesses = 0!
chip skew: 173/168 = 1.03
average mf latency per bank:
dram[0]:        894       566      1984      1977      3184      3264      1635      1491       604       568       678       529       801       608       720       859
dram[1]:        668       781      1822      1679      3346      3428      1742      1513       551       611       697       542       893       741      1142       672
dram[2]:         95       926      2155      1881      3441      3490      1449      1549       608       530       500       468       646     27528      1411      1347
dram[3]:       1122       443      1926      1750      3641      3409      1347      1343       461       464       516       573       739       733       495       685
dram[4]:       1361       623      1856      1872      3183      3610      1488      1606       573       491       520       483       840       790      1129       809
dram[5]:        851      1329      1521      1892      3191      3283      1643      1528       534       702       458       466       651       956      1040      1225
maximum mf latency per bank:
dram[0]:        286       292       400       409       448       451       409       485       295       328       300       347       317       295       269       283
dram[1]:        308       288       451       440       508       523       538       586       296       309       334       339       310       320       286       288
dram[2]:        287       303       493       493       586       619       518       488       331       297       285       291       284       625       282       305
dram[3]:        279       290       586       508       572       586       377       368       306       338       311       335       289       306       302       282
dram[4]:        278       284       579       493       459       409       358       367       310       322       299       295       309       283       283       283
dram[5]:        286       281       397       399       427       397       470       457       315       295       319       318       280       285       288       307

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71529 n_nop=70443 n_act=86 n_pre=70 n_req=551 n_rd=758 n_write=172 bw_util=0.026
n_activity=7765 dram_eff=0.2395
bk0: 12a 71366i bk1: 4a 71486i bk2: 30a 71411i bk3: 32a 71317i bk4: 86a 71040i bk5: 76a 71072i bk6: 72a 71110i bk7: 86a 70961i bk8: 70a 70911i bk9: 76a 70817i bk10: 78a 70725i bk11: 86a 70510i bk12: 16a 71324i bk13: 14a 71319i bk14: 4a 71491i bk15: 16a 71405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0215297
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71529 n_nop=70343 n_act=113 n_pre=97 n_req=573 n_rd=806 n_write=170 bw_util=0.02729
n_activity=8920 dram_eff=0.2188
bk0: 10a 71404i bk1: 8a 71428i bk2: 42a 71308i bk3: 44a 71232i bk4: 72a 71229i bk5: 78a 71027i bk6: 78a 70965i bk7: 72a 71120i bk8: 78a 70852i bk9: 90a 70715i bk10: 82a 70615i bk11: 84a 70655i bk12: 26a 71152i bk13: 18a 71274i bk14: 10a 71420i bk15: 14a 71403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0199639
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71529 n_nop=70338 n_act=111 n_pre=95 n_req=579 n_rd=812 n_write=173 bw_util=0.02754
n_activity=9288 dram_eff=0.2121
bk0: 6a 71484i bk1: 24a 71291i bk2: 34a 71362i bk3: 40a 71297i bk4: 74a 71195i bk5: 86a 70925i bk6: 78a 70916i bk7: 86a 70868i bk8: 76a 70749i bk9: 76a 70845i bk10: 80a 70646i bk11: 84a 70730i bk12: 24a 71243i bk13: 16a 71331i bk14: 10a 71440i bk15: 18a 71407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0226761
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71529 n_nop=70433 n_act=90 n_pre=74 n_req=550 n_rd=764 n_write=168 bw_util=0.02606
n_activity=8152 dram_eff=0.2287
bk0: 4a 71483i bk1: 14a 71444i bk2: 46a 71218i bk3: 46a 71223i bk4: 78a 71229i bk5: 76a 71088i bk6: 70a 71053i bk7: 78a 70924i bk8: 66a 70864i bk9: 74a 70759i bk10: 72a 70840i bk11: 76a 70739i bk12: 24a 71247i bk13: 16a 71307i bk14: 12a 71424i bk15: 12a 71460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0218932
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71529 n_nop=70384 n_act=101 n_pre=85 n_req=565 n_rd=788 n_write=171 bw_util=0.02681
n_activity=8659 dram_eff=0.2215
bk0: 4a 71486i bk1: 6a 71490i bk2: 44a 71270i bk3: 50a 71191i bk4: 80a 71141i bk5: 68a 71192i bk6: 80a 70955i bk7: 78a 71002i bk8: 80a 70610i bk9: 82a 70794i bk10: 76a 70728i bk11: 70a 70849i bk12: 30a 71143i bk13: 18a 71327i bk14: 10a 71460i bk15: 12a 71441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0185659
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=71529 n_nop=70456 n_act=80 n_pre=64 n_req=550 n_rd=758 n_write=171 bw_util=0.02598
n_activity=8244 dram_eff=0.2254
bk0: 12a 71442i bk1: 12a 71448i bk2: 46a 71222i bk3: 40a 71298i bk4: 70a 71242i bk5: 82a 71039i bk6: 72a 71090i bk7: 76a 71007i bk8: 72a 70855i bk9: 76a 70892i bk10: 78a 70693i bk11: 78a 70733i bk12: 12a 71366i bk13: 8a 71400i bk14: 12a 71430i bk15: 12a 71457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0208727

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1978, Miss = 184, Miss_rate = 0.093, Pending_hits = 9, Reservation_fails = 227
L2_cache_bank[1]: Access = 1824, Miss = 195, Miss_rate = 0.107, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 2012, Miss = 199, Miss_rate = 0.099, Pending_hits = 5, Reservation_fails = 111
L2_cache_bank[3]: Access = 1923, Miss = 204, Miss_rate = 0.106, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 1849, Miss = 191, Miss_rate = 0.103, Pending_hits = 8, Reservation_fails = 173
L2_cache_bank[5]: Access = 3181, Miss = 215, Miss_rate = 0.068, Pending_hits = 5, Reservation_fails = 89
L2_cache_bank[6]: Access = 1826, Miss = 186, Miss_rate = 0.102, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1768, Miss = 196, Miss_rate = 0.111, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1921, Miss = 202, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1839, Miss = 192, Miss_rate = 0.104, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 1772, Miss = 187, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 1996, Miss = 192, Miss_rate = 0.096, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 23889
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.0981
L2_total_cache_pending_hits = 51
L2_total_cache_reservation_fails = 600
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 400
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=67015
icnt_total_pkts_simt_to_mem=36989
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.5582
	minimum = 6
	maximum = 316
Network latency average = 28.1211
	minimum = 6
	maximum = 182
Slowest packet = 39830
Flit latency average = 32.5492
	minimum = 6
	maximum = 181
Slowest flit = 92755
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0727244
	minimum = 0.0429806 (at node 7)
	maximum = 0.291287 (at node 20)
Accepted packet rate average = 0.0727244
	minimum = 0.0429806 (at node 7)
	maximum = 0.291287 (at node 20)
Injected flit rate average = 0.116639
	minimum = 0.081523 (at node 18)
	maximum = 0.314646 (at node 20)
Accepted flit rate average= 0.116639
	minimum = 0.0541929 (at node 7)
	maximum = 0.576734 (at node 20)
Injected packet length average = 1.60385
Accepted packet length average = 1.60385
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2467 (6 samples)
	minimum = 6 (6 samples)
	maximum = 119.5 (6 samples)
Network latency average = 14.2899 (6 samples)
	minimum = 6 (6 samples)
	maximum = 87.6667 (6 samples)
Flit latency average = 14.4118 (6 samples)
	minimum = 6 (6 samples)
	maximum = 85.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0336983 (6 samples)
	minimum = 0.0208241 (6 samples)
	maximum = 0.102529 (6 samples)
Accepted packet rate average = 0.0336983 (6 samples)
	minimum = 0.0208241 (6 samples)
	maximum = 0.102529 (6 samples)
Injected flit rate average = 0.0660678 (6 samples)
	minimum = 0.0347553 (6 samples)
	maximum = 0.164887 (6 samples)
Accepted flit rate average = 0.0660678 (6 samples)
	minimum = 0.0366565 (6 samples)
	maximum = 0.220301 (6 samples)
Injected packet size average = 1.96057 (6 samples)
Accepted packet size average = 1.96057 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 105558 (inst/sec)
gpgpu_simulation_rate = 2007 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,54192)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,54192)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,54192)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,54192)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,54192)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,54192)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,54192)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,54192)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,54192)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,54192)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,54192)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,54192)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,54192)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,54192)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,54192)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,54192)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,54192)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,54192)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,54192)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,54192)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,54192)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,54192)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,54192)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,54192)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,54192)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,54192)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,54192)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,54192)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,54192)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,54192)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,54192)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,54192)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,54192)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,54192)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,54192)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,54192)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,54192)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,54192)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,54192)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,54192)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,54192)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,54192)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,54192)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,54192)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,54192)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(9,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(3,0,0) tid=(469,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(42,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 54692  inst.: 3081052 (ipc=461.9) sim_rate=110037 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:54:59 2019
GPGPU-Sim uArch: cycles simulated: 55192  inst.: 3093492 (ipc=243.4) sim_rate=106672 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:55:00 2019
GPGPU-Sim uArch: cycles simulated: 57192  inst.: 3107798 (ipc=85.9) sim_rate=103593 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:55:01 2019
GPGPU-Sim uArch: cycles simulated: 58692  inst.: 3116669 (ipc=59.2) sim_rate=100537 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:55:02 2019
GPGPU-Sim uArch: cycles simulated: 60192  inst.: 3125415 (ipc=45.9) sim_rate=97669 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:55:03 2019
GPGPU-Sim uArch: cycles simulated: 61692  inst.: 3134283 (ipc=37.9) sim_rate=94978 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:55:04 2019
GPGPU-Sim uArch: cycles simulated: 63692  inst.: 3146922 (ipc=31.2) sim_rate=92556 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:55:05 2019
GPGPU-Sim uArch: cycles simulated: 65192  inst.: 3156104 (ipc=27.8) sim_rate=90174 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:55:06 2019
GPGPU-Sim uArch: cycles simulated: 66692  inst.: 3165908 (ipc=25.3) sim_rate=87941 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:55:07 2019
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(26,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 68692  inst.: 3178221 (ipc=22.6) sim_rate=85897 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:55:08 2019
GPGPU-Sim uArch: cycles simulated: 70192  inst.: 3187681 (ipc=21.1) sim_rate=83886 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:55:09 2019
GPGPU-Sim uArch: cycles simulated: 71192  inst.: 3193648 (ipc=20.2) sim_rate=81888 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:55:10 2019
GPGPU-Sim uArch: cycles simulated: 72692  inst.: 3202736 (ipc=19.1) sim_rate=80068 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:55:11 2019
GPGPU-Sim uArch: cycles simulated: 74192  inst.: 3211542 (ipc=18.1) sim_rate=78330 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:55:12 2019
GPGPU-Sim uArch: cycles simulated: 75692  inst.: 3220287 (ipc=17.2) sim_rate=76673 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:55:13 2019
GPGPU-Sim uArch: cycles simulated: 77192  inst.: 3229059 (ipc=16.5) sim_rate=75094 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:55:14 2019
GPGPU-Sim uArch: cycles simulated: 79192  inst.: 3241360 (ipc=15.7) sim_rate=73667 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:55:15 2019
GPGPU-Sim uArch: cycles simulated: 80692  inst.: 3250432 (ipc=15.1) sim_rate=72231 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:55:16 2019
GPGPU-Sim uArch: cycles simulated: 82192  inst.: 3259366 (ipc=14.6) sim_rate=70855 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:55:17 2019
GPGPU-Sim uArch: cycles simulated: 84192  inst.: 3271107 (ipc=14.0) sim_rate=69598 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:55:18 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(6,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 85692  inst.: 3279768 (ipc=13.6) sim_rate=68328 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:55:19 2019
GPGPU-Sim uArch: cycles simulated: 87692  inst.: 3292153 (ipc=13.2) sim_rate=67186 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:55:20 2019
GPGPU-Sim uArch: cycles simulated: 88692  inst.: 3298331 (ipc=13.0) sim_rate=65966 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:55:21 2019
GPGPU-Sim uArch: cycles simulated: 89692  inst.: 3304761 (ipc=12.8) sim_rate=64799 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:55:22 2019
GPGPU-Sim uArch: cycles simulated: 90692  inst.: 3311075 (ipc=12.6) sim_rate=63674 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:55:23 2019
GPGPU-Sim uArch: cycles simulated: 92192  inst.: 3320692 (ipc=12.4) sim_rate=62654 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:55:24 2019
GPGPU-Sim uArch: cycles simulated: 94192  inst.: 3333388 (ipc=12.1) sim_rate=61729 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:55:25 2019
GPGPU-Sim uArch: cycles simulated: 95692  inst.: 3343502 (ipc=11.9) sim_rate=60790 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:55:26 2019
GPGPU-Sim uArch: cycles simulated: 97192  inst.: 3353323 (ipc=11.7) sim_rate=59880 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:55:27 2019
GPGPU-Sim uArch: cycles simulated: 98692  inst.: 3363136 (ipc=11.5) sim_rate=59002 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:55:28 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(9,0,0) tid=(295,0,0)
GPGPU-Sim uArch: cycles simulated: 100692  inst.: 3376102 (ipc=11.3) sim_rate=58208 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:55:29 2019
GPGPU-Sim uArch: cycles simulated: 102192  inst.: 3386240 (ipc=11.2) sim_rate=57393 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:55:30 2019
GPGPU-Sim uArch: cycles simulated: 104192  inst.: 3399183 (ipc=11.0) sim_rate=56653 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:55:31 2019
GPGPU-Sim uArch: cycles simulated: 105692  inst.: 3409232 (ipc=10.9) sim_rate=55889 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:55:32 2019
GPGPU-Sim uArch: cycles simulated: 106692  inst.: 3417085 (ipc=10.8) sim_rate=55114 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:55:33 2019
GPGPU-Sim uArch: cycles simulated: 108192  inst.: 3427096 (ipc=10.7) sim_rate=54398 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:55:34 2019
GPGPU-Sim uArch: cycles simulated: 110192  inst.: 3440972 (ipc=10.6) sim_rate=53765 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:55:35 2019
GPGPU-Sim uArch: cycles simulated: 111692  inst.: 3450764 (ipc=10.4) sim_rate=53088 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:55:36 2019
GPGPU-Sim uArch: cycles simulated: 113192  inst.: 3461600 (ipc=10.4) sim_rate=52448 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:55:37 2019
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(24,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 114692  inst.: 3471372 (ipc=10.3) sim_rate=51811 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:55:38 2019
GPGPU-Sim uArch: cycles simulated: 116192  inst.: 3481749 (ipc=10.2) sim_rate=51202 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:55:39 2019
GPGPU-Sim uArch: cycles simulated: 118192  inst.: 3495406 (ipc=10.1) sim_rate=50658 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:55:40 2019
GPGPU-Sim uArch: cycles simulated: 119692  inst.: 3505188 (ipc=10.0) sim_rate=50074 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:55:41 2019
GPGPU-Sim uArch: cycles simulated: 121192  inst.: 3515131 (ipc= 9.9) sim_rate=49508 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:55:42 2019
GPGPU-Sim uArch: cycles simulated: 122192  inst.: 3522139 (ipc= 9.9) sim_rate=48918 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:55:43 2019
GPGPU-Sim uArch: cycles simulated: 123692  inst.: 3531106 (ipc= 9.8) sim_rate=48371 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:55:44 2019
GPGPU-Sim uArch: cycles simulated: 125692  inst.: 3544125 (ipc= 9.7) sim_rate=47893 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:55:45 2019
GPGPU-Sim uArch: cycles simulated: 127192  inst.: 3554293 (ipc= 9.6) sim_rate=47390 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:55:46 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(39,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 128692  inst.: 3564334 (ipc= 9.6) sim_rate=46899 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:55:47 2019
GPGPU-Sim uArch: cycles simulated: 130692  inst.: 3576944 (ipc= 9.5) sim_rate=46453 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:55:48 2019
GPGPU-Sim uArch: cycles simulated: 132192  inst.: 3586929 (ipc= 9.4) sim_rate=45986 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:55:49 2019
GPGPU-Sim uArch: cycles simulated: 134192  inst.: 3600843 (ipc= 9.4) sim_rate=45580 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:55:50 2019
GPGPU-Sim uArch: cycles simulated: 135692  inst.: 3610541 (ipc= 9.3) sim_rate=45131 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:55:51 2019
GPGPU-Sim uArch: cycles simulated: 137692  inst.: 3623375 (ipc= 9.3) sim_rate=44733 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:55:52 2019
GPGPU-Sim uArch: cycles simulated: 139192  inst.: 3632815 (ipc= 9.2) sim_rate=44302 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:55:53 2019
GPGPU-Sim uArch: cycles simulated: 141192  inst.: 3644885 (ipc= 9.1) sim_rate=43914 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:55:54 2019
GPGPU-Sim uArch: cycles simulated: 142692  inst.: 3654358 (ipc= 9.1) sim_rate=43504 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:55:55 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(40,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 144192  inst.: 3663405 (ipc= 9.0) sim_rate=43098 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:55:56 2019
GPGPU-Sim uArch: cycles simulated: 146192  inst.: 3676274 (ipc= 9.0) sim_rate=42747 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:55:57 2019
GPGPU-Sim uArch: cycles simulated: 148192  inst.: 3688446 (ipc= 8.9) sim_rate=42395 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:55:58 2019
GPGPU-Sim uArch: cycles simulated: 149692  inst.: 3697313 (ipc= 8.9) sim_rate=42014 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:55:59 2019
GPGPU-Sim uArch: cycles simulated: 151692  inst.: 3709346 (ipc= 8.8) sim_rate=41678 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:56:00 2019
GPGPU-Sim uArch: cycles simulated: 153692  inst.: 3722466 (ipc= 8.8) sim_rate=41360 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:56:01 2019
GPGPU-Sim uArch: cycles simulated: 155692  inst.: 3735690 (ipc= 8.7) sim_rate=41051 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:56:02 2019
GPGPU-Sim uArch: cycles simulated: 157692  inst.: 3748685 (ipc= 8.7) sim_rate=40746 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:56:03 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(6,0,0) tid=(362,0,0)
GPGPU-Sim uArch: cycles simulated: 159692  inst.: 3760986 (ipc= 8.6) sim_rate=40440 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:56:04 2019
GPGPU-Sim uArch: cycles simulated: 161692  inst.: 3774373 (ipc= 8.6) sim_rate=40152 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:56:05 2019
GPGPU-Sim uArch: cycles simulated: 163692  inst.: 3789866 (ipc= 8.6) sim_rate=39893 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:56:06 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (110279,54192), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(110280,54192)
GPGPU-Sim uArch: cycles simulated: 165692  inst.: 3806852 (ipc= 8.6) sim_rate=39654 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:56:07 2019
GPGPU-Sim uArch: cycles simulated: 167692  inst.: 3820418 (ipc= 8.5) sim_rate=39385 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:56:08 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (113551,54192), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(113552,54192)
GPGPU-Sim uArch: cycles simulated: 169692  inst.: 3840220 (ipc= 8.6) sim_rate=39185 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:56:09 2019
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(41,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 171192  inst.: 3851150 (ipc= 8.6) sim_rate=38900 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:56:10 2019
GPGPU-Sim uArch: cycles simulated: 173192  inst.: 3864509 (ipc= 8.5) sim_rate=38645 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:56:11 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (119133,54192), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(119134,54192)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (119624,54192), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(119625,54192)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (120158,54192), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(120159,54192)
GPGPU-Sim uArch: cycles simulated: 174692  inst.: 3883745 (ipc= 8.6) sim_rate=38452 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:56:12 2019
GPGPU-Sim uArch: cycles simulated: 176192  inst.: 3897747 (ipc= 8.6) sim_rate=38213 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:56:13 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (122650,54192), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(122651,54192)
GPGPU-Sim uArch: cycles simulated: 177692  inst.: 3911296 (ipc= 8.6) sim_rate=37973 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:56:14 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (123956,54192), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(123957,54192)
GPGPU-Sim uArch: cycles simulated: 179692  inst.: 3928601 (ipc= 8.6) sim_rate=37775 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:56:15 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (126192,54192), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(126193,54192)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (126504,54192), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(126505,54192)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(52,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 181192  inst.: 3945789 (ipc= 8.6) sim_rate=37578 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:56:16 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (127648,54192), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(127649,54192)
GPGPU-Sim uArch: cycles simulated: 182692  inst.: 3960219 (ipc= 8.6) sim_rate=37360 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:56:17 2019
GPGPU-Sim uArch: cycles simulated: 184692  inst.: 3972864 (ipc= 8.6) sim_rate=37129 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:56:18 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (130512,54192), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(130513,54192)
GPGPU-Sim uArch: cycles simulated: 186192  inst.: 3987563 (ipc= 8.6) sim_rate=36921 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:56:19 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (132190,54192), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(132191,54192)
GPGPU-Sim uArch: cycles simulated: 187692  inst.: 4000898 (ipc= 8.6) sim_rate=36705 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:56:20 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (133668,54192), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(133669,54192)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (135134,54192), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(135135,54192)
GPGPU-Sim uArch: cycles simulated: 189692  inst.: 4020127 (ipc= 8.6) sim_rate=36546 (inst/sec) elapsed = 0:0:01:50 / Tue Apr 16 16:56:21 2019
GPGPU-Sim uArch: cycles simulated: 191192  inst.: 4030703 (ipc= 8.6) sim_rate=36312 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:56:22 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (137256,54192), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(137257,54192)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(56,0,0) tid=(260,0,0)
GPGPU-Sim uArch: cycles simulated: 192692  inst.: 4044210 (ipc= 8.6) sim_rate=36109 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:56:23 2019
GPGPU-Sim uArch: cycles simulated: 194692  inst.: 4057030 (ipc= 8.6) sim_rate=35902 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:56:24 2019
GPGPU-Sim uArch: cycles simulated: 196192  inst.: 4066351 (ipc= 8.6) sim_rate=35669 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:56:25 2019
GPGPU-Sim uArch: cycles simulated: 197692  inst.: 4075046 (ipc= 8.5) sim_rate=35435 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:56:26 2019
GPGPU-Sim uArch: cycles simulated: 199692  inst.: 4087630 (ipc= 8.5) sim_rate=35238 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:56:27 2019
GPGPU-Sim uArch: cycles simulated: 201692  inst.: 4100279 (ipc= 8.5) sim_rate=35045 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:56:28 2019
GPGPU-Sim uArch: cycles simulated: 203192  inst.: 4109223 (ipc= 8.5) sim_rate=34823 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:56:29 2019
GPGPU-Sim uArch: cycles simulated: 205192  inst.: 4121514 (ipc= 8.4) sim_rate=34634 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:56:30 2019
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(19,0,0) tid=(380,0,0)
GPGPU-Sim uArch: cycles simulated: 207192  inst.: 4133888 (ipc= 8.4) sim_rate=34449 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:56:31 2019
GPGPU-Sim uArch: cycles simulated: 209192  inst.: 4146875 (ipc= 8.4) sim_rate=34271 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:56:32 2019
GPGPU-Sim uArch: cycles simulated: 210192  inst.: 4153682 (ipc= 8.4) sim_rate=34046 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:56:33 2019
GPGPU-Sim uArch: cycles simulated: 211692  inst.: 4162422 (ipc= 8.3) sim_rate=33840 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:56:34 2019
GPGPU-Sim uArch: cycles simulated: 212692  inst.: 4169880 (ipc= 8.3) sim_rate=33628 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:56:35 2019
GPGPU-Sim uArch: cycles simulated: 214192  inst.: 4178860 (ipc= 8.3) sim_rate=33430 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:56:36 2019
GPGPU-Sim uArch: cycles simulated: 216692  inst.: 4196164 (ipc= 8.3) sim_rate=33302 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:56:37 2019
GPGPU-Sim uArch: cycles simulated: 218692  inst.: 4212972 (ipc= 8.3) sim_rate=33173 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:56:38 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(38,0,0) tid=(424,0,0)
GPGPU-Sim uArch: cycles simulated: 220692  inst.: 4228214 (ipc= 8.3) sim_rate=33032 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:56:39 2019
GPGPU-Sim uArch: cycles simulated: 222692  inst.: 4243800 (ipc= 8.3) sim_rate=32897 (inst/sec) elapsed = 0:0:02:09 / Tue Apr 16 16:56:40 2019
GPGPU-Sim uArch: cycles simulated: 224692  inst.: 4258270 (ipc= 8.3) sim_rate=32755 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:56:41 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (172256,54192), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(172257,54192)
GPGPU-Sim uArch: cycles simulated: 227192  inst.: 4284425 (ipc= 8.3) sim_rate=32705 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:56:42 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (173152,54192), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(173153,54192)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (173583,54192), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(173584,54192)
GPGPU-Sim uArch: cycles simulated: 228692  inst.: 4304878 (ipc= 8.3) sim_rate=32612 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:56:43 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (174822,54192), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (175236,54192), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (175266,54192), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 230692  inst.: 4319404 (ipc= 8.3) sim_rate=32476 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:56:44 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(43,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 232192  inst.: 4331462 (ipc= 8.3) sim_rate=32324 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:56:45 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (178330,54192), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (180126,54192), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (180224,54192), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 234692  inst.: 4348778 (ipc= 8.3) sim_rate=32213 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:56:46 2019
GPGPU-Sim uArch: cycles simulated: 236692  inst.: 4362826 (ipc= 8.3) sim_rate=32079 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:56:47 2019
GPGPU-Sim uArch: cycles simulated: 238692  inst.: 4375776 (ipc= 8.3) sim_rate=31939 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:56:48 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (185216,54192), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 240692  inst.: 4388407 (ipc= 8.2) sim_rate=31800 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:56:49 2019
GPGPU-Sim uArch: cycles simulated: 243192  inst.: 4403761 (ipc= 8.2) sim_rate=31681 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:56:50 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (189781,54192), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (189842,54192), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (190348,54192), 2 CTAs running
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(61,0,0) tid=(276,0,0)
GPGPU-Sim uArch: cycles simulated: 245192  inst.: 4418454 (ipc= 8.2) sim_rate=31560 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:56:51 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (191042,54192), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 247192  inst.: 4431249 (ipc= 8.2) sim_rate=31427 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:56:52 2019
GPGPU-Sim uArch: cycles simulated: 249692  inst.: 4448872 (ipc= 8.2) sim_rate=31330 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:56:53 2019
GPGPU-Sim uArch: cycles simulated: 252192  inst.: 4464988 (ipc= 8.2) sim_rate=31223 (inst/sec) elapsed = 0:0:02:23 / Tue Apr 16 16:56:54 2019
GPGPU-Sim uArch: cycles simulated: 254192  inst.: 4476736 (ipc= 8.1) sim_rate=31088 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:56:55 2019
GPGPU-Sim uArch: cycles simulated: 256692  inst.: 4491981 (ipc= 8.1) sim_rate=30979 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:56:56 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (202517,54192), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 258692  inst.: 4504965 (ipc= 8.1) sim_rate=30855 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:56:57 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (205101,54192), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (205475,54192), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (205525,54192), 1 CTAs running
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(56,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (206053,54192), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 261192  inst.: 4521933 (ipc= 8.1) sim_rate=30761 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:56:58 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (207544,54192), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 263192  inst.: 4535866 (ipc= 8.1) sim_rate=30647 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:56:59 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (210144,54192), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (210287,54192), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (210979,54192), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 265692  inst.: 4554126 (ipc= 8.1) sim_rate=30564 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:57:00 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (211864,54192), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (211928,54192), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (212387,54192), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (213892,54192), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 268692  inst.: 4572721 (ipc= 8.0) sim_rate=30484 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:57:01 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (216458,54192), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (216803,54192), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (217413,54192), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 271692  inst.: 4590555 (ipc= 8.0) sim_rate=30401 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:57:02 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (217985,54192), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (218075,54192), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (219733,54192), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (220376,54192), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 275192  inst.: 4604470 (ipc= 7.9) sim_rate=30292 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:57:03 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(45,0,0) tid=(486,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (222872,54192), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (223317,54192), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 278692  inst.: 4617377 (ipc= 7.9) sim_rate=30178 (inst/sec) elapsed = 0:0:02:33 / Tue Apr 16 16:57:04 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (225575,54192), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (226822,54192), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 283692  inst.: 4628967 (ipc= 7.8) sim_rate=30058 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:57:05 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (231174,54192), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (233221,54192), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 289692  inst.: 4640147 (ipc= 7.6) sim_rate=29936 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:57:06 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (235679,54192), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (236477,54192), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (239763,54192), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 296692  inst.: 4651931 (ipc= 7.4) sim_rate=29820 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:57:07 2019
GPGPU-Sim uArch: cycles simulated: 304192  inst.: 4662225 (ipc= 7.2) sim_rate=29695 (inst/sec) elapsed = 0:0:02:37 / Tue Apr 16 16:57:08 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (250256,54192), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (252088,54192), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (257989,54192), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (258916,54192), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 313692  inst.: 4671075 (ipc= 7.0) sim_rate=29563 (inst/sec) elapsed = 0:0:02:38 / Tue Apr 16 16:57:09 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (267155,54192), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 267156
gpu_sim_insn = 1823993
gpu_ipc =       6.8274
gpu_tot_sim_cycle = 321348
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      14.5452
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1042
gpu_stall_icnt2sh    = 387636
gpu_total_sim_rate=29582

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 356471
	L1I_total_cache_misses = 1986
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9314
L1D_cache:
	L1D_cache_core[0]: Access = 23686, Miss = 19109, Miss_rate = 0.807, Pending_hits = 1644, Reservation_fails = 239335
	L1D_cache_core[1]: Access = 19423, Miss = 15271, Miss_rate = 0.786, Pending_hits = 1420, Reservation_fails = 198416
	L1D_cache_core[2]: Access = 22579, Miss = 18078, Miss_rate = 0.801, Pending_hits = 1668, Reservation_fails = 226912
	L1D_cache_core[3]: Access = 20174, Miss = 15997, Miss_rate = 0.793, Pending_hits = 1546, Reservation_fails = 212893
	L1D_cache_core[4]: Access = 20872, Miss = 16567, Miss_rate = 0.794, Pending_hits = 1556, Reservation_fails = 212886
	L1D_cache_core[5]: Access = 25296, Miss = 20091, Miss_rate = 0.794, Pending_hits = 1839, Reservation_fails = 257579
	L1D_cache_core[6]: Access = 22338, Miss = 17678, Miss_rate = 0.791, Pending_hits = 1678, Reservation_fails = 224436
	L1D_cache_core[7]: Access = 20528, Miss = 15941, Miss_rate = 0.777, Pending_hits = 1510, Reservation_fails = 206386
	L1D_cache_core[8]: Access = 20174, Miss = 15848, Miss_rate = 0.786, Pending_hits = 1537, Reservation_fails = 202594
	L1D_cache_core[9]: Access = 20540, Miss = 16255, Miss_rate = 0.791, Pending_hits = 1451, Reservation_fails = 207424
	L1D_cache_core[10]: Access = 20424, Miss = 16317, Miss_rate = 0.799, Pending_hits = 1501, Reservation_fails = 211723
	L1D_cache_core[11]: Access = 21285, Miss = 16776, Miss_rate = 0.788, Pending_hits = 1567, Reservation_fails = 214037
	L1D_cache_core[12]: Access = 20963, Miss = 16559, Miss_rate = 0.790, Pending_hits = 1507, Reservation_fails = 207807
	L1D_cache_core[13]: Access = 25372, Miss = 19899, Miss_rate = 0.784, Pending_hits = 1799, Reservation_fails = 244403
	L1D_cache_core[14]: Access = 20685, Miss = 16384, Miss_rate = 0.792, Pending_hits = 1488, Reservation_fails = 208516
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 256770
	L1D_total_cache_miss_rate = 0.7917
	L1D_total_cache_pending_hits = 23711
	L1D_total_cache_reservation_fails = 3275347
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 143758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2067199
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60223
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 113012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1208148
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 354485
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1986
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1081, 1070, 1081, 1528, 1096, 1055, 1580, 1528, 1122, 1135, 1541, 1580, 1077, 1859, 1051, 1122, 634, 595, 634, 634, 634, 580, 621, 1079, 1027, 1027, 595, 621, 621, 1092, 1053, 619, 604, 1023, 550, 591, 578, 591, 591, 576, 576, 1021, 1010, 565, 591, 591, 591, 565, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 3449146
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 143758
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3445735
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5766390	W0_Idle:810629	W0_Scoreboard:751274	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1150064 {8:143758,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 19551088 {136:143758,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 128 
maxdqlatency = 0 
maxmflatency = 625 
averagemflatency = 180 
max_icnt2mem_latency = 495 
max_icnt2sh_latency = 321347 
mrq_lat_table:8418 	314 	192 	334 	596 	71 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	245111 	12891 	105 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	120963 	103008 	29826 	908 	2597 	895 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33298 	57888 	48532 	4055 	0 	0 	0 	1 	6 	22 	414 	5010 	11634 	29393 	57690 	10164 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	628 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         6        14        14        32        32        29        21        46        23        22        32        10         8        18        10 
dram[1]:         5         4        14        14        31        31        28        32        46        31        29        27         8         7         8         5 
dram[2]:         5         6        14        14        31        29        24        23        38        52        38        31         8         7        18        15 
dram[3]:         5         5        14        16        34        29        24        20        44        53        46        41         9         7         6         8 
dram[4]:         5         5        14        16        33        28        23        25        24        54        47        50        13         5        15        15 
dram[5]:        10         5        14        16        33        28        30        29        42        35        18        52         6         9         6         9 
maximum service time to same row:
dram[0]:     30423     29741     22512     22425     23731     37728     31244     28925     17826     29759     26128     38083     20543     22309     32504     22790 
dram[1]:     43211     41316     21306     28484     40184     72858     16297     24771     35608     20188     22846     28043     42322     34185     38282     20526 
dram[2]:     62438     33777     31674     28462     14512     27975     27216     30831     22426     32553     21459     34322     30772     34288     34878     29912 
dram[3]:     47352     35690     33222     30300     26645     42747     26198     24558     40190     33212     22942     35816     22710     42891     67267     38476 
dram[4]:     40288     39602     36906     22909     27185     13658     26110     31007     24356     30992     20048     25648     31415     21193     28510     24419 
dram[5]:     35671     49666     35932     30865     30494     30962     22768     30192     42114     31524     35714     25866     33518     34245     36065     40253 
average row accesses per activate:
dram[0]:  1.718750  1.725000  1.975000  1.791667  2.255319  2.361702  3.292683  3.333333  3.973684  4.161290  3.444444  3.062500  1.914894  2.333333  2.411765  1.840909 
dram[1]:  1.861111  1.735294  1.702128  2.078947  2.527778  2.411765  2.765957  3.787879  3.500000  3.060000  2.568965  2.846154  1.955556  1.673077  1.681818  1.955556 
dram[2]:  1.892857  2.000000  1.795455  1.633333  2.500000  2.696970  3.558824  3.097561  3.214286  3.916667  2.642857  3.375000  2.179487  2.315789  2.354839  2.312500 
dram[3]:  1.958333  2.100000  1.800000  2.119048  2.525000  2.511628  2.826087  3.121951  3.300000  3.244898  3.648649  3.044445  2.268293  2.024390  1.877551  2.482759 
dram[4]:  1.722222  2.000000  1.781818  1.844444  2.461539  2.276596  3.022222  3.656250  3.414634  3.476191  3.609756  3.666667  2.187500  1.755102  2.000000  2.533333 
dram[5]:  1.757576  1.967742  1.923077  2.043478  3.266667  2.243902  3.838710  3.757576  3.657895  3.265306  3.019608  2.586207  1.880952  2.105263  2.051282  1.885714 
average row locality = 9954/3930 = 2.532825
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        69        67        76       102       104       116       112       112        95       120       113        86        80        82        81 
dram[1]:        67        59        68        71        90        79       111       109       108       120       116       115        84        83        74        88 
dram[2]:        53        54        70        89        94        86       104       108       103       109       116       118        81        82        73        74 
dram[3]:        47        63        71        74        97       105       111       109       100       126       103       103        89        81        92        72 
dram[4]:        62        66        86        71        90       103       118       100       108       114       111       107        99        84        84        76 
dram[5]:        58        61        88        81        94        89       102       108       107       125       120       115        75        78        80        66 
total reads: 8695
bank skew: 126/47 = 2.68
chip skew: 1479/1414 = 1.05
number of total write accesses:
dram[0]:         0         0        12        10         4         7        19        18        39        34        35        34         4         4         0         0 
dram[1]:         0         0        12         8         1         3        19        16        32        33        33        33         4         4         0         0 
dram[2]:         0         0         9         9         6         3        17        19        32        32        32        44         4         6         0         0 
dram[3]:         0         0        10        15         4         3        19        19        32        33        32        34         4         2         0         0 
dram[4]:         0         0        12        12         6         4        18        17        32        32        37        36         6         2         0         0 
dram[5]:         0         0        12        13         4         3        17        16        32        35        34        35         4         2         0         0 
total reads: 1259
min_bank_accesses = 0!
chip skew: 220/198 = 1.11
average mf latency per bank:
dram[0]:       1567      1697      1783      1778     10266     10280      7694      7556      3728      3857      3698      3620      2373      2288      1957      1858
dram[1]:       1694      1709      1698      1782     11896     13977      8009      8099      4029      3957      3695      3737      2419      2252      1920      1820
dram[2]:       1657      1685      1775      1500     11687     12827      8027      7949      3915      3966      3698      3209      2244      6458      2077      2008
dram[3]:       1753      1714      1764      1679     11501     10953      7599      7505      3897      3550      3931      3759      2353      2106      1851      1901
dram[4]:       1850      1599      1710      1714     12003     10980      7426      8654      3903      3810      3633      3860      2215      2203      1938      1971
dram[5]:       1922      1808      1624      1643     12022     12676      8237      8015      4020      3737      3633      3505      2533      2295      1968      1712
maximum mf latency per bank:
dram[0]:        371       355       400       409       448       451       486       595       442       461       414       466       409       404       370       395
dram[1]:        361       360       451       440       508       523       538       586       364       396       355       353       385       391       378       411
dram[2]:        382       357       493       493       586       619       526       488       482       407       424       367       366       625       391       407
dram[3]:        351       348       586       508       572       586       402       389       392       377       375       368       363       386       359       364
dram[4]:        358       357       579       493       459       419       463       579       476       468       441       519       406       380       408       357
dram[5]:        350       341       397       399       427       397       470       457       388       361       362       386       379       383       383       365

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=424174 n_nop=419682 n_act=657 n_pre=641 n_req=1690 n_rd=2940 n_write=254 bw_util=0.01506
n_activity=38208 dram_eff=0.1672
bk0: 110a 423134i bk1: 138a 422877i bk2: 134a 422756i bk3: 152a 422438i bk4: 204a 422480i bk5: 208a 422284i bk6: 232a 422293i bk7: 224a 422236i bk8: 224a 422206i bk9: 190a 422411i bk10: 240a 422074i bk11: 226a 421936i bk12: 172a 422543i bk13: 160a 422831i bk14: 164a 422964i bk15: 162a 422687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0138057
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=424174 n_nop=419703 n_act=691 n_pre=675 n_req=1640 n_rd=2884 n_write=221 bw_util=0.01464
n_activity=40000 dram_eff=0.1552
bk0: 134a 422952i bk1: 118a 423073i bk2: 136a 422534i bk3: 142a 422745i bk4: 180a 422839i bk5: 158a 422846i bk6: 222a 422275i bk7: 218a 422643i bk8: 216a 422360i bk9: 240a 422030i bk10: 232a 421845i bk11: 230a 422023i bk12: 168a 422646i bk13: 166a 422409i bk14: 148a 422695i bk15: 176a 422627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00864504
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=424174 n_nop=419865 n_act=629 n_pre=613 n_req=1627 n_rd=2828 n_write=239 bw_util=0.01446
n_activity=37464 dram_eff=0.1637
bk0: 106a 423254i bk1: 108a 423293i bk2: 140a 422751i bk3: 178a 422204i bk4: 188a 422625i bk5: 172a 422815i bk6: 208a 422513i bk7: 216a 422285i bk8: 206a 422304i bk9: 218a 422371i bk10: 232a 421820i bk11: 236a 421920i bk12: 162a 422789i bk13: 164a 422780i bk14: 146a 423054i bk15: 148a 423062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0123157
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=424174 n_nop=419780 n_act=642 n_pre=626 n_req=1650 n_rd=2886 n_write=240 bw_util=0.01474
n_activity=37591 dram_eff=0.1663
bk0: 94a 423389i bk1: 126a 423166i bk2: 142a 422663i bk3: 148a 422593i bk4: 194a 422679i bk5: 210a 422463i bk6: 222a 422310i bk7: 218a 422347i bk8: 200a 422283i bk9: 252a 421912i bk10: 206a 422340i bk11: 206a 422170i bk12: 178a 422667i bk13: 162a 422727i bk14: 184a 422502i bk15: 144a 423099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0108611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=424174 n_nop=419657 n_act=664 n_pre=648 n_req=1693 n_rd=2958 n_write=247 bw_util=0.01511
n_activity=38649 dram_eff=0.1659
bk0: 124a 423051i bk1: 132a 423068i bk2: 172a 422316i bk3: 142a 422566i bk4: 180a 422643i bk5: 206a 422307i bk6: 236a 422194i bk7: 200a 422508i bk8: 216a 422112i bk9: 228a 422196i bk10: 222a 422142i bk11: 214a 422171i bk12: 198a 422487i bk13: 168a 422572i bk14: 168a 422692i bk15: 152a 423082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0161679
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=424174 n_nop=419766 n_act=647 n_pre=631 n_req=1654 n_rd=2894 n_write=236 bw_util=0.01476
n_activity=38968 dram_eff=0.1606
bk0: 116a 423112i bk1: 122a 423136i bk2: 176a 422359i bk3: 162a 422509i bk4: 188a 422927i bk5: 178a 422582i bk6: 204a 422728i bk7: 216a 422627i bk8: 214a 422405i bk9: 250a 422022i bk10: 240a 421923i bk11: 230a 421760i bk12: 150a 422714i bk13: 156a 422846i bk14: 160a 422839i bk15: 132a 422987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.01001

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21427, Miss = 740, Miss_rate = 0.035, Pending_hits = 11, Reservation_fails = 227
L2_cache_bank[1]: Access = 21043, Miss = 730, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 21494, Miss = 718, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 111
L2_cache_bank[3]: Access = 21766, Miss = 724, Miss_rate = 0.033, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 21177, Miss = 694, Miss_rate = 0.033, Pending_hits = 8, Reservation_fails = 173
L2_cache_bank[5]: Access = 22343, Miss = 720, Miss_rate = 0.032, Pending_hits = 6, Reservation_fails = 89
L2_cache_bank[6]: Access = 21377, Miss = 710, Miss_rate = 0.033, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 21242, Miss = 733, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 21706, Miss = 758, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 21445, Miss = 721, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 21693, Miss = 724, Miss_rate = 0.033, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 21484, Miss = 723, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 258197
L2_total_cache_misses = 8695
L2_total_cache_miss_rate = 0.0337
L2_total_cache_pending_hits = 55
L2_total_cache_reservation_fails = 600
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7637
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113253
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 400
L2_cache_data_port_util = 0.171
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=833619
icnt_total_pkts_simt_to_mem=372638
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.9445
	minimum = 6
	maximum = 124
Network latency average = 16.6181
	minimum = 6
	maximum = 117
Slowest packet = 168947
Flit latency average = 15.5434
	minimum = 6
	maximum = 113
Slowest flit = 390723
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0649663
	minimum = 0.0525648 (at node 1)
	maximum = 0.0745669 (at node 25)
Accepted packet rate average = 0.0649663
	minimum = 0.0525648 (at node 1)
	maximum = 0.0745669 (at node 25)
Injected flit rate average = 0.15281
	minimum = 0.0755888 (at node 1)
	maximum = 0.245302 (at node 24)
Accepted flit rate average= 0.15281
	minimum = 0.102229 (at node 20)
	maximum = 0.223259 (at node 13)
Injected packet length average = 2.35215
Accepted packet length average = 2.35215
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3464 (7 samples)
	minimum = 6 (7 samples)
	maximum = 120.143 (7 samples)
Network latency average = 14.6225 (7 samples)
	minimum = 6 (7 samples)
	maximum = 91.8571 (7 samples)
Flit latency average = 14.5735 (7 samples)
	minimum = 6 (7 samples)
	maximum = 89.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0381652 (7 samples)
	minimum = 0.0253584 (7 samples)
	maximum = 0.0985343 (7 samples)
Accepted packet rate average = 0.0381652 (7 samples)
	minimum = 0.0253584 (7 samples)
	maximum = 0.0985343 (7 samples)
Injected flit rate average = 0.0784596 (7 samples)
	minimum = 0.0405886 (7 samples)
	maximum = 0.176375 (7 samples)
Accepted flit rate average = 0.0784596 (7 samples)
	minimum = 0.046024 (7 samples)
	maximum = 0.220724 (7 samples)
Injected packet size average = 2.05579 (7 samples)
Accepted packet size average = 2.05579 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 38 sec (158 sec)
gpgpu_simulation_rate = 29582 (inst/sec)
gpgpu_simulation_rate = 2033 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,321348)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,321348)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,321348)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,321348)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,321348)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,321348)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,321348)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,321348)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,321348)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,321348)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,321348)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,321348)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,321348)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,321348)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,321348)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,321348)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,321348)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,321348)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,321348)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,321348)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,321348)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,321348)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,321348)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,321348)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,321348)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,321348)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,321348)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,321348)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,321348)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,321348)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,321348)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,321348)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,321348)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,321348)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,321348)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,321348)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,321348)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,321348)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,321348)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,321348)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,321348)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,321348)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,321348)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,321348)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,321348)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(35,0,0) tid=(286,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(43,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(40,0,0) tid=(510,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(5,0,0) tid=(283,0,0)
GPGPU-Sim uArch: cycles simulated: 321848  inst.: 5009775 (ipc=671.4) sim_rate=31508 (inst/sec) elapsed = 0:0:02:39 / Tue Apr 16 16:57:10 2019
GPGPU-Sim uArch: cycles simulated: 322348  inst.: 5061331 (ipc=387.3) sim_rate=31633 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:57:11 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(15,0,0) tid=(268,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1791,321348), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1792,321348)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1852,321348), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1853,321348)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1878,321348), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1879,321348)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1932,321348), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1933,321348)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1950,321348), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1951,321348)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1983,321348), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1984,321348)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1989,321348), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1990,321348)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2025,321348), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2026,321348)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(23,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2139,321348), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2140,321348)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2256,321348), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2257,321348)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2259,321348), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2260,321348)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2336,321348), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2337,321348)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2354,321348), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2355,321348)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2377,321348), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2378,321348)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2398,321348), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2399,321348)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2413,321348), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2414,321348)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2428,321348), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2429,321348)
GPGPU-Sim uArch: cycles simulated: 323848  inst.: 5245451 (ipc=228.6) sim_rate=32580 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:57:12 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2524,321348), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2525,321348)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(52,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2614,321348), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2647,321348), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2669,321348), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2677,321348), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2688,321348), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2700,321348), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2733,321348), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2734,321348), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2740,321348), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2783,321348), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2808,321348), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2841,321348), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3075,321348), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3108,321348), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3111,321348), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3243,321348), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3252,321348), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3270,321348), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3291,321348), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3321,321348), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3325,321348), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3351,321348), 2 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(47,0,0) tid=(507,0,0)
GPGPU-Sim uArch: cycles simulated: 324848  inst.: 5363053 (ipc=196.9) sim_rate=33105 (inst/sec) elapsed = 0:0:02:42 / Tue Apr 16 16:57:13 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3587,321348), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3703,321348), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3765,321348), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3795,321348), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3867,321348), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3915,321348), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3951,321348), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3987,321348), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4023,321348), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4080,321348), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4092,321348), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4098,321348), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4122,321348), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4131,321348), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4179,321348), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4191,321348), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4206,321348), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4227,321348), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4239,321348), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4252,321348), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4270,321348), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4302,321348), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4436,321348), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 13.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4437
gpu_sim_insn = 731316
gpu_ipc =     164.8222
gpu_tot_sim_cycle = 325785
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      16.5919
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1042
gpu_stall_icnt2sh    = 387907
gpu_total_sim_rate=33366

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 370511
	L1I_total_cache_misses = 1986
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9314
L1D_cache:
	L1D_cache_core[0]: Access = 24006, Miss = 19365, Miss_rate = 0.807, Pending_hits = 1687, Reservation_fails = 241834
	L1D_cache_core[1]: Access = 19663, Miss = 15461, Miss_rate = 0.786, Pending_hits = 1456, Reservation_fails = 201012
	L1D_cache_core[2]: Access = 22979, Miss = 18395, Miss_rate = 0.801, Pending_hits = 1721, Reservation_fails = 229661
	L1D_cache_core[3]: Access = 20494, Miss = 16251, Miss_rate = 0.793, Pending_hits = 1588, Reservation_fails = 215662
	L1D_cache_core[4]: Access = 21152, Miss = 16790, Miss_rate = 0.794, Pending_hits = 1596, Reservation_fails = 215630
	L1D_cache_core[5]: Access = 25696, Miss = 20408, Miss_rate = 0.794, Pending_hits = 1891, Reservation_fails = 260087
	L1D_cache_core[6]: Access = 22658, Miss = 17930, Miss_rate = 0.791, Pending_hits = 1723, Reservation_fails = 226954
	L1D_cache_core[7]: Access = 20848, Miss = 16195, Miss_rate = 0.777, Pending_hits = 1555, Reservation_fails = 209265
	L1D_cache_core[8]: Access = 20574, Miss = 16165, Miss_rate = 0.786, Pending_hits = 1596, Reservation_fails = 205257
	L1D_cache_core[9]: Access = 20860, Miss = 16509, Miss_rate = 0.791, Pending_hits = 1494, Reservation_fails = 209975
	L1D_cache_core[10]: Access = 20664, Miss = 16508, Miss_rate = 0.799, Pending_hits = 1537, Reservation_fails = 214153
	L1D_cache_core[11]: Access = 21685, Miss = 17094, Miss_rate = 0.788, Pending_hits = 1622, Reservation_fails = 216874
	L1D_cache_core[12]: Access = 21283, Miss = 16814, Miss_rate = 0.790, Pending_hits = 1553, Reservation_fails = 210433
	L1D_cache_core[13]: Access = 25692, Miss = 20152, Miss_rate = 0.784, Pending_hits = 1843, Reservation_fails = 247404
	L1D_cache_core[14]: Access = 21085, Miss = 16699, Miss_rate = 0.792, Pending_hits = 1542, Reservation_fails = 211227
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 260736
	L1D_total_cache_miss_rate = 0.7917
	L1D_total_cache_pending_hits = 24404
	L1D_total_cache_reservation_fails = 3315428
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 144040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2069690
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65231
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 116696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1245738
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 368525
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1986
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1137, 1126, 1137, 1584, 1152, 1111, 1636, 1584, 1178, 1191, 1597, 1636, 1133, 1915, 1107, 1178, 662, 623, 662, 662, 662, 608, 649, 1107, 1055, 1055, 623, 649, 649, 1120, 1081, 647, 632, 1051, 578, 619, 606, 619, 619, 604, 604, 1049, 1038, 593, 619, 619, 619, 593, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 3489227
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 144040
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3485816
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5833163	W0_Idle:828198	W0_Scoreboard:762070	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1152320 {8:144040,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 19589440 {136:144040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 128 
maxdqlatency = 0 
maxmflatency = 693 
averagemflatency = 182 
max_icnt2mem_latency = 498 
max_icnt2sh_latency = 325784 
mrq_lat_table:8553 	321 	207 	358 	634 	142 	63 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	245889 	16306 	194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	121293 	103136 	29956 	1259 	4977 	1858 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33424 	58040 	48536 	4055 	0 	0 	0 	1 	6 	22 	414 	5010 	11634 	29393 	57690 	14164 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	630 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         6        14        14        32        32        29        21        46        23        22        32        10         8        18        10 
dram[1]:         5         4        14        14        31        31        28        32        46        31        29        27         8         7         8         5 
dram[2]:         5         6        14        14        31        29        24        23        38        52        38        31         8         7        18        15 
dram[3]:         5         5        14        16        34        29        24        20        44        53        46        41         9         7         6         8 
dram[4]:         5         5        14        16        33        28        23        25        24        54        47        50        13         5        15        15 
dram[5]:        10         5        14        16        33        28        30        29        42        35        18        52         6         9         6         9 
maximum service time to same row:
dram[0]:     30423     29741     22512     22425     23731     37728     31244     28925     17826     29759     26128     38083     20543     22309     32504     22790 
dram[1]:     43211     41316     21306     28484     40184     72858     16297     24771     35608     20188     22846     28043     42322     34185     38282     20526 
dram[2]:     62438     33777     31674     28462     14512     27975     27216     30831     22426     32553     21459     34322     30772     34288     34878     29912 
dram[3]:     47352     35690     33222     30300     26645     42747     26198     24558     40190     33212     22942     35816     22710     42891     67267     38476 
dram[4]:     40288     39602     36906     22909     27185     13658     26110     31007     24356     30992     20048     25648     31415     21193     28510     24419 
dram[5]:     35671     49666     35932     30865     30494     30962     22768     30192     42114     31524     35714     25866     33518     34245     36065     40253 
average row accesses per activate:
dram[0]:  1.718750  1.725000  2.425000  2.333333  2.255319  2.361702  3.292683  3.333333  3.973684  4.161290  3.444444  3.062500  1.914894  2.333333  2.411765  1.840909 
dram[1]:  1.861111  1.735294  2.489362  2.815789  2.527778  2.411765  2.765957  3.787879  3.500000  3.060000  2.568965  2.846154  1.955556  1.673077  1.681818  1.955556 
dram[2]:  1.892857  2.000000  2.333333  1.850000  2.500000  2.696970  3.558824  3.097561  3.214286  3.916667  2.642857  3.375000  2.179487  2.315789  2.354839  2.312500 
dram[3]:  1.958333  2.100000  2.577778  3.166667  2.525000  2.511628  2.826087  3.121951  3.300000  3.244898  3.648649  3.044445  2.268293  2.024390  1.877551  2.482759 
dram[4]:  1.722222  2.000000  2.125000  2.288889  2.461539  2.276596  3.022222  3.656250  3.414634  3.476191  3.609756  3.666667  2.187500  1.755102  2.000000  2.533333 
dram[5]:  1.757576  1.967742  2.500000  2.630435  3.266667  2.243902  3.838710  3.757576  3.657895  3.265306  3.019608  2.586207  1.880952  2.105263  2.051282  1.885714 
average row locality = 10279/3932 = 2.614191
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        55        69        73        84       102       104       116       112       112        95       120       113        86        80        82        81 
dram[1]:        67        59        79        79        90        79       111       109       108       120       116       115        84        83        74        88 
dram[2]:        53        54        78        94        94        86       104       108       103       109       116       118        81        82        73        74 
dram[3]:        47        63        81        86        97       105       111       109       100       126       103       103        89        81        92        72 
dram[4]:        62        66        94        77        90       103       118       100       108       114       111       107        99        84        84        76 
dram[5]:        58        61        97        88        94        89       102       108       107       125       120       115        75        78        80        66 
total reads: 8793
bank skew: 126/47 = 2.68
chip skew: 1493/1427 = 1.05
number of total write accesses:
dram[0]:         0         0        24        28         4         7        19        18        39        34        35        34         4         4         0         0 
dram[1]:         0         0        38        28         1         3        19        16        32        33        33        33         4         4         0         0 
dram[2]:         0         0        27        17         6         3        17        19        32        32        32        44         4         6         0         0 
dram[3]:         0         0        35        47         4         3        19        19        32        33        32        34         4         2         0         0 
dram[4]:         0         0        25        26         6         4        18        17        32        32        37        36         6         2         0         0 
dram[5]:         0         0        33        33         4         3        17        16        32        35        34        35         4         2         0         0 
total reads: 1486
min_bank_accesses = 0!
chip skew: 264/239 = 1.10
average mf latency per bank:
dram[0]:       1567      1697      1638      1538     10704     10686      7831      7731      3728      3857      3698      3620      2373      2288      1957      1858
dram[1]:       1694      1709      1337      1493     12442     14506      8195      8256      4029      3957      3695      3737      2419      2252      1920      1820
dram[2]:       1657      1685      1520      1526     12176     13454      8222      8127      3915      3966      3698      3209      2244     10285      2077      2008
dram[3]:       1753      1714      1428      1302     12000     11394      7737      7653      3897      3550      3931      3759      2353      2106      1851      1901
dram[4]:       1850      1599      1617      1612     12456     11366      7556      8814      3903      3810      3633      3860      2215      2203      1938      1971
dram[5]:       1922      1808      1388      1446     12456     13122      8409      8176      4020      3737      3633      3505      2533      2295      1968      1712
maximum mf latency per bank:
dram[0]:        371       355       430       447       461       457       486       595       442       461       414       466       409       404       370       395
dram[1]:        361       360       543       506       565       541       541       586       364       396       355       353       385       391       378       411
dram[2]:        382       357       493       549       625       628       541       517       482       407       424       367       366       625       391       407
dram[3]:        351       348       589       553       572       610       402       389       392       377       375       368       363       386       359       364
dram[4]:        358       357       693       531       526       419       463       579       476       468       441       519       406       380       408       357
dram[5]:        350       341       423       401       448       409       470       457       388       361       362       386       379       383       383       365

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430030 n_nop=425480 n_act=657 n_pre=641 n_req=1734 n_rd=2968 n_write=284 bw_util=0.01512
n_activity=38660 dram_eff=0.1682
bk0: 110a 428990i bk1: 138a 428733i bk2: 146a 428445i bk3: 168a 428075i bk4: 204a 428336i bk5: 208a 428140i bk6: 232a 428149i bk7: 224a 428092i bk8: 224a 428062i bk9: 190a 428267i bk10: 240a 427930i bk11: 226a 427792i bk12: 172a 428399i bk13: 160a 428687i bk14: 164a 428820i bk15: 162a 428543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0146664
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430030 n_nop=425475 n_act=691 n_pre=675 n_req=1705 n_rd=2922 n_write=267 bw_util=0.01483
n_activity=40505 dram_eff=0.1575
bk0: 134a 428808i bk1: 118a 428929i bk2: 158a 428026i bk3: 158a 428273i bk4: 180a 428695i bk5: 158a 428702i bk6: 222a 428131i bk7: 218a 428499i bk8: 216a 428216i bk9: 240a 427886i bk10: 232a 427701i bk11: 230a 427879i bk12: 168a 428502i bk13: 166a 428265i bk14: 148a 428551i bk15: 176a 428483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.015378
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430030 n_nop=425667 n_act=630 n_pre=614 n_req=1666 n_rd=2854 n_write=265 bw_util=0.01451
n_activity=37869 dram_eff=0.1647
bk0: 106a 429111i bk1: 108a 429150i bk2: 156a 428361i bk3: 188a 427942i bk4: 188a 428480i bk5: 172a 428670i bk6: 208a 428368i bk7: 216a 428140i bk8: 206a 428159i bk9: 218a 428226i bk10: 232a 427676i bk11: 236a 427776i bk12: 162a 428646i bk13: 164a 428637i bk14: 146a 428911i bk15: 148a 428919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0133967
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430030 n_nop=425535 n_act=642 n_pre=626 n_req=1729 n_rd=2930 n_write=297 bw_util=0.01501
n_activity=38244 dram_eff=0.1688
bk0: 94a 429245i bk1: 126a 429022i bk2: 162a 428190i bk3: 172a 428047i bk4: 194a 428535i bk5: 210a 428319i bk6: 222a 428166i bk7: 218a 428203i bk8: 200a 428139i bk9: 252a 427768i bk10: 206a 428196i bk11: 206a 428026i bk12: 178a 428523i bk13: 162a 428583i bk14: 184a 428358i bk15: 144a 428955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0168035
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430030 n_nop=425456 n_act=665 n_pre=649 n_req=1734 n_rd=2986 n_write=274 bw_util=0.01516
n_activity=39132 dram_eff=0.1666
bk0: 124a 428908i bk1: 132a 428925i bk2: 188a 428004i bk3: 154a 428259i bk4: 180a 428498i bk5: 206a 428162i bk6: 236a 428049i bk7: 200a 428364i bk8: 216a 427968i bk9: 228a 428052i bk10: 222a 427998i bk11: 214a 428027i bk12: 198a 428343i bk13: 168a 428428i bk14: 168a 428548i bk15: 152a 428939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0166779
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=430030 n_nop=425549 n_act=647 n_pre=631 n_req=1711 n_rd=2926 n_write=277 bw_util=0.0149
n_activity=39407 dram_eff=0.1626
bk0: 116a 428968i bk1: 122a 428992i bk2: 194a 427925i bk3: 176a 428092i bk4: 188a 428783i bk5: 178a 428438i bk6: 204a 428584i bk7: 216a 428483i bk8: 214a 428261i bk9: 250a 427878i bk10: 240a 427779i bk11: 230a 427616i bk12: 150a 428570i bk13: 156a 428702i bk14: 160a 428695i bk15: 132a 428843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0160035

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21698, Miss = 746, Miss_rate = 0.034, Pending_hits = 17, Reservation_fails = 227
L2_cache_bank[1]: Access = 21317, Miss = 738, Miss_rate = 0.035, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[2]: Access = 21768, Miss = 729, Miss_rate = 0.033, Pending_hits = 20, Reservation_fails = 111
L2_cache_bank[3]: Access = 22036, Miss = 732, Miss_rate = 0.033, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[4]: Access = 21449, Miss = 702, Miss_rate = 0.033, Pending_hits = 18, Reservation_fails = 173
L2_cache_bank[5]: Access = 23614, Miss = 725, Miss_rate = 0.031, Pending_hits = 9, Reservation_fails = 89
L2_cache_bank[6]: Access = 21650, Miss = 720, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 21523, Miss = 745, Miss_rate = 0.035, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[8]: Access = 21976, Miss = 766, Miss_rate = 0.035, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[9]: Access = 21723, Miss = 727, Miss_rate = 0.033, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[10]: Access = 21963, Miss = 733, Miss_rate = 0.033, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[11]: Access = 21762, Miss = 730, Miss_rate = 0.034, Pending_hits = 18, Reservation_fails = 0
L2_total_cache_accesses = 262479
L2_total_cache_misses = 8793
L2_total_cache_miss_rate = 0.0335
L2_total_cache_pending_hits = 184
L2_total_cache_reservation_fails = 600
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136393
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7637
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117026
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1149
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 400
L2_cache_data_port_util = 0.170
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=839029
icnt_total_pkts_simt_to_mem=380920
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.997
	minimum = 6
	maximum = 316
Network latency average = 28.7491
	minimum = 6
	maximum = 182
Slowest packet = 516826
Flit latency average = 33.3825
	minimum = 6
	maximum = 181
Slowest flit = 1208051
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0714864
	minimum = 0.045977 (at node 1)
	maximum = 0.286455 (at node 20)
Accepted packet rate average = 0.0714864
	minimum = 0.045977 (at node 1)
	maximum = 0.286455 (at node 20)
Injected flit rate average = 0.114291
	minimum = 0.0806851 (at node 18)
	maximum = 0.30719 (at node 20)
Accepted flit rate average= 0.114291
	minimum = 0.0567951 (at node 1)
	maximum = 0.567726 (at node 20)
Injected packet length average = 1.59879
Accepted packet length average = 1.59879
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.3027 (8 samples)
	minimum = 6 (8 samples)
	maximum = 144.625 (8 samples)
Network latency average = 16.3883 (8 samples)
	minimum = 6 (8 samples)
	maximum = 103.125 (8 samples)
Flit latency average = 16.9246 (8 samples)
	minimum = 6 (8 samples)
	maximum = 100.875 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0423303 (8 samples)
	minimum = 0.0279358 (8 samples)
	maximum = 0.122024 (8 samples)
Accepted packet rate average = 0.0423303 (8 samples)
	minimum = 0.0279358 (8 samples)
	maximum = 0.122024 (8 samples)
Injected flit rate average = 0.0829386 (8 samples)
	minimum = 0.0456007 (8 samples)
	maximum = 0.192727 (8 samples)
Accepted flit rate average = 0.0829386 (8 samples)
	minimum = 0.0473704 (8 samples)
	maximum = 0.264099 (8 samples)
Injected packet size average = 1.95932 (8 samples)
Accepted packet size average = 1.95932 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 42 sec (162 sec)
gpgpu_simulation_rate = 33366 (inst/sec)
gpgpu_simulation_rate = 2011 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,325785)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,325785)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,325785)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,325785)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,325785)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,325785)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,325785)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,325785)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,325785)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,325785)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,325785)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,325785)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,325785)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,325785)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,325785)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,325785)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,325785)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,325785)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,325785)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,325785)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,325785)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,325785)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,325785)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,325785)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,325785)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,325785)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,325785)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,325785)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,325785)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,325785)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,325785)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,325785)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,325785)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,325785)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,325785)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,325785)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,325785)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,325785)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,325785)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,325785)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,325785)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,325785)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,325785)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,325785)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,325785)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(14,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(20,0,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 326285  inst.: 5639146 (ipc=467.5) sim_rate=34595 (inst/sec) elapsed = 0:0:02:43 / Tue Apr 16 16:57:14 2019
GPGPU-Sim uArch: cycles simulated: 327785  inst.: 5713341 (ipc=154.0) sim_rate=34837 (inst/sec) elapsed = 0:0:02:44 / Tue Apr 16 16:57:15 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(7,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 329285  inst.: 5723378 (ipc=90.9) sim_rate=34687 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:57:16 2019
GPGPU-Sim uArch: cycles simulated: 331285  inst.: 5736035 (ipc=60.1) sim_rate=34554 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:57:17 2019
GPGPU-Sim uArch: cycles simulated: 332785  inst.: 5746291 (ipc=48.7) sim_rate=34408 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:57:18 2019
GPGPU-Sim uArch: cycles simulated: 334785  inst.: 5760264 (ipc=39.4) sim_rate=34287 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:57:19 2019
GPGPU-Sim uArch: cycles simulated: 336285  inst.: 5769916 (ipc=34.7) sim_rate=34141 (inst/sec) elapsed = 0:0:02:49 / Tue Apr 16 16:57:20 2019
GPGPU-Sim uArch: cycles simulated: 337785  inst.: 5780250 (ipc=31.2) sim_rate=34001 (inst/sec) elapsed = 0:0:02:50 / Tue Apr 16 16:57:21 2019
GPGPU-Sim uArch: cycles simulated: 339785  inst.: 5793935 (ipc=27.8) sim_rate=33882 (inst/sec) elapsed = 0:0:02:51 / Tue Apr 16 16:57:22 2019
GPGPU-Sim uArch: cycles simulated: 341785  inst.: 5805864 (ipc=25.0) sim_rate=33755 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:57:23 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(11,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 343285  inst.: 5815509 (ipc=23.4) sim_rate=33615 (inst/sec) elapsed = 0:0:02:53 / Tue Apr 16 16:57:24 2019
GPGPU-Sim uArch: cycles simulated: 344785  inst.: 5827141 (ipc=22.2) sim_rate=33489 (inst/sec) elapsed = 0:0:02:54 / Tue Apr 16 16:57:25 2019
GPGPU-Sim uArch: cycles simulated: 346785  inst.: 5840190 (ipc=20.7) sim_rate=33372 (inst/sec) elapsed = 0:0:02:55 / Tue Apr 16 16:57:26 2019
GPGPU-Sim uArch: cycles simulated: 348785  inst.: 5854156 (ipc=19.5) sim_rate=33262 (inst/sec) elapsed = 0:0:02:56 / Tue Apr 16 16:57:27 2019
GPGPU-Sim uArch: cycles simulated: 350285  inst.: 5864383 (ipc=18.7) sim_rate=33132 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:57:28 2019
GPGPU-Sim uArch: cycles simulated: 351785  inst.: 5874550 (ipc=18.0) sim_rate=33003 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:57:29 2019
GPGPU-Sim uArch: cycles simulated: 353785  inst.: 5887497 (ipc=17.2) sim_rate=32891 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:57:30 2019
GPGPU-Sim uArch: cycles simulated: 355285  inst.: 5897226 (ipc=16.7) sim_rate=32762 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:57:31 2019
GPGPU-Sim uArch: cycles simulated: 357285  inst.: 5910212 (ipc=16.0) sim_rate=32653 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:57:32 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(11,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 358785  inst.: 5920611 (ipc=15.6) sim_rate=32530 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:57:33 2019
GPGPU-Sim uArch: cycles simulated: 360785  inst.: 5934121 (ipc=15.1) sim_rate=32426 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:57:34 2019
GPGPU-Sim uArch: cycles simulated: 362285  inst.: 5943749 (ipc=14.7) sim_rate=32302 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:57:35 2019
GPGPU-Sim uArch: cycles simulated: 363785  inst.: 5953241 (ipc=14.4) sim_rate=32179 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:57:36 2019
GPGPU-Sim uArch: cycles simulated: 365285  inst.: 5963332 (ipc=14.1) sim_rate=32060 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:57:37 2019
GPGPU-Sim uArch: cycles simulated: 367285  inst.: 5978255 (ipc=13.8) sim_rate=31969 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:57:38 2019
GPGPU-Sim uArch: cycles simulated: 368785  inst.: 5988061 (ipc=13.6) sim_rate=31851 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:57:39 2019
GPGPU-Sim uArch: cycles simulated: 370785  inst.: 6000460 (ipc=13.2) sim_rate=31748 (inst/sec) elapsed = 0:0:03:09 / Tue Apr 16 16:57:40 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(13,0,0) tid=(283,0,0)
GPGPU-Sim uArch: cycles simulated: 372285  inst.: 6012311 (ipc=13.1) sim_rate=31643 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:57:41 2019
GPGPU-Sim uArch: cycles simulated: 374285  inst.: 6025707 (ipc=12.8) sim_rate=31548 (inst/sec) elapsed = 0:0:03:11 / Tue Apr 16 16:57:42 2019
GPGPU-Sim uArch: cycles simulated: 376285  inst.: 6038241 (ipc=12.5) sim_rate=31449 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:57:43 2019
GPGPU-Sim uArch: cycles simulated: 377785  inst.: 6048358 (ipc=12.4) sim_rate=31338 (inst/sec) elapsed = 0:0:03:13 / Tue Apr 16 16:57:44 2019
GPGPU-Sim uArch: cycles simulated: 379785  inst.: 6062565 (ipc=12.2) sim_rate=31250 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:57:45 2019
GPGPU-Sim uArch: cycles simulated: 381285  inst.: 6072158 (ipc=12.0) sim_rate=31139 (inst/sec) elapsed = 0:0:03:15 / Tue Apr 16 16:57:46 2019
GPGPU-Sim uArch: cycles simulated: 383285  inst.: 6084887 (ipc=11.8) sim_rate=31045 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:57:47 2019
GPGPU-Sim uArch: cycles simulated: 385285  inst.: 6099250 (ipc=11.7) sim_rate=30960 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:57:48 2019
GPGPU-Sim uArch: cycles simulated: 386785  inst.: 6109030 (ipc=11.5) sim_rate=30853 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:57:49 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(6,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 388785  inst.: 6122129 (ipc=11.4) sim_rate=30764 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:57:50 2019
GPGPU-Sim uArch: cycles simulated: 390285  inst.: 6132651 (ipc=11.3) sim_rate=30663 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:57:51 2019
GPGPU-Sim uArch: cycles simulated: 392285  inst.: 6147142 (ipc=11.2) sim_rate=30582 (inst/sec) elapsed = 0:0:03:21 / Tue Apr 16 16:57:52 2019
GPGPU-Sim uArch: cycles simulated: 394285  inst.: 6159286 (ipc=11.0) sim_rate=30491 (inst/sec) elapsed = 0:0:03:22 / Tue Apr 16 16:57:53 2019
GPGPU-Sim uArch: cycles simulated: 395785  inst.: 6170753 (ipc=10.9) sim_rate=30397 (inst/sec) elapsed = 0:0:03:23 / Tue Apr 16 16:57:54 2019
GPGPU-Sim uArch: cycles simulated: 397785  inst.: 6183448 (ipc=10.8) sim_rate=30311 (inst/sec) elapsed = 0:0:03:24 / Tue Apr 16 16:57:55 2019
GPGPU-Sim uArch: cycles simulated: 399785  inst.: 6196603 (ipc=10.7) sim_rate=30227 (inst/sec) elapsed = 0:0:03:25 / Tue Apr 16 16:57:56 2019
GPGPU-Sim uArch: cycles simulated: 401285  inst.: 6206549 (ipc=10.6) sim_rate=30128 (inst/sec) elapsed = 0:0:03:26 / Tue Apr 16 16:57:57 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(12,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 403285  inst.: 6221977 (ipc=10.5) sim_rate=30057 (inst/sec) elapsed = 0:0:03:27 / Tue Apr 16 16:57:58 2019
GPGPU-Sim uArch: cycles simulated: 404785  inst.: 6230883 (ipc=10.4) sim_rate=29956 (inst/sec) elapsed = 0:0:03:28 / Tue Apr 16 16:57:59 2019
GPGPU-Sim uArch: cycles simulated: 406785  inst.: 6245427 (ipc=10.4) sim_rate=29882 (inst/sec) elapsed = 0:0:03:29 / Tue Apr 16 16:58:00 2019
GPGPU-Sim uArch: cycles simulated: 408785  inst.: 6259868 (ipc=10.3) sim_rate=29808 (inst/sec) elapsed = 0:0:03:30 / Tue Apr 16 16:58:01 2019
GPGPU-Sim uArch: cycles simulated: 410285  inst.: 6269739 (ipc=10.2) sim_rate=29714 (inst/sec) elapsed = 0:0:03:31 / Tue Apr 16 16:58:02 2019
GPGPU-Sim uArch: cycles simulated: 411785  inst.: 6280001 (ipc=10.2) sim_rate=29622 (inst/sec) elapsed = 0:0:03:32 / Tue Apr 16 16:58:03 2019
GPGPU-Sim uArch: cycles simulated: 413785  inst.: 6293338 (ipc=10.1) sim_rate=29546 (inst/sec) elapsed = 0:0:03:33 / Tue Apr 16 16:58:04 2019
GPGPU-Sim uArch: cycles simulated: 415285  inst.: 6302596 (ipc=10.0) sim_rate=29451 (inst/sec) elapsed = 0:0:03:34 / Tue Apr 16 16:58:05 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(9,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 416785  inst.: 6313439 (ipc=10.0) sim_rate=29364 (inst/sec) elapsed = 0:0:03:35 / Tue Apr 16 16:58:06 2019
GPGPU-Sim uArch: cycles simulated: 418285  inst.: 6324084 (ipc= 9.9) sim_rate=29278 (inst/sec) elapsed = 0:0:03:36 / Tue Apr 16 16:58:07 2019
GPGPU-Sim uArch: cycles simulated: 420285  inst.: 6336434 (ipc= 9.9) sim_rate=29200 (inst/sec) elapsed = 0:0:03:37 / Tue Apr 16 16:58:08 2019
GPGPU-Sim uArch: cycles simulated: 421785  inst.: 6347950 (ipc= 9.8) sim_rate=29119 (inst/sec) elapsed = 0:0:03:38 / Tue Apr 16 16:58:09 2019
GPGPU-Sim uArch: cycles simulated: 423285  inst.: 6358440 (ipc= 9.8) sim_rate=29033 (inst/sec) elapsed = 0:0:03:39 / Tue Apr 16 16:58:10 2019
GPGPU-Sim uArch: cycles simulated: 425285  inst.: 6371583 (ipc= 9.7) sim_rate=28961 (inst/sec) elapsed = 0:0:03:40 / Tue Apr 16 16:58:11 2019
GPGPU-Sim uArch: cycles simulated: 426785  inst.: 6381151 (ipc= 9.7) sim_rate=28873 (inst/sec) elapsed = 0:0:03:41 / Tue Apr 16 16:58:12 2019
GPGPU-Sim uArch: cycles simulated: 428785  inst.: 6396128 (ipc= 9.6) sim_rate=28811 (inst/sec) elapsed = 0:0:03:42 / Tue Apr 16 16:58:13 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(22,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 430285  inst.: 6405663 (ipc= 9.6) sim_rate=28724 (inst/sec) elapsed = 0:0:03:43 / Tue Apr 16 16:58:14 2019
GPGPU-Sim uArch: cycles simulated: 432285  inst.: 6419307 (ipc= 9.5) sim_rate=28657 (inst/sec) elapsed = 0:0:03:44 / Tue Apr 16 16:58:15 2019
GPGPU-Sim uArch: cycles simulated: 433785  inst.: 6429286 (ipc= 9.5) sim_rate=28574 (inst/sec) elapsed = 0:0:03:45 / Tue Apr 16 16:58:16 2019
GPGPU-Sim uArch: cycles simulated: 435785  inst.: 6442408 (ipc= 9.4) sim_rate=28506 (inst/sec) elapsed = 0:0:03:46 / Tue Apr 16 16:58:17 2019
GPGPU-Sim uArch: cycles simulated: 437285  inst.: 6452994 (ipc= 9.4) sim_rate=28427 (inst/sec) elapsed = 0:0:03:47 / Tue Apr 16 16:58:18 2019
GPGPU-Sim uArch: cycles simulated: 439285  inst.: 6467339 (ipc= 9.4) sim_rate=28365 (inst/sec) elapsed = 0:0:03:48 / Tue Apr 16 16:58:19 2019
GPGPU-Sim uArch: cycles simulated: 441285  inst.: 6479609 (ipc= 9.3) sim_rate=28295 (inst/sec) elapsed = 0:0:03:49 / Tue Apr 16 16:58:20 2019
GPGPU-Sim uArch: cycles simulated: 442785  inst.: 6490666 (ipc= 9.3) sim_rate=28220 (inst/sec) elapsed = 0:0:03:50 / Tue Apr 16 16:58:21 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 444785  inst.: 6505646 (ipc= 9.2) sim_rate=28162 (inst/sec) elapsed = 0:0:03:51 / Tue Apr 16 16:58:22 2019
GPGPU-Sim uArch: cycles simulated: 446285  inst.: 6513970 (ipc= 9.2) sim_rate=28077 (inst/sec) elapsed = 0:0:03:52 / Tue Apr 16 16:58:23 2019
GPGPU-Sim uArch: cycles simulated: 448285  inst.: 6528068 (ipc= 9.2) sim_rate=28017 (inst/sec) elapsed = 0:0:03:53 / Tue Apr 16 16:58:24 2019
GPGPU-Sim uArch: cycles simulated: 450285  inst.: 6543784 (ipc= 9.1) sim_rate=27964 (inst/sec) elapsed = 0:0:03:54 / Tue Apr 16 16:58:25 2019
GPGPU-Sim uArch: cycles simulated: 451785  inst.: 6553728 (ipc= 9.1) sim_rate=27888 (inst/sec) elapsed = 0:0:03:55 / Tue Apr 16 16:58:26 2019
GPGPU-Sim uArch: cycles simulated: 453785  inst.: 6567155 (ipc= 9.1) sim_rate=27826 (inst/sec) elapsed = 0:0:03:56 / Tue Apr 16 16:58:27 2019
GPGPU-Sim uArch: cycles simulated: 455285  inst.: 6577671 (ipc= 9.1) sim_rate=27753 (inst/sec) elapsed = 0:0:03:57 / Tue Apr 16 16:58:28 2019
GPGPU-Sim uArch: cycles simulated: 457285  inst.: 6592064 (ipc= 9.0) sim_rate=27697 (inst/sec) elapsed = 0:0:03:58 / Tue Apr 16 16:58:29 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(22,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 459285  inst.: 6605981 (ipc= 9.0) sim_rate=27640 (inst/sec) elapsed = 0:0:03:59 / Tue Apr 16 16:58:30 2019
GPGPU-Sim uArch: cycles simulated: 460785  inst.: 6615797 (ipc= 9.0) sim_rate=27565 (inst/sec) elapsed = 0:0:04:00 / Tue Apr 16 16:58:31 2019
GPGPU-Sim uArch: cycles simulated: 462785  inst.: 6630531 (ipc= 8.9) sim_rate=27512 (inst/sec) elapsed = 0:0:04:01 / Tue Apr 16 16:58:32 2019
GPGPU-Sim uArch: cycles simulated: 464785  inst.: 6643698 (ipc= 8.9) sim_rate=27453 (inst/sec) elapsed = 0:0:04:02 / Tue Apr 16 16:58:33 2019
GPGPU-Sim uArch: cycles simulated: 466785  inst.: 6656867 (ipc= 8.9) sim_rate=27394 (inst/sec) elapsed = 0:0:04:03 / Tue Apr 16 16:58:34 2019
GPGPU-Sim uArch: cycles simulated: 468285  inst.: 6668616 (ipc= 8.9) sim_rate=27330 (inst/sec) elapsed = 0:0:04:04 / Tue Apr 16 16:58:35 2019
GPGPU-Sim uArch: cycles simulated: 470285  inst.: 6682744 (ipc= 8.8) sim_rate=27276 (inst/sec) elapsed = 0:0:04:05 / Tue Apr 16 16:58:36 2019
GPGPU-Sim uArch: cycles simulated: 471785  inst.: 6692790 (ipc= 8.8) sim_rate=27206 (inst/sec) elapsed = 0:0:04:06 / Tue Apr 16 16:58:37 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(35,0,0) tid=(333,0,0)
GPGPU-Sim uArch: cycles simulated: 473785  inst.: 6709255 (ipc= 8.8) sim_rate=27162 (inst/sec) elapsed = 0:0:04:07 / Tue Apr 16 16:58:38 2019
GPGPU-Sim uArch: cycles simulated: 475285  inst.: 6719786 (ipc= 8.8) sim_rate=27095 (inst/sec) elapsed = 0:0:04:08 / Tue Apr 16 16:58:39 2019
GPGPU-Sim uArch: cycles simulated: 477285  inst.: 6732279 (ipc= 8.8) sim_rate=27037 (inst/sec) elapsed = 0:0:04:09 / Tue Apr 16 16:58:40 2019
GPGPU-Sim uArch: cycles simulated: 478785  inst.: 6742359 (ipc= 8.7) sim_rate=26969 (inst/sec) elapsed = 0:0:04:10 / Tue Apr 16 16:58:41 2019
GPGPU-Sim uArch: cycles simulated: 480785  inst.: 6757837 (ipc= 8.7) sim_rate=26923 (inst/sec) elapsed = 0:0:04:11 / Tue Apr 16 16:58:42 2019
GPGPU-Sim uArch: cycles simulated: 482285  inst.: 6767758 (ipc= 8.7) sim_rate=26856 (inst/sec) elapsed = 0:0:04:12 / Tue Apr 16 16:58:43 2019
GPGPU-Sim uArch: cycles simulated: 484285  inst.: 6783429 (ipc= 8.7) sim_rate=26811 (inst/sec) elapsed = 0:0:04:13 / Tue Apr 16 16:58:44 2019
GPGPU-Sim uArch: cycles simulated: 485785  inst.: 6793165 (ipc= 8.7) sim_rate=26744 (inst/sec) elapsed = 0:0:04:14 / Tue Apr 16 16:58:45 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(28,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 487785  inst.: 6807783 (ipc= 8.7) sim_rate=26697 (inst/sec) elapsed = 0:0:04:15 / Tue Apr 16 16:58:46 2019
GPGPU-Sim uArch: cycles simulated: 489285  inst.: 6820341 (ipc= 8.7) sim_rate=26641 (inst/sec) elapsed = 0:0:04:16 / Tue Apr 16 16:58:47 2019
GPGPU-Sim uArch: cycles simulated: 490785  inst.: 6829790 (ipc= 8.6) sim_rate=26575 (inst/sec) elapsed = 0:0:04:17 / Tue Apr 16 16:58:48 2019
GPGPU-Sim uArch: cycles simulated: 492785  inst.: 6845138 (ipc= 8.6) sim_rate=26531 (inst/sec) elapsed = 0:0:04:18 / Tue Apr 16 16:58:49 2019
GPGPU-Sim uArch: cycles simulated: 494285  inst.: 6855378 (ipc= 8.6) sim_rate=26468 (inst/sec) elapsed = 0:0:04:19 / Tue Apr 16 16:58:50 2019
GPGPU-Sim uArch: cycles simulated: 496285  inst.: 6868955 (ipc= 8.6) sim_rate=26419 (inst/sec) elapsed = 0:0:04:20 / Tue Apr 16 16:58:51 2019
GPGPU-Sim uArch: cycles simulated: 497785  inst.: 6879855 (ipc= 8.6) sim_rate=26359 (inst/sec) elapsed = 0:0:04:21 / Tue Apr 16 16:58:52 2019
GPGPU-Sim uArch: cycles simulated: 499285  inst.: 6889613 (ipc= 8.6) sim_rate=26296 (inst/sec) elapsed = 0:0:04:22 / Tue Apr 16 16:58:53 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(22,0,0) tid=(460,0,0)
GPGPU-Sim uArch: cycles simulated: 501285  inst.: 6903397 (ipc= 8.5) sim_rate=26248 (inst/sec) elapsed = 0:0:04:23 / Tue Apr 16 16:58:54 2019
GPGPU-Sim uArch: cycles simulated: 502785  inst.: 6914806 (ipc= 8.5) sim_rate=26192 (inst/sec) elapsed = 0:0:04:24 / Tue Apr 16 16:58:55 2019
GPGPU-Sim uArch: cycles simulated: 504285  inst.: 6926303 (ipc= 8.5) sim_rate=26136 (inst/sec) elapsed = 0:0:04:25 / Tue Apr 16 16:58:56 2019
GPGPU-Sim uArch: cycles simulated: 506285  inst.: 6939409 (ipc= 8.5) sim_rate=26088 (inst/sec) elapsed = 0:0:04:26 / Tue Apr 16 16:58:57 2019
GPGPU-Sim uArch: cycles simulated: 507785  inst.: 6952004 (ipc= 8.5) sim_rate=26037 (inst/sec) elapsed = 0:0:04:27 / Tue Apr 16 16:58:58 2019
GPGPU-Sim uArch: cycles simulated: 509785  inst.: 6965129 (ipc= 8.5) sim_rate=25989 (inst/sec) elapsed = 0:0:04:28 / Tue Apr 16 16:58:59 2019
GPGPU-Sim uArch: cycles simulated: 511285  inst.: 6975826 (ipc= 8.5) sim_rate=25932 (inst/sec) elapsed = 0:0:04:29 / Tue Apr 16 16:59:00 2019
GPGPU-Sim uArch: cycles simulated: 513285  inst.: 6990097 (ipc= 8.5) sim_rate=25889 (inst/sec) elapsed = 0:0:04:30 / Tue Apr 16 16:59:01 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(7,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 514785  inst.: 7001703 (ipc= 8.4) sim_rate=25836 (inst/sec) elapsed = 0:0:04:31 / Tue Apr 16 16:59:02 2019
GPGPU-Sim uArch: cycles simulated: 516785  inst.: 7015698 (ipc= 8.4) sim_rate=25793 (inst/sec) elapsed = 0:0:04:32 / Tue Apr 16 16:59:03 2019
GPGPU-Sim uArch: cycles simulated: 518285  inst.: 7026413 (ipc= 8.4) sim_rate=25737 (inst/sec) elapsed = 0:0:04:33 / Tue Apr 16 16:59:04 2019
GPGPU-Sim uArch: cycles simulated: 520285  inst.: 7039581 (ipc= 8.4) sim_rate=25691 (inst/sec) elapsed = 0:0:04:34 / Tue Apr 16 16:59:05 2019
GPGPU-Sim uArch: cycles simulated: 522285  inst.: 7055477 (ipc= 8.4) sim_rate=25656 (inst/sec) elapsed = 0:0:04:35 / Tue Apr 16 16:59:06 2019
GPGPU-Sim uArch: cycles simulated: 523785  inst.: 7065954 (ipc= 8.4) sim_rate=25601 (inst/sec) elapsed = 0:0:04:36 / Tue Apr 16 16:59:07 2019
GPGPU-Sim uArch: cycles simulated: 525785  inst.: 7079638 (ipc= 8.4) sim_rate=25558 (inst/sec) elapsed = 0:0:04:37 / Tue Apr 16 16:59:08 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(17,0,0) tid=(464,0,0)
GPGPU-Sim uArch: cycles simulated: 527785  inst.: 7093365 (ipc= 8.4) sim_rate=25515 (inst/sec) elapsed = 0:0:04:38 / Tue Apr 16 16:59:09 2019
GPGPU-Sim uArch: cycles simulated: 529285  inst.: 7104858 (ipc= 8.4) sim_rate=25465 (inst/sec) elapsed = 0:0:04:39 / Tue Apr 16 16:59:10 2019
GPGPU-Sim uArch: cycles simulated: 531285  inst.: 7119455 (ipc= 8.3) sim_rate=25426 (inst/sec) elapsed = 0:0:04:40 / Tue Apr 16 16:59:11 2019
GPGPU-Sim uArch: cycles simulated: 533285  inst.: 7134747 (ipc= 8.3) sim_rate=25390 (inst/sec) elapsed = 0:0:04:41 / Tue Apr 16 16:59:12 2019
GPGPU-Sim uArch: cycles simulated: 534785  inst.: 7145490 (ipc= 8.3) sim_rate=25338 (inst/sec) elapsed = 0:0:04:42 / Tue Apr 16 16:59:13 2019
GPGPU-Sim uArch: cycles simulated: 536785  inst.: 7160972 (ipc= 8.3) sim_rate=25303 (inst/sec) elapsed = 0:0:04:43 / Tue Apr 16 16:59:14 2019
GPGPU-Sim uArch: cycles simulated: 538785  inst.: 7175716 (ipc= 8.3) sim_rate=25266 (inst/sec) elapsed = 0:0:04:44 / Tue Apr 16 16:59:15 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(32,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 540785  inst.: 7190401 (ipc= 8.3) sim_rate=25229 (inst/sec) elapsed = 0:0:04:45 / Tue Apr 16 16:59:16 2019
GPGPU-Sim uArch: cycles simulated: 542785  inst.: 7204821 (ipc= 8.3) sim_rate=25191 (inst/sec) elapsed = 0:0:04:46 / Tue Apr 16 16:59:17 2019
GPGPU-Sim uArch: cycles simulated: 544785  inst.: 7220451 (ipc= 8.3) sim_rate=25158 (inst/sec) elapsed = 0:0:04:47 / Tue Apr 16 16:59:18 2019
GPGPU-Sim uArch: cycles simulated: 546285  inst.: 7233778 (ipc= 8.3) sim_rate=25117 (inst/sec) elapsed = 0:0:04:48 / Tue Apr 16 16:59:19 2019
GPGPU-Sim uArch: cycles simulated: 548285  inst.: 7247436 (ipc= 8.3) sim_rate=25077 (inst/sec) elapsed = 0:0:04:49 / Tue Apr 16 16:59:20 2019
GPGPU-Sim uArch: cycles simulated: 550285  inst.: 7260768 (ipc= 8.3) sim_rate=25037 (inst/sec) elapsed = 0:0:04:50 / Tue Apr 16 16:59:21 2019
GPGPU-Sim uArch: cycles simulated: 552285  inst.: 7275029 (ipc= 8.3) sim_rate=25000 (inst/sec) elapsed = 0:0:04:51 / Tue Apr 16 16:59:22 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(38,0,0) tid=(320,0,0)
GPGPU-Sim uArch: cycles simulated: 554285  inst.: 7289287 (ipc= 8.2) sim_rate=24963 (inst/sec) elapsed = 0:0:04:52 / Tue Apr 16 16:59:23 2019
GPGPU-Sim uArch: cycles simulated: 556285  inst.: 7302569 (ipc= 8.2) sim_rate=24923 (inst/sec) elapsed = 0:0:04:53 / Tue Apr 16 16:59:24 2019
GPGPU-Sim uArch: cycles simulated: 558285  inst.: 7317853 (ipc= 8.2) sim_rate=24890 (inst/sec) elapsed = 0:0:04:54 / Tue Apr 16 16:59:25 2019
GPGPU-Sim uArch: cycles simulated: 560285  inst.: 7331871 (ipc= 8.2) sim_rate=24853 (inst/sec) elapsed = 0:0:04:55 / Tue Apr 16 16:59:26 2019
GPGPU-Sim uArch: cycles simulated: 562285  inst.: 7346298 (ipc= 8.2) sim_rate=24818 (inst/sec) elapsed = 0:0:04:56 / Tue Apr 16 16:59:27 2019
GPGPU-Sim uArch: cycles simulated: 564285  inst.: 7359277 (ipc= 8.2) sim_rate=24778 (inst/sec) elapsed = 0:0:04:57 / Tue Apr 16 16:59:28 2019
GPGPU-Sim uArch: cycles simulated: 566285  inst.: 7375005 (ipc= 8.2) sim_rate=24748 (inst/sec) elapsed = 0:0:04:58 / Tue Apr 16 16:59:29 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(43,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 568285  inst.: 7390086 (ipc= 8.2) sim_rate=24716 (inst/sec) elapsed = 0:0:04:59 / Tue Apr 16 16:59:30 2019
GPGPU-Sim uArch: cycles simulated: 569785  inst.: 7401054 (ipc= 8.2) sim_rate=24670 (inst/sec) elapsed = 0:0:05:00 / Tue Apr 16 16:59:31 2019
GPGPU-Sim uArch: cycles simulated: 571785  inst.: 7413297 (ipc= 8.2) sim_rate=24628 (inst/sec) elapsed = 0:0:05:01 / Tue Apr 16 16:59:32 2019
GPGPU-Sim uArch: cycles simulated: 573785  inst.: 7428739 (ipc= 8.2) sim_rate=24598 (inst/sec) elapsed = 0:0:05:02 / Tue Apr 16 16:59:33 2019
GPGPU-Sim uArch: cycles simulated: 575785  inst.: 7442712 (ipc= 8.1) sim_rate=24563 (inst/sec) elapsed = 0:0:05:03 / Tue Apr 16 16:59:34 2019
GPGPU-Sim uArch: cycles simulated: 577785  inst.: 7456400 (ipc= 8.1) sim_rate=24527 (inst/sec) elapsed = 0:0:05:04 / Tue Apr 16 16:59:35 2019
GPGPU-Sim uArch: cycles simulated: 579785  inst.: 7469850 (ipc= 8.1) sim_rate=24491 (inst/sec) elapsed = 0:0:05:05 / Tue Apr 16 16:59:36 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(36,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 581785  inst.: 7483650 (ipc= 8.1) sim_rate=24456 (inst/sec) elapsed = 0:0:05:06 / Tue Apr 16 16:59:37 2019
GPGPU-Sim uArch: cycles simulated: 583785  inst.: 7499464 (ipc= 8.1) sim_rate=24428 (inst/sec) elapsed = 0:0:05:07 / Tue Apr 16 16:59:38 2019
GPGPU-Sim uArch: cycles simulated: 585785  inst.: 7512058 (ipc= 8.1) sim_rate=24389 (inst/sec) elapsed = 0:0:05:08 / Tue Apr 16 16:59:39 2019
GPGPU-Sim uArch: cycles simulated: 587785  inst.: 7524379 (ipc= 8.1) sim_rate=24350 (inst/sec) elapsed = 0:0:05:09 / Tue Apr 16 16:59:40 2019
GPGPU-Sim uArch: cycles simulated: 590285  inst.: 7542615 (ipc= 8.1) sim_rate=24331 (inst/sec) elapsed = 0:0:05:10 / Tue Apr 16 16:59:41 2019
GPGPU-Sim uArch: cycles simulated: 592285  inst.: 7556152 (ipc= 8.1) sim_rate=24296 (inst/sec) elapsed = 0:0:05:11 / Tue Apr 16 16:59:42 2019
GPGPU-Sim uArch: cycles simulated: 594285  inst.: 7569738 (ipc= 8.1) sim_rate=24261 (inst/sec) elapsed = 0:0:05:12 / Tue Apr 16 16:59:43 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(8,0,0) tid=(424,0,0)
GPGPU-Sim uArch: cycles simulated: 596285  inst.: 7583649 (ipc= 8.1) sim_rate=24228 (inst/sec) elapsed = 0:0:05:13 / Tue Apr 16 16:59:44 2019
GPGPU-Sim uArch: cycles simulated: 598285  inst.: 7595894 (ipc= 8.0) sim_rate=24190 (inst/sec) elapsed = 0:0:05:14 / Tue Apr 16 16:59:45 2019
GPGPU-Sim uArch: cycles simulated: 600285  inst.: 7609141 (ipc= 8.0) sim_rate=24156 (inst/sec) elapsed = 0:0:05:15 / Tue Apr 16 16:59:46 2019
GPGPU-Sim uArch: cycles simulated: 602285  inst.: 7623537 (ipc= 8.0) sim_rate=24125 (inst/sec) elapsed = 0:0:05:16 / Tue Apr 16 16:59:47 2019
GPGPU-Sim uArch: cycles simulated: 604285  inst.: 7638160 (ipc= 8.0) sim_rate=24095 (inst/sec) elapsed = 0:0:05:17 / Tue Apr 16 16:59:48 2019
GPGPU-Sim uArch: cycles simulated: 606285  inst.: 7650755 (ipc= 8.0) sim_rate=24058 (inst/sec) elapsed = 0:0:05:18 / Tue Apr 16 16:59:49 2019
GPGPU-Sim uArch: cycles simulated: 608285  inst.: 7664331 (ipc= 8.0) sim_rate=24026 (inst/sec) elapsed = 0:0:05:19 / Tue Apr 16 16:59:50 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(36,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 610285  inst.: 7678884 (ipc= 8.0) sim_rate=23996 (inst/sec) elapsed = 0:0:05:20 / Tue Apr 16 16:59:51 2019
GPGPU-Sim uArch: cycles simulated: 612285  inst.: 7692188 (ipc= 8.0) sim_rate=23963 (inst/sec) elapsed = 0:0:05:21 / Tue Apr 16 16:59:52 2019
GPGPU-Sim uArch: cycles simulated: 614785  inst.: 7708286 (ipc= 8.0) sim_rate=23938 (inst/sec) elapsed = 0:0:05:22 / Tue Apr 16 16:59:53 2019
GPGPU-Sim uArch: cycles simulated: 616785  inst.: 7721811 (ipc= 8.0) sim_rate=23906 (inst/sec) elapsed = 0:0:05:23 / Tue Apr 16 16:59:54 2019
GPGPU-Sim uArch: cycles simulated: 618785  inst.: 7735529 (ipc= 8.0) sim_rate=23875 (inst/sec) elapsed = 0:0:05:24 / Tue Apr 16 16:59:55 2019
GPGPU-Sim uArch: cycles simulated: 620785  inst.: 7748615 (ipc= 7.9) sim_rate=23841 (inst/sec) elapsed = 0:0:05:25 / Tue Apr 16 16:59:56 2019
GPGPU-Sim uArch: cycles simulated: 622785  inst.: 7763062 (ipc= 7.9) sim_rate=23813 (inst/sec) elapsed = 0:0:05:26 / Tue Apr 16 16:59:57 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(31,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 624785  inst.: 7778033 (ipc= 7.9) sim_rate=23786 (inst/sec) elapsed = 0:0:05:27 / Tue Apr 16 16:59:58 2019
GPGPU-Sim uArch: cycles simulated: 627285  inst.: 7796166 (ipc= 7.9) sim_rate=23768 (inst/sec) elapsed = 0:0:05:28 / Tue Apr 16 16:59:59 2019
GPGPU-Sim uArch: cycles simulated: 629285  inst.: 7809670 (ipc= 7.9) sim_rate=23737 (inst/sec) elapsed = 0:0:05:29 / Tue Apr 16 17:00:00 2019
GPGPU-Sim uArch: cycles simulated: 631285  inst.: 7823711 (ipc= 7.9) sim_rate=23708 (inst/sec) elapsed = 0:0:05:30 / Tue Apr 16 17:00:01 2019
GPGPU-Sim uArch: cycles simulated: 633285  inst.: 7836531 (ipc= 7.9) sim_rate=23675 (inst/sec) elapsed = 0:0:05:31 / Tue Apr 16 17:00:02 2019
GPGPU-Sim uArch: cycles simulated: 635785  inst.: 7853404 (ipc= 7.9) sim_rate=23654 (inst/sec) elapsed = 0:0:05:32 / Tue Apr 16 17:00:03 2019
GPGPU-Sim uArch: cycles simulated: 637785  inst.: 7866206 (ipc= 7.9) sim_rate=23622 (inst/sec) elapsed = 0:0:05:33 / Tue Apr 16 17:00:04 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(27,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 639785  inst.: 7882119 (ipc= 7.9) sim_rate=23599 (inst/sec) elapsed = 0:0:05:34 / Tue Apr 16 17:00:05 2019
GPGPU-Sim uArch: cycles simulated: 641785  inst.: 7895981 (ipc= 7.9) sim_rate=23570 (inst/sec) elapsed = 0:0:05:35 / Tue Apr 16 17:00:06 2019
GPGPU-Sim uArch: cycles simulated: 644285  inst.: 7912321 (ipc= 7.9) sim_rate=23548 (inst/sec) elapsed = 0:0:05:36 / Tue Apr 16 17:00:07 2019
GPGPU-Sim uArch: cycles simulated: 646285  inst.: 7925714 (ipc= 7.9) sim_rate=23518 (inst/sec) elapsed = 0:0:05:37 / Tue Apr 16 17:00:08 2019
GPGPU-Sim uArch: cycles simulated: 648285  inst.: 7939807 (ipc= 7.9) sim_rate=23490 (inst/sec) elapsed = 0:0:05:38 / Tue Apr 16 17:00:09 2019
GPGPU-Sim uArch: cycles simulated: 650785  inst.: 7956924 (ipc= 7.9) sim_rate=23471 (inst/sec) elapsed = 0:0:05:39 / Tue Apr 16 17:00:10 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(22,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 652785  inst.: 7971662 (ipc= 7.8) sim_rate=23446 (inst/sec) elapsed = 0:0:05:40 / Tue Apr 16 17:00:11 2019
GPGPU-Sim uArch: cycles simulated: 654785  inst.: 7985278 (ipc= 7.8) sim_rate=23417 (inst/sec) elapsed = 0:0:05:41 / Tue Apr 16 17:00:12 2019
GPGPU-Sim uArch: cycles simulated: 657285  inst.: 8001801 (ipc= 7.8) sim_rate=23397 (inst/sec) elapsed = 0:0:05:42 / Tue Apr 16 17:00:13 2019
GPGPU-Sim uArch: cycles simulated: 659285  inst.: 8016577 (ipc= 7.8) sim_rate=23371 (inst/sec) elapsed = 0:0:05:43 / Tue Apr 16 17:00:14 2019
GPGPU-Sim uArch: cycles simulated: 661285  inst.: 8029967 (ipc= 7.8) sim_rate=23342 (inst/sec) elapsed = 0:0:05:44 / Tue Apr 16 17:00:15 2019
GPGPU-Sim uArch: cycles simulated: 663785  inst.: 8048985 (ipc= 7.8) sim_rate=23330 (inst/sec) elapsed = 0:0:05:45 / Tue Apr 16 17:00:16 2019
GPGPU-Sim uArch: cycles simulated: 665785  inst.: 8061378 (ipc= 7.8) sim_rate=23298 (inst/sec) elapsed = 0:0:05:46 / Tue Apr 16 17:00:17 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(39,0,0) tid=(283,0,0)
GPGPU-Sim uArch: cycles simulated: 667785  inst.: 8077512 (ipc= 7.8) sim_rate=23278 (inst/sec) elapsed = 0:0:05:47 / Tue Apr 16 17:00:18 2019
GPGPU-Sim uArch: cycles simulated: 670285  inst.: 8093976 (ipc= 7.8) sim_rate=23258 (inst/sec) elapsed = 0:0:05:48 / Tue Apr 16 17:00:19 2019
GPGPU-Sim uArch: cycles simulated: 672285  inst.: 8108999 (ipc= 7.8) sim_rate=23234 (inst/sec) elapsed = 0:0:05:49 / Tue Apr 16 17:00:20 2019
GPGPU-Sim uArch: cycles simulated: 674285  inst.: 8122415 (ipc= 7.8) sim_rate=23206 (inst/sec) elapsed = 0:0:05:50 / Tue Apr 16 17:00:21 2019
GPGPU-Sim uArch: cycles simulated: 676785  inst.: 8142032 (ipc= 7.8) sim_rate=23196 (inst/sec) elapsed = 0:0:05:51 / Tue Apr 16 17:00:22 2019
GPGPU-Sim uArch: cycles simulated: 678785  inst.: 8155774 (ipc= 7.8) sim_rate=23169 (inst/sec) elapsed = 0:0:05:52 / Tue Apr 16 17:00:23 2019
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(25,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 681285  inst.: 8174199 (ipc= 7.8) sim_rate=23156 (inst/sec) elapsed = 0:0:05:53 / Tue Apr 16 17:00:24 2019
GPGPU-Sim uArch: cycles simulated: 683285  inst.: 8187648 (ipc= 7.8) sim_rate=23128 (inst/sec) elapsed = 0:0:05:54 / Tue Apr 16 17:00:25 2019
GPGPU-Sim uArch: cycles simulated: 685785  inst.: 8205750 (ipc= 7.8) sim_rate=23114 (inst/sec) elapsed = 0:0:05:55 / Tue Apr 16 17:00:26 2019
GPGPU-Sim uArch: cycles simulated: 687785  inst.: 8221431 (ipc= 7.8) sim_rate=23093 (inst/sec) elapsed = 0:0:05:56 / Tue Apr 16 17:00:27 2019
GPGPU-Sim uArch: cycles simulated: 690285  inst.: 8238730 (ipc= 7.8) sim_rate=23077 (inst/sec) elapsed = 0:0:05:57 / Tue Apr 16 17:00:28 2019
GPGPU-Sim uArch: cycles simulated: 692285  inst.: 8254382 (ipc= 7.8) sim_rate=23056 (inst/sec) elapsed = 0:0:05:58 / Tue Apr 16 17:00:29 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(22,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 694785  inst.: 8273747 (ipc= 7.8) sim_rate=23046 (inst/sec) elapsed = 0:0:05:59 / Tue Apr 16 17:00:30 2019
GPGPU-Sim uArch: cycles simulated: 696785  inst.: 8290149 (ipc= 7.8) sim_rate=23028 (inst/sec) elapsed = 0:0:06:00 / Tue Apr 16 17:00:31 2019
GPGPU-Sim uArch: cycles simulated: 699285  inst.: 8309541 (ipc= 7.8) sim_rate=23018 (inst/sec) elapsed = 0:0:06:01 / Tue Apr 16 17:00:32 2019
GPGPU-Sim uArch: cycles simulated: 701285  inst.: 8324037 (ipc= 7.8) sim_rate=22994 (inst/sec) elapsed = 0:0:06:02 / Tue Apr 16 17:00:33 2019
GPGPU-Sim uArch: cycles simulated: 703785  inst.: 8343036 (ipc= 7.8) sim_rate=22983 (inst/sec) elapsed = 0:0:06:03 / Tue Apr 16 17:00:34 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(39,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 706285  inst.: 8361812 (ipc= 7.8) sim_rate=22972 (inst/sec) elapsed = 0:0:06:04 / Tue Apr 16 17:00:35 2019
GPGPU-Sim uArch: cycles simulated: 708285  inst.: 8377490 (ipc= 7.8) sim_rate=22952 (inst/sec) elapsed = 0:0:06:05 / Tue Apr 16 17:00:36 2019
GPGPU-Sim uArch: cycles simulated: 710785  inst.: 8395852 (ipc= 7.8) sim_rate=22939 (inst/sec) elapsed = 0:0:06:06 / Tue Apr 16 17:00:37 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (385262,325785), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(385263,325785)
GPGPU-Sim uArch: cycles simulated: 712785  inst.: 8415081 (ipc= 7.8) sim_rate=22929 (inst/sec) elapsed = 0:0:06:07 / Tue Apr 16 17:00:38 2019
GPGPU-Sim uArch: cycles simulated: 715285  inst.: 8433501 (ipc= 7.8) sim_rate=22917 (inst/sec) elapsed = 0:0:06:08 / Tue Apr 16 17:00:39 2019
GPGPU-Sim uArch: cycles simulated: 717285  inst.: 8447710 (ipc= 7.8) sim_rate=22893 (inst/sec) elapsed = 0:0:06:09 / Tue Apr 16 17:00:40 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391628,325785), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(391629,325785)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(28,0,0) tid=(311,0,0)
GPGPU-Sim uArch: cycles simulated: 719285  inst.: 8467806 (ipc= 7.8) sim_rate=22885 (inst/sec) elapsed = 0:0:06:10 / Tue Apr 16 17:00:41 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (395384,325785), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(395385,325785)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (395847,325785), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(395848,325785)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (395883,325785), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(395884,325785)
GPGPU-Sim uArch: cycles simulated: 721785  inst.: 8494365 (ipc= 7.8) sim_rate=22895 (inst/sec) elapsed = 0:0:06:11 / Tue Apr 16 17:00:42 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396149,325785), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(396150,325785)
GPGPU-Sim uArch: cycles simulated: 723285  inst.: 8514012 (ipc= 7.8) sim_rate=22887 (inst/sec) elapsed = 0:0:06:12 / Tue Apr 16 17:00:43 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (398011,325785), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(398012,325785)
GPGPU-Sim uArch: cycles simulated: 725285  inst.: 8537385 (ipc= 7.8) sim_rate=22888 (inst/sec) elapsed = 0:0:06:13 / Tue Apr 16 17:00:44 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (399597,325785), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(399598,325785)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(24,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (400742,325785), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(400743,325785)
GPGPU-Sim uArch: cycles simulated: 726785  inst.: 8556048 (ipc= 7.9) sim_rate=22877 (inst/sec) elapsed = 0:0:06:14 / Tue Apr 16 17:00:45 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (401916,325785), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(401917,325785)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (402638,325785), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(402639,325785)
GPGPU-Sim uArch: cycles simulated: 728785  inst.: 8582118 (ipc= 7.9) sim_rate=22885 (inst/sec) elapsed = 0:0:06:15 / Tue Apr 16 17:00:46 2019
GPGPU-Sim uArch: cycles simulated: 730285  inst.: 8594788 (ipc= 7.9) sim_rate=22858 (inst/sec) elapsed = 0:0:06:16 / Tue Apr 16 17:00:47 2019
GPGPU-Sim uArch: cycles simulated: 732285  inst.: 8611513 (ipc= 7.9) sim_rate=22842 (inst/sec) elapsed = 0:0:06:17 / Tue Apr 16 17:00:48 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (407006,325785), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(407007,325785)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (407419,325785), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(407420,325785)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (407760,325785), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(407761,325785)
GPGPU-Sim uArch: cycles simulated: 733785  inst.: 8633147 (ipc= 7.9) sim_rate=22839 (inst/sec) elapsed = 0:0:06:18 / Tue Apr 16 17:00:49 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(11,0,0) tid=(483,0,0)
GPGPU-Sim uArch: cycles simulated: 735285  inst.: 8648494 (ipc= 7.9) sim_rate=22819 (inst/sec) elapsed = 0:0:06:19 / Tue Apr 16 17:00:50 2019
GPGPU-Sim uArch: cycles simulated: 737285  inst.: 8665374 (ipc= 7.9) sim_rate=22803 (inst/sec) elapsed = 0:0:06:20 / Tue Apr 16 17:00:51 2019
GPGPU-Sim uArch: cycles simulated: 738785  inst.: 8676010 (ipc= 7.9) sim_rate=22771 (inst/sec) elapsed = 0:0:06:21 / Tue Apr 16 17:00:52 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (413560,325785), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(413561,325785)
GPGPU-Sim uArch: cycles simulated: 740785  inst.: 8693848 (ipc= 7.9) sim_rate=22758 (inst/sec) elapsed = 0:0:06:22 / Tue Apr 16 17:00:53 2019
GPGPU-Sim uArch: cycles simulated: 742285  inst.: 8706782 (ipc= 7.9) sim_rate=22733 (inst/sec) elapsed = 0:0:06:23 / Tue Apr 16 17:00:54 2019
GPGPU-Sim uArch: cycles simulated: 744285  inst.: 8719456 (ipc= 7.9) sim_rate=22706 (inst/sec) elapsed = 0:0:06:24 / Tue Apr 16 17:00:55 2019
GPGPU-Sim uArch: cycles simulated: 746285  inst.: 8733158 (ipc= 7.9) sim_rate=22683 (inst/sec) elapsed = 0:0:06:25 / Tue Apr 16 17:00:56 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(52,0,0) tid=(395,0,0)
GPGPU-Sim uArch: cycles simulated: 748285  inst.: 8747353 (ipc= 7.9) sim_rate=22661 (inst/sec) elapsed = 0:0:06:26 / Tue Apr 16 17:00:57 2019
GPGPU-Sim uArch: cycles simulated: 749785  inst.: 8758530 (ipc= 7.9) sim_rate=22631 (inst/sec) elapsed = 0:0:06:27 / Tue Apr 16 17:00:58 2019
GPGPU-Sim uArch: cycles simulated: 751285  inst.: 8768230 (ipc= 7.9) sim_rate=22598 (inst/sec) elapsed = 0:0:06:28 / Tue Apr 16 17:00:59 2019
GPGPU-Sim uArch: cycles simulated: 753285  inst.: 8782011 (ipc= 7.9) sim_rate=22575 (inst/sec) elapsed = 0:0:06:29 / Tue Apr 16 17:01:00 2019
GPGPU-Sim uArch: cycles simulated: 755285  inst.: 8795412 (ipc= 7.9) sim_rate=22552 (inst/sec) elapsed = 0:0:06:30 / Tue Apr 16 17:01:01 2019
GPGPU-Sim uArch: cycles simulated: 756785  inst.: 8805576 (ipc= 7.9) sim_rate=22520 (inst/sec) elapsed = 0:0:06:31 / Tue Apr 16 17:01:02 2019
GPGPU-Sim uArch: cycles simulated: 758785  inst.: 8819561 (ipc= 7.9) sim_rate=22498 (inst/sec) elapsed = 0:0:06:32 / Tue Apr 16 17:01:03 2019
GPGPU-Sim uArch: cycles simulated: 760785  inst.: 8833725 (ipc= 7.9) sim_rate=22477 (inst/sec) elapsed = 0:0:06:33 / Tue Apr 16 17:01:04 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(57,0,0) tid=(261,0,0)
GPGPU-Sim uArch: cycles simulated: 762785  inst.: 8846636 (ipc= 7.9) sim_rate=22453 (inst/sec) elapsed = 0:0:06:34 / Tue Apr 16 17:01:05 2019
GPGPU-Sim uArch: cycles simulated: 764285  inst.: 8857120 (ipc= 7.9) sim_rate=22423 (inst/sec) elapsed = 0:0:06:35 / Tue Apr 16 17:01:06 2019
GPGPU-Sim uArch: cycles simulated: 766285  inst.: 8870338 (ipc= 7.9) sim_rate=22399 (inst/sec) elapsed = 0:0:06:36 / Tue Apr 16 17:01:07 2019
GPGPU-Sim uArch: cycles simulated: 768285  inst.: 8883811 (ipc= 7.9) sim_rate=22377 (inst/sec) elapsed = 0:0:06:37 / Tue Apr 16 17:01:08 2019
GPGPU-Sim uArch: cycles simulated: 769785  inst.: 8894071 (ipc= 7.9) sim_rate=22346 (inst/sec) elapsed = 0:0:06:38 / Tue Apr 16 17:01:09 2019
GPGPU-Sim uArch: cycles simulated: 771785  inst.: 8906822 (ipc= 7.9) sim_rate=22322 (inst/sec) elapsed = 0:0:06:39 / Tue Apr 16 17:01:10 2019
GPGPU-Sim uArch: cycles simulated: 773785  inst.: 8920948 (ipc= 7.8) sim_rate=22302 (inst/sec) elapsed = 0:0:06:40 / Tue Apr 16 17:01:11 2019
GPGPU-Sim uArch: cycles simulated: 775785  inst.: 8935200 (ipc= 7.8) sim_rate=22282 (inst/sec) elapsed = 0:0:06:41 / Tue Apr 16 17:01:12 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(51,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 777285  inst.: 8945811 (ipc= 7.8) sim_rate=22253 (inst/sec) elapsed = 0:0:06:42 / Tue Apr 16 17:01:13 2019
GPGPU-Sim uArch: cycles simulated: 779285  inst.: 8959351 (ipc= 7.8) sim_rate=22231 (inst/sec) elapsed = 0:0:06:43 / Tue Apr 16 17:01:14 2019
GPGPU-Sim uArch: cycles simulated: 781285  inst.: 8972923 (ipc= 7.8) sim_rate=22210 (inst/sec) elapsed = 0:0:06:44 / Tue Apr 16 17:01:15 2019
GPGPU-Sim uArch: cycles simulated: 783285  inst.: 8986897 (ipc= 7.8) sim_rate=22189 (inst/sec) elapsed = 0:0:06:45 / Tue Apr 16 17:01:16 2019
GPGPU-Sim uArch: cycles simulated: 785285  inst.: 8999916 (ipc= 7.8) sim_rate=22167 (inst/sec) elapsed = 0:0:06:46 / Tue Apr 16 17:01:17 2019
GPGPU-Sim uArch: cycles simulated: 786785  inst.: 9009498 (ipc= 7.8) sim_rate=22136 (inst/sec) elapsed = 0:0:06:47 / Tue Apr 16 17:01:18 2019
GPGPU-Sim uArch: cycles simulated: 788785  inst.: 9024978 (ipc= 7.8) sim_rate=22120 (inst/sec) elapsed = 0:0:06:48 / Tue Apr 16 17:01:19 2019
GPGPU-Sim uArch: cycles simulated: 790785  inst.: 9037335 (ipc= 7.8) sim_rate=22096 (inst/sec) elapsed = 0:0:06:49 / Tue Apr 16 17:01:20 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(56,0,0) tid=(329,0,0)
GPGPU-Sim uArch: cycles simulated: 792785  inst.: 9051331 (ipc= 7.8) sim_rate=22076 (inst/sec) elapsed = 0:0:06:50 / Tue Apr 16 17:01:21 2019
GPGPU-Sim uArch: cycles simulated: 794285  inst.: 9061913 (ipc= 7.8) sim_rate=22048 (inst/sec) elapsed = 0:0:06:51 / Tue Apr 16 17:01:22 2019
GPGPU-Sim uArch: cycles simulated: 796285  inst.: 9075593 (ipc= 7.8) sim_rate=22028 (inst/sec) elapsed = 0:0:06:52 / Tue Apr 16 17:01:23 2019
GPGPU-Sim uArch: cycles simulated: 798285  inst.: 9088084 (ipc= 7.8) sim_rate=22005 (inst/sec) elapsed = 0:0:06:53 / Tue Apr 16 17:01:24 2019
GPGPU-Sim uArch: cycles simulated: 800285  inst.: 9102445 (ipc= 7.8) sim_rate=21986 (inst/sec) elapsed = 0:0:06:54 / Tue Apr 16 17:01:25 2019
GPGPU-Sim uArch: cycles simulated: 802285  inst.: 9113885 (ipc= 7.8) sim_rate=21961 (inst/sec) elapsed = 0:0:06:55 / Tue Apr 16 17:01:26 2019
GPGPU-Sim uArch: cycles simulated: 804285  inst.: 9128581 (ipc= 7.8) sim_rate=21943 (inst/sec) elapsed = 0:0:06:56 / Tue Apr 16 17:01:27 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(26,0,0) tid=(359,0,0)
GPGPU-Sim uArch: cycles simulated: 806285  inst.: 9142292 (ipc= 7.8) sim_rate=21923 (inst/sec) elapsed = 0:0:06:57 / Tue Apr 16 17:01:28 2019
GPGPU-Sim uArch: cycles simulated: 808285  inst.: 9157807 (ipc= 7.8) sim_rate=21908 (inst/sec) elapsed = 0:0:06:58 / Tue Apr 16 17:01:29 2019
GPGPU-Sim uArch: cycles simulated: 810285  inst.: 9171777 (ipc= 7.8) sim_rate=21889 (inst/sec) elapsed = 0:0:06:59 / Tue Apr 16 17:01:30 2019
GPGPU-Sim uArch: cycles simulated: 812285  inst.: 9184542 (ipc= 7.8) sim_rate=21867 (inst/sec) elapsed = 0:0:07:00 / Tue Apr 16 17:01:31 2019
GPGPU-Sim uArch: cycles simulated: 814285  inst.: 9198407 (ipc= 7.8) sim_rate=21848 (inst/sec) elapsed = 0:0:07:01 / Tue Apr 16 17:01:32 2019
GPGPU-Sim uArch: cycles simulated: 816285  inst.: 9212322 (ipc= 7.8) sim_rate=21830 (inst/sec) elapsed = 0:0:07:02 / Tue Apr 16 17:01:33 2019
GPGPU-Sim uArch: cycles simulated: 818285  inst.: 9224368 (ipc= 7.8) sim_rate=21807 (inst/sec) elapsed = 0:0:07:03 / Tue Apr 16 17:01:34 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(28,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 820285  inst.: 9238869 (ipc= 7.8) sim_rate=21789 (inst/sec) elapsed = 0:0:07:04 / Tue Apr 16 17:01:35 2019
GPGPU-Sim uArch: cycles simulated: 822785  inst.: 9255005 (ipc= 7.7) sim_rate=21776 (inst/sec) elapsed = 0:0:07:05 / Tue Apr 16 17:01:36 2019
GPGPU-Sim uArch: cycles simulated: 824785  inst.: 9270296 (ipc= 7.7) sim_rate=21761 (inst/sec) elapsed = 0:0:07:06 / Tue Apr 16 17:01:37 2019
GPGPU-Sim uArch: cycles simulated: 826785  inst.: 9283973 (ipc= 7.7) sim_rate=21742 (inst/sec) elapsed = 0:0:07:07 / Tue Apr 16 17:01:38 2019
GPGPU-Sim uArch: cycles simulated: 828785  inst.: 9297439 (ipc= 7.7) sim_rate=21722 (inst/sec) elapsed = 0:0:07:08 / Tue Apr 16 17:01:39 2019
GPGPU-Sim uArch: cycles simulated: 830785  inst.: 9311579 (ipc= 7.7) sim_rate=21705 (inst/sec) elapsed = 0:0:07:09 / Tue Apr 16 17:01:40 2019
GPGPU-Sim uArch: cycles simulated: 832785  inst.: 9324830 (ipc= 7.7) sim_rate=21685 (inst/sec) elapsed = 0:0:07:10 / Tue Apr 16 17:01:41 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(54,0,0) tid=(451,0,0)
GPGPU-Sim uArch: cycles simulated: 834785  inst.: 9337951 (ipc= 7.7) sim_rate=21665 (inst/sec) elapsed = 0:0:07:11 / Tue Apr 16 17:01:42 2019
GPGPU-Sim uArch: cycles simulated: 836785  inst.: 9354431 (ipc= 7.7) sim_rate=21653 (inst/sec) elapsed = 0:0:07:12 / Tue Apr 16 17:01:43 2019
GPGPU-Sim uArch: cycles simulated: 839285  inst.: 9371900 (ipc= 7.7) sim_rate=21644 (inst/sec) elapsed = 0:0:07:13 / Tue Apr 16 17:01:44 2019
GPGPU-Sim uArch: cycles simulated: 841285  inst.: 9386650 (ipc= 7.7) sim_rate=21628 (inst/sec) elapsed = 0:0:07:14 / Tue Apr 16 17:01:45 2019
GPGPU-Sim uArch: cycles simulated: 843285  inst.: 9402394 (ipc= 7.7) sim_rate=21614 (inst/sec) elapsed = 0:0:07:15 / Tue Apr 16 17:01:46 2019
GPGPU-Sim uArch: cycles simulated: 845285  inst.: 9417040 (ipc= 7.7) sim_rate=21598 (inst/sec) elapsed = 0:0:07:16 / Tue Apr 16 17:01:47 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(19,0,0) tid=(427,0,0)
GPGPU-Sim uArch: cycles simulated: 847285  inst.: 9432311 (ipc= 7.7) sim_rate=21584 (inst/sec) elapsed = 0:0:07:17 / Tue Apr 16 17:01:48 2019
GPGPU-Sim uArch: cycles simulated: 849285  inst.: 9446295 (ipc= 7.7) sim_rate=21566 (inst/sec) elapsed = 0:0:07:18 / Tue Apr 16 17:01:49 2019
GPGPU-Sim uArch: cycles simulated: 851785  inst.: 9470181 (ipc= 7.7) sim_rate=21572 (inst/sec) elapsed = 0:0:07:19 / Tue Apr 16 17:01:50 2019
GPGPU-Sim uArch: cycles simulated: 853785  inst.: 9484524 (ipc= 7.7) sim_rate=21555 (inst/sec) elapsed = 0:0:07:20 / Tue Apr 16 17:01:51 2019
GPGPU-Sim uArch: cycles simulated: 855785  inst.: 9499281 (ipc= 7.7) sim_rate=21540 (inst/sec) elapsed = 0:0:07:21 / Tue Apr 16 17:01:52 2019
GPGPU-Sim uArch: cycles simulated: 857785  inst.: 9512507 (ipc= 7.7) sim_rate=21521 (inst/sec) elapsed = 0:0:07:22 / Tue Apr 16 17:01:53 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(29,0,0) tid=(357,0,0)
GPGPU-Sim uArch: cycles simulated: 860285  inst.: 9532709 (ipc= 7.7) sim_rate=21518 (inst/sec) elapsed = 0:0:07:23 / Tue Apr 16 17:01:54 2019
GPGPU-Sim uArch: cycles simulated: 862285  inst.: 9547899 (ipc= 7.7) sim_rate=21504 (inst/sec) elapsed = 0:0:07:24 / Tue Apr 16 17:01:55 2019
GPGPU-Sim uArch: cycles simulated: 864285  inst.: 9563901 (ipc= 7.7) sim_rate=21491 (inst/sec) elapsed = 0:0:07:25 / Tue Apr 16 17:01:56 2019
GPGPU-Sim uArch: cycles simulated: 866785  inst.: 9582858 (ipc= 7.7) sim_rate=21486 (inst/sec) elapsed = 0:0:07:26 / Tue Apr 16 17:01:57 2019
GPGPU-Sim uArch: cycles simulated: 868785  inst.: 9596334 (ipc= 7.7) sim_rate=21468 (inst/sec) elapsed = 0:0:07:27 / Tue Apr 16 17:01:58 2019
GPGPU-Sim uArch: cycles simulated: 871285  inst.: 9616052 (ipc= 7.7) sim_rate=21464 (inst/sec) elapsed = 0:0:07:28 / Tue Apr 16 17:01:59 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(49,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 873285  inst.: 9631159 (ipc= 7.7) sim_rate=21450 (inst/sec) elapsed = 0:0:07:29 / Tue Apr 16 17:02:00 2019
GPGPU-Sim uArch: cycles simulated: 875285  inst.: 9644994 (ipc= 7.7) sim_rate=21433 (inst/sec) elapsed = 0:0:07:30 / Tue Apr 16 17:02:01 2019
GPGPU-Sim uArch: cycles simulated: 877785  inst.: 9663086 (ipc= 7.7) sim_rate=21425 (inst/sec) elapsed = 0:0:07:31 / Tue Apr 16 17:02:02 2019
GPGPU-Sim uArch: cycles simulated: 879785  inst.: 9681304 (ipc= 7.7) sim_rate=21418 (inst/sec) elapsed = 0:0:07:32 / Tue Apr 16 17:02:03 2019
GPGPU-Sim uArch: cycles simulated: 882285  inst.: 9698591 (ipc= 7.7) sim_rate=21409 (inst/sec) elapsed = 0:0:07:33 / Tue Apr 16 17:02:04 2019
GPGPU-Sim uArch: cycles simulated: 884285  inst.: 9713968 (ipc= 7.7) sim_rate=21396 (inst/sec) elapsed = 0:0:07:34 / Tue Apr 16 17:02:05 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(35,0,0) tid=(493,0,0)
GPGPU-Sim uArch: cycles simulated: 886785  inst.: 9733314 (ipc= 7.7) sim_rate=21391 (inst/sec) elapsed = 0:0:07:35 / Tue Apr 16 17:02:06 2019
GPGPU-Sim uArch: cycles simulated: 889285  inst.: 9750513 (ipc= 7.7) sim_rate=21382 (inst/sec) elapsed = 0:0:07:36 / Tue Apr 16 17:02:07 2019
GPGPU-Sim uArch: cycles simulated: 891285  inst.: 9764232 (ipc= 7.7) sim_rate=21365 (inst/sec) elapsed = 0:0:07:37 / Tue Apr 16 17:02:08 2019
GPGPU-Sim uArch: cycles simulated: 893785  inst.: 9782992 (ipc= 7.7) sim_rate=21360 (inst/sec) elapsed = 0:0:07:38 / Tue Apr 16 17:02:09 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (568891,325785), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(568892,325785)
GPGPU-Sim uArch: cycles simulated: 895785  inst.: 9799322 (ipc= 7.7) sim_rate=21349 (inst/sec) elapsed = 0:0:07:39 / Tue Apr 16 17:02:10 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (571967,325785), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(571968,325785)
GPGPU-Sim uArch: cycles simulated: 897785  inst.: 9815901 (ipc= 7.7) sim_rate=21338 (inst/sec) elapsed = 0:0:07:40 / Tue Apr 16 17:02:11 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(32,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (573760,325785), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(573761,325785)
GPGPU-Sim uArch: cycles simulated: 899785  inst.: 9837047 (ipc= 7.7) sim_rate=21338 (inst/sec) elapsed = 0:0:07:41 / Tue Apr 16 17:02:12 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (574156,325785), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 901785  inst.: 9853045 (ipc= 7.7) sim_rate=21326 (inst/sec) elapsed = 0:0:07:42 / Tue Apr 16 17:02:13 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (576153,325785), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 903785  inst.: 9868352 (ipc= 7.7) sim_rate=21313 (inst/sec) elapsed = 0:0:07:43 / Tue Apr 16 17:02:14 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (578106,325785), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 905785  inst.: 9882609 (ipc= 7.7) sim_rate=21298 (inst/sec) elapsed = 0:0:07:44 / Tue Apr 16 17:02:15 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (581239,325785), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 907785  inst.: 9897314 (ipc= 7.7) sim_rate=21284 (inst/sec) elapsed = 0:0:07:45 / Tue Apr 16 17:02:16 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (583521,325785), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (583645,325785), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 909785  inst.: 9911357 (ipc= 7.7) sim_rate=21269 (inst/sec) elapsed = 0:0:07:46 / Tue Apr 16 17:02:17 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(31,0,0) tid=(369,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (584794,325785), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (585309,325785), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 912285  inst.: 9928506 (ipc= 7.7) sim_rate=21260 (inst/sec) elapsed = 0:0:07:47 / Tue Apr 16 17:02:18 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (587406,325785), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (587863,325785), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 914285  inst.: 9944810 (ipc= 7.7) sim_rate=21249 (inst/sec) elapsed = 0:0:07:48 / Tue Apr 16 17:02:19 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (588597,325785), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 916285  inst.: 9957643 (ipc= 7.7) sim_rate=21231 (inst/sec) elapsed = 0:0:07:49 / Tue Apr 16 17:02:20 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (592922,325785), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 918785  inst.: 9977616 (ipc= 7.7) sim_rate=21228 (inst/sec) elapsed = 0:0:07:50 / Tue Apr 16 17:02:21 2019
GPGPU-Sim uArch: cycles simulated: 920785  inst.: 9991500 (ipc= 7.7) sim_rate=21213 (inst/sec) elapsed = 0:0:07:51 / Tue Apr 16 17:02:22 2019
GPGPU-Sim uArch: cycles simulated: 923285  inst.: 10010947 (ipc= 7.7) sim_rate=21209 (inst/sec) elapsed = 0:0:07:52 / Tue Apr 16 17:02:23 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(35,0,0) tid=(504,0,0)
GPGPU-Sim uArch: cycles simulated: 925285  inst.: 10024535 (ipc= 7.7) sim_rate=21193 (inst/sec) elapsed = 0:0:07:53 / Tue Apr 16 17:02:24 2019
GPGPU-Sim uArch: cycles simulated: 927785  inst.: 10042359 (ipc= 7.7) sim_rate=21186 (inst/sec) elapsed = 0:0:07:54 / Tue Apr 16 17:02:25 2019
GPGPU-Sim uArch: cycles simulated: 929785  inst.: 10057760 (ipc= 7.7) sim_rate=21174 (inst/sec) elapsed = 0:0:07:55 / Tue Apr 16 17:02:26 2019
GPGPU-Sim uArch: cycles simulated: 932285  inst.: 10075629 (ipc= 7.7) sim_rate=21167 (inst/sec) elapsed = 0:0:07:56 / Tue Apr 16 17:02:27 2019
GPGPU-Sim uArch: cycles simulated: 934285  inst.: 10088666 (ipc= 7.7) sim_rate=21150 (inst/sec) elapsed = 0:0:07:57 / Tue Apr 16 17:02:28 2019
GPGPU-Sim uArch: cycles simulated: 936785  inst.: 10106379 (ipc= 7.7) sim_rate=21143 (inst/sec) elapsed = 0:0:07:58 / Tue Apr 16 17:02:29 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(33,0,0) tid=(314,0,0)
GPGPU-Sim uArch: cycles simulated: 939285  inst.: 10123364 (ipc= 7.7) sim_rate=21134 (inst/sec) elapsed = 0:0:07:59 / Tue Apr 16 17:02:30 2019
GPGPU-Sim uArch: cycles simulated: 941285  inst.: 10137529 (ipc= 7.7) sim_rate=21119 (inst/sec) elapsed = 0:0:08:00 / Tue Apr 16 17:02:31 2019
GPGPU-Sim uArch: cycles simulated: 943785  inst.: 10155401 (ipc= 7.7) sim_rate=21113 (inst/sec) elapsed = 0:0:08:01 / Tue Apr 16 17:02:32 2019
GPGPU-Sim uArch: cycles simulated: 946285  inst.: 10172430 (ipc= 7.7) sim_rate=21104 (inst/sec) elapsed = 0:0:08:02 / Tue Apr 16 17:02:33 2019
GPGPU-Sim uArch: cycles simulated: 948285  inst.: 10186199 (ipc= 7.7) sim_rate=21089 (inst/sec) elapsed = 0:0:08:03 / Tue Apr 16 17:02:34 2019
GPGPU-Sim uArch: cycles simulated: 950785  inst.: 10205850 (ipc= 7.7) sim_rate=21086 (inst/sec) elapsed = 0:0:08:04 / Tue Apr 16 17:02:35 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(58,0,0) tid=(290,0,0)
GPGPU-Sim uArch: cycles simulated: 953285  inst.: 10222225 (ipc= 7.7) sim_rate=21076 (inst/sec) elapsed = 0:0:08:05 / Tue Apr 16 17:02:36 2019
GPGPU-Sim uArch: cycles simulated: 955285  inst.: 10237477 (ipc= 7.7) sim_rate=21064 (inst/sec) elapsed = 0:0:08:06 / Tue Apr 16 17:02:37 2019
GPGPU-Sim uArch: cycles simulated: 957785  inst.: 10255080 (ipc= 7.7) sim_rate=21057 (inst/sec) elapsed = 0:0:08:07 / Tue Apr 16 17:02:38 2019
GPGPU-Sim uArch: cycles simulated: 960285  inst.: 10272967 (ipc= 7.7) sim_rate=21051 (inst/sec) elapsed = 0:0:08:08 / Tue Apr 16 17:02:39 2019
GPGPU-Sim uArch: cycles simulated: 962285  inst.: 10286966 (ipc= 7.7) sim_rate=21036 (inst/sec) elapsed = 0:0:08:09 / Tue Apr 16 17:02:40 2019
GPGPU-Sim uArch: cycles simulated: 964785  inst.: 10304078 (ipc= 7.7) sim_rate=21028 (inst/sec) elapsed = 0:0:08:10 / Tue Apr 16 17:02:41 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(61,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 967285  inst.: 10320983 (ipc= 7.7) sim_rate=21020 (inst/sec) elapsed = 0:0:08:11 / Tue Apr 16 17:02:42 2019
GPGPU-Sim uArch: cycles simulated: 969285  inst.: 10334624 (ipc= 7.7) sim_rate=21005 (inst/sec) elapsed = 0:0:08:12 / Tue Apr 16 17:02:43 2019
GPGPU-Sim uArch: cycles simulated: 971785  inst.: 10352503 (ipc= 7.7) sim_rate=20998 (inst/sec) elapsed = 0:0:08:13 / Tue Apr 16 17:02:44 2019
GPGPU-Sim uArch: cycles simulated: 974285  inst.: 10370403 (ipc= 7.7) sim_rate=20992 (inst/sec) elapsed = 0:0:08:14 / Tue Apr 16 17:02:45 2019
GPGPU-Sim uArch: cycles simulated: 976285  inst.: 10383242 (ipc= 7.7) sim_rate=20976 (inst/sec) elapsed = 0:0:08:15 / Tue Apr 16 17:02:46 2019
GPGPU-Sim uArch: cycles simulated: 978785  inst.: 10400615 (ipc= 7.6) sim_rate=20968 (inst/sec) elapsed = 0:0:08:16 / Tue Apr 16 17:02:47 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(53,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 981285  inst.: 10417246 (ipc= 7.6) sim_rate=20960 (inst/sec) elapsed = 0:0:08:17 / Tue Apr 16 17:02:48 2019
GPGPU-Sim uArch: cycles simulated: 983285  inst.: 10429724 (ipc= 7.6) sim_rate=20943 (inst/sec) elapsed = 0:0:08:18 / Tue Apr 16 17:02:49 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (659481,325785), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 985785  inst.: 10447158 (ipc= 7.6) sim_rate=20936 (inst/sec) elapsed = 0:0:08:19 / Tue Apr 16 17:02:50 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (661417,325785), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 987785  inst.: 10461292 (ipc= 7.6) sim_rate=20922 (inst/sec) elapsed = 0:0:08:20 / Tue Apr 16 17:02:51 2019
GPGPU-Sim uArch: cycles simulated: 990285  inst.: 10477032 (ipc= 7.6) sim_rate=20912 (inst/sec) elapsed = 0:0:08:21 / Tue Apr 16 17:02:52 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (666922,325785), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 992785  inst.: 10494888 (ipc= 7.6) sim_rate=20906 (inst/sec) elapsed = 0:0:08:22 / Tue Apr 16 17:02:53 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (667113,325785), 1 CTAs running
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(61,0,0) tid=(259,0,0)
GPGPU-Sim uArch: cycles simulated: 994785  inst.: 10508733 (ipc= 7.6) sim_rate=20892 (inst/sec) elapsed = 0:0:08:23 / Tue Apr 16 17:02:54 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (669565,325785), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (669973,325785), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (670680,325785), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 997285  inst.: 10527483 (ipc= 7.6) sim_rate=20887 (inst/sec) elapsed = 0:0:08:24 / Tue Apr 16 17:02:55 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (672011,325785), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 999785  inst.: 10544533 (ipc= 7.6) sim_rate=20880 (inst/sec) elapsed = 0:0:08:25 / Tue Apr 16 17:02:56 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (674115,325785), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1002285  inst.: 10562451 (ipc= 7.6) sim_rate=20874 (inst/sec) elapsed = 0:0:08:26 / Tue Apr 16 17:02:57 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (676657,325785), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (676768,325785), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1004785  inst.: 10579699 (ipc= 7.6) sim_rate=20867 (inst/sec) elapsed = 0:0:08:27 / Tue Apr 16 17:02:58 2019
GPGPU-Sim uArch: cycles simulated: 1007785  inst.: 10601257 (ipc= 7.6) sim_rate=20868 (inst/sec) elapsed = 0:0:08:28 / Tue Apr 16 17:02:59 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(48,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (683450,325785), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1010285  inst.: 10617253 (ipc= 7.6) sim_rate=20859 (inst/sec) elapsed = 0:0:08:29 / Tue Apr 16 17:03:00 2019
GPGPU-Sim uArch: cycles simulated: 1012785  inst.: 10634985 (ipc= 7.6) sim_rate=20852 (inst/sec) elapsed = 0:0:08:30 / Tue Apr 16 17:03:01 2019
GPGPU-Sim uArch: cycles simulated: 1015285  inst.: 10653154 (ipc= 7.6) sim_rate=20847 (inst/sec) elapsed = 0:0:08:31 / Tue Apr 16 17:03:02 2019
GPGPU-Sim uArch: cycles simulated: 1018285  inst.: 10673170 (ipc= 7.6) sim_rate=20846 (inst/sec) elapsed = 0:0:08:32 / Tue Apr 16 17:03:03 2019
GPGPU-Sim uArch: cycles simulated: 1020785  inst.: 10688986 (ipc= 7.6) sim_rate=20836 (inst/sec) elapsed = 0:0:08:33 / Tue Apr 16 17:03:04 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(58,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 1023285  inst.: 10705902 (ipc= 7.6) sim_rate=20828 (inst/sec) elapsed = 0:0:08:34 / Tue Apr 16 17:03:05 2019
GPGPU-Sim uArch: cycles simulated: 1025785  inst.: 10724069 (ipc= 7.6) sim_rate=20823 (inst/sec) elapsed = 0:0:08:35 / Tue Apr 16 17:03:06 2019
GPGPU-Sim uArch: cycles simulated: 1028785  inst.: 10744552 (ipc= 7.6) sim_rate=20822 (inst/sec) elapsed = 0:0:08:36 / Tue Apr 16 17:03:07 2019
GPGPU-Sim uArch: cycles simulated: 1031285  inst.: 10763666 (ipc= 7.6) sim_rate=20819 (inst/sec) elapsed = 0:0:08:37 / Tue Apr 16 17:03:08 2019
GPGPU-Sim uArch: cycles simulated: 1034285  inst.: 10783439 (ipc= 7.6) sim_rate=20817 (inst/sec) elapsed = 0:0:08:38 / Tue Apr 16 17:03:09 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(61,0,0) tid=(454,0,0)
GPGPU-Sim uArch: cycles simulated: 1036785  inst.: 10802899 (ipc= 7.6) sim_rate=20814 (inst/sec) elapsed = 0:0:08:39 / Tue Apr 16 17:03:10 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (712529,325785), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (713689,325785), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1039785  inst.: 10822991 (ipc= 7.6) sim_rate=20813 (inst/sec) elapsed = 0:0:08:40 / Tue Apr 16 17:03:11 2019
GPGPU-Sim uArch: cycles simulated: 1042785  inst.: 10841912 (ipc= 7.6) sim_rate=20809 (inst/sec) elapsed = 0:0:08:41 / Tue Apr 16 17:03:12 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (717382,325785), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (717605,325785), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (717808,325785), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (717875,325785), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1046285  inst.: 10859767 (ipc= 7.6) sim_rate=20804 (inst/sec) elapsed = 0:0:08:42 / Tue Apr 16 17:03:13 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (721437,325785), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (721786,325785), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (722092,325785), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (722249,325785), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (723612,325785), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (723872,325785), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1051285  inst.: 10874714 (ipc= 7.5) sim_rate=20792 (inst/sec) elapsed = 0:0:08:43 / Tue Apr 16 17:03:14 2019
GPGPU-Sim uArch: cycles simulated: 1057785  inst.: 10888836 (ipc= 7.5) sim_rate=20780 (inst/sec) elapsed = 0:0:08:44 / Tue Apr 16 17:03:15 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (734573,325785), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(60,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 1064285  inst.: 10901083 (ipc= 7.4) sim_rate=20763 (inst/sec) elapsed = 0:0:08:45 / Tue Apr 16 17:03:16 2019
GPGPU-Sim uArch: cycles simulated: 1071285  inst.: 10912770 (ipc= 7.4) sim_rate=20746 (inst/sec) elapsed = 0:0:08:46 / Tue Apr 16 17:03:17 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (746971,325785), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (751590,325785), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1078285  inst.: 10924315 (ipc= 7.3) sim_rate=20729 (inst/sec) elapsed = 0:0:08:47 / Tue Apr 16 17:03:18 2019
GPGPU-Sim uArch: cycles simulated: 1085785  inst.: 10936862 (ipc= 7.3) sim_rate=20713 (inst/sec) elapsed = 0:0:08:48 / Tue Apr 16 17:03:19 2019
GPGPU-Sim uArch: cycles simulated: 1093285  inst.: 10950363 (ipc= 7.2) sim_rate=20700 (inst/sec) elapsed = 0:0:08:49 / Tue Apr 16 17:03:20 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (774835,325785), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1100785  inst.: 10962758 (ipc= 7.2) sim_rate=20684 (inst/sec) elapsed = 0:0:08:50 / Tue Apr 16 17:03:21 2019
GPGPU-Sim uArch: cycles simulated: 1108285  inst.: 10975345 (ipc= 7.1) sim_rate=20669 (inst/sec) elapsed = 0:0:08:51 / Tue Apr 16 17:03:22 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (783658,325785), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1117285  inst.: 10986336 (ipc= 7.1) sim_rate=20651 (inst/sec) elapsed = 0:0:08:52 / Tue Apr 16 17:03:23 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(60,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 1126785  inst.: 10997421 (ipc= 7.0) sim_rate=20633 (inst/sec) elapsed = 0:0:08:53 / Tue Apr 16 17:03:24 2019
GPGPU-Sim uArch: cycles simulated: 1135785  inst.: 11006712 (ipc= 6.9) sim_rate=20611 (inst/sec) elapsed = 0:0:08:54 / Tue Apr 16 17:03:25 2019
GPGPU-Sim uArch: cycles simulated: 1145285  inst.: 11017233 (ipc= 6.8) sim_rate=20592 (inst/sec) elapsed = 0:0:08:55 / Tue Apr 16 17:03:26 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (824293,325785), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1154785  inst.: 11027155 (ipc= 6.8) sim_rate=20573 (inst/sec) elapsed = 0:0:08:56 / Tue Apr 16 17:03:27 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (829074,325785), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1164285  inst.: 11037781 (ipc= 6.7) sim_rate=20554 (inst/sec) elapsed = 0:0:08:57 / Tue Apr 16 17:03:28 2019
GPGPU-Sim uArch: cycles simulated: 1173785  inst.: 11047761 (ipc= 6.7) sim_rate=20534 (inst/sec) elapsed = 0:0:08:58 / Tue Apr 16 17:03:29 2019
GPGPU-Sim uArch: cycles simulated: 1183785  inst.: 11058110 (ipc= 6.6) sim_rate=20515 (inst/sec) elapsed = 0:0:08:59 / Tue Apr 16 17:03:30 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (864470,325785), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (866640,325785), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 9.

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 866641
gpu_sim_insn = 5660327
gpu_ipc =       6.5313
gpu_tot_sim_cycle = 1192426
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =       9.2800
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 27683
gpu_stall_icnt2sh    = 3992233
gpu_total_sim_rate=20454

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 618301
	L1I_total_cache_misses = 1986
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9314
L1D_cache:
	L1D_cache_core[0]: Access = 75401, Miss = 65552, Miss_rate = 0.869, Pending_hits = 3614, Reservation_fails = 901103
	L1D_cache_core[1]: Access = 70874, Miss = 61550, Miss_rate = 0.868, Pending_hits = 3428, Reservation_fails = 865264
	L1D_cache_core[2]: Access = 74581, Miss = 64867, Miss_rate = 0.870, Pending_hits = 3693, Reservation_fails = 893160
	L1D_cache_core[3]: Access = 71559, Miss = 62153, Miss_rate = 0.869, Pending_hits = 3589, Reservation_fails = 868013
	L1D_cache_core[4]: Access = 72479, Miss = 62840, Miss_rate = 0.867, Pending_hits = 3604, Reservation_fails = 877937
	L1D_cache_core[5]: Access = 77918, Miss = 67392, Miss_rate = 0.865, Pending_hits = 3802, Reservation_fails = 934474
	L1D_cache_core[6]: Access = 74190, Miss = 64329, Miss_rate = 0.867, Pending_hits = 3699, Reservation_fails = 885310
	L1D_cache_core[7]: Access = 78278, Miss = 67789, Miss_rate = 0.866, Pending_hits = 3815, Reservation_fails = 928522
	L1D_cache_core[8]: Access = 72153, Miss = 62560, Miss_rate = 0.867, Pending_hits = 3528, Reservation_fails = 871253
	L1D_cache_core[9]: Access = 84914, Miss = 74222, Miss_rate = 0.874, Pending_hits = 3883, Reservation_fails = 1005791
	L1D_cache_core[10]: Access = 72073, Miss = 62739, Miss_rate = 0.870, Pending_hits = 3505, Reservation_fails = 874100
	L1D_cache_core[11]: Access = 73211, Miss = 63392, Miss_rate = 0.866, Pending_hits = 3627, Reservation_fails = 880461
	L1D_cache_core[12]: Access = 73068, Miss = 63350, Miss_rate = 0.867, Pending_hits = 3598, Reservation_fails = 869809
	L1D_cache_core[13]: Access = 90221, Miss = 78156, Miss_rate = 0.866, Pending_hits = 4329, Reservation_fails = 1040690
	L1D_cache_core[14]: Access = 72721, Miss = 62974, Miss_rate = 0.866, Pending_hits = 3538, Reservation_fails = 876248
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 983865
	L1D_total_cache_miss_rate = 0.8679
	L1D_total_cache_pending_hits = 55252
	L1D_total_cache_reservation_fails = 13572135
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0047
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 92630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 755357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10362074
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102739
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 228508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3210061
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 616315
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1986
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2068, 2042, 2068, 2530, 2083, 2027, 2552, 2530, 2094, 2137, 2543, 2552, 2034, 2846, 2038, 2094, 1120, 1081, 1105, 1135, 1135, 1066, 1107, 1565, 1513, 1528, 1066, 1107, 1122, 1593, 1524, 1105, 1090, 1524, 1051, 1092, 1064, 1092, 1077, 1077, 1047, 1507, 1511, 1036, 1092, 1077, 1092, 1051, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 14430986
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 755357
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14427575
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23678987	W0_Idle:3878953	W0_Scoreboard:1738883	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6042856 {8:755357,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102728552 {136:755357,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 169 
maxdqlatency = 0 
maxmflatency = 693 
averagemflatency = 199 
max_icnt2mem_latency = 498 
max_icnt2sh_latency = 1192425 
mrq_lat_table:39777 	2533 	599 	2786 	9096 	449 	85 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	857736 	127881 	233 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	496002 	388267 	92655 	2127 	5031 	1858 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	108647 	308556 	288255 	49517 	397 	0 	0 	1 	6 	22 	414 	5010 	11634 	29393 	57690 	43139 	78783 	4386 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2356 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        15        19        27        32        32        29        24        46        23        22        32        18        23        20        15 
dram[1]:        18        17        38        32        31        31        28        32        46        31        29        27        21        24        21        16 
dram[2]:        12        16        26        15        31        29        26        23        38        52        38        31        20        16        23        15 
dram[3]:        16        16        41        50        34        29        24        20        44        53        46        41        21        24        18        15 
dram[4]:        22        17        21        23        33        28        26        25        24        54        47        50        20        14        19        15 
dram[5]:        17        18        31        29        33        28        30        29        42        35        18        52        22        22        15        14 
maximum service time to same row:
dram[0]:     90145     86697     84867     67690     25997     40191     39272     30386     53638     29759     32265     38083     58179     63350     55469     60259 
dram[1]:     95969     93207     83866     32229     40711     72858     74129     27295     52731    124047     48032     35034     42322    119939     83676     50048 
dram[2]:     97778    106208     39655     39225     30043     41603     74694     30831     24321     51034     27018     34322     43672     49026     67995     31586 
dram[3]:     49175     98984     67688     85063     27185     42747     35969     49157     47547     33212     32515     52210     53403     46691     67267     76828 
dram[4]:     86662     98981     50222     64516     37517     50628     26110     65988     42200     30992     32888     53579     60494     44953     36590     49597 
dram[5]:     85132     83549     75681     85053     53007     64748     39681     43149     42114     31524     38622     33245     63546     45516     76999     49761 
average row accesses per activate:
dram[0]:  2.424528  2.447059  2.078740  2.016737  2.219048  2.307692  2.460938  2.308642  2.268657  2.334328  2.369146  2.264984  2.323276  2.456989  2.784314  2.293413 
dram[1]:  2.301020  2.800000  2.188524  2.062222  2.303150  2.202020  2.110368  2.135714  2.339572  2.472868  2.298734  2.188830  2.051502  2.333333  2.593939  2.218085 
dram[2]:  2.252809  2.417526  2.080972  2.030651  2.291139  2.279835  2.342412  2.144737  2.190476  2.218997  2.252011  2.354167  2.265306  2.439614  2.832117  2.326316 
dram[3]:  2.821429  2.373684  2.317460  2.343891  2.278846  2.266160  2.139785  2.349398  2.353535  2.294906  2.215517  2.306818  2.198020  2.352941  2.341317  2.559748 
dram[4]:  2.549223  2.389535  2.000000  2.169492  2.262774  2.177273  2.227723  2.294118  2.238693  2.163102  2.370270  2.593750  2.497778  2.140777  2.519126  2.527950 
dram[5]:  2.542857  2.283019  2.136187  2.368715  2.550218  2.131687  2.398551  2.138577  2.607362  2.305810  2.181141  2.287834  2.161157  2.472393  2.580838  2.277108 
average row locality = 55337/24066 = 2.299385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       514       416       475       422       564       436       530       474       701       567       627       527       500       432       426       383 
dram[1]:       451       308       471       410       477       369       535       509       650       479       660       606       452       374       428       417 
dram[2]:       401       469       458       483       441       481       510       543       582       648       614       665       412       491       388       442 
dram[3]:       316       451       375       434       412       487       510       489       518       655       573       596       423       474       391       407 
dram[4]:       492       411       489       444       502       426       570       484       685       592       650       594       524       427       461       407 
dram[5]:       445       363       490       357       475       446       543       479       627       561       657       560       484       391       431       378 
total reads: 46974
bank skew: 701/308 = 2.28
chip skew: 8158/7511 = 1.09
number of total write accesses:
dram[0]:         0         0        53        60       135        74       100        87       211       215       233       191        39        25         0         0 
dram[1]:         0         0        63        54       108        67        96        89       225       159       248       217        26        25         0         0 
dram[2]:         0         0        56        47       102        73        92       109       200       193       226       239        32        14         0         0 
dram[3]:         0         0        63        84        62       109        87        96       181       201       198       216        21         6         0         0 
dram[4]:         0         0        55        68       118        53       105       101       206       217       227       236        38        14         0         0 
dram[5]:         0         0        59        67       109        72       119        92       223       193       222       211        39        12         0         0 
total reads: 8363
min_bank_accesses = 0!
chip skew: 1438/1324 = 1.09
average mf latency per bank:
dram[0]:       1507      1792      1520      1592      5241      7185      9265     10308      1882      2067      1896      2266      1757      1989      1875      2005
dram[1]:       1660      2417      1441      1693      6094      9407      9345      9875      1912      2549      1807      1999      1903      2253      1831      1874
dram[2]:       1804      1617      1528      1505      6741      7488      9685      9086      2166      2011      1940      1806      2014      3175      2007      1818
dram[3]:       2258      1654      1746      1474      7687      6995      9703     10152      2346      1995      2128      1977      2038      1842      2008      1880
dram[4]:       1550      1785      1490      1563      5945      8851      8666     10228      1902      2083      1887      1977      1685      1953      1764      2002
dram[5]:       1708      2114      1424      1787      6428      8215      8937     10392      2012      2300      1940      2219      1764      2188      1822      2031
maximum mf latency per bank:
dram[0]:        485       490       468       457       485       480       565       595       553       461       489       473       456       481       502       503
dram[1]:        470       486       543       506       565       541       541       586       435       464       471       467       445       437       526       460
dram[2]:        484       477       493       549       625       628       571       574       523       508       568       488       439       625       489       477
dram[3]:        458       452       589       553       572       610       441       452       482       474       511       453       428       474       478       460
dram[4]:        446       540       693       531       526       477       475       579       476       474       499       519       463       465       470       552
dram[5]:        450       464       459       484       472       456       496       469       529       507       477       462       456       446       513       528

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1573995 n_nop=1547889 n_act=4065 n_pre=4049 n_req=9417 n_rd=15988 n_write=2004 bw_util=0.02286
n_activity=206860 dram_eff=0.174
bk0: 1028a 1566291i bk1: 832a 1567870i bk2: 950a 1564969i bk3: 844a 1565403i bk4: 1128a 1562024i bk5: 872a 1565267i bk6: 1060a 1563840i bk7: 948a 1564411i bk8: 1402a 1558193i bk9: 1134a 1560177i bk10: 1254a 1558984i bk11: 1054a 1561002i bk12: 1000a 1564771i bk13: 864a 1566668i bk14: 852a 1567940i bk15: 766a 1567921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0360033
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1573995 n_nop=1548959 n_act=3966 n_pre=3950 n_req=8973 n_rd=15192 n_write=1928 bw_util=0.02175
n_activity=202743 dram_eff=0.1689
bk0: 902a 1566947i bk1: 616a 1569809i bk2: 942a 1565196i bk3: 820a 1565978i bk4: 954a 1564471i bk5: 738a 1566739i bk6: 1070a 1563058i bk7: 1018a 1563580i bk8: 1300a 1558945i bk9: 958a 1563297i bk10: 1320a 1558146i bk11: 1212a 1558856i bk12: 904a 1565039i bk13: 748a 1567086i bk14: 856a 1567577i bk15: 834a 1567199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0317599
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1573995 n_nop=1547724 n_act=4144 n_pre=4128 n_req=9411 n_rd=16056 n_write=1943 bw_util=0.02287
n_activity=209854 dram_eff=0.1715
bk0: 802a 1567798i bk1: 938a 1567025i bk2: 916a 1565323i bk3: 966a 1564830i bk4: 882a 1565123i bk5: 962a 1564745i bk6: 1020a 1563830i bk7: 1086a 1562461i bk8: 1164a 1560349i bk9: 1296a 1559160i bk10: 1228a 1558801i bk11: 1330a 1557894i bk12: 824a 1566134i bk13: 982a 1565838i bk14: 776a 1568386i bk15: 884a 1567075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0363889
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1573995 n_nop=1549492 n_act=3813 n_pre=3797 n_req=8835 n_rd=15022 n_write=1871 bw_util=0.02147
n_activity=197393 dram_eff=0.1712
bk0: 632a 1569768i bk1: 902a 1567228i bk2: 750a 1567051i bk3: 868a 1565555i bk4: 824a 1566256i bk5: 974a 1563966i bk6: 1020a 1563768i bk7: 978a 1564355i bk8: 1036a 1562156i bk9: 1310a 1559384i bk10: 1146a 1560168i bk11: 1192a 1559645i bk12: 846a 1566083i bk13: 948a 1566009i bk14: 782a 1567678i bk15: 814a 1567931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0328375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1573995 n_nop=1547331 n_act=4162 n_pre=4146 n_req=9596 n_rd=16316 n_write=2040 bw_util=0.02332
n_activity=211466 dram_eff=0.1736
bk0: 984a 1566896i bk1: 822a 1567876i bk2: 978a 1564396i bk3: 888a 1565237i bk4: 1004a 1563299i bk5: 852a 1565669i bk6: 1140a 1562502i bk7: 968a 1563841i bk8: 1370a 1558446i bk9: 1184a 1559294i bk10: 1300a 1558602i bk11: 1188a 1560202i bk12: 1048a 1564974i bk13: 854a 1566260i bk14: 922a 1566834i bk15: 814a 1567875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0381647
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1573995 n_nop=1548823 n_act=3916 n_pre=3900 n_req=9105 n_rd=15374 n_write=1982 bw_util=0.02205
n_activity=203879 dram_eff=0.1703
bk0: 890a 1567558i bk1: 726a 1568466i bk2: 980a 1564627i bk3: 714a 1567187i bk4: 950a 1565008i bk5: 892a 1565117i bk6: 1086a 1563332i bk7: 958a 1564079i bk8: 1254a 1560599i bk9: 1122a 1561130i bk10: 1314a 1557941i bk11: 1120a 1560139i bk12: 968a 1564550i bk13: 782a 1567398i bk14: 862a 1567421i bk15: 756a 1567947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0329747

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81031, Miss = 4337, Miss_rate = 0.054, Pending_hits = 26, Reservation_fails = 227
L2_cache_bank[1]: Access = 80670, Miss = 3657, Miss_rate = 0.045, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[2]: Access = 80741, Miss = 4124, Miss_rate = 0.051, Pending_hits = 24, Reservation_fails = 111
L2_cache_bank[3]: Access = 83026, Miss = 3472, Miss_rate = 0.042, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[4]: Access = 81035, Miss = 3806, Miss_rate = 0.047, Pending_hits = 26, Reservation_fails = 179
L2_cache_bank[5]: Access = 84869, Miss = 4222, Miss_rate = 0.050, Pending_hits = 15, Reservation_fails = 89
L2_cache_bank[6]: Access = 80993, Miss = 3518, Miss_rate = 0.043, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[7]: Access = 83135, Miss = 3993, Miss_rate = 0.048, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[8]: Access = 81321, Miss = 4373, Miss_rate = 0.054, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[9]: Access = 83483, Miss = 3785, Miss_rate = 0.045, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[10]: Access = 81883, Miss = 4152, Miss_rate = 0.051, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 83753, Miss = 3535, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 0
L2_total_cache_accesses = 985940
L2_total_cache_misses = 46974
L2_total_cache_miss_rate = 0.0476
L2_total_cache_pending_hits = 274
L2_total_cache_reservation_fails = 606
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 713093
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225516
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4722
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 89
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 400
L2_cache_data_port_util = 0.216
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=4007758
icnt_total_pkts_simt_to_mem=1216680
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.2687
	minimum = 6
	maximum = 182
Network latency average = 18.1377
	minimum = 6
	maximum = 164
Slowest packet = 556648
Flit latency average = 17.1326
	minimum = 6
	maximum = 160
Slowest flit = 1983646
Fragmentation average = 4.14673e-06
	minimum = 0
	maximum = 6
Injected packet rate average = 0.0618361
	minimum = 0.0529862 (at node 3)
	maximum = 0.0715302 (at node 26)
Accepted packet rate average = 0.0618361
	minimum = 0.0529862 (at node 3)
	maximum = 0.0715302 (at node 26)
Injected flit rate average = 0.171137
	minimum = 0.0612653 (at node 3)
	maximum = 0.314611 (at node 26)
Accepted flit rate average= 0.171137
	minimum = 0.0785677 (at node 17)
	maximum = 0.293847 (at node 13)
Injected packet length average = 2.76759
Accepted packet length average = 2.76759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.1878 (9 samples)
	minimum = 6 (9 samples)
	maximum = 148.778 (9 samples)
Network latency average = 16.5827 (9 samples)
	minimum = 6 (9 samples)
	maximum = 109.889 (9 samples)
Flit latency average = 16.9477 (9 samples)
	minimum = 6 (9 samples)
	maximum = 107.444 (9 samples)
Fragmentation average = 4.60748e-07 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.666667 (9 samples)
Injected packet rate average = 0.0444977 (9 samples)
	minimum = 0.0307191 (9 samples)
	maximum = 0.116414 (9 samples)
Accepted packet rate average = 0.0444977 (9 samples)
	minimum = 0.0307191 (9 samples)
	maximum = 0.116414 (9 samples)
Injected flit rate average = 0.0927384 (9 samples)
	minimum = 0.0473412 (9 samples)
	maximum = 0.206269 (9 samples)
Accepted flit rate average = 0.0927384 (9 samples)
	minimum = 0.0508367 (9 samples)
	maximum = 0.267404 (9 samples)
Injected packet size average = 2.08412 (9 samples)
Accepted packet size average = 2.08412 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 1 sec (541 sec)
gpgpu_simulation_rate = 20454 (inst/sec)
gpgpu_simulation_rate = 2204 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1192426)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1192426)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1192426)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1192426)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1192426)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1192426)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1192426)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1192426)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1192426)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1192426)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1192426)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1192426)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1192426)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1192426)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1192426)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1192426)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1192426)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1192426)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1192426)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1192426)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1192426)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1192426)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1192426)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1192426)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1192426)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1192426)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1192426)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1192426)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1192426)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1192426)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1192426)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1192426)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1192426)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1192426)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1192426)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1192426)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1192426)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1192426)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1192426)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1192426)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1192426)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1192426)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1192426)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1192426)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1192426)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(37,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(23,0,0) tid=(332,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(30,0,0) tid=(300,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(33,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 1192926  inst.: 11371134 (ipc=610.8) sim_rate=20979 (inst/sec) elapsed = 0:0:09:02 / Tue Apr 16 17:03:33 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1806,1192426), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1807,1192426)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1834,1192426), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1835,1192426)
GPGPU-Sim uArch: cycles simulated: 1194426  inst.: 11415731 (ipc=175.0) sim_rate=21023 (inst/sec) elapsed = 0:0:09:03 / Tue Apr 16 17:03:34 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2007,1192426), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2008,1192426)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2035,1192426), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2036,1192426)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2055,1192426), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2056,1192426)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2118,1192426), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2119,1192426)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2154,1192426), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2155,1192426)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2175,1192426), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2176,1192426)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2419,1192426), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2420,1192426)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2437,1192426), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2438,1192426)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2453,1192426), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2454,1192426)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2470,1192426), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2471,1192426)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2494,1192426), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2495,1192426)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(26,0,0) tid=(444,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2509,1192426), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2510,1192426)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2527,1192426), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2528,1192426)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2533,1192426), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2534,1192426)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2563,1192426), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2564,1192426)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2647,1192426), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2648,1192426)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2671,1192426), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2740,1192426), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2807,1192426), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2812,1192426), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2819,1192426), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2828,1192426), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2909,1192426), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2966,1192426), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2992,1192426), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3025,1192426), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3047,1192426), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3069,1192426), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3141,1192426), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3264,1192426), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3318,1192426), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3321,1192426), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3381,1192426), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3390,1192426), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3431,1192426), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3457,1192426), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1195926  inst.: 11544923 (ipc=136.9) sim_rate=21222 (inst/sec) elapsed = 0:0:09:04 / Tue Apr 16 17:03:35 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3585,1192426), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3676,1192426), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3769,1192426), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3793,1192426), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(59,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3820,1192426), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3826,1192426), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3928,1192426), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4018,1192426), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4054,1192426), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4153,1192426), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4159,1192426), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4171,1192426), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4177,1192426), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4189,1192426), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4211,1192426), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4222,1192426), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4224,1192426), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4241,1192426), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4262,1192426), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4262,1192426), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4321,1192426), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4452,1192426), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4473,1192426), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4490,1192426), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4558,1192426), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 3.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4559
gpu_sim_insn = 507084
gpu_ipc =     111.2270
gpu_tot_sim_cycle = 1196985
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =       9.6683
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 27847
gpu_stall_icnt2sh    = 3992517
gpu_total_sim_rate=21273

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 632311
	L1I_total_cache_misses = 1986
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9314
L1D_cache:
	L1D_cache_core[0]: Access = 75801, Miss = 65869, Miss_rate = 0.869, Pending_hits = 3672, Reservation_fails = 903630
	L1D_cache_core[1]: Access = 71194, Miss = 61804, Miss_rate = 0.868, Pending_hits = 3472, Reservation_fails = 867796
	L1D_cache_core[2]: Access = 74901, Miss = 65121, Miss_rate = 0.869, Pending_hits = 3737, Reservation_fails = 896255
	L1D_cache_core[3]: Access = 71959, Miss = 62472, Miss_rate = 0.868, Pending_hits = 3643, Reservation_fails = 871025
	L1D_cache_core[4]: Access = 72799, Miss = 63094, Miss_rate = 0.867, Pending_hits = 3648, Reservation_fails = 880821
	L1D_cache_core[5]: Access = 78150, Miss = 67575, Miss_rate = 0.865, Pending_hits = 3838, Reservation_fails = 936890
	L1D_cache_core[6]: Access = 74586, Miss = 64643, Miss_rate = 0.867, Pending_hits = 3755, Reservation_fails = 888220
	L1D_cache_core[7]: Access = 78594, Miss = 68037, Miss_rate = 0.866, Pending_hits = 3859, Reservation_fails = 930943
	L1D_cache_core[8]: Access = 72473, Miss = 62816, Miss_rate = 0.867, Pending_hits = 3572, Reservation_fails = 874238
	L1D_cache_core[9]: Access = 85310, Miss = 74537, Miss_rate = 0.874, Pending_hits = 3937, Reservation_fails = 1008538
	L1D_cache_core[10]: Access = 72389, Miss = 62989, Miss_rate = 0.870, Pending_hits = 3547, Reservation_fails = 876448
	L1D_cache_core[11]: Access = 73451, Miss = 63583, Miss_rate = 0.866, Pending_hits = 3663, Reservation_fails = 883155
	L1D_cache_core[12]: Access = 73468, Miss = 63670, Miss_rate = 0.867, Pending_hits = 3654, Reservation_fails = 872462
	L1D_cache_core[13]: Access = 90541, Miss = 78410, Miss_rate = 0.866, Pending_hits = 4370, Reservation_fails = 1043770
	L1D_cache_core[14]: Access = 73001, Miss = 63195, Miss_rate = 0.866, Pending_hits = 3577, Reservation_fails = 879109
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 987815
	L1D_total_cache_miss_rate = 0.8676
	L1D_total_cache_pending_hits = 55944
	L1D_total_cache_reservation_fails = 13613300
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 92649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55863
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 755651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10364790
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107729
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 81
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3248510
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 630325
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1986
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2124, 2098, 2124, 2586, 2139, 2083, 2608, 2586, 2150, 2193, 2599, 2608, 2090, 2902, 2094, 2150, 1176, 1137, 1161, 1191, 1191, 1122, 1163, 1621, 1569, 1584, 1122, 1163, 1178, 1649, 1580, 1161, 1118, 1552, 1079, 1120, 1092, 1120, 1105, 1105, 1075, 1535, 1539, 1064, 1120, 1105, 1120, 1079, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 14472151
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 755651
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14468740
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23747866	W0_Idle:3897094	W0_Scoreboard:1749501	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6045208 {8:755651,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102768536 {136:755651,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 169 
maxdqlatency = 0 
maxmflatency = 716 
averagemflatency = 199 
max_icnt2mem_latency = 586 
max_icnt2sh_latency = 1196984 
mrq_lat_table:40081 	2545 	627 	2854 	9151 	521 	129 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	858538 	131178 	404 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	496350 	388448 	92784 	2476 	7206 	2932 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	108774 	308722 	288256 	49517 	397 	0 	0 	1 	6 	22 	414 	5010 	11634 	29393 	57690 	43139 	78783 	8362 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2359 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        15        19        27        32        32        29        24        46        23        22        32        18        23        20        15 
dram[1]:        18        17        38        32        31        31        28        32        46        31        29        27        21        24        21        16 
dram[2]:        12        16        26        15        31        29        26        23        38        52        38        31        20        16        23        15 
dram[3]:        16        16        41        50        34        29        24        20        44        53        46        41        21        24        18        15 
dram[4]:        22        17        21        23        33        28        26        25        24        54        47        50        20        14        19        15 
dram[5]:        17        18        31        29        33        28        30        29        42        35        18        52        22        22        15        14 
maximum service time to same row:
dram[0]:     90145     86697     84867     67690     25997     40191     39272     30386     53638     29759     32265     38083     58179     63350     55469     60259 
dram[1]:     95969     93207     83866     32229     40711     72858     74129     27295     52731    124047     48032     35034     42322    119939     83676     50048 
dram[2]:     97778    106208     39655     39225     30043     41603     74694     30831     24321     51034     27018     34322     43672     49026     67995     31586 
dram[3]:     49175     98984     67688     85063     27185     42747     35969     49157     47547     33212     32515     52210     53403     46691     67267     76828 
dram[4]:     86662     98981     50222     64516     37517     50628     26110     65988     42200     30992     32888     53579     60494     44953     36590     49597 
dram[5]:     85132     83549     75681     85053     53007     64748     39681     43149     42114     31524     38622     33245     63546     45516     76999     49761 
average row accesses per activate:
dram[0]:  2.424528  2.447059  2.232283  2.150628  2.244444  2.319820  2.460938  2.308642  2.268657  2.334328  2.369146  2.264984  2.323276  2.456989  2.784314  2.293413 
dram[1]:  2.301020  2.800000  2.381148  2.240000  2.346457  2.256281  2.110368  2.135714  2.339572  2.472868  2.298734  2.191489  2.051502  2.333333  2.593939  2.218085 
dram[2]:  2.252809  2.417526  2.251012  2.130268  2.312236  2.308642  2.337209  2.144737  2.190476  2.218997  2.252011  2.354167  2.265306  2.451923  2.832117  2.326316 
dram[3]:  2.821429  2.373684  2.536842  2.574661  2.296651  2.299242  2.139785  2.349398  2.353535  2.294906  2.215517  2.309659  2.198020  2.352941  2.341317  2.559748 
dram[4]:  2.549223  2.389535  2.106618  2.330508  2.270073  2.186364  2.227723  2.294118  2.238693  2.163102  2.370270  2.591900  2.497778  2.140777  2.519126  2.527950 
dram[5]:  2.542857  2.283019  2.303502  2.670391  2.565217  2.172839  2.398551  2.138577  2.613497  2.305810  2.181141  2.287834  2.161157  2.472393  2.580838  2.277108 
average row locality = 55920/24075 = 2.322742
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       514       416       489       434       566       438       530       474       701       567       627       527       500       432       426       383 
dram[1]:       451       308       485       422       481       373       535       509       650       479       660       606       452       374       428       417 
dram[2]:       401       469       472       493       443       483       510       543       582       648       614       665       412       492       388       442 
dram[3]:       316       451       388       449       414       491       510       489       518       655       573       596       423       474       391       407 
dram[4]:       492       411       501       456       503       427       570       484       685       592       650       594       524       427       461       407 
dram[5]:       445       363       503       373       477       448       543       479       627       561       657       560       484       391       431       378 
total reads: 47160
bank skew: 701/308 = 2.28
chip skew: 8184/7545 = 1.08
number of total write accesses:
dram[0]:         0         0        78        80       141        77       100        87       211       215       233       191        39        25         0         0 
dram[1]:         0         0        96        82       115        76        96        89       225       159       248       218        26        25         0         0 
dram[2]:         0         0        84        63       105        78        93       109       200       193       226       239        32        18         0         0 
dram[3]:         0         0        94       120        66       116        87        96       181       201       198       217        21         6         0         0 
dram[4]:         0         0        72        94       119        54       105       101       206       217       227       238        38        14         0         0 
dram[5]:         0         0        89       105       113        80       119        92       225       193       222       211        39        12         0         0 
total reads: 8760
min_bank_accesses = 0!
chip skew: 1500/1403 = 1.07
average mf latency per bank:
dram[0]:       1507      1792      1451      1531      5247      7205      9295     10350      1882      2067      1896      2266      1757      1989      1875      2005
dram[1]:       1660      2417      1363      1599      6065      9233      9380      9906      1912      2549      1807      1997      1903      2253      1831      1874
dram[2]:       1804      1617      1449      1475      6773      7494      9707      9118      2166      2011      1940      1806      2014      3822      2007      1818
dram[3]:       2258      1654      1635      1388      7697      6945      9734     10183      2346      1995      2128      1975      2038      1842      2008      1880
dram[4]:       1550      1785      1459      1500      5998      8905      8691     10258      1902      2083      1887      1972      1685      1953      1764      2002
dram[5]:       1708      2114      1355      1635      6439      8142      8965     10426      2008      2300      1940      2219      1764      2188      1822      2031
maximum mf latency per bank:
dram[0]:        485       490       604       593       499       581       565       595       553       461       489       473       456       481       502       503
dram[1]:        470       486       607       603       671       547       575       586       435       464       471       467       445       437       526       460
dram[2]:        484       477       577       643       703       716       574       574       523       508       568       488       439       703       489       477
dram[3]:        458       452       671       570       590       671       441       452       482       474       511       453       428       474       478       460
dram[4]:        446       540       693       677       526       493       475       579       476       474       499       519       463       465       470       552
dram[5]:        450       464       490       524       527       467       496       469       529       507       477       462       456       446       513       528

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580012 n_nop=1553790 n_act=4066 n_pre=4050 n_req=9501 n_rd=16048 n_write=2058 bw_util=0.02292
n_activity=207749 dram_eff=0.1743
bk0: 1028a 1572308i bk1: 832a 1573887i bk2: 978a 1570649i bk3: 868a 1571066i bk4: 1132a 1567987i bk5: 876a 1571223i bk6: 1060a 1569856i bk7: 948a 1570427i bk8: 1402a 1564210i bk9: 1134a 1566194i bk10: 1254a 1565001i bk11: 1054a 1567019i bk12: 1000a 1570788i bk13: 864a 1572685i bk14: 852a 1573957i bk15: 766a 1573938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0362561
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580012 n_nop=1554827 n_act=3967 n_pre=3951 n_req=9085 n_rd=15260 n_write=2007 bw_util=0.02186
n_activity=203782 dram_eff=0.1695
bk0: 902a 1572964i bk1: 616a 1575826i bk2: 970a 1570791i bk3: 844a 1571601i bk4: 962a 1570400i bk5: 746a 1572638i bk6: 1070a 1569074i bk7: 1018a 1569596i bk8: 1300a 1564962i bk9: 958a 1569314i bk10: 1320a 1564163i bk11: 1212a 1564869i bk12: 904a 1571056i bk13: 748a 1573103i bk14: 856a 1573594i bk15: 834a 1573216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0334548
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580012 n_nop=1553620 n_act=4146 n_pre=4130 n_req=9497 n_rd=16114 n_write=2002 bw_util=0.02293
n_activity=210751 dram_eff=0.1719
bk0: 802a 1573815i bk1: 938a 1573042i bk2: 944a 1570950i bk3: 986a 1570579i bk4: 886a 1571110i bk5: 966a 1570728i bk6: 1020a 1569814i bk7: 1086a 1568478i bk8: 1164a 1566366i bk9: 1296a 1565177i bk10: 1228a 1564818i bk11: 1330a 1563911i bk12: 824a 1572151i bk13: 984a 1571777i bk14: 776a 1574401i bk15: 884a 1573090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0367668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580012 n_nop=1555355 n_act=3816 n_pre=3800 n_req=8948 n_rd=15090 n_write=1951 bw_util=0.02157
n_activity=198485 dram_eff=0.1717
bk0: 632a 1575785i bk1: 902a 1573249i bk2: 776a 1572604i bk3: 898a 1571122i bk4: 828a 1572208i bk5: 982a 1569867i bk6: 1020a 1569783i bk7: 978a 1570370i bk8: 1036a 1568171i bk9: 1310a 1565400i bk10: 1146a 1566184i bk11: 1192a 1565658i bk12: 846a 1572100i bk13: 948a 1572026i bk14: 782a 1573695i bk15: 814a 1573948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0347333
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580012 n_nop=1553245 n_act=4163 n_pre=4147 n_req=9669 n_rd=16368 n_write=2089 bw_util=0.02336
n_activity=212270 dram_eff=0.1739
bk0: 984a 1572913i bk1: 822a 1573893i bk2: 1002a 1570144i bk3: 912a 1570924i bk4: 1006a 1569301i bk5: 854a 1571672i bk6: 1140a 1568519i bk7: 968a 1569858i bk8: 1370a 1564463i bk9: 1184a 1565311i bk10: 1300a 1564620i bk11: 1188a 1566181i bk12: 1048a 1570989i bk13: 854a 1572276i bk14: 922a 1572851i bk15: 814a 1573892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.038582
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1580012 n_nop=1554688 n_act=3917 n_pre=3901 n_req=9220 n_rd=15440 n_write=2066 bw_util=0.02216
n_activity=204898 dram_eff=0.1709
bk0: 890a 1573576i bk1: 726a 1574484i bk2: 1006a 1570256i bk3: 746a 1572683i bk4: 954a 1570949i bk5: 896a 1571066i bk6: 1086a 1569347i bk7: 958a 1570095i bk8: 1254a 1566605i bk9: 1122a 1567146i bk10: 1314a 1563957i bk11: 1120a 1566155i bk12: 968a 1570567i bk13: 782a 1573415i bk14: 862a 1573439i bk15: 756a 1573965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0349776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81300, Miss = 4353, Miss_rate = 0.054, Pending_hits = 41, Reservation_fails = 227
L2_cache_bank[1]: Access = 80940, Miss = 3671, Miss_rate = 0.045, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[2]: Access = 81010, Miss = 4142, Miss_rate = 0.051, Pending_hits = 46, Reservation_fails = 111
L2_cache_bank[3]: Access = 83295, Miss = 3488, Miss_rate = 0.042, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[4]: Access = 81310, Miss = 3822, Miss_rate = 0.047, Pending_hits = 41, Reservation_fails = 179
L2_cache_bank[5]: Access = 86131, Miss = 4235, Miss_rate = 0.049, Pending_hits = 26, Reservation_fails = 231
L2_cache_bank[6]: Access = 81266, Miss = 3533, Miss_rate = 0.043, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[7]: Access = 83415, Miss = 4012, Miss_rate = 0.048, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[8]: Access = 81592, Miss = 4386, Miss_rate = 0.054, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[9]: Access = 83760, Miss = 3798, Miss_rate = 0.045, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[10]: Access = 82157, Miss = 4167, Miss_rate = 0.051, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[11]: Access = 84034, Miss = 3553, Miss_rate = 0.042, Pending_hits = 58, Reservation_fails = 0
L2_total_cache_accesses = 990210
L2_total_cache_misses = 47160
L2_total_cache_miss_rate = 0.0476
L2_total_cache_pending_hits = 477
L2_total_cache_reservation_fails = 748
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 713387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 229103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 443
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4908
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 231
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 400
L2_cache_data_port_util = 0.216
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=4013204
icnt_total_pkts_simt_to_mem=1224926
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.5372
	minimum = 6
	maximum = 398
Network latency average = 29.1824
	minimum = 6
	maximum = 270
Slowest packet = 1972457
Flit latency average = 33.8108
	minimum = 6
	maximum = 269
Slowest flit = 5226172
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0693784
	minimum = 0.0429919 (at node 5)
	maximum = 0.276815 (at node 20)
Accepted packet rate average = 0.0693784
	minimum = 0.0429919 (at node 5)
	maximum = 0.276815 (at node 20)
Injected flit rate average = 0.111233
	minimum = 0.0783066 (at node 15)
	maximum = 0.297872 (at node 20)
Accepted flit rate average= 0.111233
	minimum = 0.0535205 (at node 5)
	maximum = 0.548366 (at node 20)
Injected packet length average = 1.60328
Accepted packet length average = 1.60328
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.0227 (10 samples)
	minimum = 6 (10 samples)
	maximum = 173.7 (10 samples)
Network latency average = 17.8427 (10 samples)
	minimum = 6 (10 samples)
	maximum = 125.9 (10 samples)
Flit latency average = 18.634 (10 samples)
	minimum = 6 (10 samples)
	maximum = 123.6 (10 samples)
Fragmentation average = 4.14673e-07 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.6 (10 samples)
Injected packet rate average = 0.0469857 (10 samples)
	minimum = 0.0319464 (10 samples)
	maximum = 0.132454 (10 samples)
Accepted packet rate average = 0.0469857 (10 samples)
	minimum = 0.0319464 (10 samples)
	maximum = 0.132454 (10 samples)
Injected flit rate average = 0.0945879 (10 samples)
	minimum = 0.0504378 (10 samples)
	maximum = 0.21543 (10 samples)
Accepted flit rate average = 0.0945879 (10 samples)
	minimum = 0.0511051 (10 samples)
	maximum = 0.2955 (10 samples)
Injected packet size average = 2.01312 (10 samples)
Accepted packet size average = 2.01312 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 4 sec (544 sec)
gpgpu_simulation_rate = 21273 (inst/sec)
gpgpu_simulation_rate = 2200 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1196985)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1196985)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1196985)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1196985)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1196985)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1196985)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1196985)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1196985)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1196985)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1196985)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1196985)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1196985)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1196985)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1196985)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1196985)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1196985)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1196985)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1196985)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1196985)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1196985)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1196985)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1196985)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1196985)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1196985)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1196985)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1196985)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1196985)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1196985)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1196985)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1196985)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1196985)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1196985)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1196985)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1196985)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1196985)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1196985)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1196985)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1196985)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1196985)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1196985)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1196985)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1196985)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1196985)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1196985)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1196985)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(9,0,0) tid=(271,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(25,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 1197485  inst.: 11804602 (ipc=463.6) sim_rate=21659 (inst/sec) elapsed = 0:0:09:05 / Tue Apr 16 17:03:36 2019
GPGPU-Sim uArch: cycles simulated: 1198985  inst.: 11830347 (ipc=128.8) sim_rate=21667 (inst/sec) elapsed = 0:0:09:06 / Tue Apr 16 17:03:37 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(14,0,0) tid=(474,0,0)
GPGPU-Sim uArch: cycles simulated: 1200985  inst.: 11840253 (ipc=66.9) sim_rate=21645 (inst/sec) elapsed = 0:0:09:07 / Tue Apr 16 17:03:38 2019
GPGPU-Sim uArch: cycles simulated: 1202985  inst.: 11850871 (ipc=46.3) sim_rate=21625 (inst/sec) elapsed = 0:0:09:08 / Tue Apr 16 17:03:39 2019
GPGPU-Sim uArch: cycles simulated: 1204985  inst.: 11861387 (ipc=36.1) sim_rate=21605 (inst/sec) elapsed = 0:0:09:09 / Tue Apr 16 17:03:40 2019
GPGPU-Sim uArch: cycles simulated: 1206485  inst.: 11869262 (ipc=31.2) sim_rate=21580 (inst/sec) elapsed = 0:0:09:10 / Tue Apr 16 17:03:41 2019
GPGPU-Sim uArch: cycles simulated: 1208485  inst.: 11879826 (ipc=26.7) sim_rate=21560 (inst/sec) elapsed = 0:0:09:11 / Tue Apr 16 17:03:42 2019
GPGPU-Sim uArch: cycles simulated: 1210485  inst.: 11890555 (ipc=23.5) sim_rate=21540 (inst/sec) elapsed = 0:0:09:12 / Tue Apr 16 17:03:43 2019
GPGPU-Sim uArch: cycles simulated: 1212485  inst.: 11901267 (ipc=21.2) sim_rate=21521 (inst/sec) elapsed = 0:0:09:13 / Tue Apr 16 17:03:44 2019
GPGPU-Sim uArch: cycles simulated: 1214485  inst.: 11911706 (ipc=19.4) sim_rate=21501 (inst/sec) elapsed = 0:0:09:14 / Tue Apr 16 17:03:45 2019
GPGPU-Sim uArch: cycles simulated: 1216485  inst.: 11922376 (ipc=17.9) sim_rate=21481 (inst/sec) elapsed = 0:0:09:15 / Tue Apr 16 17:03:46 2019
GPGPU-Sim uArch: cycles simulated: 1217985  inst.: 11930577 (ipc=17.0) sim_rate=21457 (inst/sec) elapsed = 0:0:09:16 / Tue Apr 16 17:03:47 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 1219985  inst.: 11940994 (ipc=16.0) sim_rate=21438 (inst/sec) elapsed = 0:0:09:17 / Tue Apr 16 17:03:48 2019
GPGPU-Sim uArch: cycles simulated: 1221985  inst.: 11952703 (ipc=15.2) sim_rate=21420 (inst/sec) elapsed = 0:0:09:18 / Tue Apr 16 17:03:49 2019
GPGPU-Sim uArch: cycles simulated: 1223485  inst.: 11961960 (ipc=14.7) sim_rate=21398 (inst/sec) elapsed = 0:0:09:19 / Tue Apr 16 17:03:50 2019
GPGPU-Sim uArch: cycles simulated: 1225485  inst.: 11974954 (ipc=14.1) sim_rate=21383 (inst/sec) elapsed = 0:0:09:20 / Tue Apr 16 17:03:51 2019
GPGPU-Sim uArch: cycles simulated: 1227485  inst.: 11988065 (ipc=13.6) sim_rate=21369 (inst/sec) elapsed = 0:0:09:21 / Tue Apr 16 17:03:52 2019
GPGPU-Sim uArch: cycles simulated: 1228985  inst.: 11996952 (ipc=13.3) sim_rate=21346 (inst/sec) elapsed = 0:0:09:22 / Tue Apr 16 17:03:53 2019
GPGPU-Sim uArch: cycles simulated: 1230985  inst.: 12009925 (ipc=12.9) sim_rate=21332 (inst/sec) elapsed = 0:0:09:23 / Tue Apr 16 17:03:54 2019
GPGPU-Sim uArch: cycles simulated: 1232985  inst.: 12023770 (ipc=12.5) sim_rate=21318 (inst/sec) elapsed = 0:0:09:24 / Tue Apr 16 17:03:55 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(20,0,0) tid=(342,0,0)
GPGPU-Sim uArch: cycles simulated: 1234985  inst.: 12036728 (ipc=12.2) sim_rate=21303 (inst/sec) elapsed = 0:0:09:25 / Tue Apr 16 17:03:56 2019
GPGPU-Sim uArch: cycles simulated: 1236985  inst.: 12049591 (ipc=11.9) sim_rate=21289 (inst/sec) elapsed = 0:0:09:26 / Tue Apr 16 17:03:57 2019
GPGPU-Sim uArch: cycles simulated: 1238985  inst.: 12062727 (ipc=11.7) sim_rate=21274 (inst/sec) elapsed = 0:0:09:27 / Tue Apr 16 17:03:58 2019
GPGPU-Sim uArch: cycles simulated: 1240985  inst.: 12075693 (ipc=11.4) sim_rate=21260 (inst/sec) elapsed = 0:0:09:28 / Tue Apr 16 17:03:59 2019
GPGPU-Sim uArch: cycles simulated: 1242985  inst.: 12087861 (ipc=11.2) sim_rate=21244 (inst/sec) elapsed = 0:0:09:29 / Tue Apr 16 17:04:00 2019
GPGPU-Sim uArch: cycles simulated: 1244985  inst.: 12099875 (ipc=11.0) sim_rate=21227 (inst/sec) elapsed = 0:0:09:30 / Tue Apr 16 17:04:01 2019
GPGPU-Sim uArch: cycles simulated: 1246985  inst.: 12112688 (ipc=10.8) sim_rate=21213 (inst/sec) elapsed = 0:0:09:31 / Tue Apr 16 17:04:02 2019
GPGPU-Sim uArch: cycles simulated: 1248985  inst.: 12125811 (ipc=10.6) sim_rate=21198 (inst/sec) elapsed = 0:0:09:32 / Tue Apr 16 17:04:03 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(38,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 1250985  inst.: 12139381 (ipc=10.5) sim_rate=21185 (inst/sec) elapsed = 0:0:09:33 / Tue Apr 16 17:04:04 2019
GPGPU-Sim uArch: cycles simulated: 1252985  inst.: 12151300 (ipc=10.3) sim_rate=21169 (inst/sec) elapsed = 0:0:09:34 / Tue Apr 16 17:04:05 2019
GPGPU-Sim uArch: cycles simulated: 1254985  inst.: 12162582 (ipc=10.2) sim_rate=21152 (inst/sec) elapsed = 0:0:09:35 / Tue Apr 16 17:04:06 2019
GPGPU-Sim uArch: cycles simulated: 1256985  inst.: 12173531 (ipc=10.0) sim_rate=21134 (inst/sec) elapsed = 0:0:09:36 / Tue Apr 16 17:04:07 2019
GPGPU-Sim uArch: cycles simulated: 1258985  inst.: 12184411 (ipc= 9.9) sim_rate=21116 (inst/sec) elapsed = 0:0:09:37 / Tue Apr 16 17:04:08 2019
GPGPU-Sim uArch: cycles simulated: 1260985  inst.: 12195645 (ipc= 9.7) sim_rate=21099 (inst/sec) elapsed = 0:0:09:38 / Tue Apr 16 17:04:09 2019
GPGPU-Sim uArch: cycles simulated: 1262985  inst.: 12206739 (ipc= 9.6) sim_rate=21082 (inst/sec) elapsed = 0:0:09:39 / Tue Apr 16 17:04:10 2019
GPGPU-Sim uArch: cycles simulated: 1265485  inst.: 12221788 (ipc= 9.5) sim_rate=21072 (inst/sec) elapsed = 0:0:09:40 / Tue Apr 16 17:04:11 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(6,0,0) tid=(369,0,0)
GPGPU-Sim uArch: cycles simulated: 1267485  inst.: 12233615 (ipc= 9.4) sim_rate=21056 (inst/sec) elapsed = 0:0:09:41 / Tue Apr 16 17:04:12 2019
GPGPU-Sim uArch: cycles simulated: 1269485  inst.: 12245325 (ipc= 9.3) sim_rate=21040 (inst/sec) elapsed = 0:0:09:42 / Tue Apr 16 17:04:13 2019
GPGPU-Sim uArch: cycles simulated: 1271985  inst.: 12261958 (ipc= 9.2) sim_rate=21032 (inst/sec) elapsed = 0:0:09:43 / Tue Apr 16 17:04:14 2019
GPGPU-Sim uArch: cycles simulated: 1274485  inst.: 12276216 (ipc= 9.1) sim_rate=21020 (inst/sec) elapsed = 0:0:09:44 / Tue Apr 16 17:04:15 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (78573,1196985), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(78574,1196985)
GPGPU-Sim uArch: cycles simulated: 1276485  inst.: 12292854 (ipc= 9.1) sim_rate=21013 (inst/sec) elapsed = 0:0:09:45 / Tue Apr 16 17:04:16 2019
GPGPU-Sim uArch: cycles simulated: 1278985  inst.: 12313360 (ipc= 9.0) sim_rate=21012 (inst/sec) elapsed = 0:0:09:46 / Tue Apr 16 17:04:17 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(19,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 1280985  inst.: 12326828 (ipc= 9.0) sim_rate=20999 (inst/sec) elapsed = 0:0:09:47 / Tue Apr 16 17:04:18 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (85217,1196985), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(85218,1196985)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (86249,1196985), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(86250,1196985)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (86305,1196985), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(86306,1196985)
GPGPU-Sim uArch: cycles simulated: 1283485  inst.: 12352832 (ipc= 9.0) sim_rate=21008 (inst/sec) elapsed = 0:0:09:48 / Tue Apr 16 17:04:19 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (87994,1196985), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(87995,1196985)
GPGPU-Sim uArch: cycles simulated: 1285485  inst.: 12372313 (ipc= 9.0) sim_rate=21005 (inst/sec) elapsed = 0:0:09:49 / Tue Apr 16 17:04:20 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (89331,1196985), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(89332,1196985)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (90796,1196985), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(90797,1196985)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (90827,1196985), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(90828,1196985)
GPGPU-Sim uArch: cycles simulated: 1287985  inst.: 12398276 (ipc= 9.1) sim_rate=21014 (inst/sec) elapsed = 0:0:09:50 / Tue Apr 16 17:04:21 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (91988,1196985), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(91989,1196985)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (92387,1196985), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(92388,1196985)
GPGPU-Sim uArch: cycles simulated: 1289985  inst.: 12420264 (ipc= 9.1) sim_rate=21015 (inst/sec) elapsed = 0:0:09:51 / Tue Apr 16 17:04:22 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(28,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (93919,1196985), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(93920,1196985)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (94403,1196985), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(94404,1196985)
GPGPU-Sim uArch: cycles simulated: 1291985  inst.: 12440700 (ipc= 9.1) sim_rate=21014 (inst/sec) elapsed = 0:0:09:52 / Tue Apr 16 17:04:23 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (95498,1196985), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(95499,1196985)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (96538,1196985), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(96539,1196985)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (96828,1196985), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(96829,1196985)
GPGPU-Sim uArch: cycles simulated: 1293985  inst.: 12465298 (ipc= 9.2) sim_rate=21020 (inst/sec) elapsed = 0:0:09:53 / Tue Apr 16 17:04:24 2019
GPGPU-Sim uArch: cycles simulated: 1295985  inst.: 12479352 (ipc= 9.2) sim_rate=21009 (inst/sec) elapsed = 0:0:09:54 / Tue Apr 16 17:04:25 2019
GPGPU-Sim uArch: cycles simulated: 1297985  inst.: 12490127 (ipc= 9.1) sim_rate=20991 (inst/sec) elapsed = 0:0:09:55 / Tue Apr 16 17:04:26 2019
GPGPU-Sim uArch: cycles simulated: 1299985  inst.: 12500713 (ipc= 9.0) sim_rate=20974 (inst/sec) elapsed = 0:0:09:56 / Tue Apr 16 17:04:27 2019
GPGPU-Sim uArch: cycles simulated: 1302485  inst.: 12513966 (ipc= 8.9) sim_rate=20961 (inst/sec) elapsed = 0:0:09:57 / Tue Apr 16 17:04:28 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(48,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 1304485  inst.: 12525273 (ipc= 8.9) sim_rate=20945 (inst/sec) elapsed = 0:0:09:58 / Tue Apr 16 17:04:29 2019
GPGPU-Sim uArch: cycles simulated: 1306485  inst.: 12537111 (ipc= 8.8) sim_rate=20930 (inst/sec) elapsed = 0:0:09:59 / Tue Apr 16 17:04:30 2019
GPGPU-Sim uArch: cycles simulated: 1308985  inst.: 12553098 (ipc= 8.8) sim_rate=20921 (inst/sec) elapsed = 0:0:10:00 / Tue Apr 16 17:04:31 2019
GPGPU-Sim uArch: cycles simulated: 1310985  inst.: 12564644 (ipc= 8.7) sim_rate=20906 (inst/sec) elapsed = 0:0:10:01 / Tue Apr 16 17:04:32 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (115194,1196985), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(115195,1196985)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (115807,1196985), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(115808,1196985)
GPGPU-Sim uArch: cycles simulated: 1313485  inst.: 12589542 (ipc= 8.7) sim_rate=20912 (inst/sec) elapsed = 0:0:10:02 / Tue Apr 16 17:04:33 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (116742,1196985), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(116743,1196985)
GPGPU-Sim uArch: cycles simulated: 1315485  inst.: 12613372 (ipc= 8.8) sim_rate=20917 (inst/sec) elapsed = 0:0:10:03 / Tue Apr 16 17:04:34 2019
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(57,0,0) tid=(471,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (120049,1196985), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1317485  inst.: 12627471 (ipc= 8.8) sim_rate=20906 (inst/sec) elapsed = 0:0:10:04 / Tue Apr 16 17:04:35 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (122593,1196985), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1319985  inst.: 12648658 (ipc= 8.7) sim_rate=20906 (inst/sec) elapsed = 0:0:10:05 / Tue Apr 16 17:04:36 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (123102,1196985), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (123511,1196985), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1321985  inst.: 12663095 (ipc= 8.7) sim_rate=20896 (inst/sec) elapsed = 0:0:10:06 / Tue Apr 16 17:04:37 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (125357,1196985), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1324485  inst.: 12681557 (ipc= 8.7) sim_rate=20892 (inst/sec) elapsed = 0:0:10:07 / Tue Apr 16 17:04:38 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (128806,1196985), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (129105,1196985), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (129389,1196985), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1326985  inst.: 12699159 (ipc= 8.7) sim_rate=20886 (inst/sec) elapsed = 0:0:10:08 / Tue Apr 16 17:04:39 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (130656,1196985), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (131625,1196985), 2 CTAs running
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(62,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 1329485  inst.: 12715286 (ipc= 8.6) sim_rate=20878 (inst/sec) elapsed = 0:0:10:09 / Tue Apr 16 17:04:40 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (133415,1196985), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1331985  inst.: 12732448 (ipc= 8.6) sim_rate=20872 (inst/sec) elapsed = 0:0:10:10 / Tue Apr 16 17:04:41 2019
GPGPU-Sim uArch: cycles simulated: 1334485  inst.: 12746788 (ipc= 8.5) sim_rate=20862 (inst/sec) elapsed = 0:0:10:11 / Tue Apr 16 17:04:42 2019
GPGPU-Sim uArch: cycles simulated: 1336985  inst.: 12760523 (ipc= 8.5) sim_rate=20850 (inst/sec) elapsed = 0:0:10:12 / Tue Apr 16 17:04:43 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (140266,1196985), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (140889,1196985), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1339485  inst.: 12777921 (ipc= 8.5) sim_rate=20844 (inst/sec) elapsed = 0:0:10:13 / Tue Apr 16 17:04:44 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (144052,1196985), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1341985  inst.: 12796371 (ipc= 8.4) sim_rate=20840 (inst/sec) elapsed = 0:0:10:14 / Tue Apr 16 17:04:45 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (146021,1196985), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (146661,1196985), 1 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(44,0,0) tid=(301,0,0)
GPGPU-Sim uArch: cycles simulated: 1344485  inst.: 12812599 (ipc= 8.4) sim_rate=20833 (inst/sec) elapsed = 0:0:10:15 / Tue Apr 16 17:04:46 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (147707,1196985), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (148408,1196985), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1346985  inst.: 12827414 (ipc= 8.4) sim_rate=20823 (inst/sec) elapsed = 0:0:10:16 / Tue Apr 16 17:04:47 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (150861,1196985), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (151029,1196985), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (151929,1196985), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (151953,1196985), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1349985  inst.: 12845799 (ipc= 8.3) sim_rate=20819 (inst/sec) elapsed = 0:0:10:17 / Tue Apr 16 17:04:48 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (153570,1196985), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (153815,1196985), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (155113,1196985), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1352985  inst.: 12861559 (ipc= 8.3) sim_rate=20811 (inst/sec) elapsed = 0:0:10:18 / Tue Apr 16 17:04:49 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (156086,1196985), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (158552,1196985), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (158587,1196985), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (159486,1196985), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1356485  inst.: 12876571 (ipc= 8.2) sim_rate=20802 (inst/sec) elapsed = 0:0:10:19 / Tue Apr 16 17:04:50 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (159554,1196985), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (159981,1196985), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (159993,1196985), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (160926,1196985), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (161872,1196985), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (161908,1196985), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (163242,1196985), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1360985  inst.: 12890348 (ipc= 8.0) sim_rate=20790 (inst/sec) elapsed = 0:0:10:20 / Tue Apr 16 17:04:51 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (166056,1196985), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (168406,1196985), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 1366985  inst.: 12904807 (ipc= 7.8) sim_rate=20780 (inst/sec) elapsed = 0:0:10:21 / Tue Apr 16 17:04:52 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (171676,1196985), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (173251,1196985), 1 CTAs running
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(62,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (174601,1196985), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (177449,1196985), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1374985  inst.: 12915366 (ipc= 7.5) sim_rate=20764 (inst/sec) elapsed = 0:0:10:22 / Tue Apr 16 17:04:53 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (178200,1196985), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (184736,1196985), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (187020,1196985), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 187021
gpu_sim_insn = 1348629
gpu_ipc =       7.2111
gpu_tot_sim_cycle = 1384006
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =       9.3363
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 28059
gpu_stall_icnt2sh    = 4392313
gpu_total_sim_rate=20774

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 764278
	L1I_total_cache_misses = 1986
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9314
L1D_cache:
	L1D_cache_core[0]: Access = 85285, Miss = 73448, Miss_rate = 0.861, Pending_hits = 3786, Reservation_fails = 1047911
	L1D_cache_core[1]: Access = 80865, Miss = 69606, Miss_rate = 0.861, Pending_hits = 3598, Reservation_fails = 1013118
	L1D_cache_core[2]: Access = 84450, Miss = 72836, Miss_rate = 0.862, Pending_hits = 3858, Reservation_fails = 1038515
	L1D_cache_core[3]: Access = 83703, Miss = 71885, Miss_rate = 0.859, Pending_hits = 3808, Reservation_fails = 1042006
	L1D_cache_core[4]: Access = 82699, Miss = 71072, Miss_rate = 0.859, Pending_hits = 3773, Reservation_fails = 1029797
	L1D_cache_core[5]: Access = 87622, Miss = 75184, Miss_rate = 0.858, Pending_hits = 3957, Reservation_fails = 1082941
	L1D_cache_core[6]: Access = 84320, Miss = 72386, Miss_rate = 0.858, Pending_hits = 3876, Reservation_fails = 1036269
	L1D_cache_core[7]: Access = 88407, Miss = 75901, Miss_rate = 0.859, Pending_hits = 3993, Reservation_fails = 1079459
	L1D_cache_core[8]: Access = 84270, Miss = 72177, Miss_rate = 0.856, Pending_hits = 3731, Reservation_fails = 1047733
	L1D_cache_core[9]: Access = 95099, Miss = 82418, Miss_rate = 0.867, Pending_hits = 4068, Reservation_fails = 1148505
	L1D_cache_core[10]: Access = 81978, Miss = 70651, Miss_rate = 0.862, Pending_hits = 3669, Reservation_fails = 1022353
	L1D_cache_core[11]: Access = 83539, Miss = 71728, Miss_rate = 0.859, Pending_hits = 3783, Reservation_fails = 1036302
	L1D_cache_core[12]: Access = 84321, Miss = 72459, Miss_rate = 0.859, Pending_hits = 3802, Reservation_fails = 1036864
	L1D_cache_core[13]: Access = 101225, Miss = 87162, Miss_rate = 0.861, Pending_hits = 4541, Reservation_fails = 1202276
	L1D_cache_core[14]: Access = 83143, Miss = 71365, Miss_rate = 0.858, Pending_hits = 3724, Reservation_fails = 1033988
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 1110278
	L1D_total_cache_miss_rate = 0.8601
	L1D_total_cache_pending_hits = 57967
	L1D_total_cache_reservation_fails = 15898037
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 57880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 877375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12627435
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3270602
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 762292
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1986
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2549, 2512, 2549, 3000, 2575, 2497, 3044, 3011, 2586, 2629, 3024, 3044, 2526, 3316, 2508, 2586, 1394, 1355, 1379, 1409, 1409, 1340, 1370, 1839, 1787, 1802, 1340, 1381, 1396, 1867, 1798, 1368, 1325, 1770, 1297, 1338, 1310, 1338, 1312, 1323, 1293, 1753, 1757, 1282, 1327, 1323, 1338, 1297, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 16871797
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877375
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16868386
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27396298	W0_Idle:4604218	W0_Scoreboard:2142260	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7019000 {8:877375,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 119323000 {136:877375,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 169 
maxdqlatency = 0 
maxmflatency = 716 
averagemflatency = 197 
max_icnt2mem_latency = 586 
max_icnt2sh_latency = 1365997 
mrq_lat_table:47528 	2911 	724 	2985 	10074 	589 	150 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	972979 	139409 	450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	592472 	414490 	93102 	2711 	7207 	2932 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	132117 	360206 	330984 	53686 	397 	0 	0 	1 	6 	22 	414 	5010 	11634 	29393 	57690 	43139 	78783 	9356 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2732 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        16        43        36        32        32        29        29        46        23        22        32        18        23        20        15 
dram[1]:        18        17        51        45        31        31        28        32        46        31        29        27        21        24        21        16 
dram[2]:        16        16        47        31        31        29        27        26        38        52        38        31        20        16        23        18 
dram[3]:        16        16        44        56        34        29        24        20        44        53        46        41        21        24        18        15 
dram[4]:        22        17        32        43        33        28        26        26        24        54        47        50        20        14        19        16 
dram[5]:        17        18        47        58        33        28        30        29        42        35        18        52        22        22        15        14 
maximum service time to same row:
dram[0]:     90145     86697     84867     67690     25997     40191     39272     30386     53638     29759     32265     38083     58179     63350     55469     60259 
dram[1]:     95969     93207     83866     32229     40711     72858     74129     27295     52731    124047     48032     35034     42322    119939     83676     50048 
dram[2]:     97778    106208     39655     39225     30043     41603     74694     30831     24321     51034     27018     34322     43672     49026     67995     31586 
dram[3]:     49175     98984     67688     85063     27185     42747     35969     49157     47547     33212     32515     52210     53403     46691     67267     76828 
dram[4]:     86662     98981     50222     64516     37517     50628     26110     65988     42200     30992     32888     53579     60494     44953     36590     49597 
dram[5]:     85132     83549     75681     85053     53007     64748     39681     43149     42114     31524     38622     33245     63546     45516     76999     49761 
average row accesses per activate:
dram[0]:  2.322449  2.322115  2.187713  2.035211  2.172603  2.189286  2.401316  2.219672  2.240175  2.264484  2.305164  2.195312  2.300366  2.326446  2.675258  2.299517 
dram[1]:  2.281938  2.563758  2.270463  2.127820  2.232787  2.099237  2.156522  2.138037  2.215385  2.317901  2.187234  2.110610  2.068345  2.230769  2.477833  2.204348 
dram[2]:  2.280952  2.389380  2.162630  2.009524  2.262799  2.207237  2.271565  2.130682  2.119718  2.184932  2.152125  2.317352  2.172839  2.404000  2.681564  2.296943 
dram[3]:  2.680851  2.361607  2.371795  2.484733  2.185606  2.221875  2.087464  2.270627  2.227882  2.259346  2.146635  2.227488  2.132530  2.324000  2.336634  2.475000 
dram[4]:  2.504425  2.315534  2.067524  2.231618  2.150150  2.070370  2.238372  2.273927  2.166307  2.174118  2.259091  2.417722  2.452830  2.049809  2.412556  2.435644 
dram[5]:  2.423810  2.239583  2.205298  2.482609  2.398576  2.140351  2.349398  2.080495  2.536000  2.188442  2.113208  2.199507  2.205776  2.392157  2.429907  2.310345 
average row locality = 64996/28881 = 2.250476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       569       483       556       495       635       514       615       574       786       653       718       621       585       534       519       476 
dram[1]:       518       382       535       480       548       454       632       594       752       564       751       692       545       464       503       507 
dram[2]:       479       540       535       563       531       572       603       627       672       734       706       746       492       580       480       526 
dram[3]:       378       529       453       522       489       574       614       579       620       736       667       694       506       573       472       495 
dram[4]:       566       477       568       505       577       489       650       574       767       679       736       688       608       520       538       492 
dram[5]:       509       430       568       456       543       512       645       567       701       649       755       651       568       474       520       469 
total reads: 54992
bank skew: 786/378 = 2.08
chip skew: 9434/8901 = 1.06
number of total write accesses:
dram[0]:         0         0        85        83       158        99       115       103       240       246       264       222        43        29         0         0 
dram[1]:         0         0       103        86       133        96       112       103       256       187       277       243        30        29         0         0 
dram[2]:         0         0        90        70       132        99       108       123       231       223       256       269        36        21         0         0 
dram[3]:         0         0       102       129        88       137       102       109       211       231       226       246        25         8         0         0 
dram[4]:         0         0        75       102       139        70       120       115       236       245       258       267        42        15         0         0 
dram[5]:         0         0        98       115       131        98       135       105       250       222       253       242        43        14         0         0 
total reads: 10004
min_bank_accesses = 0!
chip skew: 1706/1614 = 1.06
average mf latency per bank:
dram[0]:       1513      1779      1493      1562      5068      6547      9129      9805      1779      1925      1782      2079      1681      1855      1772      1863
dram[1]:       1695      2278      1403      1637      5717      8253      9086      9690      1789      2302      1719      1868      1805      2043      1774      1807
dram[2]:       1784      1624      1473      1486      6097      6887      9422      9026      2008      1884      1816      1712      1893      3436      1881      1753
dram[3]:       2164      1667      1641      1433      6920      6468      9294      9858      2121      1864      1977      1845      1894      1745      1878      1765
dram[4]:       1562      1796      1493      1515      5633      8324      8664      9915      1797      1946      1763      1838      1610      1845      1695      1871
dram[5]:       1727      2055      1383      1648      6074      7673      8704     10115      1892      2119      1809      2034      1702      2031      1716      1906
maximum mf latency per bank:
dram[0]:        485       490       604       593       499       581       570       595       553       461       581       473       456       481       502       503
dram[1]:        470       486       607       603       671       547       575       586       435       464       471       467       445       437       526       460
dram[2]:        484       477       577       643       703       716       574       574       523       508       568       488       439       703       489       477
dram[3]:        458       452       671       570       590       671       441       452       482       474       511       453       428       474       478       460
dram[4]:        446       540       693       677       526       493       579       579       481       474       527       519       463       465       470       552
dram[5]:        450       464       490       524       527       467       496       469       529       507       477       462       456       446       513       528

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1826879 n_nop=1796022 n_act=4865 n_pre=4849 n_req=11020 n_rd=18666 n_write=2477 bw_util=0.02315
n_activity=245612 dram_eff=0.1722
bk0: 1138a 1818100i bk1: 966a 1819551i bk2: 1112a 1816185i bk3: 990a 1816503i bk4: 1270a 1813141i bk5: 1028a 1816078i bk6: 1230a 1814815i bk7: 1148a 1814817i bk8: 1572a 1808895i bk9: 1306a 1810590i bk10: 1436a 1809356i bk11: 1242a 1811395i bk12: 1170a 1816107i bk13: 1068a 1817497i bk14: 1038a 1819285i bk15: 952a 1819315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0356794
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1826879 n_nop=1797076 n_act=4785 n_pre=4769 n_req=10576 n_rd=17842 n_write=2407 bw_util=0.02217
n_activity=242697 dram_eff=0.1669
bk0: 1036a 1818718i bk1: 764a 1821445i bk2: 1070a 1816441i bk3: 960a 1817194i bk4: 1096a 1815588i bk5: 908a 1817288i bk6: 1264a 1814113i bk7: 1188a 1814737i bk8: 1504a 1809055i bk9: 1128a 1813772i bk10: 1502a 1808363i bk11: 1384a 1809338i bk12: 1090a 1816236i bk13: 928a 1818166i bk14: 1006a 1819059i bk15: 1014a 1818538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0319332
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1826879 n_nop=1795783 n_act=4952 n_pre=4936 n_req=11044 n_rd=18772 n_write=2436 bw_util=0.02322
n_activity=248713 dram_eff=0.1705
bk0: 958a 1819522i bk1: 1080a 1818799i bk2: 1070a 1816393i bk3: 1126a 1815721i bk4: 1062a 1815866i bk5: 1144a 1815395i bk6: 1206a 1814525i bk7: 1254a 1813297i bk8: 1344a 1810726i bk9: 1468a 1809567i bk10: 1412a 1808985i bk11: 1492a 1808716i bk12: 984a 1817339i bk13: 1160a 1817086i bk14: 960a 1819718i bk15: 1052a 1818564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0355497
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1826879 n_nop=1797458 n_act=4631 n_pre=4615 n_req=10515 n_rd=17802 n_write=2373 bw_util=0.02209
n_activity=238016 dram_eff=0.1695
bk0: 756a 1821626i bk1: 1058a 1818937i bk2: 906a 1818038i bk3: 1044a 1816556i bk4: 978a 1817076i bk5: 1148a 1814693i bk6: 1228a 1814438i bk7: 1158a 1815348i bk8: 1240a 1812322i bk9: 1472a 1810160i bk10: 1334a 1810579i bk11: 1388a 1809911i bk12: 1012a 1817269i bk13: 1146a 1817181i bk14: 944a 1819256i bk15: 990a 1819356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0327602
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1826879 n_nop=1795662 n_act=4939 n_pre=4923 n_req=11118 n_rd=18868 n_write=2487 bw_util=0.02338
n_activity=248798 dram_eff=0.1717
bk0: 1132a 1818607i bk1: 954a 1819627i bk2: 1136a 1815743i bk3: 1010a 1816568i bk4: 1154a 1814131i bk5: 978a 1816778i bk6: 1300a 1813697i bk7: 1148a 1814704i bk8: 1534a 1808983i bk9: 1358a 1809958i bk10: 1472a 1808992i bk11: 1376a 1810415i bk12: 1216a 1816298i bk13: 1040a 1817289i bk14: 1076a 1818319i bk15: 984a 1819301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0375241
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1826879 n_nop=1796966 n_act=4709 n_pre=4693 n_req=10723 n_rd=18034 n_write=2477 bw_util=0.02245
n_activity=242715 dram_eff=0.169
bk0: 1018a 1819258i bk1: 860a 1820215i bk2: 1136a 1815641i bk3: 912a 1817749i bk4: 1086a 1816090i bk5: 1024a 1816313i bk6: 1290a 1814134i bk7: 1134a 1815022i bk8: 1402a 1811702i bk9: 1298a 1811546i bk10: 1510a 1808084i bk11: 1302a 1810389i bk12: 1136a 1815986i bk13: 948a 1818826i bk14: 1040a 1818693i bk15: 938a 1819483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0329321

========= L2 cache stats =========
L2_cache_bank[0]: Access = 91189, Miss = 4983, Miss_rate = 0.055, Pending_hits = 41, Reservation_fails = 227
L2_cache_bank[1]: Access = 91103, Miss = 4350, Miss_rate = 0.048, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[2]: Access = 91142, Miss = 4784, Miss_rate = 0.052, Pending_hits = 46, Reservation_fails = 111
L2_cache_bank[3]: Access = 93797, Miss = 4137, Miss_rate = 0.044, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[4]: Access = 91641, Miss = 4498, Miss_rate = 0.049, Pending_hits = 41, Reservation_fails = 179
L2_cache_bank[5]: Access = 96614, Miss = 4888, Miss_rate = 0.051, Pending_hits = 26, Reservation_fails = 231
L2_cache_bank[6]: Access = 91248, Miss = 4199, Miss_rate = 0.046, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[7]: Access = 94001, Miss = 4702, Miss_rate = 0.050, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[8]: Access = 91285, Miss = 5010, Miss_rate = 0.055, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[9]: Access = 94042, Miss = 4424, Miss_rate = 0.047, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[10]: Access = 92197, Miss = 4809, Miss_rate = 0.052, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[11]: Access = 94669, Miss = 4208, Miss_rate = 0.044, Pending_hits = 58, Reservation_fails = 0
L2_total_cache_accesses = 1112928
L2_total_cache_misses = 54992
L2_total_cache_miss_rate = 0.0494
L2_total_cache_pending_hits = 477
L2_total_cache_reservation_fails = 748
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 827283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 230093
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 443
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 231
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 400
L2_cache_data_port_util = 0.214
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=4622818
icnt_total_pkts_simt_to_mem=1348638
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.8598
	minimum = 6
	maximum = 122
Network latency average = 16.2582
	minimum = 6
	maximum = 104
Slowest packet = 1982817
Flit latency average = 15.7501
	minimum = 6
	maximum = 100
Slowest flit = 5657937
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0486054
	minimum = 0.0406318 (at node 0)
	maximum = 0.0568653 (at node 26)
Accepted packet rate average = 0.0486054
	minimum = 0.0406318 (at node 0)
	maximum = 0.0568653 (at node 26)
Injected flit rate average = 0.145226
	minimum = 0.040974 (at node 0)
	maximum = 0.282444 (at node 26)
Accepted flit rate average= 0.145226
	minimum = 0.0522562 (at node 23)
	maximum = 0.25064 (at node 3)
Injected packet length average = 2.98785
Accepted packet length average = 2.98785
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.2807 (11 samples)
	minimum = 6 (11 samples)
	maximum = 169 (11 samples)
Network latency average = 17.6986 (11 samples)
	minimum = 6 (11 samples)
	maximum = 123.909 (11 samples)
Flit latency average = 18.3719 (11 samples)
	minimum = 6 (11 samples)
	maximum = 121.455 (11 samples)
Fragmentation average = 3.76976e-07 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.545455 (11 samples)
Injected packet rate average = 0.047133 (11 samples)
	minimum = 0.032736 (11 samples)
	maximum = 0.125582 (11 samples)
Accepted packet rate average = 0.047133 (11 samples)
	minimum = 0.032736 (11 samples)
	maximum = 0.125582 (11 samples)
Injected flit rate average = 0.0991913 (11 samples)
	minimum = 0.0495774 (11 samples)
	maximum = 0.221522 (11 samples)
Accepted flit rate average = 0.0991913 (11 samples)
	minimum = 0.0512098 (11 samples)
	maximum = 0.291422 (11 samples)
Injected packet size average = 2.1045 (11 samples)
Accepted packet size average = 2.1045 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 22 sec (622 sec)
gpgpu_simulation_rate = 20774 (inst/sec)
gpgpu_simulation_rate = 2225 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1384006)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1384006)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1384006)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1384006)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1384006)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1384006)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1384006)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1384006)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1384006)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1384006)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1384006)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1384006)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1384006)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1384006)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1384006)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1384006)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1384006)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1384006)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1384006)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1384006)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1384006)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1384006)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1384006)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1384006)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1384006)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1384006)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1384006)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1384006)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1384006)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1384006)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1384006)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1384006)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1384006)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1384006)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1384006)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1384006)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1384006)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1384006)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1384006)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1384006)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1384006)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1384006)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1384006)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1384006)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1384006)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1,0,0) tid=(359,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(17,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(42,0,0) tid=(295,0,0)
GPGPU-Sim uArch: cycles simulated: 1384506  inst.: 13177366 (ipc=511.9) sim_rate=21151 (inst/sec) elapsed = 0:0:10:23 / Tue Apr 16 17:04:54 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (510,1384006), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(511,1384006)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (516,1384006), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(517,1384006)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (517,1384006), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(518,1384006)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (518,1384006), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(519,1384006)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (521,1384006), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(522,1384006)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (522,1384006), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(523,1384006)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (528,1384006), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(529,1384006)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (534,1384006), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(535,1384006)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (548,1384006), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(549,1384006)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (549,1384006), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(550,1384006)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (553,1384006), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(554,1384006)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (557,1384006), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(558,1384006)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (560,1384006), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(561,1384006)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (561,1384006), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(562,1384006)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (565,1384006), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(566,1384006)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (566,1384006), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(567,1384006)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (569,1384006), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (569,1384006), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(570,1384006)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(570,1384006)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (574,1384006), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (575,1384006), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (576,1384006), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (577,1384006), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (578,1384006), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (581,1384006), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (592,1384006), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (593,1384006), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (621,1384006), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(50,0,0) tid=(359,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (625,1384006), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (640,1384006), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (657,1384006), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (657,1384006), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (665,1384006), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (665,1384006), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (665,1384006), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (667,1384006), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (668,1384006), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (670,1384006), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (671,1384006), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (672,1384006), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (674,1384006), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (674,1384006), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (690,1384006), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (706,1384006), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (707,1384006), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (723,1384006), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (945,1384006), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (950,1384006), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (958,1384006), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (972,1384006), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (974,1384006), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (974,1384006), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (976,1384006), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (977,1384006), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (981,1384006), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (987,1384006), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (989,1384006), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (990,1384006), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (998,1384006), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 1385006  inst.: 13366294 (ipc=444.9) sim_rate=21420 (inst/sec) elapsed = 0:0:10:24 / Tue Apr 16 17:04:55 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1004,1384006), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1013,1384006), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1058,1384006), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1089,1384006), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1202,1384006), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 8.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 1203
gpu_sim_insn = 450048
gpu_ipc =     374.1047
gpu_tot_sim_cycle = 1385209
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =       9.6530
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 28059
gpu_stall_icnt2sh    = 4392415
gpu_total_sim_rate=21428

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 773318
	L1I_total_cache_misses = 1986
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9314
L1D_cache:
	L1D_cache_core[0]: Access = 85349, Miss = 73464, Miss_rate = 0.861, Pending_hits = 3834, Reservation_fails = 1047911
	L1D_cache_core[1]: Access = 80929, Miss = 69622, Miss_rate = 0.860, Pending_hits = 3646, Reservation_fails = 1013118
	L1D_cache_core[2]: Access = 84514, Miss = 72852, Miss_rate = 0.862, Pending_hits = 3906, Reservation_fails = 1038515
	L1D_cache_core[3]: Access = 83767, Miss = 71901, Miss_rate = 0.858, Pending_hits = 3856, Reservation_fails = 1042006
	L1D_cache_core[4]: Access = 82763, Miss = 71088, Miss_rate = 0.859, Pending_hits = 3821, Reservation_fails = 1029797
	L1D_cache_core[5]: Access = 87686, Miss = 75200, Miss_rate = 0.858, Pending_hits = 4005, Reservation_fails = 1082941
	L1D_cache_core[6]: Access = 84384, Miss = 72402, Miss_rate = 0.858, Pending_hits = 3924, Reservation_fails = 1036269
	L1D_cache_core[7]: Access = 88471, Miss = 75917, Miss_rate = 0.858, Pending_hits = 4041, Reservation_fails = 1079459
	L1D_cache_core[8]: Access = 84342, Miss = 72195, Miss_rate = 0.856, Pending_hits = 3785, Reservation_fails = 1047905
	L1D_cache_core[9]: Access = 95163, Miss = 82434, Miss_rate = 0.866, Pending_hits = 4116, Reservation_fails = 1148505
	L1D_cache_core[10]: Access = 82042, Miss = 70667, Miss_rate = 0.861, Pending_hits = 3717, Reservation_fails = 1022353
	L1D_cache_core[11]: Access = 83603, Miss = 71744, Miss_rate = 0.858, Pending_hits = 3831, Reservation_fails = 1036302
	L1D_cache_core[12]: Access = 84401, Miss = 72479, Miss_rate = 0.859, Pending_hits = 3862, Reservation_fails = 1036864
	L1D_cache_core[13]: Access = 101289, Miss = 87178, Miss_rate = 0.861, Pending_hits = 4589, Reservation_fails = 1202276
	L1D_cache_core[14]: Access = 83223, Miss = 71385, Miss_rate = 0.858, Pending_hits = 3784, Reservation_fails = 1033988
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 1110528
	L1D_total_cache_miss_rate = 0.8596
	L1D_total_cache_pending_hits = 58717
	L1D_total_cache_reservation_fails = 15898209
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 877625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12627607
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114727
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 87
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3270602
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 771332
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1986
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2579, 2542, 2579, 3030, 2605, 2527, 3074, 3041, 2616, 2659, 3054, 3074, 2556, 3346, 2538, 2616, 1409, 1370, 1394, 1424, 1424, 1355, 1385, 1854, 1802, 1817, 1355, 1396, 1411, 1882, 1813, 1383, 1340, 1785, 1312, 1353, 1325, 1353, 1327, 1338, 1308, 1768, 1772, 1297, 1342, 1338, 1353, 1312, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 16871969
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877625
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16868558
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27397146	W0_Idle:4604696	W0_Scoreboard:2156050	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7021000 {8:877625,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 119357000 {136:877625,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 169 
maxdqlatency = 0 
maxmflatency = 716 
averagemflatency = 198 
max_icnt2mem_latency = 586 
max_icnt2sh_latency = 1365997 
mrq_lat_table:47621 	2928 	743 	3008 	10105 	618 	151 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	973016 	139622 	450 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	592717 	414495 	93102 	2711 	7207 	2932 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	132272 	360298 	330987 	53686 	397 	0 	0 	1 	6 	22 	414 	5010 	11634 	29393 	57690 	43139 	78783 	9356 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2733 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        16        43        36        32        32        29        29        46        23        22        32        18        23        20        15 
dram[1]:        18        17        51        45        31        31        28        32        46        31        29        27        21        24        21        16 
dram[2]:        16        16        47        31        31        29        27        26        38        52        38        31        20        16        23        18 
dram[3]:        16        16        44        56        34        29        24        20        44        53        46        41        21        24        18        15 
dram[4]:        22        17        32        43        33        28        26        26        24        54        47        50        20        14        19        16 
dram[5]:        17        18        47        58        33        28        30        29        42        35        18        52        22        22        15        14 
maximum service time to same row:
dram[0]:     90145     86697     84867     67690     25997     40191     39272     30386     53638     29759     32265     38083     58179     63350     55469     60259 
dram[1]:     95969     93207     83866     32229     40711     72858     74129     27295     52731    124047     48032     35034     42322    119939     83676     50048 
dram[2]:     97778    106208     39655     39225     30043     41603     74694     30831     24321     51034     27018     34322     43672     49026     67995     31586 
dram[3]:     49175     98984     67688     85063     27185     42747     35969     49157     47547     33212     32515     52210     53403     46691     67267     76828 
dram[4]:     86662     98981     50222     64516     37517     50628     26110     65988     42200     30992     32888     53579     60494     44953     36590     49597 
dram[5]:     85132     83549     75681     85053     53007     64748     39681     43149     42114     31524     38622     33245     63546     45516     76999     49761 
average row accesses per activate:
dram[0]:  2.322449  2.322115  2.187713  2.035211  2.204918  2.249110  2.401316  2.219672  2.240175  2.264484  2.305164  2.195312  2.300366  2.326446  2.675258  2.299517 
dram[1]:  2.281938  2.563758  2.270463  2.127820  2.284314  2.171756  2.156522  2.138037  2.215385  2.317901  2.187234  2.110610  2.068345  2.230769  2.477833  2.204348 
dram[2]:  2.280952  2.389380  2.162630  2.009524  2.334471  2.266447  2.271565  2.130682  2.119718  2.184932  2.152125  2.317352  2.172839  2.404000  2.681564  2.296943 
dram[3]:  2.680851  2.361607  2.371795  2.484733  2.257576  2.281250  2.087464  2.270627  2.227882  2.259346  2.146635  2.227488  2.132530  2.324000  2.336634  2.475000 
dram[4]:  2.504425  2.315534  2.067524  2.231618  2.204204  2.125926  2.238372  2.273927  2.166307  2.174118  2.259091  2.417722  2.452830  2.049809  2.412556  2.435644 
dram[5]:  2.423810  2.239583  2.205298  2.482609  2.450355  2.196491  2.349398  2.080495  2.536000  2.188442  2.113208  2.199507  2.205776  2.392157  2.429907  2.310345 
average row locality = 65209/28885 = 2.257539
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       569       483       556       495       649       533       615       574       786       653       718       621       585       534       519       476 
dram[1]:       518       382       535       480       566       473       632       594       752       564       751       692       545       464       503       507 
dram[2]:       479       540       535       563       552       590       603       627       672       734       706       746       492       580       480       526 
dram[3]:       378       529       453       522       508       593       614       579       620       736       667       694       506       573       472       495 
dram[4]:       566       477       568       505       595       504       650       574       767       679       736       688       608       520       538       492 
dram[5]:       509       430       568       456       560       528       645       567       701       649       755       651       568       474       520       469 
total reads: 55205
bank skew: 786/378 = 2.08
chip skew: 9467/8939 = 1.06
number of total write accesses:
dram[0]:         0         0        85        83       158        99       115       103       240       246       264       222        43        29         0         0 
dram[1]:         0         0       103        86       133        96       112       103       256       187       277       243        30        29         0         0 
dram[2]:         0         0        90        70       132        99       108       123       231       223       256       269        36        21         0         0 
dram[3]:         0         0       102       129        88       137       102       109       211       231       226       246        25         8         0         0 
dram[4]:         0         0        75       102       139        70       120       115       236       245       258       267        42        15         0         0 
dram[5]:         0         0        98       115       131        98       135       105       250       222       253       242        43        14         0         0 
total reads: 10004
min_bank_accesses = 0!
chip skew: 1706/1614 = 1.06
average mf latency per bank:
dram[0]:       1513      1779      1493      1562      4986      6360      9129      9805      1779      1925      1782      2079      1681      1855      1772      1863
dram[1]:       1695      2278      1403      1637      5577      7987      9086      9690      1789      2302      1719      1868      1805      2043      1774      1807
dram[2]:       1784      1624      1473      1486      5918      6715      9422      9026      2008      1884      1816      1712      1893      3436      1881      1753
dram[3]:       2164      1667      1641      1433      6709      6307      9294      9858      2121      1864      1977      1845      1894      1745      1878      1765
dram[4]:       1562      1796      1493      1515      5502      8115      8664      9915      1797      1946      1763      1838      1610      1845      1695      1871
dram[5]:       1727      2055      1383      1648      5933      7485      8704     10115      1892      2119      1809      2034      1702      2031      1716      1906
maximum mf latency per bank:
dram[0]:        485       490       604       593       499       581       570       595       553       461       581       473       456       481       502       503
dram[1]:        470       486       607       603       671       547       575       586       435       464       471       467       445       437       526       460
dram[2]:        484       477       577       643       703       716       574       574       523       508       568       488       439       703       489       477
dram[3]:        458       452       671       570       590       671       441       452       482       474       511       453       428       474       478       460
dram[4]:        446       540       693       677       526       493       579       579       481       474       527       519       463       465       470       552
dram[5]:        450       464       490       524       527       467       496       469       529       507       477       462       456       446       513       528

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828466 n_nop=1797539 n_act=4867 n_pre=4851 n_req=11053 n_rd=18732 n_write=2477 bw_util=0.0232
n_activity=245898 dram_eff=0.1725
bk0: 1138a 1819687i bk1: 966a 1821138i bk2: 1112a 1817772i bk3: 990a 1818091i bk4: 1298a 1814628i bk5: 1066a 1817471i bk6: 1230a 1816400i bk7: 1148a 1816404i bk8: 1572a 1810482i bk9: 1306a 1812177i bk10: 1436a 1810943i bk11: 1242a 1812982i bk12: 1170a 1817694i bk13: 1068a 1819084i bk14: 1038a 1820872i bk15: 952a 1820902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0361057
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828466 n_nop=1798587 n_act=4786 n_pre=4770 n_req=10613 n_rd=17916 n_write=2407 bw_util=0.02223
n_activity=242984 dram_eff=0.1673
bk0: 1036a 1820305i bk1: 764a 1823032i bk2: 1070a 1818029i bk3: 960a 1818783i bk4: 1132a 1817049i bk5: 946a 1818688i bk6: 1264a 1815698i bk7: 1188a 1816323i bk8: 1504a 1810642i bk9: 1128a 1815359i bk10: 1502a 1809950i bk11: 1384a 1810925i bk12: 1090a 1817823i bk13: 928a 1819753i bk14: 1006a 1820646i bk15: 1014a 1820125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0322363
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828466 n_nop=1797292 n_act=4952 n_pre=4936 n_req=11083 n_rd=18850 n_write=2436 bw_util=0.02328
n_activity=249023 dram_eff=0.171
bk0: 958a 1821109i bk1: 1080a 1820386i bk2: 1070a 1817980i bk3: 1126a 1817308i bk4: 1104a 1817340i bk5: 1180a 1816801i bk6: 1206a 1816112i bk7: 1254a 1814884i bk8: 1344a 1812313i bk9: 1468a 1811154i bk10: 1412a 1810572i bk11: 1492a 1810303i bk12: 984a 1818926i bk13: 1160a 1818673i bk14: 960a 1821305i bk15: 1052a 1820151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0358224
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828466 n_nop=1798969 n_act=4631 n_pre=4615 n_req=10553 n_rd=17878 n_write=2373 bw_util=0.02215
n_activity=238314 dram_eff=0.17
bk0: 756a 1823213i bk1: 1058a 1820524i bk2: 906a 1819625i bk3: 1044a 1818143i bk4: 1016a 1818565i bk5: 1186a 1816093i bk6: 1228a 1816025i bk7: 1158a 1816935i bk8: 1240a 1813909i bk9: 1472a 1811747i bk10: 1334a 1812166i bk11: 1388a 1811498i bk12: 1012a 1818856i bk13: 1146a 1818768i bk14: 944a 1820843i bk15: 990a 1820943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0330939
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828466 n_nop=1797183 n_act=4939 n_pre=4923 n_req=11151 n_rd=18934 n_write=2487 bw_util=0.02343
n_activity=249039 dram_eff=0.172
bk0: 1132a 1820194i bk1: 954a 1821214i bk2: 1136a 1817330i bk3: 1010a 1818155i bk4: 1190a 1815618i bk5: 1008a 1818211i bk6: 1300a 1815284i bk7: 1148a 1816291i bk8: 1534a 1810570i bk9: 1358a 1811545i bk10: 1472a 1810579i bk11: 1376a 1812002i bk12: 1216a 1817885i bk13: 1040a 1818876i bk14: 1076a 1819906i bk15: 984a 1820888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0376594
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1828466 n_nop=1798485 n_act=4710 n_pre=4694 n_req=10756 n_rd=18100 n_write=2477 bw_util=0.02251
n_activity=242957 dram_eff=0.1694
bk0: 1018a 1820846i bk1: 860a 1821803i bk2: 1136a 1817230i bk3: 912a 1819338i bk4: 1120a 1817554i bk5: 1056a 1817735i bk6: 1290a 1815719i bk7: 1134a 1816607i bk8: 1402a 1813288i bk9: 1298a 1813132i bk10: 1510a 1809670i bk11: 1302a 1811975i bk12: 1136a 1817573i bk13: 948a 1820413i bk14: 1040a 1820281i bk15: 938a 1821071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0330977

========= L2 cache stats =========
L2_cache_bank[0]: Access = 91209, Miss = 4997, Miss_rate = 0.055, Pending_hits = 41, Reservation_fails = 227
L2_cache_bank[1]: Access = 91125, Miss = 4369, Miss_rate = 0.048, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[2]: Access = 91162, Miss = 4802, Miss_rate = 0.053, Pending_hits = 46, Reservation_fails = 111
L2_cache_bank[3]: Access = 93817, Miss = 4156, Miss_rate = 0.044, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[4]: Access = 91663, Miss = 4519, Miss_rate = 0.049, Pending_hits = 41, Reservation_fails = 179
L2_cache_bank[5]: Access = 96634, Miss = 4906, Miss_rate = 0.051, Pending_hits = 26, Reservation_fails = 231
L2_cache_bank[6]: Access = 91270, Miss = 4218, Miss_rate = 0.046, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[7]: Access = 94021, Miss = 4721, Miss_rate = 0.050, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[8]: Access = 91307, Miss = 5028, Miss_rate = 0.055, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[9]: Access = 94062, Miss = 4439, Miss_rate = 0.047, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[10]: Access = 92219, Miss = 4826, Miss_rate = 0.052, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[11]: Access = 94689, Miss = 4224, Miss_rate = 0.045, Pending_hits = 58, Reservation_fails = 0
L2_total_cache_accesses = 1113178
L2_total_cache_misses = 55205
L2_total_cache_miss_rate = 0.0496
L2_total_cache_pending_hits = 477
L2_total_cache_reservation_fails = 748
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 827320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50286
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 230093
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 443
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 231
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 400
L2_cache_data_port_util = 0.214
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=4624068
icnt_total_pkts_simt_to_mem=1348888
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.304
	minimum = 6
	maximum = 30
Network latency average = 9.694
	minimum = 6
	maximum = 25
Slowest packet = 2226068
Flit latency average = 8.05533
	minimum = 6
	maximum = 21
Slowest flit = 5972016
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0153936
	minimum = 0.0133001 (at node 0)
	maximum = 0.0182876 (at node 16)
Accepted packet rate average = 0.0153936
	minimum = 0.0133001 (at node 0)
	maximum = 0.0182876 (at node 16)
Injected flit rate average = 0.0461808
	minimum = 0.0133001 (at node 0)
	maximum = 0.0914381 (at node 16)
Accepted flit rate average= 0.0461808
	minimum = 0.0166251 (at node 15)
	maximum = 0.0831255 (at node 12)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.9493 (12 samples)
	minimum = 6 (12 samples)
	maximum = 157.417 (12 samples)
Network latency average = 17.0316 (12 samples)
	minimum = 6 (12 samples)
	maximum = 115.667 (12 samples)
Flit latency average = 17.5121 (12 samples)
	minimum = 6 (12 samples)
	maximum = 113.083 (12 samples)
Fragmentation average = 3.45561e-07 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.5 (12 samples)
Injected packet rate average = 0.044488 (12 samples)
	minimum = 0.0311163 (12 samples)
	maximum = 0.116641 (12 samples)
Accepted packet rate average = 0.044488 (12 samples)
	minimum = 0.0311163 (12 samples)
	maximum = 0.116641 (12 samples)
Injected flit rate average = 0.0947738 (12 samples)
	minimum = 0.0465543 (12 samples)
	maximum = 0.210682 (12 samples)
Accepted flit rate average = 0.0947738 (12 samples)
	minimum = 0.0483277 (12 samples)
	maximum = 0.274064 (12 samples)
Injected packet size average = 2.13032 (12 samples)
Accepted packet size average = 2.13032 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 24 sec (624 sec)
gpgpu_simulation_rate = 21428 (inst/sec)
gpgpu_simulation_rate = 2219 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
