/*
  Copyright (c), 2001-2024, Shenshu Tech. Co., Ltd.
 */

#ifndef ISP_H
#define ISP_H

#include "ot_osal.h"
#include "mkp_isp.h"
#include "isp_ext.h"
#include "isp_vreg.h"
#include "isp_st.h"
#include "isp_block.h"
#include "vi_ext.h"
#include "securec.h"

#ifdef __cplusplus
#if __cplusplus
extern "C" {
#endif
#endif /* End of #ifdef __cplusplus */

typedef enum {
    ISP_VICAP_INT_PORT0 = 0x1 << 0,
    ISP_VICAP_INT_CHN0 = 0x1 << 8,
    ISP_VICAP_INT_ISP0 = 0x1 << 16,
} isp_vicap_int;

#define RUN_BE_SYNC_ID_MAX       2000
#define RUN_BE_SYNC_ID_MIN       1000
#define RUN_BE_DYN_BLC_ID_MAX    2000
#define RUN_BE_DYN_BLC_ID_MIN    1000
#define ISP_STITCH_MAX_GAP       6000
#define abs_diff(x, y)           ((x) > (y) ? ((x) - (y)) : ((y) - (x)))

#define isp_is_chn_int(chn_id, int_status) ((int_status) & (ISP_VICAP_INT_CHN0 << (chn_id)))

#define ISP_SHARE_ID_LEN OT_MMB_MAX_PID_NUM
#define ISP_INVALID_PID  (-1)

typedef struct  {
    isp_stat_info stat_info;
    struct osal_list_head list;
} isp_stat_node;

typedef struct  {
    td_bool init;
    td_phys_addr_t  phy_addr;
    td_void *vir_addr;
    td_u64  size;
    isp_stat_node node[MAX_ISP_STAT_BUF_NUM];
    isp_stat_info *act_stat;

    td_u32 user_num;
    td_u32 busy_num;
    td_u32 free_num;
    struct osal_list_head user_list;
    struct osal_list_head busy_list;
    struct osal_list_head free_list;
} isp_stat_buf;

typedef struct  {
    td_bool init;
    td_phys_addr_t  phy_addr;
    td_void *vir_addr;
    td_u64  size;
    isp_stat_node node[MAX_ISP_FE_STAT_BUF_NUM];
    isp_stat_info *act_stat;

    td_u32 busy_num;
    td_u32 free_num;
    struct osal_list_head busy_list;
    struct osal_list_head free_list;
} isp_fe_stat_buf;

typedef enum {
    ISP_BE_BUF_STATE_INIT = 0,
    ISP_BE_BUF_STATE_RUNNING,
    ISP_BE_BUF_STATE_FINISH,
    ISP_BE_BUF_STATE_SWITCH_START,
    ISP_BE_BUF_STATE_SWITCH,
    ISP_BE_BUF_STATE_BUTT
} isp_running_state;

typedef enum {
    ISP_BE_BUF_READY = 0,
    ISP_BE_BUF_WAITING,
    ISP_BE_BUF_EXIT,
    ISP_BE_BUF_BUTT
} isp_exit_state;

typedef enum {
    ISP_CFG_SNS_VERY_SHORT_FRAME = 0, /* main pipe */
    ISP_CFG_SNS_SHORT_FRAME = 0x10,
    ISP_CFG_SNS_MIDDLE_FRAME = 0x20,
    ISP_CFG_SNS_LONG_FRAME = 0x30,
    ISP_CFG_SNS_BUTT
} isp_cfg_sensor_time;

#define ISP_DIGITAL_GAIN_SHIFT 8    /* ISP digital gain register shift */
#define ISP_DIGITAL_GAIN_MAX   0xFFFF  /* max ISP digital gain 256X */
#define ISP_DIGITAL_GAIN_MIN   0x1  /* min ISP digital gain 1/256X */

typedef struct  {
    td_u64 global_avg_sum_r;
    td_u64 global_avg_sum_gr;
    td_u64 global_avg_sum_gb;
    td_u64 global_avg_sum_b;
} isp_ae_global_avg_sum;

typedef struct  {
    td_u8                   buf_wr_flag;    /* FW write node */
    td_u8                   buf_rd_flag;    /* ISR read, then write to ISP reg or sensor */
    isp_sync_cfg_buf_node   sync_cfg_buf_node[ISP_SYNC_BUF_NODE_NUM];
} isp_sync_cfg_buf;

typedef struct  {
    td_u8  wdr_mode;
    td_u8  pre_wdr_mode;
    td_u8  vc_num;          /* if 3to1, vc_num = 0,1,2,0,1,...... */
    td_u8  vc_num_max;       /* if 3to1, vc_num_max = 2 */
    td_u8  vc_cfg_num;
    td_u8  cfg2_vld_dly_max;
    td_s32 cur_sync_id;
    td_u32 total_cnt;         /* for sync_node unique_id, plus one each time when sync node update */
    td_u64 last_update_time;
    td_u64 cur_pts;
    td_u8  pipe_cfg_node_idx;

    td_u64 pre_sns_gain;
    td_u64 cur_sns_gain;
    td_u64 pre_sns_gain_sf;
    td_u64 cur_sns_gain_sf;
    td_u32 drc_comp_next;  /* for run be_end, predict next raw drc comp value for ldci comp */
    td_u32 drc_comp[CFG2VLD_DLY_LIMIT];  /* drc exposure compensation */
    td_u32 exp_ratio[OT_ISP_EXP_RATIO_NUM][CFG2VLD_DLY_LIMIT];
    td_u8  lf_mode[CFG2VLD_DLY_LIMIT];
    td_u32 wdr_gain[OT_ISP_WDR_MAX_FRAME_NUM][CFG2VLD_DLY_LIMIT];
    td_u8  alg_proc[CFG2VLD_DLY_LIMIT];
    isp_sync_cfg_buf_node  *node[CFG2VLD_DLY_LIMIT + 1];
    isp_sync_cfg_buf_node  node_pre;   /* for run plus, update when calc be sync para */

    isp_sync_cfg_buf   sync_cfg_buf;
} isp_sync_cfg;

typedef struct  {
    td_bool mode_switch;
    td_s8   stitch_flag;
    td_u8   read_all;
    td_u8   first_read_all;
    td_u8   first_order;
    td_u8   all_init;
    td_u32  vi_callback_count;
    td_u64  pts;

    td_u8   stitch_get_cnt;      /* just update in stitch main pipe's ctx, other pipes always 0 */
    td_u8   stitch_done_cnt;      /* just update in stitch main pipe's ctx, other pipes always 0 */
    td_u64  last_update_pts;     /* just update in stitch main pipe's ctx, other pipes always 0 */
    td_u64  first_done_pts;     /* just update in stitch main pipe's ctx, other pipes always 0 */
    td_bool first_flag;
} isp_sync_stitch_ctrl;

typedef struct {
    td_u64 isp_last_int_time;           /* Time of last interrupt, for debug */
    td_u64 isp_last_rate_time;          /* Time of last interrupt rate, for debug */
    td_u32 isp_int_cnt;                /* Count of interrupt, for debug */
    td_u32 isp_int_time;               /* Process time of interrupt, for debug */
    td_u32 isp_int_avg_time;               /* Process time of interrupt, for debug */
    td_u32 isp_int_total_time;          /* Process total time of lase 1000 times interrupt, for debug */
    td_u32 isp_int_time_max;            /* Maximal process time of interrupt, for debug */
    td_u32 isp_int_gap_time;            /* Gap of two interrupts, for debug */
    td_u32 isp_int_gap_time_max;         /* Maximal gap of two interrupts, for debug */
    td_u32 isp_rate_int_cnt;            /* Count of interrupt rate, for debug */
    td_u32 isp_rate;                  /* Interrupt Rate, interrupt count per second, for debug */
    td_u32 isp_int_be_end_time;         /* Process time of be end interrupt, for debug */
    td_u32 isp_int_be_end_time_max;     /* Maximal Process time of be end interrupt, for debug */

    td_u64 pt_last_int_time;            /* Time of last interrupt, for debug */
    td_u64 pt_last_rate_time;           /* Time of last interrupt rate, for debug */
    td_u32 pt_int_cnt;                 /* Count of interrupt, for debug */
    td_u32 pt_int_time;                /* Process time of interrupt, for debug */
    td_u32 pt_int_time_max;             /* Maximal process time of interrupt, for debug */
    td_u32 pt_int_gap_time;             /* Gap of two interrupts, for debug */
    td_u32 pt_int_gap_time_max;          /* Maximal gap of two interrupts, for debug */
    td_u32 pt_rate_int_cnt;             /* Count of interrupt rate, for debug */
    td_u32 pt_rate;                   /* Interrupt Rate, interrupt count per second, for debug */

    td_u32 sensor_cfg_time;             /* Time of sensor config, for debug */
    td_u32 sensor_cfg_cnt;              /* Times of sensor config, for debug */
    td_u32 sensor_cfg_time_max;         /* Maximal time of sensor config, for debug */
    td_u32 sensor_cfg_time_avg;         /* Average time of sensor config, for debug */
    td_u32 sensor_cfg_time_total;       /* Total time of sensor config, for debug */

    td_u32 isp_reset_cnt;              /* Count of ISP reset when vi width or height changed */
    td_u32 isp_be_sta_lost; /* Count of ISP BE statistics lost number When the ISP processing isn't timely, for debug */

    td_u32 isp_fe_stat_time;            /* Process time of read fe stat, for debug */
    td_u32 isp_fe_stat_time_max;        /* Maximal Process time of read fe stat, for debug */
    td_u32 isp_cp_fe_stat_time;         /* Process time of copy fe stat, for debug */
    td_u32 isp_cp_fe_stat_time_max;     /* Maximal Process time of copy fe stat, for debug */
    td_u32 isp_be_stat_time;            /* Process time of read be stat, for debug */
    td_u32 isp_be_stat_time_max;        /* Maximal Process time of read be stat, for debug */

    td_u64 sync_cfg_last_time;
    td_u32 sync_cfg_gap;
    td_u32 sync_cfg_gap_max;
    td_u32 sync_cfg_gap_min;
    td_u32 ldci_comp_err_cnt;
    td_u32 sync_id_err_cnt;

    td_u64 pre_run_time;
    td_u32 cross_last_run_time;
    td_u32 run_cnt;
    td_u32 last_run_time;
    td_u32 max_last_run_time;
    td_u64 pre_end_int_time;
    td_u32 cross_last_end_int_time;
    td_u32 cross_frame_cnt;
    td_u32 last_cross_cnt;
    td_bool usr_dfx_en;
    td_u32 cross_run_main_t;
    td_u32 cross_switch_t;
    td_u32 cross_lock_t;
    td_u32 cross_pre_run_t;
    td_u32 cross_pre_swi_t;
    td_u32 cross_pre_lock_t;
    td_u32 record_run_t;
    td_u32 record_swi_t;
    td_u32 record_lock_t;

    td_u32 stitch_pts_cnt;
} isp_drv_dbg_info;

typedef struct {
    td_u64 cur_sns_gain[2]; /* array 2 */
    td_u64 pre_sns_gain[2]; /* array 2 */
} isp_sns_gain;

typedef struct {
    td_u32 port_int_status;
    td_u32 isp_int_status;
    td_u32 port_int_err;
    td_u32 wch_int_status;
} isp_interrupt_sch;

typedef struct {
    isp_interrupt_sch int_sch[ISP_INTERRUPTS_SAVEINFO_MAX];
    td_u8 read_flag;
    td_u8 write_flag;
} isp_interrupt_info;

typedef struct {
    ot_vi_pipe vi_pipe_id;
    td_u32 isp_int_status;
} isp_slave_pipe_int_status;

typedef struct {
    td_bool aibnr_en;
    td_bool pre_aibnr_en;
    td_u32  pre_isp_dgain;
    td_bool blend_en;
    td_s32  switch_aibnr_cnt;
    td_s32  off_switch_cnt;
} isp_aibnr_info;

typedef struct {
    td_bool aidrc_en;
    isp_aidrc_mode mode;
    isp_aiisp_pending_stat pending_stat;
    td_u32 pending_idx;
} isp_aidrc_info;

typedef struct {
    td_bool     print_en;
    td_u32      exposure_time[OT_ISP_WDR_MAX_FRAME_NUM]; /* exposure time (reciprocal of shutter speed), unit is us */
    td_u32      isp_dgain[OT_ISP_WDR_MAX_FRAME_NUM];
    td_u32      again[OT_ISP_WDR_MAX_FRAME_NUM];
    td_u32      dgain[OT_ISP_WDR_MAX_FRAME_NUM];
    td_s32      fe_id[OT_ISP_WDR_MAX_FRAME_NUM];
    td_u64      vi_send_raw_cnt;
} isp_proc_frame_info;

typedef struct {
    td_bool                  edge;
    td_bool                  vd_start;
    td_bool                  vd_end;
    td_bool                  yuv_mode;
    td_bool                  vd_be_end;
    td_bool                  mem_init;
    td_bool                  isp_init;
    td_bool                  pub_attr_ok;
    td_bool                  stitch_sync;
    td_bool                  pro_enable;
    td_bool                  pro_start;
    td_bool                  run_once_ok;
    td_bool                  run_once_flag;
    td_bool                  yuv_run_once_ok;
    td_bool                  yuv_run_once_flag;
    td_bool                  isp_run_flag;
    td_bool                  bottom_half_cross_frame;

    td_char                  name[MAX_MMZ_NAME_LEN];
    td_u32                   int_pos;
    td_u32                   frame_cnt;
    td_u32                   status;
    td_u32                   pro_trig_flag;
    td_u32                   reg_cfg_info_flag;
    td_u8                    fpn_work_mode;
    td_bool                  pre_fpn_cor_en;
    td_u8                    *save_stt_stat;
    td_u64                   frame_pts;
    td_u64                   fe_frame_pts;

    isp_chn_switch           chn_sel_attr[OT_ISP_STRIPING_MAX_NUM];
    isp_running_state        running_state;
    isp_exit_state           exit_state;
    isp_working_mode         work_mode;
    vi_stitch_attr           stitch_attr;
    vi_pipe_wdr_attr         wdr_attr;
    isp_wdr_cfg              wdr_cfg;
    isp_sync_cfg             sync_cfg;
    isp_stat_buf             statistics_buf;
    isp_fe_stat_buf          fe_statistics_buf;
    isp_kernel_reg_cfg       kernel_cfg[PING_PONG_NUM]; /* ping pong reg cfg info */
    isp_be_cfg_buf_info      be_buf_info;
    isp_be_buf_queue         be_buf_queue;
    isp_be_buf_node          *use_node;
    isp_be_sync_para         be_sync_para;
#ifdef CONFIG_OT_VI_STITCH_GRP
    isp_be_sync_para         be_sync_para_stitch[OT_ISP_MAX_PIPE_NUM];
    isp_be_sync_para         be_pre_sync_para_stitch[OT_ISP_MAX_PIPE_NUM];
    isp_sync_stitch_ctrl     isp_sync_ctrl;
    isp_fe_stit_stt_attr     fe_stit_stt_attr;
    isp_be_stitch_stt_attr   be_off_stitch_stt_buf;
#endif
    isp_be_sync_para         be_pre_sync_para;
    isp_fe_lut2stt_attr      fe_lut2stt_attr;
    isp_be_lut2stt_attr      be_lut2stt_attr;
    isp_be_lut2stt_attr      be_pre_on_post_off_lut2stt_attr;
    isp_be_offline_stt_attr  be_pre_on_post_off_stt_buf;
    isp_fe_stt_attr          fe_stt_attr;
    isp_be_online_stt_info   be_online_stt_buf;
    isp_be_offline_stt_attr  be_off_stt_buf;
    isp_ldci_buf             ldci_read_buf_attr;
    isp_ldci_buf             ldci_write_buf_attr;
    isp_ldci_buf             ldci_tmp_buf_attr;
    isp_ldci_stt_addr        ldci_stt_addr;
    isp_be_offline_addr_info be_offline_addr_info;
    isp_clut_buf             clut_buf_attr;
    isp_drc_buf              drc_buf_attr;
    isp_kernel_tpr_filt_reg  bnr_tpr_filt;
    isp_bus_callback         bus_cb;
    isp_piris_callback       piris_cb;
    isp_drv_dbg_info         drv_dbg_info;
    ot_isp_pub_attr          proc_pub_info;
    isp_trans_info_buf       trans_info;
    isp_pro_info_buf         pro_info;
    isp_proc_mem             porc_mem;
    td_bool                  proc_updating;
    osal_semaphore           proc_sem;
    isp_interrupt_sch        int_sch[ISP_INTERRUPTS_SAVEINFO_MAX];   /* isp interrupt schedule */
    isp_interrupt_info       isp_int_info;
    isp_dynamic_blc_info     dyna_blc_info;
#if defined(CONFIG_OT_AIISP_SUPPORT) && defined(CONFIG_OT_AIBNR_SUPPORT)
    isp_aibnr_info           aibnr_info;
#endif
#if defined(CONFIG_OT_AIISP_SUPPORT) && defined(CONFIG_OT_AIDRC_SUPPORT)
    isp_aidrc_info           aidrc_info;
#endif
    osal_wait              isp_wait;
    osal_wait              isp_wait_vd_start;
    osal_wait              isp_wait_vd_end;
    osal_wait              isp_wait_vd_be_end;
    osal_wait              isp_exit_wait;
    osal_semaphore    isp_sem;
    osal_semaphore    isp_sem_vd;
    osal_semaphore    isp_sem_be_vd;
    ot_isp_config_info       snap_info_save[ISP_SAVEINFO_MAX]; /* Frame end and start use index 0 and 1 respectively. */
#ifdef CONFIG_OT_SNAP_SUPPORT
    isp_snap_attr            snap_attr;
    td_u32                   start_snap_num;
    td_u32                   pro_frm_num;
#endif
#ifdef CONFIG_OT_ISP_PQ_FOR_AI_SUPPORT
    pq_ai_attr               ai_info;
#endif
    ot_dng_image_dynamic_info dng_image_dynamic_info[ISP_SAVEINFO_MAX];
    ot_frame_interrupt_attr  frame_int_attr;
#ifdef CONFIG_OT_ISP_RGBIR_SUPPORT
    ot_isp_ir_bayer_format   isp_rgbir_format;
#endif
    ot_isp_dcf_update_info   update_info;
    ot_isp_frame_info        frame_info;
    isp_proc_frame_info      proc_frame_info;
    isp_slave_pipe_int_status slave_pipe_int_status[ISP_WDR_CHN_MAX - 1];
    td_bool                  share_all_en;
    td_s32                   share_pid[ISP_SHARE_ID_LEN];
    osal_semaphore           share_sem;
    osal_semaphore           isp_sem_buf;
#ifdef CONFIG_OT_ISP_DETAIL_STATS_SUPPORT
    ot_isp_detail_stats_cfg  detail_stats_cfg;
    isp_detail_stats_buf     detail_stats_buf;
    isp_detail_size          detail_size;
#endif
    td_bool  drc_freeze;
    td_u32   drc_cnt;
#ifdef CONFIG_OT_VI_DISTRIBUTE_GRP
    vi_distribute_attr dist_attr;
    ot_vi_pipe dist_proc_pipe; // stat done pipe
#endif
} isp_drv_ctx;

#ifdef CONFIG_OT_ISP_LITEOS_BOTTOM_HALF_SUPPORT
typedef struct {
    ot_vi_pipe vi_pipe;
    osal_workqueue worker;
    osal_semaphore sem;
} isp_work_queue_ctx;
#endif

typedef enum {
    ISP_CHN_SWITCH_NORMAL = 0,
    ISP_CHN_SWITCH_2LANE  = 1,
    ISP_CHN_SWITCH_3LANE  = 2,
    ISP_CHN_SWITCH_4LANE  = 3,
} isp_chn_sel;

typedef enum {
    ISP_VC_NUM_VS = 0,
    ISP_VC_NUM_S  = 1,
    ISP_VC_NUM_M  = 2,
    ISP_VC_NUM_L  = 3,
} isp_vc_num;

#define ISP_ONLINE_LDCI_TPR_BUF_NUM       2
#define ISP_STRIPING_LDCI_NORMAL_BUF_NUM  2

#define ISP_GAIN_SHIFT                    8

#define isp_check_pipe_return(pipe)                                 \
    do {                                                            \
        if (isp_drv_check_pipe(pipe, __FUNCTION__, __LINE__) != TD_SUCCESS) {                   \
            return OT_ERR_ISP_ILLEGAL_PARAM;                        \
        }                                                           \
    } while (0)

#define isp_check_pipe_void_return(pipe)                            \
    do {                                                            \
        if (isp_drv_check_pipe(pipe, __FUNCTION__, __LINE__) != TD_SUCCESS) {                   \
            return;                                                 \
        }                                                           \
    } while (0)

#define isp_check_no_fe_pipe_return(pipe) \
    do { \
        if (isp_drv_check_no_fe_pipe((pipe)) == TD_TRUE) { \
            return TD_SUCCESS;                                                 \
        }                                                                      \
    } while (0)

#define isp_check_pointer_return(ptr) \
    do { \
        if (isp_drv_check_pointer((td_void *)(ptr), __FUNCTION__, __LINE__) != TD_SUCCESS) { \
            return OT_ERR_ISP_NULL_PTR; \
        } \
    } while (0)

#define isp_check_pointer_void_return(ptr) \
    do { \
        if (isp_drv_check_pointer((td_void *)(ptr), __FUNCTION__, __LINE__) != TD_SUCCESS) { \
            return; \
        } \
    } while (0)

#define isp_check_bool_return(bool) \
    do { \
        if (isp_drv_check_bool(bool, __FUNCTION__, __LINE__)  != TD_SUCCESS) { \
            return OT_ERR_ISP_ILLEGAL_PARAM; \
        } \
    } while (0)

td_s32 isp_drv_check_pipe(ot_vi_pipe vi_pipe, const char *func, const td_s32 line);
td_s32 isp_drv_check_pointer(td_void *ptr, const char *func, const td_s32 line);
td_s32 isp_drv_check_bool(td_bool value, const char *func, const td_s32 line);
td_bool isp_drv_check_no_fe_pipe(ot_vi_pipe pipe);
td_void isp_drv_dist_trans_pipe(ot_vi_pipe *pipe);

isp_drv_ctx *isp_drv_get_ctx(ot_vi_pipe vi_pipe);
ot_vi_pipe isp_drv_get_pipe_id(const isp_drv_ctx *ctx);
osal_spinlock *isp_drv_get_lock(ot_vi_pipe vi_pipe);
osal_spinlock *isp_drv_get_spin_lock(ot_vi_pipe vi_pipe);
td_void isp_cal_sync_info_index(ot_vi_pipe vi_pipe, td_s32 *index);
td_bool is_sensor_data_has_been_config(isp_sync_cfg_buf_node *cfg_node, td_u32 idx, td_u8 stay_cnt);
isp_sync_cfg_buf_node *isp_drv_get_sns_cfg_node(const isp_drv_ctx *drv_ctx, td_u8 cur_node_idx, td_u8 delay_frm_num);
td_u32 isp_drv_get_update_pos(ot_vi_pipe vi_pipe);
td_bool isp_drv_get_ldci_tpr_flt_en(ot_vi_pipe vi_pipe);
td_s32 isp_drv_be_end_int_proc(ot_vi_pipe vi_pipe);
td_void isp_drv_be_end_read_stat(ot_vi_pipe vi_pipe, isp_drv_ctx *drv_ctx);

int isp_int_bottom_half(int irq, void *id);
int isp_isr(int irq, void *id, td_u32 vicap_int_status);
td_s32 isp_drv_switch_be_offline_stt_info(ot_vi_pipe vi_pipe, td_u32 viproc_id,
    td_u32 stat_valid, td_s32 work_id);
td_s32 isp_drv_get_be_offline_stt_addr(ot_vi_pipe vi_pipe, td_u32 viproc_id, td_u64 pts,
                                       isp_be_offline_stt_buf *be_offline_stt_addr, td_s32 *work_id);
td_s32 isp_drv_update_aibnr_be_cfg(ot_vi_pipe vi_pipe, td_void *be_node, isp_aibnr_cfg *aibnr_cfg);
td_s32 isp_drv_update_aidrc_be_cfg(ot_vi_pipe vi_pipe, td_void *be_node, isp_aidrc_cfg *cfg);
td_s32 isp_drv_update_hnr_blend_en(ot_vi_pipe vi_pipe, td_bool blend_en);
td_s32 isp_get_frame_info(ot_vi_pipe vi_pipe, ot_isp_frame_info *isp_frame);

td_s32 isp_drv_get_frame_interrupt_attr(ot_vi_pipe vi_pipe, ot_frame_interrupt_attr *frame_int_attr);
td_s32 isp_drv_reg_config_isp_be(ot_vi_pipe vi_pipe);
td_void isp_drv_update_be_sync_para_by_id(ot_vi_pipe vi_pipe, const ot_video_frame_info *frame_info);
td_u32 isp_drv_get_dynamic_blc_sync_id(ot_vi_pipe vi_pipe);
td_s32 isp_drv_get_be_sync_id(ot_vi_pipe vi_pipe, td_bool current_frm, td_bool before_sns_cfg);
td_s32 isp_drv_get_be_sync_para(ot_vi_pipe vi_pipe, const ot_video_frame_info *frame_info,
    isp_be_sync_para *be_sync_para);

td_s32 isp_drv_stitch_sync(ot_vi_pipe vi_pipe);
td_u8 isp_drv_get_be_buf_num(ot_vi_pipe vi_pipe);
td_u32 isp_drv_get_int_timeout(ot_vi_pipe vi_pipe);
td_u32 isp_drv_get_proc_param(ot_vi_pipe vi_pipe);
td_u32 isp_drv_get_pwm_number(ot_vi_pipe vi_pipe);
td_s32 isp_drv_run_once_process(ot_vi_pipe vi_pipe);
td_s32 isp_drv_yuv_run_once_process(ot_vi_pipe vi_pipe);
td_s32 isp_drv_run_trigger_process(ot_vi_pipe vi_pipe);
td_s32 isp_drv_opt_run_once_info(ot_vi_pipe vi_pipe, td_bool *run_once);
td_s32 isp_drv_yuv_run_once_info(ot_vi_pipe vi_pipe, td_bool *run_once);
td_s32 isp_drv_set_int_enable(ot_vi_pipe vi_pipe, td_bool en);
td_s32 isp_drv_set_vicap_int_mask(ot_vi_pipe vi_pipe, td_bool int0_mask_en);
td_s32 isp_set_mod_param(ot_isp_mod_param *mod_param);
td_s32 isp_get_mod_param(ot_isp_mod_param *mod_param);

td_s32 isp_set_ctrl_param(ot_vi_pipe vi_pipe, ot_isp_ctrl_param *isp_ctrl_param);
td_s32 isp_get_ctrl_param(ot_vi_pipe vi_pipe, ot_isp_ctrl_param *isp_ctrl_param);
#ifdef CONFIG_OT_ISP_DETAIL_STATS_SUPPORT
td_s32 isp_set_detail_stats_cfg(ot_vi_pipe vi_pipe, ot_isp_detail_stats_cfg *detail_stats_cfg);
td_s32 isp_get_detail_stats_cfg(ot_vi_pipe vi_pipe, ot_isp_detail_stats_cfg *detail_stats_cfg);
td_s32 isp_drv_get_detail_blk_size(ot_vi_pipe vi_pipe, isp_detail_size *detail_blk_size);
td_s32 isp_drv_get_detail_stats(ot_vi_pipe vi_pipe, ot_isp_detail_stats *detail_stats,
    isp_detail_stats_user *detail_stats_to_user);
#endif
td_s32 isp_drv_disable_bnr_wmot(ot_vi_pipe vi_pipe);

td_void isp_drv_be_buf_queue_put_busy(ot_vi_pipe vi_pipe);
td_s32 isp_drv_reset_ctx(ot_vi_pipe vi_pipe);
/* Buffer control begin */
static __inline td_s32  isp_sync_buf_init(isp_sync_cfg_buf *sync_cfg_buf)
{
    (td_void)memset_s(sync_cfg_buf, sizeof(isp_sync_cfg_buf), 0, sizeof(isp_sync_cfg_buf));
    return 0;
}

static __inline td_s32  isp_sync_buf_is_full(isp_sync_cfg_buf *sync_cfg_buf)
{
    return ((sync_cfg_buf->buf_wr_flag + 1) % ISP_SYNC_BUF_NODE_NUM) == sync_cfg_buf->buf_rd_flag;
}

static __inline td_s32  isp_sync_buf_is_empty(isp_sync_cfg_buf *sync_cfg_buf)
{
    return sync_cfg_buf->buf_wr_flag == sync_cfg_buf->buf_rd_flag;
}

static __inline td_s32  isp_interrupt_buf_is_full(isp_interrupt_info *isp_int_info)
{
    return ((isp_int_info->write_flag + 1) % ISP_INTERRUPTS_SAVEINFO_MAX) == isp_int_info->read_flag;
}

static __inline td_s32  isp_interrupt_buf_is_empty(isp_interrupt_info *isp_int_info)
{
    return isp_int_info->write_flag == isp_int_info->read_flag;
}
/* only buf_rd_falg = buf_wr_flag or  buf_rd_flag + 1 = buf_wr_flag is not err */
static __inline td_s32  isp_sync_buf_is_err(isp_sync_cfg_buf *sync_cfg_buf)
{
    if (isp_sync_buf_is_empty(sync_cfg_buf)) {
        return 0;
    }
    if (((sync_cfg_buf->buf_rd_flag + 1) % ISP_SYNC_BUF_NODE_NUM) == sync_cfg_buf->buf_wr_flag) {
        return 0;
    }

    return 1;
}

static __inline td_s32  isp_sync_buf_write(isp_sync_cfg_buf *sync_cfg_buf,
    isp_sync_cfg_buf_node *sync_cfg_buf_node)
{
    if (isp_sync_buf_is_full(sync_cfg_buf)) {
        return -1;
    }

    (td_void)memcpy_s(&sync_cfg_buf->sync_cfg_buf_node[sync_cfg_buf->buf_wr_flag], sizeof(isp_sync_cfg_buf_node),
                      sync_cfg_buf_node, sizeof(isp_sync_cfg_buf_node));
    sync_cfg_buf->buf_wr_flag = (sync_cfg_buf->buf_wr_flag + 1) % ISP_SYNC_BUF_NODE_NUM;

    return 0;
}

static __inline td_s32  isp_sync_buf_read(isp_sync_cfg_buf *sync_cfg_buf, isp_sync_cfg_buf_node **sync_cfg_buf_node)
{
    if (isp_sync_buf_is_empty(sync_cfg_buf)) {
        return -1;
    }

    *sync_cfg_buf_node = &sync_cfg_buf->sync_cfg_buf_node[sync_cfg_buf->buf_rd_flag];
    sync_cfg_buf->buf_rd_flag = (sync_cfg_buf->buf_rd_flag + 1) % ISP_SYNC_BUF_NODE_NUM;

    return 0;
}

static __inline td_s32  isp_sync_buf_read2(isp_sync_cfg_buf *sync_cfg_buf,
    isp_sync_cfg_buf_node **sync_cfg_buf_node)
{
    td_u8 tmp;
    if (isp_sync_buf_is_empty(sync_cfg_buf)) {
        return -1;
    }
    /* buf_wr_flag already add one, when calc read_flag, need sub one  */
    tmp = (sync_cfg_buf->buf_wr_flag + ISP_SYNC_BUF_NODE_NUM - 1) % ISP_SYNC_BUF_NODE_NUM;

    *sync_cfg_buf_node = &sync_cfg_buf->sync_cfg_buf_node[tmp];
    sync_cfg_buf->buf_rd_flag = (tmp + 1) % ISP_SYNC_BUF_NODE_NUM;

    return 0;
}

#ifdef __cplusplus
#if __cplusplus
}
#endif
#endif /* End of #ifdef __cplusplus */

#endif /* ISP_H */
