--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Mapeo.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,ft256,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------------+------------+------------+------------------+--------+
                   |Max Setup to|Max Hold to |                  | Clock  |
Source             | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------------+------------+------------+------------------+--------+
isntruction_wenable|    1.763(R)|   -0.015(R)|clk_BUFGP         |   0.000|
-------------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Flags<0>    |    7.799(R)|clk_BUFGP         |   0.000|
Flags<1>    |    6.836(R)|clk_BUFGP         |   0.000|
Flags<2>    |    6.975(R)|clk_BUFGP         |   0.000|
LEDS<0>     |    8.603(R)|clk_BUFGP         |   0.000|
LEDS<1>     |    8.788(R)|clk_BUFGP         |   0.000|
LEDS<2>     |    8.898(R)|clk_BUFGP         |   0.000|
LEDS<3>     |    8.961(R)|clk_BUFGP         |   0.000|
LEDS<4>     |    8.481(R)|clk_BUFGP         |   0.000|
LEDS<5>     |    8.733(R)|clk_BUFGP         |   0.000|
LEDS<6>     |    8.603(R)|clk_BUFGP         |   0.000|
LEDS<7>     |    8.977(R)|clk_BUFGP         |   0.000|
registro<0> |    7.545(R)|clk_BUFGP         |   0.000|
registro<1> |    7.771(R)|clk_BUFGP         |   0.000|
registro<2> |    8.131(R)|clk_BUFGP         |   0.000|
registro<3> |    8.450(R)|clk_BUFGP         |   0.000|
registro<4> |    8.365(R)|clk_BUFGP         |   0.000|
registro<5> |    8.435(R)|clk_BUFGP         |   0.000|
registro<6> |    8.065(R)|clk_BUFGP         |   0.000|
registro<7> |    9.201(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.410|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
reg_address<0> |LEDS<0>        |    8.484|
reg_address<0> |LEDS<1>        |    9.106|
reg_address<0> |LEDS<2>        |    8.487|
reg_address<0> |LEDS<3>        |    8.576|
reg_address<0> |LEDS<4>        |    8.132|
reg_address<0> |LEDS<5>        |    8.384|
reg_address<0> |LEDS<6>        |    8.529|
reg_address<0> |LEDS<7>        |    8.858|
reg_address<0> |registro<0>    |    7.426|
reg_address<0> |registro<1>    |    8.089|
reg_address<0> |registro<2>    |    7.720|
reg_address<0> |registro<3>    |    8.065|
reg_address<0> |registro<4>    |    8.016|
reg_address<0> |registro<5>    |    8.086|
reg_address<0> |registro<6>    |    7.991|
reg_address<0> |registro<7>    |    9.082|
reg_address<1> |LEDS<0>        |    8.307|
reg_address<1> |LEDS<1>        |    8.559|
reg_address<1> |LEDS<2>        |    8.181|
reg_address<1> |LEDS<3>        |    8.001|
reg_address<1> |LEDS<4>        |    8.433|
reg_address<1> |LEDS<5>        |    8.685|
reg_address<1> |LEDS<6>        |    8.384|
reg_address<1> |LEDS<7>        |    8.681|
reg_address<1> |registro<0>    |    7.249|
reg_address<1> |registro<1>    |    7.542|
reg_address<1> |registro<2>    |    7.414|
reg_address<1> |registro<3>    |    7.490|
reg_address<1> |registro<4>    |    8.317|
reg_address<1> |registro<5>    |    8.387|
reg_address<1> |registro<6>    |    7.846|
reg_address<1> |registro<7>    |    8.905|
---------------+---------------+---------+


Analysis completed Tue Sep 13 15:28:16 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 117 MB



