

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Mar  5 10:50:14 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv2d_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  252619|  252619|  252619|  252619|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- ROW_CLR     |     840|     840|        30|          -|          -|    28|    no    |
        | + COL_CLR    |      28|      28|         1|          -|          -|    28|    no    |
        |- ROW         |  250152|  250152|      8934|          -|          -|    28|    no    |
        | + COL        |    8932|    8932|       319|          -|          -|    28|    no    |
        |  ++ K_ROW    |     310|     310|        62|          -|          -|     5|    no    |
        |   +++ K_COL  |      60|      60|        12|          -|          -|     5|    no    |
        |- ROW_CPY     |    1624|    1624|        58|          -|          -|    28|    no    |
        | + COL_CPY    |      56|      56|         2|          -|          -|    28|    no    |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    336|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    286|    -|
|Register         |        -|      -|     373|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|     721|   1333|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv2d_fadd_32ns_bkb_U1  |conv2d_fadd_32ns_bkb  |        0|      2|  205|  390|    0|
    |conv2d_fmul_32ns_cud_U2  |conv2d_fmul_32ns_cud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |acc_buf_U  |conv2d_acc_buf  |        2|  0|   0|    0|   784|   32|     1|        25088|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                |        2|  0|   0|    0|   784|   32|     1|        25088|
    +-----------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln36_fu_268_p2    |     +    |      0|  0|  15|           5|           1|
    |add_ln37_fu_315_p2    |     +    |      0|  0|  15|           5|           1|
    |add_ln38_fu_325_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln43_fu_341_p2    |     +    |      0|  0|  15|           5|           1|
    |add_ln44_fu_383_p2    |     +    |      0|  0|  15|           5|           1|
    |add_ln46_fu_399_p2    |     +    |      0|  0|  12|           3|           1|
    |add_ln47_fu_457_p2    |     +    |      0|  0|  12|           3|           1|
    |add_ln48_1_fu_472_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln48_2_fu_421_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln48_3_fu_467_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln48_fu_427_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln52_fu_437_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln58_fu_505_p2    |     +    |      0|  0|  15|           5|           1|
    |add_ln59_fu_547_p2    |     +    |      0|  0|  15|           5|           1|
    |add_ln60_fu_557_p2    |     +    |      0|  0|  13|          11|          11|
    |sub_ln38_fu_298_p2    |     -    |      0|  0|  13|          11|          11|
    |sub_ln52_fu_371_p2    |     -    |      0|  0|  13|          11|          11|
    |sub_ln60_fu_535_p2    |     -    |      0|  0|  13|          11|          11|
    |icmp_ln36_fu_262_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln37_fu_309_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln43_fu_335_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln44_fu_377_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln46_fu_393_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln47_fu_451_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln58_fu_499_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln59_fu_541_p2   |   icmp   |      0|  0|  11|           5|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 336|         160|         126|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |acc_2_0_0_fu_76    |    9|          2|   32|         64|
    |acc_buf_address0   |   27|          5|   10|         50|
    |acc_buf_d0         |   15|          3|   32|         96|
    |ap_NS_fsm          |  133|         29|    1|         29|
    |c2_0_0_0_reg_181   |    9|          2|    5|         10|
    |c4_0_0_reg_226     |    9|          2|    5|         10|
    |c_0_0_reg_158      |    9|          2|    5|         10|
    |grp_fu_237_p0      |   15|          3|   32|         96|
    |grp_fu_237_p1      |   15|          3|   32|         96|
    |k_c_0_0_0_reg_204  |    9|          2|    3|          6|
    |k_r_0_0_0_reg_193  |    9|          2|    3|          6|
    |r1_0_0_0_reg_169   |    9|          2|    5|         10|
    |r3_0_0_reg_215     |    9|          2|    5|         10|
    |r_0_0_reg_147      |    9|          2|    5|         10|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  286|         61|  175|        503|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |acc_2_0_0_fu_76         |  32|   0|   32|          0|
    |acc_buf_addr_2_reg_634  |  10|   0|   10|          0|
    |acc_buf_load_1_reg_677  |  32|   0|   32|          0|
    |add_ln36_reg_570        |   5|   0|    5|          0|
    |add_ln43_reg_598        |   5|   0|    5|          0|
    |add_ln44_reg_611        |   5|   0|    5|          0|
    |add_ln46_reg_619        |   3|   0|    3|          0|
    |add_ln47_reg_642        |   3|   0|    3|          0|
    |add_ln48_2_reg_624      |   6|   0|    6|          0|
    |add_ln48_3_reg_647      |   6|   0|    6|          0|
    |add_ln48_reg_629        |   5|   0|    5|          0|
    |add_ln58_reg_685        |   5|   0|    5|          0|
    |add_ln59_reg_698        |   5|   0|    5|          0|
    |ap_CS_fsm               |  28|   0|   28|          0|
    |c2_0_0_0_reg_181        |   5|   0|    5|          0|
    |c4_0_0_reg_226          |   5|   0|    5|          0|
    |c_0_0_reg_158           |   5|   0|    5|          0|
    |in_load_reg_662         |  32|   0|   32|          0|
    |k_c_0_0_0_reg_204       |   3|   0|    3|          0|
    |k_r_0_0_0_reg_193       |   3|   0|    3|          0|
    |r1_0_0_0_reg_169        |   5|   0|    5|          0|
    |r3_0_0_reg_215          |   5|   0|    5|          0|
    |r_0_0_reg_147           |   5|   0|    5|          0|
    |reg_257                 |  32|   0|   32|          0|
    |sext_ln60_reg_703       |  64|   0|   64|          0|
    |sub_ln38_reg_575        |   9|   0|   11|          2|
    |sub_ln52_reg_603        |   9|   0|   11|          2|
    |sub_ln60_reg_690        |   9|   0|   11|          2|
    |tmp_s_reg_672           |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 373|   0|  379|          6|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done         | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    conv2d    | return value |
|in_r_address0   | out |   10|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|filt_address0   | out |    5|  ap_memory |     filt     |     array    |
|filt_ce0        | out |    1|  ap_memory |     filt     |     array    |
|filt_q0         |  in |   32|  ap_memory |     filt     |     array    |
|out_r_address0  | out |   10|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 26 
5 --> 6 4 
6 --> 19 7 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 7 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 5 
26 --> 27 
27 --> 28 26 
28 --> 27 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %in_r) nounwind, !map !14"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x float]* %filt) nounwind, !map !20"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %out_r) nounwind, !map !26"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%acc_buf = alloca [784 x float], align 4" [conv2d_Alg.cpp:31]   --->   Operation 33 'alloca' 'acc_buf' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [conv2d_Alg.cpp:34]   --->   Operation 34 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "br label %7" [conv2d_Alg.cpp:36]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%r_0_0 = phi i5 [ 0, %OFM_begin ], [ %add_ln36, %ROW_CLR_end ]" [conv2d_Alg.cpp:36]   --->   Operation 36 'phi' 'r_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp eq i5 %r_0_0, -4" [conv2d_Alg.cpp:36]   --->   Operation 37 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 38 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.78ns)   --->   "%add_ln36 = add i5 %r_0_0, 1" [conv2d_Alg.cpp:36]   --->   Operation 39 'add' 'add_ln36' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %IFM_begin, label %ROW_CLR_begin" [conv2d_Alg.cpp:36]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str1) nounwind" [conv2d_Alg.cpp:36]   --->   Operation 41 'specloopname' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str1) nounwind" [conv2d_Alg.cpp:36]   --->   Operation 42 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r_0_0, i5 0)" [conv2d_Alg.cpp:38]   --->   Operation 43 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i10 %tmp_7 to i11" [conv2d_Alg.cpp:38]   --->   Operation 44 'zext' 'zext_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0_0, i2 0)" [conv2d_Alg.cpp:38]   --->   Operation 45 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i7 %tmp_8 to i11" [conv2d_Alg.cpp:38]   --->   Operation 46 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.73ns)   --->   "%sub_ln38 = sub i11 %zext_ln38, %zext_ln38_1" [conv2d_Alg.cpp:38]   --->   Operation 47 'sub' 'sub_ln38' <Predicate = (!icmp_ln36)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %8" [conv2d_Alg.cpp:37]   --->   Operation 48 'br' <Predicate = (!icmp_ln36)> <Delay = 1.76>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%acc_2_0_0 = alloca float"   --->   Operation 49 'alloca' 'acc_2_0_0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind" [conv2d_Alg.cpp:42]   --->   Operation 50 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.76ns)   --->   "store float 0.000000e+00, float* %acc_2_0_0" [conv2d_Alg.cpp:43]   --->   Operation 51 'store' <Predicate = (icmp_ln36)> <Delay = 1.76>
ST_2 : Operation 52 [1/1] (1.76ns)   --->   "br label %2" [conv2d_Alg.cpp:43]   --->   Operation 52 'br' <Predicate = (icmp_ln36)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%c_0_0 = phi i5 [ 0, %ROW_CLR_begin ], [ %add_ln37, %9 ]" [conv2d_Alg.cpp:37]   --->   Operation 53 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.36ns)   --->   "%icmp_ln37 = icmp eq i5 %c_0_0, -4" [conv2d_Alg.cpp:37]   --->   Operation 54 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.78ns)   --->   "%add_ln37 = add i5 %c_0_0, 1" [conv2d_Alg.cpp:37]   --->   Operation 56 'add' 'add_ln37' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %ROW_CLR_end, label %9" [conv2d_Alg.cpp:37]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [conv2d_Alg.cpp:37]   --->   Operation 58 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i5 %c_0_0 to i11" [conv2d_Alg.cpp:38]   --->   Operation 59 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.63ns)   --->   "%add_ln38 = add i11 %sub_ln38, %zext_ln38_2" [conv2d_Alg.cpp:38]   --->   Operation 60 'add' 'add_ln38' <Predicate = (!icmp_ln37)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i11 %add_ln38 to i64" [conv2d_Alg.cpp:38]   --->   Operation 61 'sext' 'sext_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%acc_buf_addr = getelementptr [784 x float]* %acc_buf, i64 0, i64 %sext_ln38" [conv2d_Alg.cpp:38]   --->   Operation 62 'getelementptr' 'acc_buf_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %acc_buf_addr, align 4" [conv2d_Alg.cpp:38]   --->   Operation 63 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %8" [conv2d_Alg.cpp:37]   --->   Operation 64 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str1, i32 %tmp_2) nounwind" [conv2d_Alg.cpp:40]   --->   Operation 65 'specregionend' 'empty_15' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br label %7" [conv2d_Alg.cpp:36]   --->   Operation 66 'br' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.78>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%r1_0_0_0 = phi i5 [ 0, %IFM_begin ], [ %add_ln43, %ROW_end ]" [conv2d_Alg.cpp:43]   --->   Operation 67 'phi' 'r1_0_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.36ns)   --->   "%icmp_ln43 = icmp eq i5 %r1_0_0_0, -4" [conv2d_Alg.cpp:43]   --->   Operation 68 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 69 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.78ns)   --->   "%add_ln43 = add i5 %r1_0_0_0, 1" [conv2d_Alg.cpp:43]   --->   Operation 70 'add' 'add_ln43' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %IFM_end, label %ROW_begin" [conv2d_Alg.cpp:43]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind" [conv2d_Alg.cpp:43]   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4) nounwind" [conv2d_Alg.cpp:43]   --->   Operation 73 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r1_0_0_0, i5 0)" [conv2d_Alg.cpp:52]   --->   Operation 74 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i10 %tmp_9 to i11" [conv2d_Alg.cpp:52]   --->   Operation 75 'zext' 'zext_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r1_0_0_0, i2 0)" [conv2d_Alg.cpp:52]   --->   Operation 76 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i7 %tmp_10 to i11" [conv2d_Alg.cpp:52]   --->   Operation 77 'zext' 'zext_ln52_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.73ns)   --->   "%sub_ln52 = sub i11 %zext_ln52, %zext_ln52_1" [conv2d_Alg.cpp:52]   --->   Operation 78 'sub' 'sub_ln52' <Predicate = (!icmp_ln43)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.76ns)   --->   "br label %3" [conv2d_Alg.cpp:44]   --->   Operation 79 'br' <Predicate = (!icmp_ln43)> <Delay = 1.76>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_1) nounwind" [conv2d_Alg.cpp:55]   --->   Operation 80 'specregionend' 'empty_6' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.76ns)   --->   "br label %.preheader.0" [conv2d_Alg.cpp:58]   --->   Operation 81 'br' <Predicate = (icmp_ln43)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 1.78>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%c2_0_0_0 = phi i5 [ 0, %ROW_begin ], [ %add_ln44, %COL_end ]" [conv2d_Alg.cpp:44]   --->   Operation 82 'phi' 'c2_0_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.36ns)   --->   "%icmp_ln44 = icmp eq i5 %c2_0_0_0, -4" [conv2d_Alg.cpp:44]   --->   Operation 83 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 84 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln44 = add i5 %c2_0_0_0, 1" [conv2d_Alg.cpp:44]   --->   Operation 85 'add' 'add_ln44' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %ROW_end, label %COL_begin" [conv2d_Alg.cpp:44]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind" [conv2d_Alg.cpp:44]   --->   Operation 87 'specloopname' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5) nounwind" [conv2d_Alg.cpp:44]   --->   Operation 88 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.76ns)   --->   "br label %4" [conv2d_Alg.cpp:46]   --->   Operation 89 'br' <Predicate = (!icmp_ln44)> <Delay = 1.76>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp_3) nounwind" [conv2d_Alg.cpp:54]   --->   Operation 90 'specregionend' 'empty_8' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "br label %2" [conv2d_Alg.cpp:43]   --->   Operation 91 'br' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.89>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%k_r_0_0_0 = phi i3 [ 0, %COL_begin ], [ %add_ln46, %K_ROW_end ]" [conv2d_Alg.cpp:46]   --->   Operation 92 'phi' 'k_r_0_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %k_r_0_0_0 to i5" [conv2d_Alg.cpp:46]   --->   Operation 93 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.13ns)   --->   "%icmp_ln46 = icmp eq i3 %k_r_0_0_0, -3" [conv2d_Alg.cpp:46]   --->   Operation 94 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 95 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.65ns)   --->   "%add_ln46 = add i3 %k_r_0_0_0, 1" [conv2d_Alg.cpp:46]   --->   Operation 96 'add' 'add_ln46' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %COL_end, label %K_ROW_begin" [conv2d_Alg.cpp:46]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [conv2d_Alg.cpp:46]   --->   Operation 98 'specloopname' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6) nounwind" [conv2d_Alg.cpp:46]   --->   Operation 99 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %k_r_0_0_0 to i6" [conv2d_Alg.cpp:48]   --->   Operation 100 'zext' 'zext_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_r_0_0_0, i2 0)" [conv2d_Alg.cpp:48]   --->   Operation 101 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i5 %tmp_13 to i6" [conv2d_Alg.cpp:48]   --->   Operation 102 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.78ns)   --->   "%add_ln48_2 = add i6 %zext_ln48, %zext_ln48_1" [conv2d_Alg.cpp:48]   --->   Operation 103 'add' 'add_ln48_2' <Predicate = (!icmp_ln46)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.78ns)   --->   "%add_ln48 = add i5 %zext_ln46, %r1_0_0_0" [conv2d_Alg.cpp:48]   --->   Operation 104 'add' 'add_ln48' <Predicate = (!icmp_ln46)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (1.76ns)   --->   "br label %5" [conv2d_Alg.cpp:47]   --->   Operation 105 'br' <Predicate = (!icmp_ln46)> <Delay = 1.76>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i5 %c2_0_0_0 to i11" [conv2d_Alg.cpp:52]   --->   Operation 106 'zext' 'zext_ln52_2' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.63ns)   --->   "%add_ln52 = add i11 %sub_ln52, %zext_ln52_2" [conv2d_Alg.cpp:52]   --->   Operation 107 'add' 'add_ln52' <Predicate = (icmp_ln46)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i11 %add_ln52 to i64" [conv2d_Alg.cpp:52]   --->   Operation 108 'sext' 'sext_ln52' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%acc_buf_addr_2 = getelementptr [784 x float]* %acc_buf, i64 0, i64 %sext_ln52" [conv2d_Alg.cpp:52]   --->   Operation 109 'getelementptr' 'acc_buf_addr_2' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 110 [2/2] (3.25ns)   --->   "%acc_buf_load_1 = load float* %acc_buf_addr_2, align 4" [conv2d_Alg.cpp:52]   --->   Operation 110 'load' 'acc_buf_load_1' <Predicate = (icmp_ln46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 7 <SV = 5> <Delay = 5.03>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%k_c_0_0_0 = phi i3 [ 0, %K_ROW_begin ], [ %add_ln47, %6 ]" [conv2d_Alg.cpp:47]   --->   Operation 111 'phi' 'k_c_0_0_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i3 %k_c_0_0_0 to i5" [conv2d_Alg.cpp:47]   --->   Operation 112 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.13ns)   --->   "%icmp_ln47 = icmp eq i3 %k_c_0_0_0, -3" [conv2d_Alg.cpp:47]   --->   Operation 113 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 114 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (1.65ns)   --->   "%add_ln47 = add i3 %k_c_0_0_0, 1" [conv2d_Alg.cpp:47]   --->   Operation 115 'add' 'add_ln47' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %K_ROW_end, label %6" [conv2d_Alg.cpp:47]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i3 %k_c_0_0_0 to i6" [conv2d_Alg.cpp:48]   --->   Operation 117 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.82ns)   --->   "%add_ln48_3 = add i6 %add_ln48_2, %zext_ln48_2" [conv2d_Alg.cpp:48]   --->   Operation 118 'add' 'add_ln48_3' <Predicate = (!icmp_ln47)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (1.78ns)   --->   "%add_ln48_1 = add i5 %zext_ln47, %c2_0_0_0" [conv2d_Alg.cpp:48]   --->   Operation 119 'add' 'add_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_14 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln48, i5 %add_ln48_1)" [conv2d_Alg.cpp:48]   --->   Operation 120 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln48_3 = zext i10 %tmp_14 to i64" [conv2d_Alg.cpp:48]   --->   Operation 121 'zext' 'zext_ln48_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [1024 x float]* %in_r, i64 0, i64 %zext_ln48_3" [conv2d_Alg.cpp:48]   --->   Operation 122 'getelementptr' 'in_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 123 [2/2] (3.25ns)   --->   "%in_load = load float* %in_addr, align 4" [conv2d_Alg.cpp:48]   --->   Operation 123 'load' 'in_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_6) nounwind" [conv2d_Alg.cpp:50]   --->   Operation 124 'specregionend' 'empty_12' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "br label %4" [conv2d_Alg.cpp:46]   --->   Operation 125 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln48_4 = zext i6 %add_ln48_3 to i64" [conv2d_Alg.cpp:48]   --->   Operation 126 'zext' 'zext_ln48_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%filt_addr = getelementptr [25 x float]* %filt, i64 0, i64 %zext_ln48_4" [conv2d_Alg.cpp:48]   --->   Operation 127 'getelementptr' 'filt_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (2.32ns)   --->   "%filt_load = load float* %filt_addr, align 4" [conv2d_Alg.cpp:48]   --->   Operation 128 'load' 'filt_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_8 : Operation 129 [1/2] (3.25ns)   --->   "%in_load = load float* %in_addr, align 4" [conv2d_Alg.cpp:48]   --->   Operation 129 'load' 'in_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 9 <SV = 7> <Delay = 8.02>
ST_9 : Operation 130 [1/2] (2.32ns)   --->   "%filt_load = load float* %filt_addr, align 4" [conv2d_Alg.cpp:48]   --->   Operation 130 'load' 'filt_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_9 : Operation 131 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %filt_load, %in_load" [conv2d_Alg.cpp:48]   --->   Operation 131 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.70>
ST_10 : Operation 132 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %filt_load, %in_load" [conv2d_Alg.cpp:48]   --->   Operation 132 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 133 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %filt_load, %in_load" [conv2d_Alg.cpp:48]   --->   Operation 133 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 134 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %filt_load, %in_load" [conv2d_Alg.cpp:48]   --->   Operation 134 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 7.25>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%acc_2_0_0_load_1 = load float* %acc_2_0_0" [conv2d_Alg.cpp:48]   --->   Operation 135 'load' 'acc_2_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [5/5] (7.25ns)   --->   "%acc_s = fadd float %acc_2_0_0_load_1, %tmp_s" [conv2d_Alg.cpp:48]   --->   Operation 136 'fadd' 'acc_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 137 [4/5] (7.25ns)   --->   "%acc_s = fadd float %acc_2_0_0_load_1, %tmp_s" [conv2d_Alg.cpp:48]   --->   Operation 137 'fadd' 'acc_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 138 [3/5] (7.25ns)   --->   "%acc_s = fadd float %acc_2_0_0_load_1, %tmp_s" [conv2d_Alg.cpp:48]   --->   Operation 138 'fadd' 'acc_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 139 [2/5] (7.25ns)   --->   "%acc_s = fadd float %acc_2_0_0_load_1, %tmp_s" [conv2d_Alg.cpp:48]   --->   Operation 139 'fadd' 'acc_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 140 [1/5] (7.25ns)   --->   "%acc_s = fadd float %acc_2_0_0_load_1, %tmp_s" [conv2d_Alg.cpp:48]   --->   Operation 140 'fadd' 'acc_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 1.76>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [conv2d_Alg.cpp:47]   --->   Operation 141 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (1.76ns)   --->   "store float %acc_s, float* %acc_2_0_0" [conv2d_Alg.cpp:47]   --->   Operation 142 'store' <Predicate = true> <Delay = 1.76>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "br label %5" [conv2d_Alg.cpp:47]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 5> <Delay = 3.25>
ST_19 : Operation 144 [1/2] (3.25ns)   --->   "%acc_buf_load_1 = load float* %acc_buf_addr_2, align 4" [conv2d_Alg.cpp:52]   --->   Operation 144 'load' 'acc_buf_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 20 <SV = 6> <Delay = 7.25>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%acc_2_0_0_load = load float* %acc_2_0_0" [conv2d_Alg.cpp:52]   --->   Operation 145 'load' 'acc_2_0_0_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 146 [5/5] (7.25ns)   --->   "%tmp1 = fadd float %acc_buf_load_1, %acc_2_0_0_load" [conv2d_Alg.cpp:52]   --->   Operation 146 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 7> <Delay = 7.25>
ST_21 : Operation 147 [4/5] (7.25ns)   --->   "%tmp1 = fadd float %acc_buf_load_1, %acc_2_0_0_load" [conv2d_Alg.cpp:52]   --->   Operation 147 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 8> <Delay = 7.25>
ST_22 : Operation 148 [3/5] (7.25ns)   --->   "%tmp1 = fadd float %acc_buf_load_1, %acc_2_0_0_load" [conv2d_Alg.cpp:52]   --->   Operation 148 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 9> <Delay = 7.25>
ST_23 : Operation 149 [2/5] (7.25ns)   --->   "%tmp1 = fadd float %acc_buf_load_1, %acc_2_0_0_load" [conv2d_Alg.cpp:52]   --->   Operation 149 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 10> <Delay = 7.25>
ST_24 : Operation 150 [1/5] (7.25ns)   --->   "%tmp1 = fadd float %acc_buf_load_1, %acc_2_0_0_load" [conv2d_Alg.cpp:52]   --->   Operation 150 'fadd' 'tmp1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 11> <Delay = 3.25>
ST_25 : Operation 151 [1/1] (3.25ns)   --->   "store float %tmp1, float* %acc_buf_addr_2, align 4" [conv2d_Alg.cpp:52]   --->   Operation 151 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_5) nounwind" [conv2d_Alg.cpp:53]   --->   Operation 152 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "br label %3" [conv2d_Alg.cpp:44]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 3> <Delay = 1.78>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%r3_0_0 = phi i5 [ %add_ln58, %ROW_CPY_end ], [ 0, %IFM_end ]" [conv2d_Alg.cpp:58]   --->   Operation 154 'phi' 'r3_0_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (1.36ns)   --->   "%icmp_ln58 = icmp eq i5 %r3_0_0, -4" [conv2d_Alg.cpp:58]   --->   Operation 155 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 156 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 157 [1/1] (1.78ns)   --->   "%add_ln58 = add i5 %r3_0_0, 1" [conv2d_Alg.cpp:58]   --->   Operation 157 'add' 'add_ln58' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %OFM_end, label %ROW_CPY_begin" [conv2d_Alg.cpp:58]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [conv2d_Alg.cpp:58]   --->   Operation 159 'specloopname' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [conv2d_Alg.cpp:58]   --->   Operation 160 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r3_0_0, i5 0)" [conv2d_Alg.cpp:60]   --->   Operation 161 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i10 %tmp_11 to i11" [conv2d_Alg.cpp:60]   --->   Operation 162 'zext' 'zext_ln60' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r3_0_0, i2 0)" [conv2d_Alg.cpp:60]   --->   Operation 163 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i7 %tmp_12 to i11" [conv2d_Alg.cpp:60]   --->   Operation 164 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (1.73ns)   --->   "%sub_ln60 = sub i11 %zext_ln60, %zext_ln60_1" [conv2d_Alg.cpp:60]   --->   Operation 165 'sub' 'sub_ln60' <Predicate = (!icmp_ln58)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [1/1] (1.76ns)   --->   "br label %0" [conv2d_Alg.cpp:59]   --->   Operation 166 'br' <Predicate = (!icmp_ln58)> <Delay = 1.76>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp) nounwind" [conv2d_Alg.cpp:64]   --->   Operation 167 'specregionend' 'empty' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "ret void" [conv2d_Alg.cpp:66]   --->   Operation 168 'ret' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 27 <SV = 4> <Delay = 4.89>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%c4_0_0 = phi i5 [ 0, %ROW_CPY_begin ], [ %add_ln59, %1 ]" [conv2d_Alg.cpp:59]   --->   Operation 169 'phi' 'c4_0_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (1.36ns)   --->   "%icmp_ln59 = icmp eq i5 %c4_0_0, -4" [conv2d_Alg.cpp:59]   --->   Operation 170 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 171 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (1.78ns)   --->   "%add_ln59 = add i5 %c4_0_0, 1" [conv2d_Alg.cpp:59]   --->   Operation 172 'add' 'add_ln59' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %ROW_CPY_end, label %1" [conv2d_Alg.cpp:59]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i5 %c4_0_0 to i11" [conv2d_Alg.cpp:60]   --->   Operation 174 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (1.63ns)   --->   "%add_ln60 = add i11 %sub_ln60, %zext_ln60_2" [conv2d_Alg.cpp:60]   --->   Operation 175 'add' 'add_ln60' <Predicate = (!icmp_ln59)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i11 %add_ln60 to i64" [conv2d_Alg.cpp:60]   --->   Operation 176 'sext' 'sext_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%acc_buf_addr_1 = getelementptr [784 x float]* %acc_buf, i64 0, i64 %sext_ln60" [conv2d_Alg.cpp:60]   --->   Operation 177 'getelementptr' 'acc_buf_addr_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_27 : Operation 178 [2/2] (3.25ns)   --->   "%acc_buf_load = load float* %acc_buf_addr_1, align 4" [conv2d_Alg.cpp:60]   --->   Operation 178 'load' 'acc_buf_load' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_4) nounwind" [conv2d_Alg.cpp:62]   --->   Operation 179 'specregionend' 'empty_4' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "br label %.preheader.0" [conv2d_Alg.cpp:58]   --->   Operation 180 'br' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 28 <SV = 5> <Delay = 6.50>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str9) nounwind" [conv2d_Alg.cpp:59]   --->   Operation 181 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [784 x float]* %out_r, i64 0, i64 %sext_ln60" [conv2d_Alg.cpp:60]   --->   Operation 182 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 183 [1/2] (3.25ns)   --->   "%acc_buf_load = load float* %acc_buf_addr_1, align 4" [conv2d_Alg.cpp:60]   --->   Operation 183 'load' 'acc_buf_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_28 : Operation 184 [1/1] (3.25ns)   --->   "store float %acc_buf_load, float* %out_addr, align 4" [conv2d_Alg.cpp:60]   --->   Operation 184 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "br label %0" [conv2d_Alg.cpp:59]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ filt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000000]
acc_buf           (alloca           ) [ 00111111111111111111111111111]
tmp               (specregionbegin  ) [ 00111111111111111111111111111]
br_ln36           (br               ) [ 01110000000000000000000000000]
r_0_0             (phi              ) [ 00100000000000000000000000000]
icmp_ln36         (icmp             ) [ 00110000000000000000000000000]
empty_14          (speclooptripcount) [ 00000000000000000000000000000]
add_ln36          (add              ) [ 01110000000000000000000000000]
br_ln36           (br               ) [ 00000000000000000000000000000]
specloopname_ln36 (specloopname     ) [ 00000000000000000000000000000]
tmp_2             (specregionbegin  ) [ 00010000000000000000000000000]
tmp_7             (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln38         (zext             ) [ 00000000000000000000000000000]
tmp_8             (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln38_1       (zext             ) [ 00000000000000000000000000000]
sub_ln38          (sub              ) [ 00010000000000000000000000000]
br_ln37           (br               ) [ 00110000000000000000000000000]
acc_2_0_0         (alloca           ) [ 00111111111111111111111111000]
tmp_1             (specregionbegin  ) [ 00001111111111111111111111000]
store_ln43        (store            ) [ 00000000000000000000000000000]
br_ln43           (br               ) [ 00111111111111111111111111000]
c_0_0             (phi              ) [ 00010000000000000000000000000]
icmp_ln37         (icmp             ) [ 00110000000000000000000000000]
empty_16          (speclooptripcount) [ 00000000000000000000000000000]
add_ln37          (add              ) [ 00110000000000000000000000000]
br_ln37           (br               ) [ 00000000000000000000000000000]
specloopname_ln37 (specloopname     ) [ 00000000000000000000000000000]
zext_ln38_2       (zext             ) [ 00000000000000000000000000000]
add_ln38          (add              ) [ 00000000000000000000000000000]
sext_ln38         (sext             ) [ 00000000000000000000000000000]
acc_buf_addr      (getelementptr    ) [ 00000000000000000000000000000]
store_ln38        (store            ) [ 00000000000000000000000000000]
br_ln37           (br               ) [ 00110000000000000000000000000]
empty_15          (specregionend    ) [ 00000000000000000000000000000]
br_ln36           (br               ) [ 01110000000000000000000000000]
r1_0_0_0          (phi              ) [ 00001011111111111110000000000]
icmp_ln43         (icmp             ) [ 00001111111111111111111111000]
empty_7           (speclooptripcount) [ 00000000000000000000000000000]
add_ln43          (add              ) [ 00101111111111111111111111000]
br_ln43           (br               ) [ 00000000000000000000000000000]
specloopname_ln43 (specloopname     ) [ 00000000000000000000000000000]
tmp_3             (specregionbegin  ) [ 00000111111111111111111111000]
tmp_9             (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln52         (zext             ) [ 00000000000000000000000000000]
tmp_10            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln52_1       (zext             ) [ 00000000000000000000000000000]
sub_ln52          (sub              ) [ 00000111111111111111111111000]
br_ln44           (br               ) [ 00001111111111111111111111000]
empty_6           (specregionend    ) [ 00000000000000000000000000000]
br_ln58           (br               ) [ 00001111111111111111111111111]
c2_0_0_0          (phi              ) [ 00000111111111111110000000000]
icmp_ln44         (icmp             ) [ 00001111111111111111111111000]
empty_9           (speclooptripcount) [ 00000000000000000000000000000]
add_ln44          (add              ) [ 00001111111111111111111111000]
br_ln44           (br               ) [ 00000000000000000000000000000]
specloopname_ln44 (specloopname     ) [ 00000000000000000000000000000]
tmp_5             (specregionbegin  ) [ 00000011111111111111111111000]
br_ln46           (br               ) [ 00001111111111111111111111000]
empty_8           (specregionend    ) [ 00000000000000000000000000000]
br_ln43           (br               ) [ 00101111111111111111111111000]
k_r_0_0_0         (phi              ) [ 00000010000000000000000000000]
zext_ln46         (zext             ) [ 00000000000000000000000000000]
icmp_ln46         (icmp             ) [ 00001111111111111111111111000]
empty_11          (speclooptripcount) [ 00000000000000000000000000000]
add_ln46          (add              ) [ 00001111111111111111111111000]
br_ln46           (br               ) [ 00000000000000000000000000000]
specloopname_ln46 (specloopname     ) [ 00000000000000000000000000000]
tmp_6             (specregionbegin  ) [ 00000001111111111110000000000]
zext_ln48         (zext             ) [ 00000000000000000000000000000]
tmp_13            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln48_1       (zext             ) [ 00000000000000000000000000000]
add_ln48_2        (add              ) [ 00000001111111111110000000000]
add_ln48          (add              ) [ 00000001111111111110000000000]
br_ln47           (br               ) [ 00001111111111111111111111000]
zext_ln52_2       (zext             ) [ 00000000000000000000000000000]
add_ln52          (add              ) [ 00000000000000000000000000000]
sext_ln52         (sext             ) [ 00000000000000000000000000000]
acc_buf_addr_2    (getelementptr    ) [ 00000000000000000001111111000]
k_c_0_0_0         (phi              ) [ 00000001000000000000000000000]
zext_ln47         (zext             ) [ 00000000000000000000000000000]
icmp_ln47         (icmp             ) [ 00001111111111111111111111000]
empty_13          (speclooptripcount) [ 00000000000000000000000000000]
add_ln47          (add              ) [ 00001111111111111111111111000]
br_ln47           (br               ) [ 00000000000000000000000000000]
zext_ln48_2       (zext             ) [ 00000000000000000000000000000]
add_ln48_3        (add              ) [ 00000000100000000000000000000]
add_ln48_1        (add              ) [ 00000000000000000000000000000]
tmp_14            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln48_3       (zext             ) [ 00000000000000000000000000000]
in_addr           (getelementptr    ) [ 00000000100000000000000000000]
empty_12          (specregionend    ) [ 00000000000000000000000000000]
br_ln46           (br               ) [ 00001111111111111111111111000]
zext_ln48_4       (zext             ) [ 00000000000000000000000000000]
filt_addr         (getelementptr    ) [ 00000000010000000000000000000]
in_load           (load             ) [ 00000000011110000000000000000]
filt_load         (load             ) [ 00000000001110000000000000000]
tmp_s             (fmul             ) [ 00000000000001111100000000000]
acc_2_0_0_load_1  (load             ) [ 00000000000000111100000000000]
acc_s             (fadd             ) [ 00000000000000000010000000000]
specloopname_ln47 (specloopname     ) [ 00000000000000000000000000000]
store_ln47        (store            ) [ 00000000000000000000000000000]
br_ln47           (br               ) [ 00001111111111111111111111000]
acc_buf_load_1    (load             ) [ 00000000000000000000111110000]
acc_2_0_0_load    (load             ) [ 00000000000000000000011110000]
tmp1              (fadd             ) [ 00000000000000000000000001000]
store_ln52        (store            ) [ 00000000000000000000000000000]
empty_10          (specregionend    ) [ 00000000000000000000000000000]
br_ln44           (br               ) [ 00001111111111111111111111000]
r3_0_0            (phi              ) [ 00000000000000000000000000100]
icmp_ln58         (icmp             ) [ 00000000000000000000000000111]
empty_3           (speclooptripcount) [ 00000000000000000000000000000]
add_ln58          (add              ) [ 00001000000000000000000000111]
br_ln58           (br               ) [ 00000000000000000000000000000]
specloopname_ln58 (specloopname     ) [ 00000000000000000000000000000]
tmp_4             (specregionbegin  ) [ 00000000000000000000000000011]
tmp_11            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln60         (zext             ) [ 00000000000000000000000000000]
tmp_12            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln60_1       (zext             ) [ 00000000000000000000000000000]
sub_ln60          (sub              ) [ 00000000000000000000000000011]
br_ln59           (br               ) [ 00000000000000000000000000111]
empty             (specregionend    ) [ 00000000000000000000000000000]
ret_ln66          (ret              ) [ 00000000000000000000000000000]
c4_0_0            (phi              ) [ 00000000000000000000000000010]
icmp_ln59         (icmp             ) [ 00000000000000000000000000111]
empty_5           (speclooptripcount) [ 00000000000000000000000000000]
add_ln59          (add              ) [ 00000000000000000000000000111]
br_ln59           (br               ) [ 00000000000000000000000000000]
zext_ln60_2       (zext             ) [ 00000000000000000000000000000]
add_ln60          (add              ) [ 00000000000000000000000000000]
sext_ln60         (sext             ) [ 00000000000000000000000000001]
acc_buf_addr_1    (getelementptr    ) [ 00000000000000000000000000001]
empty_4           (specregionend    ) [ 00000000000000000000000000000]
br_ln58           (br               ) [ 00001000000000000000000000111]
specloopname_ln59 (specloopname     ) [ 00000000000000000000000000000]
out_addr          (getelementptr    ) [ 00000000000000000000000000000]
acc_buf_load      (load             ) [ 00000000000000000000000000000]
store_ln60        (store            ) [ 00000000000000000000000000000]
br_ln59           (br               ) [ 00000000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="acc_buf_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_buf/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="acc_2_0_0_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_2_0_0/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="acc_buf_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="11" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_buf_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln38/3 acc_buf_load_1/6 store_ln52/25 acc_buf_load/27 "/>
</bind>
</comp>

<comp id="93" class="1004" name="acc_buf_addr_2_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="11" slack="0"/>
<pin id="97" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_buf_addr_2/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="in_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/7 "/>
</bind>
</comp>

<comp id="113" class="1004" name="filt_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="6" slack="0"/>
<pin id="117" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_addr/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_load/8 "/>
</bind>
</comp>

<comp id="126" class="1004" name="acc_buf_addr_1_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="11" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_buf_addr_1/27 "/>
</bind>
</comp>

<comp id="133" class="1004" name="out_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="1"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/28 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln60_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/28 "/>
</bind>
</comp>

<comp id="147" class="1005" name="r_0_0_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="1"/>
<pin id="149" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0_0 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="r_0_0_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_0/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="c_0_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="1"/>
<pin id="160" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="c_0_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_0/3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="r1_0_0_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="1"/>
<pin id="171" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r1_0_0_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="r1_0_0_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r1_0_0_0/4 "/>
</bind>
</comp>

<comp id="181" class="1005" name="c2_0_0_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="1"/>
<pin id="183" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c2_0_0_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="c2_0_0_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_0_0_0/5 "/>
</bind>
</comp>

<comp id="193" class="1005" name="k_r_0_0_0_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="1"/>
<pin id="195" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_r_0_0_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="k_r_0_0_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_r_0_0_0/6 "/>
</bind>
</comp>

<comp id="204" class="1005" name="k_c_0_0_0_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="1"/>
<pin id="206" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_c_0_0_0 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="k_c_0_0_0_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="3" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_c_0_0_0/7 "/>
</bind>
</comp>

<comp id="215" class="1005" name="r3_0_0_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="1"/>
<pin id="217" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r3_0_0 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="r3_0_0_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="1" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r3_0_0/26 "/>
</bind>
</comp>

<comp id="226" class="1005" name="c4_0_0_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="1"/>
<pin id="228" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c4_0_0 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="c4_0_0_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_0_0/27 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_s/13 tmp1/20 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="1"/>
<pin id="244" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="5"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_0_0_load_1/13 acc_2_0_0_load/20 "/>
</bind>
</comp>

<comp id="251" class="1005" name="reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_2_0_0_load_1 acc_2_0_0_load "/>
</bind>
</comp>

<comp id="257" class="1005" name="reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_s tmp1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln36_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln36_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_7_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln38_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_8_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="0" index="1" bw="5" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln38_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sub_ln38_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="0" index="1" bw="7" slack="0"/>
<pin id="301" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln38/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln43_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln37_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln37_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln38_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_2/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln38_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="1"/>
<pin id="327" dir="0" index="1" bw="5" slack="0"/>
<pin id="328" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sext_ln38_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln43_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="0" index="1" bw="5" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln43_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_9_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln52_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="0"/>
<pin id="357" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_10_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln52_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sub_ln52_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="0"/>
<pin id="374" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln52/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln44_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="0" index="1" bw="5" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln44_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln46_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="0"/>
<pin id="391" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln46_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="0"/>
<pin id="395" dir="0" index="1" bw="3" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln46_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln48_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="0"/>
<pin id="407" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_13_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln48_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln48_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_2/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln48_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="3" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="2"/>
<pin id="430" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln52_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="1"/>
<pin id="435" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_2/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln52_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="2"/>
<pin id="439" dir="0" index="1" bw="5" slack="0"/>
<pin id="440" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln52_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln47_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="0"/>
<pin id="449" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln47_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="3" slack="0"/>
<pin id="453" dir="0" index="1" bw="3" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln47_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="3" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln48_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="0"/>
<pin id="465" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln48_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="1"/>
<pin id="469" dir="0" index="1" bw="3" slack="0"/>
<pin id="470" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_3/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln48_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="2"/>
<pin id="475" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_14_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="0" index="1" bw="5" slack="1"/>
<pin id="481" dir="0" index="2" bw="5" slack="0"/>
<pin id="482" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln48_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="10" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_3/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln48_4_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="1"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_4/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln47_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="0" index="1" bw="32" slack="15"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/18 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln58_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/26 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln58_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/26 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_11_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="0"/>
<pin id="513" dir="0" index="1" bw="5" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/26 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln60_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="0"/>
<pin id="521" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/26 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_12_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="0" index="1" bw="5" slack="0"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/26 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln60_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="0"/>
<pin id="533" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/26 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sub_ln60_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="0"/>
<pin id="537" dir="0" index="1" bw="7" slack="0"/>
<pin id="538" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60/26 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln59_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="0"/>
<pin id="543" dir="0" index="1" bw="5" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/27 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln59_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/27 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln60_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="0"/>
<pin id="555" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/27 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln60_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="11" slack="1"/>
<pin id="559" dir="0" index="1" bw="5" slack="0"/>
<pin id="560" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/27 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sext_ln60_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="11" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/27 "/>
</bind>
</comp>

<comp id="570" class="1005" name="add_ln36_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="575" class="1005" name="sub_ln38_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="11" slack="1"/>
<pin id="577" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln38 "/>
</bind>
</comp>

<comp id="580" class="1005" name="acc_2_0_0_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc_2_0_0 "/>
</bind>
</comp>

<comp id="590" class="1005" name="add_ln37_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="0"/>
<pin id="592" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="598" class="1005" name="add_ln43_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="0"/>
<pin id="600" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="603" class="1005" name="sub_ln52_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="11" slack="2"/>
<pin id="605" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln52 "/>
</bind>
</comp>

<comp id="611" class="1005" name="add_ln44_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="0"/>
<pin id="613" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="619" class="1005" name="add_ln46_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="0"/>
<pin id="621" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="624" class="1005" name="add_ln48_2_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="1"/>
<pin id="626" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_2 "/>
</bind>
</comp>

<comp id="629" class="1005" name="add_ln48_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="1"/>
<pin id="631" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="634" class="1005" name="acc_buf_addr_2_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="1"/>
<pin id="636" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="acc_buf_addr_2 "/>
</bind>
</comp>

<comp id="642" class="1005" name="add_ln47_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="0"/>
<pin id="644" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="647" class="1005" name="add_ln48_3_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="6" slack="1"/>
<pin id="649" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_3 "/>
</bind>
</comp>

<comp id="652" class="1005" name="in_addr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="1"/>
<pin id="654" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="filt_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="1"/>
<pin id="659" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="filt_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="in_load_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_load "/>
</bind>
</comp>

<comp id="667" class="1005" name="filt_load_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filt_load "/>
</bind>
</comp>

<comp id="672" class="1005" name="tmp_s_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="677" class="1005" name="acc_buf_load_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_buf_load_1 "/>
</bind>
</comp>

<comp id="685" class="1005" name="add_ln58_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="0"/>
<pin id="687" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="690" class="1005" name="sub_ln60_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="11" slack="1"/>
<pin id="692" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln60 "/>
</bind>
</comp>

<comp id="698" class="1005" name="add_ln59_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="0"/>
<pin id="700" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

<comp id="703" class="1005" name="sext_ln60_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="1"/>
<pin id="705" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60 "/>
</bind>
</comp>

<comp id="708" class="1005" name="acc_buf_addr_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="10" slack="1"/>
<pin id="710" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="acc_buf_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="46" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="42" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="93" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="126" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="86" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="245"><net_src comp="120" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="260"><net_src comp="237" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="266"><net_src comp="151" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="151" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="151" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="18" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="151" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="36" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="282" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="162" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="20" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="162" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="26" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="162" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="339"><net_src comp="173" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="20" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="173" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="26" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="173" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="18" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="173" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="36" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="355" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="185" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="20" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="185" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="26" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="197" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="197" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="56" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="197" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="197" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="64" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="197" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="36" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="405" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="389" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="169" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="181" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="437" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="450"><net_src comp="208" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="208" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="56" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="208" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="60" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="208" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="447" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="181" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="32" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="472" pin="2"/><net_sink comp="478" pin=2"/></net>

<net id="488"><net_src comp="478" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="493"><net_src comp="490" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="498"><net_src comp="257" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="219" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="20" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="219" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="26" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="32" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="219" pin="4"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="18" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="511" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="34" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="219" pin="4"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="36" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="534"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="519" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="230" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="20" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="230" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="26" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="230" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="557" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="573"><net_src comp="268" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="578"><net_src comp="298" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="583"><net_src comp="76" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="593"><net_src comp="315" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="601"><net_src comp="341" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="606"><net_src comp="371" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="614"><net_src comp="383" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="622"><net_src comp="399" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="627"><net_src comp="421" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="632"><net_src comp="427" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="637"><net_src comp="93" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="645"><net_src comp="457" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="650"><net_src comp="467" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="655"><net_src comp="100" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="660"><net_src comp="113" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="665"><net_src comp="107" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="670"><net_src comp="120" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="675"><net_src comp="241" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="680"><net_src comp="86" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="688"><net_src comp="505" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="693"><net_src comp="535" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="701"><net_src comp="547" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="706"><net_src comp="562" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="711"><net_src comp="126" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {28 }
 - Input state : 
	Port: conv2d : in_r | {7 8 }
	Port: conv2d : filt | {8 9 }
  - Chain level:
	State 1
	State 2
		icmp_ln36 : 1
		add_ln36 : 1
		br_ln36 : 2
		tmp_7 : 1
		zext_ln38 : 2
		tmp_8 : 1
		zext_ln38_1 : 2
		sub_ln38 : 3
		store_ln43 : 1
	State 3
		icmp_ln37 : 1
		add_ln37 : 1
		br_ln37 : 2
		zext_ln38_2 : 1
		add_ln38 : 2
		sext_ln38 : 3
		acc_buf_addr : 4
		store_ln38 : 5
	State 4
		icmp_ln43 : 1
		add_ln43 : 1
		br_ln43 : 2
		tmp_9 : 1
		zext_ln52 : 2
		tmp_10 : 1
		zext_ln52_1 : 2
		sub_ln52 : 3
	State 5
		icmp_ln44 : 1
		add_ln44 : 1
		br_ln44 : 2
	State 6
		zext_ln46 : 1
		icmp_ln46 : 1
		add_ln46 : 1
		br_ln46 : 2
		zext_ln48 : 1
		tmp_13 : 1
		zext_ln48_1 : 2
		add_ln48_2 : 3
		add_ln48 : 2
		add_ln52 : 1
		sext_ln52 : 2
		acc_buf_addr_2 : 3
		acc_buf_load_1 : 4
	State 7
		zext_ln47 : 1
		icmp_ln47 : 1
		add_ln47 : 1
		br_ln47 : 2
		zext_ln48_2 : 1
		add_ln48_3 : 2
		add_ln48_1 : 2
		tmp_14 : 3
		zext_ln48_3 : 4
		in_addr : 5
		in_load : 6
	State 8
		filt_addr : 1
		filt_load : 2
	State 9
		tmp_s : 1
	State 10
	State 11
	State 12
	State 13
		acc_s : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		tmp1 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		icmp_ln58 : 1
		add_ln58 : 1
		br_ln58 : 2
		tmp_11 : 1
		zext_ln60 : 2
		tmp_12 : 1
		zext_ln60_1 : 2
		sub_ln60 : 3
	State 27
		icmp_ln59 : 1
		add_ln59 : 1
		br_ln59 : 2
		zext_ln60_2 : 1
		add_ln60 : 2
		sext_ln60 : 3
		acc_buf_addr_1 : 4
		acc_buf_load : 5
	State 28
		store_ln60 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_237     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_241     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln36_fu_268  |    0    |    0    |    15   |
|          |   add_ln37_fu_315  |    0    |    0    |    15   |
|          |   add_ln38_fu_325  |    0    |    0    |    13   |
|          |   add_ln43_fu_341  |    0    |    0    |    15   |
|          |   add_ln44_fu_383  |    0    |    0    |    15   |
|          |   add_ln46_fu_399  |    0    |    0    |    12   |
|          |  add_ln48_2_fu_421 |    0    |    0    |    15   |
|    add   |   add_ln48_fu_427  |    0    |    0    |    15   |
|          |   add_ln52_fu_437  |    0    |    0    |    13   |
|          |   add_ln47_fu_457  |    0    |    0    |    12   |
|          |  add_ln48_3_fu_467 |    0    |    0    |    15   |
|          |  add_ln48_1_fu_472 |    0    |    0    |    15   |
|          |   add_ln58_fu_505  |    0    |    0    |    15   |
|          |   add_ln59_fu_547  |    0    |    0    |    15   |
|          |   add_ln60_fu_557  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln36_fu_262  |    0    |    0    |    11   |
|          |  icmp_ln37_fu_309  |    0    |    0    |    11   |
|          |  icmp_ln43_fu_335  |    0    |    0    |    11   |
|   icmp   |  icmp_ln44_fu_377  |    0    |    0    |    11   |
|          |  icmp_ln46_fu_393  |    0    |    0    |    9    |
|          |  icmp_ln47_fu_451  |    0    |    0    |    9    |
|          |  icmp_ln58_fu_499  |    0    |    0    |    11   |
|          |  icmp_ln59_fu_541  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln38_fu_298  |    0    |    0    |    14   |
|    sub   |   sub_ln52_fu_371  |    0    |    0    |    14   |
|          |   sub_ln60_fu_535  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_7_fu_274    |    0    |    0    |    0    |
|          |    tmp_8_fu_286    |    0    |    0    |    0    |
|          |    tmp_9_fu_347    |    0    |    0    |    0    |
|bitconcatenate|    tmp_10_fu_359   |    0    |    0    |    0    |
|          |    tmp_13_fu_409   |    0    |    0    |    0    |
|          |    tmp_14_fu_478   |    0    |    0    |    0    |
|          |    tmp_11_fu_511   |    0    |    0    |    0    |
|          |    tmp_12_fu_523   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln38_fu_282  |    0    |    0    |    0    |
|          | zext_ln38_1_fu_294 |    0    |    0    |    0    |
|          | zext_ln38_2_fu_321 |    0    |    0    |    0    |
|          |  zext_ln52_fu_355  |    0    |    0    |    0    |
|          | zext_ln52_1_fu_367 |    0    |    0    |    0    |
|          |  zext_ln46_fu_389  |    0    |    0    |    0    |
|          |  zext_ln48_fu_405  |    0    |    0    |    0    |
|   zext   | zext_ln48_1_fu_417 |    0    |    0    |    0    |
|          | zext_ln52_2_fu_433 |    0    |    0    |    0    |
|          |  zext_ln47_fu_447  |    0    |    0    |    0    |
|          | zext_ln48_2_fu_463 |    0    |    0    |    0    |
|          | zext_ln48_3_fu_485 |    0    |    0    |    0    |
|          | zext_ln48_4_fu_490 |    0    |    0    |    0    |
|          |  zext_ln60_fu_519  |    0    |    0    |    0    |
|          | zext_ln60_1_fu_531 |    0    |    0    |    0    |
|          | zext_ln60_2_fu_553 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln38_fu_330  |    0    |    0    |    0    |
|   sext   |  sext_ln52_fu_442  |    0    |    0    |    0    |
|          |  sext_ln60_fu_562  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   348   |   1050  |
|----------|--------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|acc_buf|    2   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    2   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   acc_2_0_0_reg_580  |   32   |
|acc_buf_addr_1_reg_708|   10   |
|acc_buf_addr_2_reg_634|   10   |
|acc_buf_load_1_reg_677|   32   |
|   add_ln36_reg_570   |    5   |
|   add_ln37_reg_590   |    5   |
|   add_ln43_reg_598   |    5   |
|   add_ln44_reg_611   |    5   |
|   add_ln46_reg_619   |    3   |
|   add_ln47_reg_642   |    3   |
|  add_ln48_2_reg_624  |    6   |
|  add_ln48_3_reg_647  |    6   |
|   add_ln48_reg_629   |    5   |
|   add_ln58_reg_685   |    5   |
|   add_ln59_reg_698   |    5   |
|   c2_0_0_0_reg_181   |    5   |
|    c4_0_0_reg_226    |    5   |
|     c_0_0_reg_158    |    5   |
|   filt_addr_reg_657  |    5   |
|   filt_load_reg_667  |   32   |
|    in_addr_reg_652   |   10   |
|    in_load_reg_662   |   32   |
|   k_c_0_0_0_reg_204  |    3   |
|   k_r_0_0_0_reg_193  |    3   |
|   r1_0_0_0_reg_169   |    5   |
|    r3_0_0_reg_215    |    5   |
|     r_0_0_reg_147    |    5   |
|        reg_251       |   32   |
|        reg_257       |   32   |
|   sext_ln60_reg_703  |   64   |
|   sub_ln38_reg_575   |   11   |
|   sub_ln52_reg_603   |   11   |
|   sub_ln60_reg_690   |   11   |
|     tmp_s_reg_672    |   32   |
+----------------------+--------+
|         Total        |   445  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_86 |  p0  |   5  |  10  |   50   ||    27   |
|  grp_access_fu_86 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_107 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_120 |  p0  |   2  |   5  |   10   ||    9    |
|  r1_0_0_0_reg_169 |  p0  |   2  |   5  |   10   ||    9    |
|  c2_0_0_0_reg_181 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_237    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_237    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_241    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   420  || 16.1498 ||   111   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1050  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   111  |    -   |
|  Register |    -   |    -   |    -   |   445  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   16   |   793  |  1161  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
