
#include "l1cachev2.h"

#include "common.h"
#include "simroot.h"
#include "configuration.h"

namespace simcache {
namespace moesi {

L1CacheMoesiDirNoiV2::L1CacheMoesiDirNoiV2(
    CacheParam &param,
    BusInterfaceV2 *bus,
    BusPortT my_port_id,
    BusPortMapping *busmap,
    string logname
) : bus(bus), my_port_id(my_port_id), busmap(busmap), log_name(logname), param(param) {
    do_on_current_tick = 4;
    do_apply_next_tick = 1;

    mshrs = make_unique<MSHRArray<MSHREntry>>(param.mshr_num);
    block = make_unique<GenericLRUCacheBlock<TagedCacheLine>>(param.set_offset, param.way_cnt);
    query_width = param.index_width;
    
    uint32_t query_cycle = param.index_latency;

    if(query_cycle < 1) query_cycle = 1;
    ld_queues.resize(query_cycle + 1, SimpleTickQueue<CacheOP*>(query_width, query_width, 0));
    st_queues.resize(query_cycle + 1, SimpleTickQueue<CacheOP*>(query_width, query_width, 0));
    amo_queues.resize(query_cycle + 1, SimpleTickQueue<CacheOP*>(query_width, query_width, 0));
    misc_queues.resize(query_cycle + 1, SimpleTickQueue<CacheOP*>(query_width, query_width, 0));
    ld_input = &(ld_queues.front());
    ld_output = &(ld_queues.back());
    st_input = &(st_queues.front());
    st_output = &(st_queues.back());
    amo_input = &(amo_queues.front());
    amo_output = &(amo_queues.back());
    misc_input = &(misc_queues.front());
    misc_output = &(misc_queues.back());
}

SimError L1CacheMoesiDirNoiV2::load(PhysAddrT paddr, uint32_t len, void *buf, vector<bool> &valid) {
    if(len != 0 && (paddr >> CACHE_LINE_ADDR_OFFSET) != ((paddr + len - 1) >> CACHE_LINE_ADDR_OFFSET)) return SimError::unaligned;

    LineIndexT lindex = addr_to_line_index(paddr);
    SizeT offset = (paddr & (CACHE_LINE_LEN_BYTE - 1));

    BusPortT l2_port = 0;
    if(!busmap->get_homenode_port(lindex, &l2_port)) return SimError::invalidaddr;

    recieve_msg_nolock();

    TagedCacheLine *p_line = nullptr;
    if(block->get_line(lindex, &p_line, true)) {
        if(debug_log) {
            printf("l1 load: fetch line @0x%lx:", lindex);
            for(int i = 0; i < CACHE_LINE_LEN_I64; i++) {
                printf(" %16lx", ((uint64_t*)(p_line->data))[i]);
            }
            printf("\n");
        }
        if(len) {
            if(valid.size() != len) memcpy(buf, ((uint8_t*)(p_line->data)) + offset, len);
            else {
                for(int i = 0; i < len; i++) {
                    if(valid[i]) ((uint8_t*)buf)[i] = ((uint8_t*)(p_line->data))[i + offset];
                }
            }
        }
        statistic.l1_hit_count++;
        return SimError::success;
    }

    MSHREntry *mshr = mshrs->get(lindex);
    if(mshr) {
        switch (mshr->state)
        {
        case MSHR_STOM:
        case MSHR_OTOM:
            if(len) {
                if(valid.size() != len) memcpy(buf, ((uint8_t*)(mshr->line_buf)) + offset, len);
                else {
                    for(int i = 0; i < len; i++) {
                        if(valid[i]) ((uint8_t*)buf)[i] = ((uint8_t*)(mshr->line_buf))[i + offset];
                    }
                }
            }
            if(debug_log) {
                printf("l1 load: fetch line in mshr @0x%lx:", lindex);
                for(int i = 0; i < CACHE_LINE_LEN_I64; i++) {
                    printf(" %16lx", ((uint64_t*)(p_line->data))[i]);
                }
                printf("\n");
            }
            statistic.l1_hit_count++;
            return SimError::success;
        case MSHR_ITOM:
        case MSHR_ITOS:
            return SimError::miss;
        default:
            return SimError::coherence;
        }
    }

    if(send_buf.size() + 1 <= send_buf_size && (mshr = mshrs->alloc(lindex))) {
        push_send_buf(l2_port, CHANNEL_REQ, MSG_GETS, lindex, my_port_id);

        mshr->state = MSHR_ITOS;
        mshr->log_start_cycle = simroot::get_current_tick();
        statistic.l1_miss_count++;
        return SimError::miss;
    }

    return SimError::busy;
}

SimError L1CacheMoesiDirNoiV2::store(PhysAddrT paddr, uint32_t len, void *buf, vector<bool> &valid) {
    if(len != 0 && (paddr >> CACHE_LINE_ADDR_OFFSET) != ((paddr + len - 1) >> CACHE_LINE_ADDR_OFFSET)) return SimError::unaligned;

    LineIndexT lindex = addr_to_line_index(paddr);
    SizeT offset = (paddr & (CACHE_LINE_LEN_BYTE - 1));

    BusPortT l2_port = 0;
    if(!busmap->get_homenode_port(lindex, &l2_port)) return SimError::invalidaddr;

    recieve_msg_nolock();

    TagedCacheLine *p_line = nullptr;
    bool hit = block->get_line(lindex, &p_line, true);
    MSHREntry *mshr = nullptr;

    if(hit && (p_line->state == CC_EXCLUSIVE || p_line->state == CC_MODIFIED)) {
        if(len) {
            if(valid.size() != len) memcpy(((uint8_t*)(p_line->data)) + offset, buf, len);
            else {
                for(int i = 0; i < len; i++) {
                    if(valid[i]) ((uint8_t*)(p_line->data))[i + offset] = ((uint8_t*)buf)[i];
                }
            }
        }
        if(debug_log) {
            printf("l1 store: fetch line @0x%lx:", lindex);
            for(int i = 0; i < CACHE_LINE_LEN_I64; i++) {
                printf(" %16lx", p_line->data[i]);
            }
            printf("\n");
        }
        p_line->state = CC_MODIFIED;
        reserved_address_valid = false;
        statistic.l1_hit_count++;
        return SimError::success;
    }

    if(mshr = mshrs->get(lindex)) {
        switch (mshr->state)
        {
        case MSHR_STOM:
        case MSHR_OTOM:
        case MSHR_ITOM:
            return SimError::miss;
        default:
            return SimError::coherence;
        }
    }

    if(send_buf.size() + 1 <= send_buf_size && (mshr = mshrs->alloc(lindex))) {
        push_send_buf(l2_port, CHANNEL_RESP, MSG_GETM, lindex, my_port_id);

        if(hit) {
            cache_line_copy(mshr->line_buf, p_line->data);
            switch (p_line->state)
            {
            case CC_SHARED: mshr->state = MSHR_STOM; break;
            case CC_OWNED : mshr->state = MSHR_OTOM; break;
            default: simroot_assert(0);
            }
            block->remove_line(lindex);
        }
        else {
            mshr->state = MSHR_ITOM;
        }

        mshr->log_start_cycle = simroot::get_current_tick();
        statistic.l1_miss_count++;
        return SimError::miss;
    }

    return SimError::busy;
}

SimError L1CacheMoesiDirNoiV2::load_reserved(PhysAddrT paddr, uint32_t len, void *buf) {
    SimError ret = load(paddr, len, buf);
    if(ret == SimError::success) {
        reserved_address_valid = true;
        reserved_address = paddr;
    }
    return ret;
}

SimError L1CacheMoesiDirNoiV2::store_conditional(PhysAddrT paddr, uint32_t len, void *buf) {
    bool conditional = false;
    conditional = (reserved_address_valid && (reserved_address == paddr));
    SimError ret = SimError::unconditional;
    if(conditional) ret = store(paddr, len, buf);
    return ret;
}

SimError L1CacheMoesiDirNoiV2::amo(PhysAddrT paddr, uint32_t len, void *buf, isa::RV64AMOOP5 amoop) {
    if(amoop == isa::RV64AMOOP5::SC) {
        return store_conditional(paddr, len, buf);
    }
    else if(amoop == isa::RV64AMOOP5::LR) {
        return load_reserved(paddr, len, buf);
    }
    else {
        IntDataT previous = 0;
        IntDataT value = 0;
        IntDataT stvalue = 0;
        isa::RV64AMOParam param;
        param.op = amoop;
        SimError res = store(paddr, 0, &stvalue);
        if(res != SimError::success) {
            return res;
        }
        res = SimError::miss;
        if(len == 4) {
            int32_t tmp = 0;
            res = load(paddr, 4, &tmp);
            RAW_DATA_AS(previous).i64 = tmp;
            RAW_DATA_AS(value).i64 = *((int32_t*)buf);
            param.wid = isa::RV64LSWidth::word;
        }
        else {
            res = load(paddr, 8, &previous);
            value = *((uint64_t*)buf);
            param.wid = isa::RV64LSWidth::dword;
        }
        if(res != SimError::success) {
            return res;
        }
        res = isa::perform_amo_op(param, &stvalue, previous, value);
        if(res == SimError::success) {
            res = store(paddr, len, &stvalue);
            if(res == SimError::success) {
                memcpy(buf, &previous, len);
            }
        }
        return res;
    }
}

void L1CacheMoesiDirNoiV2::recieve_msg_nolock() {
    if(!has_recieved) {
        vector<uint8_t> buf;
        for(uint32_t c = 0; c < CHANNEL_CNT; c++) {
            if(bus->can_recv(my_port_id, c)) {
                simroot_assert(bus->recv(my_port_id, c, buf));
                parse_msg_pack(buf, msgbuf);
                has_recieved = true;
                break;
            }
        }
    }
}

void L1CacheMoesiDirNoiV2::handle_received_msg_nolock() {
    if(!has_recieved || has_processed) {
        return;
    }

    LineIndexT lindex = msgbuf.line;
    uint32_t arg = msgbuf.arg;

    BusPortT l2_port = 0;
    simroot_assert(busmap->get_homenode_port(lindex, &l2_port));

    if(msgbuf.type == MSG_INVALID) {
        if(send_buf.size() + 1 > send_buf_size) return;
        push_send_buf(arg, CHANNEL_ACK, MSG_INVALID_ACK, lindex, 0);
        block->remove_line(lindex);
        MSHREntry *mshr = nullptr;
        if((mshr = mshrs->get(lindex))) {
            switch (mshr->state)
            {
            case MSHR_STOI:
            case MSHR_MTOI:
            case MSHR_OTOI:
                mshr->state = MSHR_ITOI;
                break;
            case MSHR_OTOM:
            case MSHR_STOM:
            case MSHR_ITOM:
                mshr->state = MSHR_ITOM;
                break;
            default:
                simroot_assert(0);
            }
        }
        if(reserved_address_valid && lindex == addr_to_line_index(reserved_address)) {
            reserved_address_valid = false;
        }
    }
    else if(msgbuf.type == MSG_INVALID_ACK) {
        bool getm_finished = false;
        MSHREntry *mshr = nullptr;
        simroot_assert(mshr = mshrs->get(lindex));
        if(mshr->state == MSHR_ITOM) {
            if(mshr->get_ack_cnt_ready == 0 || mshr->need_invalid_ack != mshr->invalid_ack + 1 || mshr->get_data_ready == 0) {
                mshr->invalid_ack++;
            }
            else {
                getm_finished = true;
            }
        }
        else if(mshr->state == MSHR_STOM || mshr->state == MSHR_OTOM) {
            if(mshr->get_ack_cnt_ready == 0 || mshr->need_invalid_ack != mshr->invalid_ack + 1) {
                mshr->invalid_ack++;
            }
            else {
                getm_finished = true;
            }
        }
        if(getm_finished) {
            if(send_buf.size() + 2 > send_buf_size) return;
            push_send_buf(l2_port, CHANNEL_ACK, MSG_GET_ACK, lindex, my_port_id);
            handle_new_line_nolock(lindex, mshr, CC_MODIFIED);
        }
    }
    else if(msgbuf.type == MSG_GETS_FORWARD) {
        if(send_buf.size() + 1 > send_buf_size) return;
        TagedCacheLine *p_line = nullptr;
        bool hit = block->get_line(lindex, &p_line);
        MSHREntry *mshr = mshrs->get(lindex);
        bool mshr_handle = (mshr && (
            mshr->state == MSHR_STOM || 
            mshr->state == MSHR_MTOI || 
            mshr->state == MSHR_STOI || 
            mshr->state == MSHR_ETOI || 
            mshr->state == MSHR_OTOM || 
            mshr->state == MSHR_OTOI
        ));
        simroot_assert(hit || mshr_handle);
        simroot_assert(!hit || !mshr_handle);
        if(hit) {
            push_send_buf_with_line(arg, CHANNEL_RESP, MSG_GETS_RESP, lindex, 1, p_line->data);
            p_line->state = CC_OWNED;
        }
        else if(mshr_handle) {
            push_send_buf_with_line(arg, CHANNEL_RESP, MSG_GETS_RESP, lindex, 1, mshr->line_buf);
            if(mshr->state == MSHR_MTOI || mshr->state == MSHR_ETOI || mshr->state == MSHR_STOI) {
                mshr->state = MSHR_OTOI;
            }
        }
    }
    else if(msgbuf.type == MSG_GETM_FORWARD) {
        if(send_buf.size() + 1 > send_buf_size) return;
        TagedCacheLine *p_line = nullptr;
        bool hit = block->get_line(lindex, &p_line);
        MSHREntry *mshr = mshrs->get(lindex);
        bool mshr_handle = (mshr && (
            mshr->state == MSHR_STOM || 
            mshr->state == MSHR_MTOI || 
            mshr->state == MSHR_STOI || 
            mshr->state == MSHR_ETOI || 
            mshr->state == MSHR_OTOM || 
            mshr->state == MSHR_OTOI
        ));
        simroot_assert(hit || mshr_handle);
        simroot_assert(!hit || !mshr_handle);
        if(hit) {
            push_send_buf_with_line(arg, CHANNEL_RESP, MSG_GETM_RESP, lindex, 0, p_line->data);
            block->remove_line(lindex);
        }
        else if(mshr_handle) {
            push_send_buf_with_line(arg, CHANNEL_RESP, MSG_GETM_RESP, lindex, 0, mshr->line_buf);
            switch (mshr->state)
            {
            case MSHR_STOM:
            case MSHR_OTOM:
                mshr->state = MSHR_ITOM;
                break;
            case MSHR_STOI:
            case MSHR_MTOI:
            case MSHR_ETOI:
            case MSHR_OTOI:
                mshr->state = MSHR_ITOI;
                break;
            }
        }
    }
    else if(msgbuf.type == MSG_GETM_ACK) {
        bool getm_finished = false;
        MSHREntry *mshr = nullptr;
        simroot_assert(mshr = mshrs->get(lindex));
        if(mshr->state == MSHR_ITOM) {
            if(arg != mshr->invalid_ack || mshr->get_data_ready == 0) {
                mshr->get_ack_cnt_ready = 1;
                mshr->need_invalid_ack = arg;
            }
            else {
                getm_finished = true;
            }
        }
        else if(mshr->state == MSHR_STOM || mshr->state == MSHR_OTOM) {
            if(arg != mshr->invalid_ack) {
                mshr->get_ack_cnt_ready = 1;
                mshr->need_invalid_ack = arg;
            }
            else {
                getm_finished = true;
            }
        }
        if(getm_finished) {
            if(send_buf.size() + 2 > send_buf_size) return;
            push_send_buf(l2_port, CHANNEL_ACK, MSG_GET_ACK, lindex, my_port_id);
            handle_new_line_nolock(lindex, mshr, CC_MODIFIED);
        }
    }
    else if(msgbuf.type == MSG_GETS_RESP) {
        if(send_buf.size() + 2 > send_buf_size) return;
        MSHREntry *mshr = nullptr;
        simroot_assert((mshr = mshrs->get(lindex)) && MSHR_ITOS);
        cache_line_copy(mshr->line_buf, msgbuf.data.data());
        if(arg > 0) {
            push_send_buf(l2_port, CHANNEL_ACK, MSG_GET_ACK, lindex, my_port_id);
        }
        handle_new_line_nolock(lindex, mshr, (arg > 0)?(CC_SHARED):(CC_EXCLUSIVE));
    }
    else if(msgbuf.type == MSG_GETM_RESP) {
        bool getm_finished = false;
        MSHREntry *mshr = nullptr;
        simroot_assert((mshr = mshrs->get(lindex)) && mshr->state == MSHR_ITOM);
        if(arg == 0 && (mshr->get_ack_cnt_ready == 0 || mshr->need_invalid_ack != mshr->invalid_ack)) {
            cache_line_copy(mshr->line_buf, msgbuf.data.data());
            mshr->get_data_ready = 1;
        }
        else {
            if(send_buf.size() + 2 > send_buf_size) return;
            if(arg == 0) push_send_buf(l2_port, CHANNEL_ACK, MSG_GET_ACK, lindex, my_port_id);
            cache_line_copy(mshr->line_buf, msgbuf.data.data());
            handle_new_line_nolock(lindex, mshr, CC_MODIFIED);
        }
    }
    else if(msgbuf.type == MSG_GET_RESP_MEM) {
        if(send_buf.size() + 2 > send_buf_size) return;
        push_send_buf(l2_port, CHANNEL_ACK, MSG_GET_ACK, lindex, my_port_id);
        MSHREntry *mshr = nullptr;
        simroot_assert(mshr = mshrs->get(lindex));
        cache_line_copy(mshr->line_buf, msgbuf.data.data());
        if(mshr->state == MSHR_ITOM) {
            handle_new_line_nolock(lindex, mshr, CC_MODIFIED);
        }
        else if(mshr->state == MSHR_ITOS) {
            handle_new_line_nolock(lindex, mshr, CC_EXCLUSIVE);
        }
        else {
            simroot_assert(0);
        }
    }
    else if(msgbuf.type == MSG_PUT_ACK) {
        MSHREntry *mshr = nullptr;
        simroot_assert(mshr = mshrs->get(lindex));
        if(mshr->state == MSHR_ITOI || 
            mshr->state == MSHR_MTOI || 
            mshr->state == MSHR_STOI || 
            mshr->state == MSHR_ETOI || 
            mshr->state == MSHR_OTOI
        ) {
            mshrs->remove(lindex);
        }
        else {
            simroot_assert(0);
        }
    }

    has_processed = true;
    return;
}

void L1CacheMoesiDirNoiV2::send_msg_nolock() {
    if(send_buf.empty()) {
        return;
    }

    vector<bool> can_send;
    bus->can_send(my_port_id, can_send);
    for(auto iter = send_buf.begin(); iter != send_buf.end(); ) {
        if(can_send[iter->cha]) {
            simroot_assert(bus->send(my_port_id, iter->dst, iter->cha, iter->msg));
            can_send[iter->cha] = false;
            iter = send_buf.erase(iter);
        }
        else {
            iter++;
        }
    }
}

void L1CacheMoesiDirNoiV2::handle_new_line_nolock(LineIndexT lindex, MSHREntry *mshr, uint32_t init_state) {

    if(debug_log) {
        printf("l1: get new line @0x%lx:", lindex);
        for(int i = 0; i < CACHE_LINE_LEN_I64; i++) {
            printf(" %16lx", mshr->line_buf[i]);
        }
        printf("\n");
    }

    BusPortT l2_port = 0;
    simroot_assert(busmap->get_homenode_port(lindex, &l2_port));

    newlines.emplace_back();
    newlines.back().lindex = lindex;
    newlines.back().readonly = (init_state == CC_SHARED);
    cache_line_copy(newlines.back().data.data(), mshr->line_buf);
    
    TagedCacheLine newline, replacedline;
    cache_line_copy(newline.data, mshr->line_buf);
    newline.state = init_state;
    LineIndexT replaced = 0;
    if(!block->insert_line(lindex, &newline, &replaced, &replacedline)) {
        mshrs->remove(lindex);
        return ;
    }

    if(debug_log) {
        printf("l1: replace line @0x%lx:", replaced);
        for(int i = 0; i < CACHE_LINE_LEN_I64; i++) {
            printf(" %16lx", replacedline.data[i]);
        }
        printf("\n");
    }

    mshrs->remove(lindex);
    simroot_assert(mshr = mshrs->alloc(replaced));
    memcpy(mshr->line_buf, replacedline.data, CACHE_LINE_LEN_BYTE);

    simroot_assert(busmap->get_homenode_port(replaced, &l2_port));

    switch (replacedline.state)
    {
    case CC_EXCLUSIVE:
        mshr->state = MSHR_ETOI;
        push_send_buf(l2_port, CHANNEL_REQ, MSG_PUTE, replaced, my_port_id);
        break;
    case CC_MODIFIED:
        mshr->state = MSHR_MTOI;
        push_send_buf_with_line(l2_port, CHANNEL_REQ, MSG_PUTM, replaced, my_port_id, replacedline.data);
        break;
    case CC_SHARED:
        mshr->state = MSHR_STOI;
        push_send_buf(l2_port, CHANNEL_REQ, MSG_PUTS, replaced, my_port_id);
        break;
    case CC_OWNED:
        mshr->state = MSHR_OTOI;
        push_send_buf_with_line(l2_port, CHANNEL_REQ, MSG_PUTO, replaced, my_port_id, replacedline.data);
        break;
    default:
        simroot_assert(0);
    }

    return ;
}


void L1CacheMoesiDirNoiV2::on_current_tick() {

    uint32_t busy = 0;
    uint32_t qcnt = ld_queues.size();
    for(uint32_t i = 1; i+1 < qcnt; i++) {
        for(uint32_t j = 0; j < query_width; j++) {
            ld_queues[i].pass_to(ld_queues[i+1]);
            st_queues[i].pass_to(st_queues[i+1]);
            amo_queues[i].pass_to(amo_queues[i+1]);
        }
    }
    while(misc_input->can_pop()) {
        misc_input->top()->err = SimError::success;
        simroot_assert(misc_input->pass_to(*misc_output));
    }

    recieve_msg_nolock();
    if(has_recieved) {
        handle_received_msg_nolock();
        busy++;
    }
    for(;busy < query_width; busy++) {
        if(st_input->can_pop()) {
            CacheOP *op = st_input->top();
            op->err = store(op->addr, op->len, op->data.data(), op->valid);
            simroot_assert(st_input->pass_to(st_queues[1]));
        }
        else if(ld_input->can_pop()) {
            CacheOP *op = ld_input->top();
            op->err = load(op->addr, op->len, op->data.data(), op->valid);
            simroot_assert(ld_input->pass_to(ld_queues[1]));
        }
        else if(amo_input->can_pop()) {
            CacheOP *op = amo_input->top();
            op->err = amo(op->addr, op->len, op->data.data(), op->amo);
            simroot_assert(amo_input->pass_to(amo_queues[1]));
        }
        else {
            break;
        }
    }
    send_msg_nolock();
}

void L1CacheMoesiDirNoiV2::apply_next_tick() {
    if(has_recieved && has_processed) {
        has_recieved = has_processed = false;
    }
    for(auto &q : ld_queues) {
        q.apply_next_tick();
    }
    for(auto &q : st_queues) {
        q.apply_next_tick();
    }
    for(auto &q : amo_queues) {
        q.apply_next_tick();
    }
    for(auto &q : misc_queues) {
        q.apply_next_tick();
    }
    arrivals.swap(newlines);
    newlines.clear();
}

bool L1CacheMoesiDirNoiV2::is_empty() {
    bool empty = true;
    for(auto &q : ld_queues) {
        empty = (empty && q.empty());
    }
    for(auto &q : st_queues) {
        empty = (empty && q.empty());
    }
    for(auto &q : amo_queues) {
        empty = (empty && q.empty());
    }
    for(auto &q : misc_queues) {
        empty = (empty && q.empty());
    }
    return empty;
}

void L1CacheMoesiDirNoiV2::clear_ld(std::list<CacheOP*> *to_free) {
    for(auto &q : ld_queues) {
        q.clear(to_free);
    }
}

void L1CacheMoesiDirNoiV2::clear_st(std::list<CacheOP*> *to_free) {
    for(auto &q : st_queues) {
        q.clear(to_free);
    }
}

void L1CacheMoesiDirNoiV2::clear_amo(std::list<CacheOP*> *to_free) {
    for(auto &q : amo_queues) {
        q.clear(to_free);
    }
}

void L1CacheMoesiDirNoiV2::clear_misc(std::list<CacheOP*> *to_free) {
    for(auto &q : misc_queues) {
        q.clear(to_free);
    }
}

void L1CacheMoesiDirNoiV2::print_statistic(std::ofstream &ofile) {
    #define PIPELINE_5_GENERATE_PRINTSTATISTIC(n) ofile << #n << ": " << statistic.n << "\n" ;
    PIPELINE_5_GENERATE_PRINTSTATISTIC(l1_hit_count)
    PIPELINE_5_GENERATE_PRINTSTATISTIC(l1_miss_count)
    PIPELINE_5_GENERATE_PRINTSTATISTIC(l2_request_count)
    PIPELINE_5_GENERATE_PRINTSTATISTIC(l2_avg_respond_cycle)
    #undef PIPELINE_5_GENERATE_PRINTSTATISTIC
}

#define LOGTOFILE(fmt, ...) do{sprintf(log_buf, fmt, ##__VA_ARGS__);ofile << log_buf;}while(0)

void L1CacheMoesiDirNoiV2::print_setup_info(std::ofstream &ofile) {
    LOGTOFILE("port_id: %d\n", my_port_id);
    LOGTOFILE("way_count: %d\n", param.way_cnt);
    LOGTOFILE("set_count: %d\n", 1 << param.set_offset);
    LOGTOFILE("mshr_count: %d\n", param.mshr_num);
    LOGTOFILE("index_width: %d\n", param.index_width);
    LOGTOFILE("index_latency: %d\n", param.index_latency);
}


void L1CacheMoesiDirNoiV2::dump_core(std::ofstream &ofile) {
    
    for(uint32_t s = 0; s < block->set_count; s++) {
        sprintf(log_buf, "set %d: ", s);
        ofile << log_buf;
        for(auto &e : block->p_sets[s]) {
            sprintf(log_buf, "0x%lx:%s ", e.first, get_cache_state_name_str(e.second.state).c_str());
            ofile << log_buf;
        }
        ofile << "\n";
    }
    ofile << "mshr: ";
    for(auto &e : mshrs->hashmap) {
        sprintf(log_buf, "0x%lx:%s ", e.first, get_cache_mshr_state_name_str(e.second.state).c_str());
        ofile << log_buf;
    }
    ofile << "\n";
    
}

}}



