<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/GitHub/VHDL_Modules/CODEC Wing/DAC Test/DACTest/PCM1754_tbench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="pcm1754_tbench" />
            <top_module name="std_logic_1164" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="5" />
   <wvobject fp_name="/pcm1754_tbench/ckfs" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ckfs</obj_property>
      <obj_property name="ObjectShortName">ckfs</obj_property>
   </wvobject>
   <wvobject fp_name="/pcm1754_tbench/bclk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">bclk</obj_property>
      <obj_property name="ObjectShortName">bclk</obj_property>
   </wvobject>
   <wvobject fp_name="/pcm1754_tbench/sdata" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sdata</obj_property>
      <obj_property name="ObjectShortName">sdata</obj_property>
   </wvobject>
   <wvobject fp_name="/pcm1754_tbench/lrclk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">lrclk</obj_property>
      <obj_property name="ObjectShortName">lrclk</obj_property>
   </wvobject>
   <wvobject fp_name="/pcm1754_tbench/uut/state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
</wave_config>
