#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon May  6 10:12:49 2024
# Process ID: 24540
# Current directory: /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique
# Command line: vivado
# Log file: /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/vivado.log
# Journal file: /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/vivado.jou
# Running On: insa-10581, OS: Linux, CPU Frequency: 3377.609 MHz, CPU Physical cores: 4, Host memory: 16677 MB
#-----------------------------------------------------------
start_gui
open_project /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.xpr
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/Banc_mem_instru.vhd
add_files -norecurse /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/Banc_mem_instru.vhd
export_ip_user_files -of_objects  [get_files /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/Banc_mem_instru.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/Banc_mem_instru.vhd
reorder_files -before /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/ALU.vhd /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/Banc_mem_instru.vhd
launch_simulation
launch_simulation
source test_Ban_mem_instru.tcl
close_sim
launch_simulation
source test_Ban_mem_instru.tcl
close_sim
close [ open /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/chemain_donnee.vhd w ]
add_files /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/chemain_donnee.vhd
close [ open /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/component_LI_DI.vhd w ]
add_files /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/component_LI_DI.vhd
close [ open /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/component_DI_EX.vhd w ]
add_files /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/component_DI_EX.vhd
close [ open /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/component_EX_Mem.vhd w ]
add_files /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/component_EX_Mem.vhd
close [ open /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/component_Mem_RE.vhd w ]
add_files /home/yzhang5/4IR/projet_systeme_informatique/Projet_systeme_informatique/Projet_System_informatique_vhdl/Projet_System_informatique_vhdl.srcs/sources_1/new/component_Mem_RE.vhd
add_files -norecurse /home/yzhang5/4IR/architecture/DM_ALU/DM_ALU.srcs/sources_1/new/compteur8bit.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/yzhang5/4IR/architecture/DM_ALU/DM_ALU.srcs/sim_1/new/testcompteur8bits.vhd
