20:26:26 INFO  : Registering command handlers for Vitis TCF services
20:26:33 INFO  : Platform repository initialization has completed.
20:26:38 INFO  : Result from executing command 'getProjects': RFSoC_Firmware_plt
20:26:38 INFO  : Result from executing command 'getPlatforms': 
20:26:56 INFO  : Result from executing command 'getProjects': RFSoC_Firmware_plt
20:26:56 INFO  : Result from executing command 'getPlatforms': RFSoC_Firmware_plt|E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/RFSoC_Firmware_plt.xpfm
20:28:47 INFO  : Result from executing command 'getProjects': RFSoC_Firmware_plt
20:28:47 INFO  : Result from executing command 'getPlatforms': RFSoC_Firmware_plt|E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/RFSoC_Firmware_plt.xpfm
20:28:48 INFO  : Result from executing command 'getProjects': RFSoC_Firmware_plt
20:28:48 INFO  : Result from executing command 'getPlatforms': RFSoC_Firmware_plt|E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/RFSoC_Firmware_plt.xpfm
20:28:48 INFO  : Result from executing command 'reportPlatform': {RFSoC_Firmware_plt={standalone_domain={Os=standalone, DomainName=standalone_domain, CpuType=cortex-a53, CpuInstance=psu_cortexa53_0}}}
20:28:48 INFO  : Result from executing command 'reportPlatform': {RFSoC_Firmware_plt={standalone_domain={Os=standalone, DomainName=standalone_domain, CpuType=cortex-a53, CpuInstance=psu_cortexa53_0}}}
20:28:57 INFO  : plnx-install-location is set to ''
20:28:58 INFO  : Successfully done query RDI_DATADIR 
20:29:00 ERROR : xsct server communication channel has closed unexpectedly.
java.net.SocketException: Connection reset
	at java.base/java.net.SocketInputStream.read(SocketInputStream.java:186)
	at java.base/java.net.SocketInputStream.read(SocketInputStream.java:140)
	at java.base/java.io.BufferedInputStream.read1(BufferedInputStream.java:290)
	at java.base/java.io.BufferedInputStream.read(BufferedInputStream.java:351)
	at java.base/java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:186)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:85)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:329)
20:30:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\VITIS\temp_xsdb_launch_script.tcl
20:30:36 INFO  : XSCT server has started successfully.
20:30:36 INFO  : Successfully done setting XSCT server connection channel  
20:30:36 INFO  : plnx-install-location is set to ''
20:30:36 INFO  : Successfully done setting workspace for the tool. 
20:30:40 INFO  : Platform repository initialization has completed.
20:30:40 INFO  : Registering command handlers for Vitis TCF services
20:30:40 INFO  : Successfully done query RDI_DATADIR 
20:32:06 INFO  : Result from executing command 'getProjects': RFSoC_Firmware_plt
20:32:06 INFO  : Result from executing command 'getPlatforms': RFSoC_Firmware_plt|E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/RFSoC_Firmware_plt.xpfm
20:32:08 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Firmware_app'...
15:12:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\VITIS\temp_xsdb_launch_script.tcl
15:12:15 INFO  : XSCT server has started successfully.
15:12:15 INFO  : Successfully done setting XSCT server connection channel  
15:12:15 INFO  : plnx-install-location is set to ''
15:12:15 INFO  : Successfully done setting workspace for the tool. 
15:12:20 INFO  : Platform repository initialization has completed.
15:12:20 INFO  : Registering command handlers for Vitis TCF services
15:12:21 INFO  : Successfully done query RDI_DATADIR 
15:12:51 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Firmware_app'...
15:13:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa is already opened

15:13:22 INFO  : Build configuration of 'RFSoC_Firmware_app' is updated to 'Release'
15:13:22 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Firmware_app'...
15:13:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa is already opened

15:14:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:24 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:14:24 INFO  : 'jtag frequency' command is executed.
15:14:24 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:14:24 INFO  : Context for 'APU' is selected.
15:14:26 INFO  : System reset is completed.
15:14:29 INFO  : 'after 3000' command is executed.
15:14:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:14:49 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit"
15:14:49 INFO  : Context for 'APU' is selected.
15:14:50 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa'.
15:14:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:50 INFO  : Context for 'APU' is selected.
15:14:50 INFO  : Boot mode is read from the target.
15:14:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:14:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:14:51 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:14:51 INFO  : 'set bp_14_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:14:52 INFO  : 'con -block -timeout 60' command is executed.
15:14:52 INFO  : 'bpremove $bp_14_51_fsbl_bp' command is executed.
15:14:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:14:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:14:53 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:14:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf
set bp_14_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:14:53 INFO  : 'con' command is executed.
15:14:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:14:53 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\VITIS\RFSoC_Firmware_app_system\_ide\scripts\systemdebugger_rfsoc_firmware_app_system_standalone.tcl'
15:17:05 INFO  : Disconnected from the channel tcfchan#3.
15:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:05 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:17:05 INFO  : 'jtag frequency' command is executed.
15:17:05 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:17:05 INFO  : Context for 'APU' is selected.
15:17:06 INFO  : System reset is completed.
15:17:09 INFO  : 'after 3000' command is executed.
15:17:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:17:29 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit"
15:17:29 INFO  : Context for 'APU' is selected.
15:17:39 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa'.
15:17:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:39 INFO  : Context for 'APU' is selected.
15:17:39 INFO  : Boot mode is read from the target.
15:17:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:17:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:17:40 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:17:40 INFO  : 'set bp_17_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:17:41 INFO  : 'con -block -timeout 60' command is executed.
15:17:41 INFO  : 'bpremove $bp_17_40_fsbl_bp' command is executed.
15:17:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:17:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:17:42 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:17:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf
set bp_17_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:17:42 INFO  : 'con' command is executed.
15:17:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:17:42 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\VITIS\RFSoC_Firmware_app_system\_ide\scripts\systemdebugger_rfsoc_firmware_app_system_standalone.tcl'
15:19:24 INFO  : Disconnected from the channel tcfchan#4.
15:19:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:25 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:19:25 INFO  : 'jtag frequency' command is executed.
15:19:25 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:19:25 INFO  : Context for 'APU' is selected.
15:19:26 INFO  : System reset is completed.
15:19:29 INFO  : 'after 3000' command is executed.
15:19:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:19:49 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit"
15:19:49 INFO  : Context for 'APU' is selected.
15:19:58 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa'.
15:19:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:58 INFO  : Context for 'APU' is selected.
15:19:58 INFO  : Boot mode is read from the target.
15:19:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:59 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:59 INFO  : 'set bp_19_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:20:00 INFO  : 'con -block -timeout 60' command is executed.
15:20:00 INFO  : 'bpremove $bp_19_59_fsbl_bp' command is executed.
15:20:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:20:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:20:01 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:20:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf
set bp_19_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:20:01 INFO  : 'con' command is executed.
15:20:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:20:01 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\VITIS\RFSoC_Firmware_app_system\_ide\scripts\systemdebugger_rfsoc_firmware_app_system_standalone.tcl'
15:22:02 INFO  : Disconnected from the channel tcfchan#5.
15:22:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:02 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:22:02 INFO  : 'jtag frequency' command is executed.
15:22:02 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:22:02 INFO  : Context for 'APU' is selected.
15:22:03 INFO  : System reset is completed.
15:22:06 INFO  : 'after 3000' command is executed.
15:22:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:22:26 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit"
15:22:26 INFO  : Context for 'APU' is selected.
15:22:38 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa'.
15:22:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:38 INFO  : Context for 'APU' is selected.
15:22:38 INFO  : Boot mode is read from the target.
15:22:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:39 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:39 INFO  : 'set bp_22_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:22:40 INFO  : 'con -block -timeout 60' command is executed.
15:22:40 INFO  : 'bpremove $bp_22_39_fsbl_bp' command is executed.
15:22:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:41 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf
set bp_22_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:41 INFO  : 'con' command is executed.
15:22:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:22:41 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\VITIS\RFSoC_Firmware_app_system\_ide\scripts\systemdebugger_rfsoc_firmware_app_system_standalone.tcl'
15:31:46 INFO  : Disconnected from the channel tcfchan#6.
15:31:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:46 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:31:46 INFO  : 'jtag frequency' command is executed.
15:31:46 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:31:46 INFO  : Context for 'APU' is selected.
15:31:47 INFO  : System reset is completed.
15:31:50 INFO  : 'after 3000' command is executed.
15:31:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:32:10 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit"
15:32:10 INFO  : Context for 'APU' is selected.
15:32:21 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa'.
15:32:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:21 INFO  : Context for 'APU' is selected.
15:32:21 INFO  : Boot mode is read from the target.
15:32:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:32:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:32:23 INFO  : 'set bp_32_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:32:24 INFO  : 'con -block -timeout 60' command is executed.
15:32:24 INFO  : 'bpremove $bp_32_23_fsbl_bp' command is executed.
15:32:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:32:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:32:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf
set bp_32_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:25 INFO  : 'con' command is executed.
15:32:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:32:25 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\VITIS\RFSoC_Firmware_app_system\_ide\scripts\systemdebugger_rfsoc_firmware_app_system_standalone.tcl'
15:34:27 INFO  : Disconnected from the channel tcfchan#7.
15:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:34:28 INFO  : 'jtag frequency' command is executed.
15:34:28 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:34:28 INFO  : Context for 'APU' is selected.
15:34:29 INFO  : System reset is completed.
15:34:32 INFO  : 'after 3000' command is executed.
15:34:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:34:51 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit"
15:34:51 INFO  : Context for 'APU' is selected.
15:35:00 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa'.
15:35:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:00 INFO  : Context for 'APU' is selected.
15:35:00 INFO  : Boot mode is read from the target.
15:35:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:35:01 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:35:01 INFO  : 'set bp_35_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:35:02 INFO  : 'con -block -timeout 60' command is executed.
15:35:02 INFO  : 'bpremove $bp_35_1_fsbl_bp' command is executed.
15:35:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:35:03 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:35:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf
set bp_35_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:35:03 INFO  : 'con' command is executed.
15:35:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:35:03 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\VITIS\RFSoC_Firmware_app_system\_ide\scripts\systemdebugger_rfsoc_firmware_app_system_standalone.tcl'
15:46:04 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Firmware_app'...
15:46:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa is already opened

15:46:31 INFO  : Disconnected from the channel tcfchan#8.
15:46:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:31 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:46:31 INFO  : 'jtag frequency' command is executed.
15:46:31 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:46:31 INFO  : Context for 'APU' is selected.
15:46:32 INFO  : System reset is completed.
15:46:35 INFO  : 'after 3000' command is executed.
15:46:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:46:55 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit"
15:46:55 INFO  : Context for 'APU' is selected.
15:47:04 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa'.
15:47:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:04 INFO  : Context for 'APU' is selected.
15:47:04 INFO  : Boot mode is read from the target.
15:47:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:47:05 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:47:05 INFO  : 'set bp_47_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:47:06 INFO  : 'con -block -timeout 60' command is executed.
15:47:06 INFO  : 'bpremove $bp_47_5_fsbl_bp' command is executed.
15:47:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:47:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:47:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf
set bp_47_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:07 INFO  : 'con' command is executed.
15:47:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:47:07 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\VITIS\RFSoC_Firmware_app_system\_ide\scripts\systemdebugger_rfsoc_firmware_app_system_standalone.tcl'
15:50:28 INFO  : Disconnected from the channel tcfchan#10.
15:50:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:50:29 INFO  : 'jtag frequency' command is executed.
15:50:29 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:50:29 INFO  : Context for 'APU' is selected.
15:50:30 INFO  : System reset is completed.
15:50:33 INFO  : 'after 3000' command is executed.
15:50:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:50:52 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit"
15:50:52 INFO  : Context for 'APU' is selected.
15:51:04 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa'.
15:51:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:04 INFO  : Context for 'APU' is selected.
15:51:04 INFO  : Boot mode is read from the target.
15:51:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:51:05 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:51:05 INFO  : 'set bp_51_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:51:06 INFO  : 'con -block -timeout 60' command is executed.
15:51:06 INFO  : 'bpremove $bp_51_5_fsbl_bp' command is executed.
15:51:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:51:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:51:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf
set bp_51_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:51:07 INFO  : 'con' command is executed.
15:51:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:51:07 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\VITIS\RFSoC_Firmware_app_system\_ide\scripts\systemdebugger_rfsoc_firmware_app_system_standalone.tcl'
16:04:51 INFO  : Disconnected from the channel tcfchan#11.
16:26:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\VITIS\temp_xsdb_launch_script.tcl
16:26:25 INFO  : XSCT server has started successfully.
16:26:25 INFO  : Successfully done setting XSCT server connection channel  
16:26:25 INFO  : plnx-install-location is set to ''
16:26:25 INFO  : Successfully done setting workspace for the tool. 
16:26:29 INFO  : Platform repository initialization has completed.
16:26:29 INFO  : Successfully done query RDI_DATADIR 
16:26:30 INFO  : Registering command handlers for Vitis TCF services
16:36:26 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Firmware_app'...
16:36:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa is already opened

16:38:41 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Firmware_app'...
16:39:03 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Firmware_app'...
16:39:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa is already opened

16:41:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:15 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:41:15 INFO  : 'jtag frequency' command is executed.
16:41:15 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:41:16 INFO  : Context for 'APU' is selected.
16:41:17 INFO  : System reset is completed.
16:41:20 INFO  : 'after 3000' command is executed.
16:41:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:41:42 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit"
16:41:42 INFO  : Context for 'APU' is selected.
16:41:43 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa'.
16:41:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:43 INFO  : Context for 'APU' is selected.
16:41:43 INFO  : Boot mode is read from the target.
16:41:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:44 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:44 INFO  : 'set bp_41_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:41:45 INFO  : 'con -block -timeout 60' command is executed.
16:41:45 INFO  : 'bpremove $bp_41_44_fsbl_bp' command is executed.
16:41:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf
set bp_41_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:46 INFO  : 'con' command is executed.
16:41:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:41:46 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\VITIS\RFSoC_Firmware_app_system\_ide\scripts\systemdebugger_rfsoc_firmware_app_system_standalone.tcl'
16:56:16 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Firmware_app'...
16:56:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa is already opened

16:56:47 INFO  : Disconnected from the channel tcfchan#3.
16:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:48 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:56:48 INFO  : 'jtag frequency' command is executed.
16:56:48 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:56:48 INFO  : Context for 'APU' is selected.
16:56:49 INFO  : System reset is completed.
16:56:52 INFO  : 'after 3000' command is executed.
16:56:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:57:11 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit"
16:57:11 INFO  : Context for 'APU' is selected.
16:57:22 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa'.
16:57:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:22 INFO  : Context for 'APU' is selected.
16:57:22 INFO  : Boot mode is read from the target.
16:57:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:23 INFO  : 'set bp_57_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:57:24 INFO  : 'con -block -timeout 60' command is executed.
16:57:24 INFO  : 'bpremove $bp_57_23_fsbl_bp' command is executed.
16:57:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf
set bp_57_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:25 INFO  : 'con' command is executed.
16:57:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:57:25 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\VITIS\RFSoC_Firmware_app_system\_ide\scripts\systemdebugger_rfsoc_firmware_app_system_standalone.tcl'
17:01:37 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Firmware_app'...
17:01:48 INFO  : Disconnected from the channel tcfchan#5.
17:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:48 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:01:48 INFO  : 'jtag frequency' command is executed.
17:01:48 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:01:48 INFO  : Context for 'APU' is selected.
17:01:50 INFO  : System reset is completed.
17:01:53 INFO  : 'after 3000' command is executed.
17:01:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:02:12 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit"
17:02:12 INFO  : Context for 'APU' is selected.
17:02:21 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa'.
17:02:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:21 INFO  : Context for 'APU' is selected.
17:02:21 INFO  : Boot mode is read from the target.
17:02:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:02:22 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:02:22 INFO  : 'set bp_2_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:02:23 INFO  : 'con -block -timeout 60' command is executed.
17:02:23 INFO  : 'bpremove $bp_2_22_fsbl_bp' command is executed.
17:02:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:02:24 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:02:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/_ide/bitstream/RFSoC_Main_blk_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/hw/RFSoC_Main_blk_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_plt/export/RFSoC_Firmware_plt/sw/RFSoC_Firmware_plt/boot/fsbl.elf
set bp_2_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/VITIS/RFSoC_Firmware_app/Release/RFSoC_Firmware_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:24 INFO  : 'con' command is executed.
17:02:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:02:24 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\VITIS\RFSoC_Firmware_app_system\_ide\scripts\systemdebugger_rfsoc_firmware_app_system_standalone.tcl'
17:04:55 INFO  : Disconnected from the channel tcfchan#6.
