2022-05-17 13:23:25,084 INFO test_vhdl_generator test_generated_vhdl Testing VHDL Generation
2022-05-17 13:23:25,084 DEBUG vhdl_parser_generator __init__ VHDLParserGenerator object initialized
2022-05-17 13:23:25,085 DEBUG disassembler __init__ Disassembler object initialized
2022-05-17 13:23:25,315 DEBUG disassembler disassemble Disassembler exit status: 0
2022-05-17 13:23:25,316 INFO disassembler disassemble Disassembler generated generated_disassembly.txt at the directory /home/wward_wsl/home/github/Raytheon_VHDL_Generator/generated_disassembly
2022-05-17 13:23:25,316 DEBUG vhdl_parser_generator generate_vhdl_packages Generated baseline_package.vhd
2022-05-17 13:23:25,317 DEBUG vhdl_parser_generator generate_vhdl_packages Generated highroller_package.vhd
2022-05-17 13:23:25,317 DEBUG vhdl_parser_generator generate_vhdl_packages Generated lowlife_package.vhd
2022-05-17 13:23:25,317 DEBUG vhdl_parser_generator generate_vhdl_data_memory Generated data_memory.vhd. Note: No data memory found in binary
2022-05-17 13:23:25,318 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for baseline
2022-05-17 13:23:25,320 DEBUG vhdl_parser_generator generate_vhdl_memory Generated baseline_memory.vhd
2022-05-17 13:23:25,320 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for highroller
2022-05-17 13:23:25,322 DEBUG vhdl_parser_generator generate_vhdl_memory Generated highroller_memory.vhd
2022-05-17 13:23:25,322 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for lowlife
2022-05-17 13:23:25,325 DEBUG vhdl_parser_generator generate_vhdl_memory Generated lowlife_memory.vhd
2022-05-17 13:23:25,325 INFO test_vhdl_generator test_generated_vhdl_package Testing VHDL Package
2022-05-17 13:23:25,325 DEBUG vhdl_parser_generator __init__ VHDLParserGenerator object initialized
2022-05-17 13:23:25,326 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_package.vhd
2022-05-17 13:23:25,326 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed data_memory.vhd
2022-05-17 13:23:25,326 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_memory.vhd
2022-05-17 13:23:25,326 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_memory.vhd
2022-05-17 13:23:25,326 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_package.vhd
2022-05-17 13:23:25,326 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_memory.vhd
2022-05-17 13:23:25,327 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_package.vhd
2022-05-17 13:23:25,327 DEBUG disassembler __init__ Disassembler object initialized
2022-05-17 13:23:25,327 INFO disassembler disassemble Removed /home/wward_wsl/home/github/Raytheon_VHDL_Generator/generated_disassembly/generated_disassembly.txt
2022-05-17 13:23:25,602 DEBUG disassembler disassemble Disassembler exit status: 0
2022-05-17 13:23:25,602 INFO disassembler disassemble Disassembler generated generated_disassembly.txt at the directory /home/wward_wsl/home/github/Raytheon_VHDL_Generator/generated_disassembly
2022-05-17 13:23:25,602 DEBUG vhdl_parser_generator generate_vhdl_packages Generated baseline_package.vhd
2022-05-17 13:23:25,602 DEBUG vhdl_parser_generator generate_vhdl_packages Generated highroller_package.vhd
2022-05-17 13:23:25,603 DEBUG vhdl_parser_generator generate_vhdl_packages Generated lowlife_package.vhd
2022-05-17 13:23:25,603 DEBUG vhdl_parser_generator generate_vhdl_data_memory Generated data_memory.vhd. Note: No data memory found in binary
2022-05-17 13:23:25,603 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for baseline
2022-05-17 13:23:25,605 DEBUG vhdl_parser_generator generate_vhdl_memory Generated baseline_memory.vhd
2022-05-17 13:23:25,605 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for highroller
2022-05-17 13:23:25,607 DEBUG vhdl_parser_generator generate_vhdl_memory Generated highroller_memory.vhd
2022-05-17 13:23:25,608 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for lowlife
2022-05-17 13:23:25,610 DEBUG vhdl_parser_generator generate_vhdl_memory Generated lowlife_memory.vhd
2022-05-17 13:23:25,610 DEBUG package_zipper __init__ PackageZipper object initialized
2022-05-17 13:23:25,611 DEBUG package_zipper _zip_write Zipped highroller_package.vhd
2022-05-17 13:23:25,611 DEBUG package_zipper _zip_write Zipped data_memory.vhd
2022-05-17 13:23:25,612 DEBUG package_zipper _zip_write Zipped lowlife_memory.vhd
2022-05-17 13:23:25,612 DEBUG package_zipper _zip_write Zipped baseline_memory.vhd
2022-05-17 13:23:25,612 DEBUG package_zipper _zip_write Zipped lowlife_package.vhd
2022-05-17 13:23:25,612 DEBUG package_zipper _zip_write Zipped highroller_memory.vhd
2022-05-17 13:23:25,613 DEBUG package_zipper _zip_write Zipped baseline_package.vhd
2022-05-17 13:23:25,613 DEBUG package_zipper _zip_write Zipped generated_disassembly.txt
2022-05-17 13:23:25,614 INFO package_zipper zip_vhdl Created zip test_vhdl_generator.zip in /home/wward_wsl/home/github/Raytheon_VHDL_Generator\generated_vhdl containing 8 files
