module acc(input logic clk, input logic [3:0] a, output logic [3:0] y);

always @(posedge clk)
 y <= a;
endmodule
