-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_qat_2x2_w16a16/amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block8.vhd
-- Created: 2025-02-27 17:51:51
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block8
-- Source Path: model_qat_2x2_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 7/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block8 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block8;


ARCHITECTURE rtl OF amc_cnn_qat_16w16a_src_SinglePortRAM_generic_block8 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"f77f", X"c275", X"fa30", X"0192", X"c9bc", X"4225", X"ea4d", X"e1a1", X"ea6b", X"e6ad", X"0094", X"03b5", X"ff98", X"e886",
                                                        X"ee8c", X"0398", X"d73d", X"0860", X"f6a9", X"f8b3", X"f8c3", X"d850", X"6172", X"08a9", X"fae5", X"f680", X"d2de", X"0b1e",
                                                        X"b99c", X"fcee", X"ef41", X"d9fb", X"df7c", X"0625", X"f70c", X"e10a", X"ddba", X"dd81", X"be76", X"69e9", X"e460", X"f5c9",
                                                        X"eafa", X"f52e", X"e7ba", X"fb99", X"d804", X"07fb", X"d648", X"f2fd", X"d1c4", X"14ba", X"c620", X"0846", X"f7b4", X"b9ad",
                                                        X"04f7", X"d4fd", X"0033", X"ffab", X"e84b", X"6e88", X"f9a3", X"06ba", X"d789", X"d921", X"0e38", X"fd9c", X"e293", X"03dc",
                                                        X"0943", X"0f88", X"f7a8", X"e3ac", X"0ce5", X"cbd3", X"ec38", X"785e", X"0b9a", X"06f1", X"f92a", X"2f8f", X"0243", X"071a",
                                                        X"0705", X"23da", X"0b3e", X"f6e7", X"c098", X"e58e", X"0fd5", X"e5c7", X"ffef", X"059b", X"0892", X"df25", X"fe83", X"513d",
                                                        X"f6a9", X"02f4", X"2eb8", X"1302", X"02ec", X"d5eb", X"d27c", X"e0ee", X"5ae8", X"b406", X"14f7", X"77b3", X"0238", X"f511",
                                                        X"7df6", X"f992", X"e02d", X"024a", X"e7d7", X"e19e", X"2dd7", X"ed19", X"19fc", X"d6bd", X"dfc1", X"56a5", X"1937", X"caf2",
                                                        X"f28b", X"f776");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"f776";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

