// Seed: 1092276744
module module_0 (
    input logic id_1,
    input id_2
    , id_3,
    output logic id_4,
    output logic id_5,
    output reg id_6,
    input id_7,
    output id_8,
    output reg id_9,
    output id_10,
    output id_11
    , id_12,
    input id_13,
    input logic id_14,
    input id_15,
    input reg id_16,
    input logic id_17,
    input id_18
);
  logic id_19;
  type_30(
      id_15, id_16, id_3
  );
  always @(posedge id_14, posedge 1) begin
    if (id_10 | id_17) begin
      id_16 <= id_6;
      id_16 <= ~id_14;
      id_11 <= 1;
    end else id_4 = id_1 ^ 1 ^ id_16 ^ 1;
  end
  assign id_6 = id_9[1];
  logic id_20;
endmodule
