|MCU_top
i_reset => MIPSenv:MIPS.i_reset
i_reset => div_env:DIVIDER.i_divRST
i_reset => interrupt_env:INTR_CTRL.i_rst
i_reset => GPIO:GPIO_inst.i_rst
i_reset => BTimer_env:TIMER.i_rst
i_clock => PLL10:PLL_inst.refclk
i_rxuart => interrupt_env:INTR_CTRL.i_RXBUF
i_rxuart => interrupt_env:INTR_CTRL.i_irq[0]
i_txuart => interrupt_env:INTR_CTRL.i_TXBUF
i_txuart => interrupt_env:INTR_CTRL.i_irq[1]
i_pb1 => interrupt_env:INTR_CTRL.i_irq[3]
i_pb2 => interrupt_env:INTR_CTRL.i_irq[4]
i_pb3 => interrupt_env:INTR_CTRL.i_irq[5]
i_sw[0] => GPIO:GPIO_inst.i_swport[0]
i_sw[1] => GPIO:GPIO_inst.i_swport[1]
i_sw[2] => GPIO:GPIO_inst.i_swport[2]
i_sw[3] => GPIO:GPIO_inst.i_swport[3]
i_sw[4] => GPIO:GPIO_inst.i_swport[4]
i_sw[5] => GPIO:GPIO_inst.i_swport[5]
i_sw[6] => GPIO:GPIO_inst.i_swport[6]
i_sw[7] => GPIO:GPIO_inst.i_swport[7]
o_hex0[0] <= GPIO:GPIO_inst.o_hex0[0]
o_hex0[1] <= GPIO:GPIO_inst.o_hex0[1]
o_hex0[2] <= GPIO:GPIO_inst.o_hex0[2]
o_hex0[3] <= GPIO:GPIO_inst.o_hex0[3]
o_hex0[4] <= GPIO:GPIO_inst.o_hex0[4]
o_hex0[5] <= GPIO:GPIO_inst.o_hex0[5]
o_hex0[6] <= GPIO:GPIO_inst.o_hex0[6]
o_hex1[0] <= GPIO:GPIO_inst.o_hex1[0]
o_hex1[1] <= GPIO:GPIO_inst.o_hex1[1]
o_hex1[2] <= GPIO:GPIO_inst.o_hex1[2]
o_hex1[3] <= GPIO:GPIO_inst.o_hex1[3]
o_hex1[4] <= GPIO:GPIO_inst.o_hex1[4]
o_hex1[5] <= GPIO:GPIO_inst.o_hex1[5]
o_hex1[6] <= GPIO:GPIO_inst.o_hex1[6]
o_hex2[0] <= GPIO:GPIO_inst.o_hex2[0]
o_hex2[1] <= GPIO:GPIO_inst.o_hex2[1]
o_hex2[2] <= GPIO:GPIO_inst.o_hex2[2]
o_hex2[3] <= GPIO:GPIO_inst.o_hex2[3]
o_hex2[4] <= GPIO:GPIO_inst.o_hex2[4]
o_hex2[5] <= GPIO:GPIO_inst.o_hex2[5]
o_hex2[6] <= GPIO:GPIO_inst.o_hex2[6]
o_hex3[0] <= GPIO:GPIO_inst.o_hex3[0]
o_hex3[1] <= GPIO:GPIO_inst.o_hex3[1]
o_hex3[2] <= GPIO:GPIO_inst.o_hex3[2]
o_hex3[3] <= GPIO:GPIO_inst.o_hex3[3]
o_hex3[4] <= GPIO:GPIO_inst.o_hex3[4]
o_hex3[5] <= GPIO:GPIO_inst.o_hex3[5]
o_hex3[6] <= GPIO:GPIO_inst.o_hex3[6]
o_hex4[0] <= GPIO:GPIO_inst.o_hex4[0]
o_hex4[1] <= GPIO:GPIO_inst.o_hex4[1]
o_hex4[2] <= GPIO:GPIO_inst.o_hex4[2]
o_hex4[3] <= GPIO:GPIO_inst.o_hex4[3]
o_hex4[4] <= GPIO:GPIO_inst.o_hex4[4]
o_hex4[5] <= GPIO:GPIO_inst.o_hex4[5]
o_hex4[6] <= GPIO:GPIO_inst.o_hex4[6]
o_hex5[0] <= GPIO:GPIO_inst.o_hex5[0]
o_hex5[1] <= GPIO:GPIO_inst.o_hex5[1]
o_hex5[2] <= GPIO:GPIO_inst.o_hex5[2]
o_hex5[3] <= GPIO:GPIO_inst.o_hex5[3]
o_hex5[4] <= GPIO:GPIO_inst.o_hex5[4]
o_hex5[5] <= GPIO:GPIO_inst.o_hex5[5]
o_hex5[6] <= GPIO:GPIO_inst.o_hex5[6]
o_leds[0] <= GPIO:GPIO_inst.o_leds[0]
o_leds[1] <= GPIO:GPIO_inst.o_leds[1]
o_leds[2] <= GPIO:GPIO_inst.o_leds[2]
o_leds[3] <= GPIO:GPIO_inst.o_leds[3]
o_leds[4] <= GPIO:GPIO_inst.o_leds[4]
o_leds[5] <= GPIO:GPIO_inst.o_leds[5]
o_leds[6] <= GPIO:GPIO_inst.o_leds[6]
o_leds[7] <= GPIO:GPIO_inst.o_leds[7]
o_pwm <= BTimer_env:TIMER.o_pwm


|MCU_top|PLL10:PLL_inst
refclk => PLL10_0002:pll10_inst.refclk
rst => PLL10_0002:pll10_inst.rst
outclk_0 <= PLL10_0002:pll10_inst.outclk_0
outclk_1 <= PLL10_0002:pll10_inst.outclk_1
locked <= PLL10_0002:pll10_inst.locked


|MCU_top|PLL10:PLL_inst|PLL10_0002:pll10_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|MCU_top|PLL10:PLL_inst|PLL10_0002:pll10_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|MCU_top|MIPSenv:MIPS
i_reset => Ifetch:IFE.reset
i_reset => Idecode:ID.reset
i_reset => dmemory:MEM.reset
i_reset => mips_intr:INTR_HANDLER.i_rst
i_clock => Ifetch:IFE.clock
i_clock => Idecode:ID.clock
i_clock => dmemory:MEM.clock
i_clock => mips_intr:INTR_HANDLER.i_clk
i_intr => mips_intr:INTR_HANDLER.i_intr
o_inta <= mips_intr:INTR_HANDLER.o_inta
o_gie <= Idecode:ID.GIE
o_memwrite <= control:CTL.MemWrite
o_memread <= control:CTL.MemRead
o_addr[0] <= Execute:EXE.ALU_Result[0]
o_addr[1] <= Execute:EXE.ALU_Result[1]
o_addr[2] <= Execute:EXE.ALU_Result[2]
o_addr[3] <= Execute:EXE.ALU_Result[3]
o_addr[4] <= Execute:EXE.ALU_Result[4]
o_addr[5] <= Execute:EXE.ALU_Result[5]
o_addr[6] <= Execute:EXE.ALU_Result[6]
o_addr[7] <= Execute:EXE.ALU_Result[7]
o_addr[8] <= Execute:EXE.ALU_Result[8]
o_addr[9] <= Execute:EXE.ALU_Result[9]
o_addr[10] <= Execute:EXE.ALU_Result[10]
o_addr[11] <= Execute:EXE.ALU_Result[11]
io_bus[0] <> BidirPin:dmem_BdirPin.IOpin[0]
io_bus[0] <> BidirPin:alu_BdirPin.IOpin[0]
io_bus[1] <> BidirPin:dmem_BdirPin.IOpin[1]
io_bus[1] <> BidirPin:alu_BdirPin.IOpin[1]
io_bus[2] <> BidirPin:dmem_BdirPin.IOpin[2]
io_bus[2] <> BidirPin:alu_BdirPin.IOpin[2]
io_bus[3] <> BidirPin:dmem_BdirPin.IOpin[3]
io_bus[3] <> BidirPin:alu_BdirPin.IOpin[3]
io_bus[4] <> BidirPin:dmem_BdirPin.IOpin[4]
io_bus[4] <> BidirPin:alu_BdirPin.IOpin[4]
io_bus[5] <> BidirPin:dmem_BdirPin.IOpin[5]
io_bus[5] <> BidirPin:alu_BdirPin.IOpin[5]
io_bus[6] <> BidirPin:dmem_BdirPin.IOpin[6]
io_bus[6] <> BidirPin:alu_BdirPin.IOpin[6]
io_bus[7] <> BidirPin:dmem_BdirPin.IOpin[7]
io_bus[7] <> BidirPin:alu_BdirPin.IOpin[7]
io_bus[8] <> BidirPin:dmem_BdirPin.IOpin[8]
io_bus[8] <> BidirPin:alu_BdirPin.IOpin[8]
io_bus[9] <> BidirPin:dmem_BdirPin.IOpin[9]
io_bus[9] <> BidirPin:alu_BdirPin.IOpin[9]
io_bus[10] <> BidirPin:dmem_BdirPin.IOpin[10]
io_bus[10] <> BidirPin:alu_BdirPin.IOpin[10]
io_bus[11] <> BidirPin:dmem_BdirPin.IOpin[11]
io_bus[11] <> BidirPin:alu_BdirPin.IOpin[11]
io_bus[12] <> BidirPin:dmem_BdirPin.IOpin[12]
io_bus[12] <> BidirPin:alu_BdirPin.IOpin[12]
io_bus[13] <> BidirPin:dmem_BdirPin.IOpin[13]
io_bus[13] <> BidirPin:alu_BdirPin.IOpin[13]
io_bus[14] <> BidirPin:dmem_BdirPin.IOpin[14]
io_bus[14] <> BidirPin:alu_BdirPin.IOpin[14]
io_bus[15] <> BidirPin:dmem_BdirPin.IOpin[15]
io_bus[15] <> BidirPin:alu_BdirPin.IOpin[15]
io_bus[16] <> BidirPin:dmem_BdirPin.IOpin[16]
io_bus[16] <> BidirPin:alu_BdirPin.IOpin[16]
io_bus[17] <> BidirPin:dmem_BdirPin.IOpin[17]
io_bus[17] <> BidirPin:alu_BdirPin.IOpin[17]
io_bus[18] <> BidirPin:dmem_BdirPin.IOpin[18]
io_bus[18] <> BidirPin:alu_BdirPin.IOpin[18]
io_bus[19] <> BidirPin:dmem_BdirPin.IOpin[19]
io_bus[19] <> BidirPin:alu_BdirPin.IOpin[19]
io_bus[20] <> BidirPin:dmem_BdirPin.IOpin[20]
io_bus[20] <> BidirPin:alu_BdirPin.IOpin[20]
io_bus[21] <> BidirPin:dmem_BdirPin.IOpin[21]
io_bus[21] <> BidirPin:alu_BdirPin.IOpin[21]
io_bus[22] <> BidirPin:dmem_BdirPin.IOpin[22]
io_bus[22] <> BidirPin:alu_BdirPin.IOpin[22]
io_bus[23] <> BidirPin:dmem_BdirPin.IOpin[23]
io_bus[23] <> BidirPin:alu_BdirPin.IOpin[23]
io_bus[24] <> BidirPin:dmem_BdirPin.IOpin[24]
io_bus[24] <> BidirPin:alu_BdirPin.IOpin[24]
io_bus[25] <> BidirPin:dmem_BdirPin.IOpin[25]
io_bus[25] <> BidirPin:alu_BdirPin.IOpin[25]
io_bus[26] <> BidirPin:dmem_BdirPin.IOpin[26]
io_bus[26] <> BidirPin:alu_BdirPin.IOpin[26]
io_bus[27] <> BidirPin:dmem_BdirPin.IOpin[27]
io_bus[27] <> BidirPin:alu_BdirPin.IOpin[27]
io_bus[28] <> BidirPin:dmem_BdirPin.IOpin[28]
io_bus[28] <> BidirPin:alu_BdirPin.IOpin[28]
io_bus[29] <> BidirPin:dmem_BdirPin.IOpin[29]
io_bus[29] <> BidirPin:alu_BdirPin.IOpin[29]
io_bus[30] <> BidirPin:dmem_BdirPin.IOpin[30]
io_bus[30] <> BidirPin:alu_BdirPin.IOpin[30]
io_bus[31] <> BidirPin:dmem_BdirPin.IOpin[31]
io_bus[31] <> BidirPin:alu_BdirPin.IOpin[31]


|MCU_top|MIPSenv:MIPS|Ifetch:IFE
clock => altsyncram:inst_memory.clock0
clock => PC[2].CLK
clock => PC[3].CLK
clock => PC[4].CLK
clock => PC[5].CLK
clock => PC[6].CLK
clock => PC[7].CLK
clock => PC[8].CLK
clock => PC[9].CLK
clock => PC[10].CLK
clock => PC[11].CLK
reset => Next_PC_branch[9].OUTPUTSELECT
reset => Next_PC_branch[8].OUTPUTSELECT
reset => Next_PC_branch[7].OUTPUTSELECT
reset => Next_PC_branch[6].OUTPUTSELECT
reset => Next_PC_branch[5].OUTPUTSELECT
reset => Next_PC_branch[4].OUTPUTSELECT
reset => Next_PC_branch[3].OUTPUTSELECT
reset => Next_PC_branch[2].OUTPUTSELECT
reset => Next_PC_branch[1].OUTPUTSELECT
reset => Next_PC_branch[0].OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => next_PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
Add_result[0] => Next_PC_branch.DATAB
Add_result[0] => Next_PC_branch.DATAB
Add_result[1] => Next_PC_branch.DATAB
Add_result[1] => Next_PC_branch.DATAB
Add_result[2] => Next_PC_branch.DATAB
Add_result[2] => Next_PC_branch.DATAB
Add_result[3] => Next_PC_branch.DATAB
Add_result[3] => Next_PC_branch.DATAB
Add_result[4] => Next_PC_branch.DATAB
Add_result[4] => Next_PC_branch.DATAB
Add_result[5] => Next_PC_branch.DATAB
Add_result[5] => Next_PC_branch.DATAB
Add_result[6] => Next_PC_branch.DATAB
Add_result[6] => Next_PC_branch.DATAB
Add_result[7] => Next_PC_branch.DATAB
Add_result[7] => Next_PC_branch.DATAB
Add_result[8] => Next_PC_branch.DATAB
Add_result[8] => Next_PC_branch.DATAB
Add_result[9] => Next_PC_branch.DATAB
Add_result[9] => Next_PC_branch.DATAB
Sign_extend[0] => ~NO_FANOUT~
Sign_extend[1] => ~NO_FANOUT~
Sign_extend[2] => ~NO_FANOUT~
Sign_extend[3] => ~NO_FANOUT~
Sign_extend[4] => ~NO_FANOUT~
Sign_extend[5] => ~NO_FANOUT~
Sign_extend[6] => ~NO_FANOUT~
Sign_extend[7] => ~NO_FANOUT~
Sign_extend[8] => ~NO_FANOUT~
Sign_extend[9] => ~NO_FANOUT~
Sign_extend[10] => ~NO_FANOUT~
Sign_extend[11] => ~NO_FANOUT~
Sign_extend[12] => ~NO_FANOUT~
Sign_extend[13] => ~NO_FANOUT~
Sign_extend[14] => ~NO_FANOUT~
Sign_extend[15] => ~NO_FANOUT~
Sign_extend[16] => ~NO_FANOUT~
Sign_extend[17] => ~NO_FANOUT~
Sign_extend[18] => ~NO_FANOUT~
Sign_extend[19] => ~NO_FANOUT~
Sign_extend[20] => ~NO_FANOUT~
Sign_extend[21] => ~NO_FANOUT~
Sign_extend[22] => ~NO_FANOUT~
Sign_extend[23] => ~NO_FANOUT~
Sign_extend[24] => ~NO_FANOUT~
Sign_extend[25] => ~NO_FANOUT~
Sign_extend[26] => ~NO_FANOUT~
Sign_extend[27] => ~NO_FANOUT~
Sign_extend[28] => ~NO_FANOUT~
Sign_extend[29] => ~NO_FANOUT~
Sign_extend[30] => ~NO_FANOUT~
Sign_extend[31] => ~NO_FANOUT~
o_Instruction[0] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[1] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[2] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[3] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[4] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[5] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[6] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[7] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[8] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[9] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[10] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[11] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[12] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[13] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[14] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[15] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[16] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[17] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[18] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[19] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[20] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[21] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[22] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[23] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[24] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[25] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[26] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[27] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[28] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[29] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[30] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
o_Instruction[31] <= Instruction.DB_MAX_OUTPUT_PORT_TYPE
Jump[0] => Equal0.IN3
Jump[0] => Equal1.IN3
Jump[0] => Equal2.IN3
Jump[0] => Equal3.IN3
Jump[1] => Equal0.IN2
Jump[1] => Equal1.IN2
Jump[1] => Equal2.IN2
Jump[1] => Equal3.IN2
Beq => Next_PC_branch.IN0
Bne => Next_PC_branch.IN0
Zero => Next_PC_branch.IN1
Zero => Next_PC_branch.IN1
nx_pc_out[0] <= <GND>
nx_pc_out[1] <= <GND>
nx_pc_out[2] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
nx_pc_out[3] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
nx_pc_out[4] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
nx_pc_out[5] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
nx_pc_out[6] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
nx_pc_out[7] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
nx_pc_out[8] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
nx_pc_out[9] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
nx_pc_out[10] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
nx_pc_out[11] <= next_PC.DB_MAX_OUTPUT_PORT_TYPE
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr_valid => Instruction.OUTPUTSELECT
i_inst_from_intr[0] => Instruction.DATAB
i_inst_from_intr[1] => Instruction.DATAB
i_inst_from_intr[2] => Instruction.DATAB
i_inst_from_intr[3] => Instruction.DATAB
i_inst_from_intr[4] => Instruction.DATAB
i_inst_from_intr[5] => Instruction.DATAB
i_inst_from_intr[6] => Instruction.DATAB
i_inst_from_intr[7] => Instruction.DATAB
i_inst_from_intr[8] => Instruction.DATAB
i_inst_from_intr[9] => Instruction.DATAB
i_inst_from_intr[10] => Instruction.DATAB
i_inst_from_intr[11] => Instruction.DATAB
i_inst_from_intr[12] => Instruction.DATAB
i_inst_from_intr[13] => Instruction.DATAB
i_inst_from_intr[14] => Instruction.DATAB
i_inst_from_intr[15] => Instruction.DATAB
i_inst_from_intr[16] => Instruction.DATAB
i_inst_from_intr[17] => Instruction.DATAB
i_inst_from_intr[18] => Instruction.DATAB
i_inst_from_intr[19] => Instruction.DATAB
i_inst_from_intr[20] => Instruction.DATAB
i_inst_from_intr[21] => Instruction.DATAB
i_inst_from_intr[22] => Instruction.DATAB
i_inst_from_intr[23] => Instruction.DATAB
i_inst_from_intr[24] => Instruction.DATAB
i_inst_from_intr[25] => Instruction.DATAB
i_inst_from_intr[26] => Instruction.DATAB
i_inst_from_intr[27] => Instruction.DATAB
i_inst_from_intr[28] => Instruction.DATAB
i_inst_from_intr[29] => Instruction.DATAB
i_inst_from_intr[30] => Instruction.DATAB
i_inst_from_intr[31] => Instruction.DATAB
read_data_1[0] => ~NO_FANOUT~
read_data_1[1] => ~NO_FANOUT~
read_data_1[2] => next_PC.DATAB
read_data_1[3] => next_PC.DATAB
read_data_1[4] => next_PC.DATAB
read_data_1[5] => next_PC.DATAB
read_data_1[6] => next_PC.DATAB
read_data_1[7] => next_PC.DATAB
read_data_1[8] => next_PC.DATAB
read_data_1[9] => next_PC.DATAB
read_data_1[10] => next_PC.DATAB
read_data_1[11] => next_PC.DATAB
read_data_1[12] => ~NO_FANOUT~
read_data_1[13] => ~NO_FANOUT~
read_data_1[14] => ~NO_FANOUT~
read_data_1[15] => ~NO_FANOUT~
read_data_1[16] => ~NO_FANOUT~
read_data_1[17] => ~NO_FANOUT~
read_data_1[18] => ~NO_FANOUT~
read_data_1[19] => ~NO_FANOUT~
read_data_1[20] => ~NO_FANOUT~
read_data_1[21] => ~NO_FANOUT~
read_data_1[22] => ~NO_FANOUT~
read_data_1[23] => ~NO_FANOUT~
read_data_1[24] => ~NO_FANOUT~
read_data_1[25] => ~NO_FANOUT~
read_data_1[26] => ~NO_FANOUT~
read_data_1[27] => ~NO_FANOUT~
read_data_1[28] => ~NO_FANOUT~
read_data_1[29] => ~NO_FANOUT~
read_data_1[30] => ~NO_FANOUT~
read_data_1[31] => ~NO_FANOUT~
PC_plus_4_out[0] <= <GND>
PC_plus_4_out[1] <= <GND>
PC_plus_4_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4_out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8fa4:auto_generated.address_a[0]
address_a[1] => altsyncram_8fa4:auto_generated.address_a[1]
address_a[2] => altsyncram_8fa4:auto_generated.address_a[2]
address_a[3] => altsyncram_8fa4:auto_generated.address_a[3]
address_a[4] => altsyncram_8fa4:auto_generated.address_a[4]
address_a[5] => altsyncram_8fa4:auto_generated.address_a[5]
address_a[6] => altsyncram_8fa4:auto_generated.address_a[6]
address_a[7] => altsyncram_8fa4:auto_generated.address_a[7]
address_a[8] => altsyncram_8fa4:auto_generated.address_a[8]
address_a[9] => altsyncram_8fa4:auto_generated.address_a[9]
address_a[10] => altsyncram_8fa4:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8fa4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8fa4:auto_generated.q_a[0]
q_a[1] <= altsyncram_8fa4:auto_generated.q_a[1]
q_a[2] <= altsyncram_8fa4:auto_generated.q_a[2]
q_a[3] <= altsyncram_8fa4:auto_generated.q_a[3]
q_a[4] <= altsyncram_8fa4:auto_generated.q_a[4]
q_a[5] <= altsyncram_8fa4:auto_generated.q_a[5]
q_a[6] <= altsyncram_8fa4:auto_generated.q_a[6]
q_a[7] <= altsyncram_8fa4:auto_generated.q_a[7]
q_a[8] <= altsyncram_8fa4:auto_generated.q_a[8]
q_a[9] <= altsyncram_8fa4:auto_generated.q_a[9]
q_a[10] <= altsyncram_8fa4:auto_generated.q_a[10]
q_a[11] <= altsyncram_8fa4:auto_generated.q_a[11]
q_a[12] <= altsyncram_8fa4:auto_generated.q_a[12]
q_a[13] <= altsyncram_8fa4:auto_generated.q_a[13]
q_a[14] <= altsyncram_8fa4:auto_generated.q_a[14]
q_a[15] <= altsyncram_8fa4:auto_generated.q_a[15]
q_a[16] <= altsyncram_8fa4:auto_generated.q_a[16]
q_a[17] <= altsyncram_8fa4:auto_generated.q_a[17]
q_a[18] <= altsyncram_8fa4:auto_generated.q_a[18]
q_a[19] <= altsyncram_8fa4:auto_generated.q_a[19]
q_a[20] <= altsyncram_8fa4:auto_generated.q_a[20]
q_a[21] <= altsyncram_8fa4:auto_generated.q_a[21]
q_a[22] <= altsyncram_8fa4:auto_generated.q_a[22]
q_a[23] <= altsyncram_8fa4:auto_generated.q_a[23]
q_a[24] <= altsyncram_8fa4:auto_generated.q_a[24]
q_a[25] <= altsyncram_8fa4:auto_generated.q_a[25]
q_a[26] <= altsyncram_8fa4:auto_generated.q_a[26]
q_a[27] <= altsyncram_8fa4:auto_generated.q_a[27]
q_a[28] <= altsyncram_8fa4:auto_generated.q_a[28]
q_a[29] <= altsyncram_8fa4:auto_generated.q_a[29]
q_a[30] <= altsyncram_8fa4:auto_generated.q_a[30]
q_a[31] <= altsyncram_8fa4:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MCU_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated
address_a[0] => altsyncram_cp83:altsyncram1.address_a[0]
address_a[1] => altsyncram_cp83:altsyncram1.address_a[1]
address_a[2] => altsyncram_cp83:altsyncram1.address_a[2]
address_a[3] => altsyncram_cp83:altsyncram1.address_a[3]
address_a[4] => altsyncram_cp83:altsyncram1.address_a[4]
address_a[5] => altsyncram_cp83:altsyncram1.address_a[5]
address_a[6] => altsyncram_cp83:altsyncram1.address_a[6]
address_a[7] => altsyncram_cp83:altsyncram1.address_a[7]
address_a[8] => altsyncram_cp83:altsyncram1.address_a[8]
address_a[9] => altsyncram_cp83:altsyncram1.address_a[9]
address_a[10] => altsyncram_cp83:altsyncram1.address_a[10]
clock0 => altsyncram_cp83:altsyncram1.clock0
q_a[0] <= altsyncram_cp83:altsyncram1.q_a[0]
q_a[1] <= altsyncram_cp83:altsyncram1.q_a[1]
q_a[2] <= altsyncram_cp83:altsyncram1.q_a[2]
q_a[3] <= altsyncram_cp83:altsyncram1.q_a[3]
q_a[4] <= altsyncram_cp83:altsyncram1.q_a[4]
q_a[5] <= altsyncram_cp83:altsyncram1.q_a[5]
q_a[6] <= altsyncram_cp83:altsyncram1.q_a[6]
q_a[7] <= altsyncram_cp83:altsyncram1.q_a[7]
q_a[8] <= altsyncram_cp83:altsyncram1.q_a[8]
q_a[9] <= altsyncram_cp83:altsyncram1.q_a[9]
q_a[10] <= altsyncram_cp83:altsyncram1.q_a[10]
q_a[11] <= altsyncram_cp83:altsyncram1.q_a[11]
q_a[12] <= altsyncram_cp83:altsyncram1.q_a[12]
q_a[13] <= altsyncram_cp83:altsyncram1.q_a[13]
q_a[14] <= altsyncram_cp83:altsyncram1.q_a[14]
q_a[15] <= altsyncram_cp83:altsyncram1.q_a[15]
q_a[16] <= altsyncram_cp83:altsyncram1.q_a[16]
q_a[17] <= altsyncram_cp83:altsyncram1.q_a[17]
q_a[18] <= altsyncram_cp83:altsyncram1.q_a[18]
q_a[19] <= altsyncram_cp83:altsyncram1.q_a[19]
q_a[20] <= altsyncram_cp83:altsyncram1.q_a[20]
q_a[21] <= altsyncram_cp83:altsyncram1.q_a[21]
q_a[22] <= altsyncram_cp83:altsyncram1.q_a[22]
q_a[23] <= altsyncram_cp83:altsyncram1.q_a[23]
q_a[24] <= altsyncram_cp83:altsyncram1.q_a[24]
q_a[25] <= altsyncram_cp83:altsyncram1.q_a[25]
q_a[26] <= altsyncram_cp83:altsyncram1.q_a[26]
q_a[27] <= altsyncram_cp83:altsyncram1.q_a[27]
q_a[28] <= altsyncram_cp83:altsyncram1.q_a[28]
q_a[29] <= altsyncram_cp83:altsyncram1.q_a[29]
q_a[30] <= altsyncram_cp83:altsyncram1.q_a[30]
q_a[31] <= altsyncram_cp83:altsyncram1.q_a[31]


|MCU_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|altsyncram_cp83:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|MCU_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|MCU_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|MCU_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|MCU_top|MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_8fa4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|MIPSenv:MIPS|Idecode:ID
clock => register_array[31][0].CLK
clock => register_array[31][1].CLK
clock => register_array[31][2].CLK
clock => register_array[31][3].CLK
clock => register_array[31][4].CLK
clock => register_array[31][5].CLK
clock => register_array[31][6].CLK
clock => register_array[31][7].CLK
clock => register_array[31][8].CLK
clock => register_array[31][9].CLK
clock => register_array[31][10].CLK
clock => register_array[31][11].CLK
clock => register_array[31][12].CLK
clock => register_array[31][13].CLK
clock => register_array[31][14].CLK
clock => register_array[31][15].CLK
clock => register_array[31][16].CLK
clock => register_array[31][17].CLK
clock => register_array[31][18].CLK
clock => register_array[31][19].CLK
clock => register_array[31][20].CLK
clock => register_array[31][21].CLK
clock => register_array[31][22].CLK
clock => register_array[31][23].CLK
clock => register_array[31][24].CLK
clock => register_array[31][25].CLK
clock => register_array[31][26].CLK
clock => register_array[31][27].CLK
clock => register_array[31][28].CLK
clock => register_array[31][29].CLK
clock => register_array[31][30].CLK
clock => register_array[31][31].CLK
clock => register_array[30][0].CLK
clock => register_array[30][1].CLK
clock => register_array[30][2].CLK
clock => register_array[30][3].CLK
clock => register_array[30][4].CLK
clock => register_array[30][5].CLK
clock => register_array[30][6].CLK
clock => register_array[30][7].CLK
clock => register_array[30][8].CLK
clock => register_array[30][9].CLK
clock => register_array[30][10].CLK
clock => register_array[30][11].CLK
clock => register_array[30][12].CLK
clock => register_array[30][13].CLK
clock => register_array[30][14].CLK
clock => register_array[30][15].CLK
clock => register_array[30][16].CLK
clock => register_array[30][17].CLK
clock => register_array[30][18].CLK
clock => register_array[30][19].CLK
clock => register_array[30][20].CLK
clock => register_array[30][21].CLK
clock => register_array[30][22].CLK
clock => register_array[30][23].CLK
clock => register_array[30][24].CLK
clock => register_array[30][25].CLK
clock => register_array[30][26].CLK
clock => register_array[30][27].CLK
clock => register_array[30][28].CLK
clock => register_array[30][29].CLK
clock => register_array[30][30].CLK
clock => register_array[30][31].CLK
clock => register_array[29][0].CLK
clock => register_array[29][1].CLK
clock => register_array[29][2].CLK
clock => register_array[29][3].CLK
clock => register_array[29][4].CLK
clock => register_array[29][5].CLK
clock => register_array[29][6].CLK
clock => register_array[29][7].CLK
clock => register_array[29][8].CLK
clock => register_array[29][9].CLK
clock => register_array[29][10].CLK
clock => register_array[29][11].CLK
clock => register_array[29][12].CLK
clock => register_array[29][13].CLK
clock => register_array[29][14].CLK
clock => register_array[29][15].CLK
clock => register_array[29][16].CLK
clock => register_array[29][17].CLK
clock => register_array[29][18].CLK
clock => register_array[29][19].CLK
clock => register_array[29][20].CLK
clock => register_array[29][21].CLK
clock => register_array[29][22].CLK
clock => register_array[29][23].CLK
clock => register_array[29][24].CLK
clock => register_array[29][25].CLK
clock => register_array[29][26].CLK
clock => register_array[29][27].CLK
clock => register_array[29][28].CLK
clock => register_array[29][29].CLK
clock => register_array[29][30].CLK
clock => register_array[29][31].CLK
clock => register_array[28][0].CLK
clock => register_array[28][1].CLK
clock => register_array[28][2].CLK
clock => register_array[28][3].CLK
clock => register_array[28][4].CLK
clock => register_array[28][5].CLK
clock => register_array[28][6].CLK
clock => register_array[28][7].CLK
clock => register_array[28][8].CLK
clock => register_array[28][9].CLK
clock => register_array[28][10].CLK
clock => register_array[28][11].CLK
clock => register_array[28][12].CLK
clock => register_array[28][13].CLK
clock => register_array[28][14].CLK
clock => register_array[28][15].CLK
clock => register_array[28][16].CLK
clock => register_array[28][17].CLK
clock => register_array[28][18].CLK
clock => register_array[28][19].CLK
clock => register_array[28][20].CLK
clock => register_array[28][21].CLK
clock => register_array[28][22].CLK
clock => register_array[28][23].CLK
clock => register_array[28][24].CLK
clock => register_array[28][25].CLK
clock => register_array[28][26].CLK
clock => register_array[28][27].CLK
clock => register_array[28][28].CLK
clock => register_array[28][29].CLK
clock => register_array[28][30].CLK
clock => register_array[28][31].CLK
clock => register_array[27][0].CLK
clock => register_array[27][1].CLK
clock => register_array[27][2].CLK
clock => register_array[27][3].CLK
clock => register_array[27][4].CLK
clock => register_array[27][5].CLK
clock => register_array[27][6].CLK
clock => register_array[27][7].CLK
clock => register_array[27][8].CLK
clock => register_array[27][9].CLK
clock => register_array[27][10].CLK
clock => register_array[27][11].CLK
clock => register_array[27][12].CLK
clock => register_array[27][13].CLK
clock => register_array[27][14].CLK
clock => register_array[27][15].CLK
clock => register_array[27][16].CLK
clock => register_array[27][17].CLK
clock => register_array[27][18].CLK
clock => register_array[27][19].CLK
clock => register_array[27][20].CLK
clock => register_array[27][21].CLK
clock => register_array[27][22].CLK
clock => register_array[27][23].CLK
clock => register_array[27][24].CLK
clock => register_array[27][25].CLK
clock => register_array[27][26].CLK
clock => register_array[27][27].CLK
clock => register_array[27][28].CLK
clock => register_array[27][29].CLK
clock => register_array[27][30].CLK
clock => register_array[27][31].CLK
clock => register_array[26][0].CLK
clock => register_array[26][1].CLK
clock => register_array[26][2].CLK
clock => register_array[26][3].CLK
clock => register_array[26][4].CLK
clock => register_array[26][5].CLK
clock => register_array[26][6].CLK
clock => register_array[26][7].CLK
clock => register_array[26][8].CLK
clock => register_array[26][9].CLK
clock => register_array[26][10].CLK
clock => register_array[26][11].CLK
clock => register_array[26][12].CLK
clock => register_array[26][13].CLK
clock => register_array[26][14].CLK
clock => register_array[26][15].CLK
clock => register_array[26][16].CLK
clock => register_array[26][17].CLK
clock => register_array[26][18].CLK
clock => register_array[26][19].CLK
clock => register_array[26][20].CLK
clock => register_array[26][21].CLK
clock => register_array[26][22].CLK
clock => register_array[26][23].CLK
clock => register_array[26][24].CLK
clock => register_array[26][25].CLK
clock => register_array[26][26].CLK
clock => register_array[26][27].CLK
clock => register_array[26][28].CLK
clock => register_array[26][29].CLK
clock => register_array[26][30].CLK
clock => register_array[26][31].CLK
clock => register_array[25][0].CLK
clock => register_array[25][1].CLK
clock => register_array[25][2].CLK
clock => register_array[25][3].CLK
clock => register_array[25][4].CLK
clock => register_array[25][5].CLK
clock => register_array[25][6].CLK
clock => register_array[25][7].CLK
clock => register_array[25][8].CLK
clock => register_array[25][9].CLK
clock => register_array[25][10].CLK
clock => register_array[25][11].CLK
clock => register_array[25][12].CLK
clock => register_array[25][13].CLK
clock => register_array[25][14].CLK
clock => register_array[25][15].CLK
clock => register_array[25][16].CLK
clock => register_array[25][17].CLK
clock => register_array[25][18].CLK
clock => register_array[25][19].CLK
clock => register_array[25][20].CLK
clock => register_array[25][21].CLK
clock => register_array[25][22].CLK
clock => register_array[25][23].CLK
clock => register_array[25][24].CLK
clock => register_array[25][25].CLK
clock => register_array[25][26].CLK
clock => register_array[25][27].CLK
clock => register_array[25][28].CLK
clock => register_array[25][29].CLK
clock => register_array[25][30].CLK
clock => register_array[25][31].CLK
clock => register_array[24][0].CLK
clock => register_array[24][1].CLK
clock => register_array[24][2].CLK
clock => register_array[24][3].CLK
clock => register_array[24][4].CLK
clock => register_array[24][5].CLK
clock => register_array[24][6].CLK
clock => register_array[24][7].CLK
clock => register_array[24][8].CLK
clock => register_array[24][9].CLK
clock => register_array[24][10].CLK
clock => register_array[24][11].CLK
clock => register_array[24][12].CLK
clock => register_array[24][13].CLK
clock => register_array[24][14].CLK
clock => register_array[24][15].CLK
clock => register_array[24][16].CLK
clock => register_array[24][17].CLK
clock => register_array[24][18].CLK
clock => register_array[24][19].CLK
clock => register_array[24][20].CLK
clock => register_array[24][21].CLK
clock => register_array[24][22].CLK
clock => register_array[24][23].CLK
clock => register_array[24][24].CLK
clock => register_array[24][25].CLK
clock => register_array[24][26].CLK
clock => register_array[24][27].CLK
clock => register_array[24][28].CLK
clock => register_array[24][29].CLK
clock => register_array[24][30].CLK
clock => register_array[24][31].CLK
clock => register_array[23][0].CLK
clock => register_array[23][1].CLK
clock => register_array[23][2].CLK
clock => register_array[23][3].CLK
clock => register_array[23][4].CLK
clock => register_array[23][5].CLK
clock => register_array[23][6].CLK
clock => register_array[23][7].CLK
clock => register_array[23][8].CLK
clock => register_array[23][9].CLK
clock => register_array[23][10].CLK
clock => register_array[23][11].CLK
clock => register_array[23][12].CLK
clock => register_array[23][13].CLK
clock => register_array[23][14].CLK
clock => register_array[23][15].CLK
clock => register_array[23][16].CLK
clock => register_array[23][17].CLK
clock => register_array[23][18].CLK
clock => register_array[23][19].CLK
clock => register_array[23][20].CLK
clock => register_array[23][21].CLK
clock => register_array[23][22].CLK
clock => register_array[23][23].CLK
clock => register_array[23][24].CLK
clock => register_array[23][25].CLK
clock => register_array[23][26].CLK
clock => register_array[23][27].CLK
clock => register_array[23][28].CLK
clock => register_array[23][29].CLK
clock => register_array[23][30].CLK
clock => register_array[23][31].CLK
clock => register_array[22][0].CLK
clock => register_array[22][1].CLK
clock => register_array[22][2].CLK
clock => register_array[22][3].CLK
clock => register_array[22][4].CLK
clock => register_array[22][5].CLK
clock => register_array[22][6].CLK
clock => register_array[22][7].CLK
clock => register_array[22][8].CLK
clock => register_array[22][9].CLK
clock => register_array[22][10].CLK
clock => register_array[22][11].CLK
clock => register_array[22][12].CLK
clock => register_array[22][13].CLK
clock => register_array[22][14].CLK
clock => register_array[22][15].CLK
clock => register_array[22][16].CLK
clock => register_array[22][17].CLK
clock => register_array[22][18].CLK
clock => register_array[22][19].CLK
clock => register_array[22][20].CLK
clock => register_array[22][21].CLK
clock => register_array[22][22].CLK
clock => register_array[22][23].CLK
clock => register_array[22][24].CLK
clock => register_array[22][25].CLK
clock => register_array[22][26].CLK
clock => register_array[22][27].CLK
clock => register_array[22][28].CLK
clock => register_array[22][29].CLK
clock => register_array[22][30].CLK
clock => register_array[22][31].CLK
clock => register_array[21][0].CLK
clock => register_array[21][1].CLK
clock => register_array[21][2].CLK
clock => register_array[21][3].CLK
clock => register_array[21][4].CLK
clock => register_array[21][5].CLK
clock => register_array[21][6].CLK
clock => register_array[21][7].CLK
clock => register_array[21][8].CLK
clock => register_array[21][9].CLK
clock => register_array[21][10].CLK
clock => register_array[21][11].CLK
clock => register_array[21][12].CLK
clock => register_array[21][13].CLK
clock => register_array[21][14].CLK
clock => register_array[21][15].CLK
clock => register_array[21][16].CLK
clock => register_array[21][17].CLK
clock => register_array[21][18].CLK
clock => register_array[21][19].CLK
clock => register_array[21][20].CLK
clock => register_array[21][21].CLK
clock => register_array[21][22].CLK
clock => register_array[21][23].CLK
clock => register_array[21][24].CLK
clock => register_array[21][25].CLK
clock => register_array[21][26].CLK
clock => register_array[21][27].CLK
clock => register_array[21][28].CLK
clock => register_array[21][29].CLK
clock => register_array[21][30].CLK
clock => register_array[21][31].CLK
clock => register_array[20][0].CLK
clock => register_array[20][1].CLK
clock => register_array[20][2].CLK
clock => register_array[20][3].CLK
clock => register_array[20][4].CLK
clock => register_array[20][5].CLK
clock => register_array[20][6].CLK
clock => register_array[20][7].CLK
clock => register_array[20][8].CLK
clock => register_array[20][9].CLK
clock => register_array[20][10].CLK
clock => register_array[20][11].CLK
clock => register_array[20][12].CLK
clock => register_array[20][13].CLK
clock => register_array[20][14].CLK
clock => register_array[20][15].CLK
clock => register_array[20][16].CLK
clock => register_array[20][17].CLK
clock => register_array[20][18].CLK
clock => register_array[20][19].CLK
clock => register_array[20][20].CLK
clock => register_array[20][21].CLK
clock => register_array[20][22].CLK
clock => register_array[20][23].CLK
clock => register_array[20][24].CLK
clock => register_array[20][25].CLK
clock => register_array[20][26].CLK
clock => register_array[20][27].CLK
clock => register_array[20][28].CLK
clock => register_array[20][29].CLK
clock => register_array[20][30].CLK
clock => register_array[20][31].CLK
clock => register_array[19][0].CLK
clock => register_array[19][1].CLK
clock => register_array[19][2].CLK
clock => register_array[19][3].CLK
clock => register_array[19][4].CLK
clock => register_array[19][5].CLK
clock => register_array[19][6].CLK
clock => register_array[19][7].CLK
clock => register_array[19][8].CLK
clock => register_array[19][9].CLK
clock => register_array[19][10].CLK
clock => register_array[19][11].CLK
clock => register_array[19][12].CLK
clock => register_array[19][13].CLK
clock => register_array[19][14].CLK
clock => register_array[19][15].CLK
clock => register_array[19][16].CLK
clock => register_array[19][17].CLK
clock => register_array[19][18].CLK
clock => register_array[19][19].CLK
clock => register_array[19][20].CLK
clock => register_array[19][21].CLK
clock => register_array[19][22].CLK
clock => register_array[19][23].CLK
clock => register_array[19][24].CLK
clock => register_array[19][25].CLK
clock => register_array[19][26].CLK
clock => register_array[19][27].CLK
clock => register_array[19][28].CLK
clock => register_array[19][29].CLK
clock => register_array[19][30].CLK
clock => register_array[19][31].CLK
clock => register_array[18][0].CLK
clock => register_array[18][1].CLK
clock => register_array[18][2].CLK
clock => register_array[18][3].CLK
clock => register_array[18][4].CLK
clock => register_array[18][5].CLK
clock => register_array[18][6].CLK
clock => register_array[18][7].CLK
clock => register_array[18][8].CLK
clock => register_array[18][9].CLK
clock => register_array[18][10].CLK
clock => register_array[18][11].CLK
clock => register_array[18][12].CLK
clock => register_array[18][13].CLK
clock => register_array[18][14].CLK
clock => register_array[18][15].CLK
clock => register_array[18][16].CLK
clock => register_array[18][17].CLK
clock => register_array[18][18].CLK
clock => register_array[18][19].CLK
clock => register_array[18][20].CLK
clock => register_array[18][21].CLK
clock => register_array[18][22].CLK
clock => register_array[18][23].CLK
clock => register_array[18][24].CLK
clock => register_array[18][25].CLK
clock => register_array[18][26].CLK
clock => register_array[18][27].CLK
clock => register_array[18][28].CLK
clock => register_array[18][29].CLK
clock => register_array[18][30].CLK
clock => register_array[18][31].CLK
clock => register_array[17][0].CLK
clock => register_array[17][1].CLK
clock => register_array[17][2].CLK
clock => register_array[17][3].CLK
clock => register_array[17][4].CLK
clock => register_array[17][5].CLK
clock => register_array[17][6].CLK
clock => register_array[17][7].CLK
clock => register_array[17][8].CLK
clock => register_array[17][9].CLK
clock => register_array[17][10].CLK
clock => register_array[17][11].CLK
clock => register_array[17][12].CLK
clock => register_array[17][13].CLK
clock => register_array[17][14].CLK
clock => register_array[17][15].CLK
clock => register_array[17][16].CLK
clock => register_array[17][17].CLK
clock => register_array[17][18].CLK
clock => register_array[17][19].CLK
clock => register_array[17][20].CLK
clock => register_array[17][21].CLK
clock => register_array[17][22].CLK
clock => register_array[17][23].CLK
clock => register_array[17][24].CLK
clock => register_array[17][25].CLK
clock => register_array[17][26].CLK
clock => register_array[17][27].CLK
clock => register_array[17][28].CLK
clock => register_array[17][29].CLK
clock => register_array[17][30].CLK
clock => register_array[17][31].CLK
clock => register_array[16][0].CLK
clock => register_array[16][1].CLK
clock => register_array[16][2].CLK
clock => register_array[16][3].CLK
clock => register_array[16][4].CLK
clock => register_array[16][5].CLK
clock => register_array[16][6].CLK
clock => register_array[16][7].CLK
clock => register_array[16][8].CLK
clock => register_array[16][9].CLK
clock => register_array[16][10].CLK
clock => register_array[16][11].CLK
clock => register_array[16][12].CLK
clock => register_array[16][13].CLK
clock => register_array[16][14].CLK
clock => register_array[16][15].CLK
clock => register_array[16][16].CLK
clock => register_array[16][17].CLK
clock => register_array[16][18].CLK
clock => register_array[16][19].CLK
clock => register_array[16][20].CLK
clock => register_array[16][21].CLK
clock => register_array[16][22].CLK
clock => register_array[16][23].CLK
clock => register_array[16][24].CLK
clock => register_array[16][25].CLK
clock => register_array[16][26].CLK
clock => register_array[16][27].CLK
clock => register_array[16][28].CLK
clock => register_array[16][29].CLK
clock => register_array[16][30].CLK
clock => register_array[16][31].CLK
clock => register_array[15][0].CLK
clock => register_array[15][1].CLK
clock => register_array[15][2].CLK
clock => register_array[15][3].CLK
clock => register_array[15][4].CLK
clock => register_array[15][5].CLK
clock => register_array[15][6].CLK
clock => register_array[15][7].CLK
clock => register_array[15][8].CLK
clock => register_array[15][9].CLK
clock => register_array[15][10].CLK
clock => register_array[15][11].CLK
clock => register_array[15][12].CLK
clock => register_array[15][13].CLK
clock => register_array[15][14].CLK
clock => register_array[15][15].CLK
clock => register_array[15][16].CLK
clock => register_array[15][17].CLK
clock => register_array[15][18].CLK
clock => register_array[15][19].CLK
clock => register_array[15][20].CLK
clock => register_array[15][21].CLK
clock => register_array[15][22].CLK
clock => register_array[15][23].CLK
clock => register_array[15][24].CLK
clock => register_array[15][25].CLK
clock => register_array[15][26].CLK
clock => register_array[15][27].CLK
clock => register_array[15][28].CLK
clock => register_array[15][29].CLK
clock => register_array[15][30].CLK
clock => register_array[15][31].CLK
clock => register_array[14][0].CLK
clock => register_array[14][1].CLK
clock => register_array[14][2].CLK
clock => register_array[14][3].CLK
clock => register_array[14][4].CLK
clock => register_array[14][5].CLK
clock => register_array[14][6].CLK
clock => register_array[14][7].CLK
clock => register_array[14][8].CLK
clock => register_array[14][9].CLK
clock => register_array[14][10].CLK
clock => register_array[14][11].CLK
clock => register_array[14][12].CLK
clock => register_array[14][13].CLK
clock => register_array[14][14].CLK
clock => register_array[14][15].CLK
clock => register_array[14][16].CLK
clock => register_array[14][17].CLK
clock => register_array[14][18].CLK
clock => register_array[14][19].CLK
clock => register_array[14][20].CLK
clock => register_array[14][21].CLK
clock => register_array[14][22].CLK
clock => register_array[14][23].CLK
clock => register_array[14][24].CLK
clock => register_array[14][25].CLK
clock => register_array[14][26].CLK
clock => register_array[14][27].CLK
clock => register_array[14][28].CLK
clock => register_array[14][29].CLK
clock => register_array[14][30].CLK
clock => register_array[14][31].CLK
clock => register_array[13][0].CLK
clock => register_array[13][1].CLK
clock => register_array[13][2].CLK
clock => register_array[13][3].CLK
clock => register_array[13][4].CLK
clock => register_array[13][5].CLK
clock => register_array[13][6].CLK
clock => register_array[13][7].CLK
clock => register_array[13][8].CLK
clock => register_array[13][9].CLK
clock => register_array[13][10].CLK
clock => register_array[13][11].CLK
clock => register_array[13][12].CLK
clock => register_array[13][13].CLK
clock => register_array[13][14].CLK
clock => register_array[13][15].CLK
clock => register_array[13][16].CLK
clock => register_array[13][17].CLK
clock => register_array[13][18].CLK
clock => register_array[13][19].CLK
clock => register_array[13][20].CLK
clock => register_array[13][21].CLK
clock => register_array[13][22].CLK
clock => register_array[13][23].CLK
clock => register_array[13][24].CLK
clock => register_array[13][25].CLK
clock => register_array[13][26].CLK
clock => register_array[13][27].CLK
clock => register_array[13][28].CLK
clock => register_array[13][29].CLK
clock => register_array[13][30].CLK
clock => register_array[13][31].CLK
clock => register_array[12][0].CLK
clock => register_array[12][1].CLK
clock => register_array[12][2].CLK
clock => register_array[12][3].CLK
clock => register_array[12][4].CLK
clock => register_array[12][5].CLK
clock => register_array[12][6].CLK
clock => register_array[12][7].CLK
clock => register_array[12][8].CLK
clock => register_array[12][9].CLK
clock => register_array[12][10].CLK
clock => register_array[12][11].CLK
clock => register_array[12][12].CLK
clock => register_array[12][13].CLK
clock => register_array[12][14].CLK
clock => register_array[12][15].CLK
clock => register_array[12][16].CLK
clock => register_array[12][17].CLK
clock => register_array[12][18].CLK
clock => register_array[12][19].CLK
clock => register_array[12][20].CLK
clock => register_array[12][21].CLK
clock => register_array[12][22].CLK
clock => register_array[12][23].CLK
clock => register_array[12][24].CLK
clock => register_array[12][25].CLK
clock => register_array[12][26].CLK
clock => register_array[12][27].CLK
clock => register_array[12][28].CLK
clock => register_array[12][29].CLK
clock => register_array[12][30].CLK
clock => register_array[12][31].CLK
clock => register_array[11][0].CLK
clock => register_array[11][1].CLK
clock => register_array[11][2].CLK
clock => register_array[11][3].CLK
clock => register_array[11][4].CLK
clock => register_array[11][5].CLK
clock => register_array[11][6].CLK
clock => register_array[11][7].CLK
clock => register_array[11][8].CLK
clock => register_array[11][9].CLK
clock => register_array[11][10].CLK
clock => register_array[11][11].CLK
clock => register_array[11][12].CLK
clock => register_array[11][13].CLK
clock => register_array[11][14].CLK
clock => register_array[11][15].CLK
clock => register_array[11][16].CLK
clock => register_array[11][17].CLK
clock => register_array[11][18].CLK
clock => register_array[11][19].CLK
clock => register_array[11][20].CLK
clock => register_array[11][21].CLK
clock => register_array[11][22].CLK
clock => register_array[11][23].CLK
clock => register_array[11][24].CLK
clock => register_array[11][25].CLK
clock => register_array[11][26].CLK
clock => register_array[11][27].CLK
clock => register_array[11][28].CLK
clock => register_array[11][29].CLK
clock => register_array[11][30].CLK
clock => register_array[11][31].CLK
clock => register_array[10][0].CLK
clock => register_array[10][1].CLK
clock => register_array[10][2].CLK
clock => register_array[10][3].CLK
clock => register_array[10][4].CLK
clock => register_array[10][5].CLK
clock => register_array[10][6].CLK
clock => register_array[10][7].CLK
clock => register_array[10][8].CLK
clock => register_array[10][9].CLK
clock => register_array[10][10].CLK
clock => register_array[10][11].CLK
clock => register_array[10][12].CLK
clock => register_array[10][13].CLK
clock => register_array[10][14].CLK
clock => register_array[10][15].CLK
clock => register_array[10][16].CLK
clock => register_array[10][17].CLK
clock => register_array[10][18].CLK
clock => register_array[10][19].CLK
clock => register_array[10][20].CLK
clock => register_array[10][21].CLK
clock => register_array[10][22].CLK
clock => register_array[10][23].CLK
clock => register_array[10][24].CLK
clock => register_array[10][25].CLK
clock => register_array[10][26].CLK
clock => register_array[10][27].CLK
clock => register_array[10][28].CLK
clock => register_array[10][29].CLK
clock => register_array[10][30].CLK
clock => register_array[10][31].CLK
clock => register_array[9][0].CLK
clock => register_array[9][1].CLK
clock => register_array[9][2].CLK
clock => register_array[9][3].CLK
clock => register_array[9][4].CLK
clock => register_array[9][5].CLK
clock => register_array[9][6].CLK
clock => register_array[9][7].CLK
clock => register_array[9][8].CLK
clock => register_array[9][9].CLK
clock => register_array[9][10].CLK
clock => register_array[9][11].CLK
clock => register_array[9][12].CLK
clock => register_array[9][13].CLK
clock => register_array[9][14].CLK
clock => register_array[9][15].CLK
clock => register_array[9][16].CLK
clock => register_array[9][17].CLK
clock => register_array[9][18].CLK
clock => register_array[9][19].CLK
clock => register_array[9][20].CLK
clock => register_array[9][21].CLK
clock => register_array[9][22].CLK
clock => register_array[9][23].CLK
clock => register_array[9][24].CLK
clock => register_array[9][25].CLK
clock => register_array[9][26].CLK
clock => register_array[9][27].CLK
clock => register_array[9][28].CLK
clock => register_array[9][29].CLK
clock => register_array[9][30].CLK
clock => register_array[9][31].CLK
clock => register_array[8][0].CLK
clock => register_array[8][1].CLK
clock => register_array[8][2].CLK
clock => register_array[8][3].CLK
clock => register_array[8][4].CLK
clock => register_array[8][5].CLK
clock => register_array[8][6].CLK
clock => register_array[8][7].CLK
clock => register_array[8][8].CLK
clock => register_array[8][9].CLK
clock => register_array[8][10].CLK
clock => register_array[8][11].CLK
clock => register_array[8][12].CLK
clock => register_array[8][13].CLK
clock => register_array[8][14].CLK
clock => register_array[8][15].CLK
clock => register_array[8][16].CLK
clock => register_array[8][17].CLK
clock => register_array[8][18].CLK
clock => register_array[8][19].CLK
clock => register_array[8][20].CLK
clock => register_array[8][21].CLK
clock => register_array[8][22].CLK
clock => register_array[8][23].CLK
clock => register_array[8][24].CLK
clock => register_array[8][25].CLK
clock => register_array[8][26].CLK
clock => register_array[8][27].CLK
clock => register_array[8][28].CLK
clock => register_array[8][29].CLK
clock => register_array[8][30].CLK
clock => register_array[8][31].CLK
clock => register_array[7][0].CLK
clock => register_array[7][1].CLK
clock => register_array[7][2].CLK
clock => register_array[7][3].CLK
clock => register_array[7][4].CLK
clock => register_array[7][5].CLK
clock => register_array[7][6].CLK
clock => register_array[7][7].CLK
clock => register_array[7][8].CLK
clock => register_array[7][9].CLK
clock => register_array[7][10].CLK
clock => register_array[7][11].CLK
clock => register_array[7][12].CLK
clock => register_array[7][13].CLK
clock => register_array[7][14].CLK
clock => register_array[7][15].CLK
clock => register_array[7][16].CLK
clock => register_array[7][17].CLK
clock => register_array[7][18].CLK
clock => register_array[7][19].CLK
clock => register_array[7][20].CLK
clock => register_array[7][21].CLK
clock => register_array[7][22].CLK
clock => register_array[7][23].CLK
clock => register_array[7][24].CLK
clock => register_array[7][25].CLK
clock => register_array[7][26].CLK
clock => register_array[7][27].CLK
clock => register_array[7][28].CLK
clock => register_array[7][29].CLK
clock => register_array[7][30].CLK
clock => register_array[7][31].CLK
clock => register_array[6][0].CLK
clock => register_array[6][1].CLK
clock => register_array[6][2].CLK
clock => register_array[6][3].CLK
clock => register_array[6][4].CLK
clock => register_array[6][5].CLK
clock => register_array[6][6].CLK
clock => register_array[6][7].CLK
clock => register_array[6][8].CLK
clock => register_array[6][9].CLK
clock => register_array[6][10].CLK
clock => register_array[6][11].CLK
clock => register_array[6][12].CLK
clock => register_array[6][13].CLK
clock => register_array[6][14].CLK
clock => register_array[6][15].CLK
clock => register_array[6][16].CLK
clock => register_array[6][17].CLK
clock => register_array[6][18].CLK
clock => register_array[6][19].CLK
clock => register_array[6][20].CLK
clock => register_array[6][21].CLK
clock => register_array[6][22].CLK
clock => register_array[6][23].CLK
clock => register_array[6][24].CLK
clock => register_array[6][25].CLK
clock => register_array[6][26].CLK
clock => register_array[6][27].CLK
clock => register_array[6][28].CLK
clock => register_array[6][29].CLK
clock => register_array[6][30].CLK
clock => register_array[6][31].CLK
clock => register_array[5][0].CLK
clock => register_array[5][1].CLK
clock => register_array[5][2].CLK
clock => register_array[5][3].CLK
clock => register_array[5][4].CLK
clock => register_array[5][5].CLK
clock => register_array[5][6].CLK
clock => register_array[5][7].CLK
clock => register_array[5][8].CLK
clock => register_array[5][9].CLK
clock => register_array[5][10].CLK
clock => register_array[5][11].CLK
clock => register_array[5][12].CLK
clock => register_array[5][13].CLK
clock => register_array[5][14].CLK
clock => register_array[5][15].CLK
clock => register_array[5][16].CLK
clock => register_array[5][17].CLK
clock => register_array[5][18].CLK
clock => register_array[5][19].CLK
clock => register_array[5][20].CLK
clock => register_array[5][21].CLK
clock => register_array[5][22].CLK
clock => register_array[5][23].CLK
clock => register_array[5][24].CLK
clock => register_array[5][25].CLK
clock => register_array[5][26].CLK
clock => register_array[5][27].CLK
clock => register_array[5][28].CLK
clock => register_array[5][29].CLK
clock => register_array[5][30].CLK
clock => register_array[5][31].CLK
clock => register_array[4][0].CLK
clock => register_array[4][1].CLK
clock => register_array[4][2].CLK
clock => register_array[4][3].CLK
clock => register_array[4][4].CLK
clock => register_array[4][5].CLK
clock => register_array[4][6].CLK
clock => register_array[4][7].CLK
clock => register_array[4][8].CLK
clock => register_array[4][9].CLK
clock => register_array[4][10].CLK
clock => register_array[4][11].CLK
clock => register_array[4][12].CLK
clock => register_array[4][13].CLK
clock => register_array[4][14].CLK
clock => register_array[4][15].CLK
clock => register_array[4][16].CLK
clock => register_array[4][17].CLK
clock => register_array[4][18].CLK
clock => register_array[4][19].CLK
clock => register_array[4][20].CLK
clock => register_array[4][21].CLK
clock => register_array[4][22].CLK
clock => register_array[4][23].CLK
clock => register_array[4][24].CLK
clock => register_array[4][25].CLK
clock => register_array[4][26].CLK
clock => register_array[4][27].CLK
clock => register_array[4][28].CLK
clock => register_array[4][29].CLK
clock => register_array[4][30].CLK
clock => register_array[4][31].CLK
clock => register_array[3][0].CLK
clock => register_array[3][1].CLK
clock => register_array[3][2].CLK
clock => register_array[3][3].CLK
clock => register_array[3][4].CLK
clock => register_array[3][5].CLK
clock => register_array[3][6].CLK
clock => register_array[3][7].CLK
clock => register_array[3][8].CLK
clock => register_array[3][9].CLK
clock => register_array[3][10].CLK
clock => register_array[3][11].CLK
clock => register_array[3][12].CLK
clock => register_array[3][13].CLK
clock => register_array[3][14].CLK
clock => register_array[3][15].CLK
clock => register_array[3][16].CLK
clock => register_array[3][17].CLK
clock => register_array[3][18].CLK
clock => register_array[3][19].CLK
clock => register_array[3][20].CLK
clock => register_array[3][21].CLK
clock => register_array[3][22].CLK
clock => register_array[3][23].CLK
clock => register_array[3][24].CLK
clock => register_array[3][25].CLK
clock => register_array[3][26].CLK
clock => register_array[3][27].CLK
clock => register_array[3][28].CLK
clock => register_array[3][29].CLK
clock => register_array[3][30].CLK
clock => register_array[3][31].CLK
clock => register_array[2][0].CLK
clock => register_array[2][1].CLK
clock => register_array[2][2].CLK
clock => register_array[2][3].CLK
clock => register_array[2][4].CLK
clock => register_array[2][5].CLK
clock => register_array[2][6].CLK
clock => register_array[2][7].CLK
clock => register_array[2][8].CLK
clock => register_array[2][9].CLK
clock => register_array[2][10].CLK
clock => register_array[2][11].CLK
clock => register_array[2][12].CLK
clock => register_array[2][13].CLK
clock => register_array[2][14].CLK
clock => register_array[2][15].CLK
clock => register_array[2][16].CLK
clock => register_array[2][17].CLK
clock => register_array[2][18].CLK
clock => register_array[2][19].CLK
clock => register_array[2][20].CLK
clock => register_array[2][21].CLK
clock => register_array[2][22].CLK
clock => register_array[2][23].CLK
clock => register_array[2][24].CLK
clock => register_array[2][25].CLK
clock => register_array[2][26].CLK
clock => register_array[2][27].CLK
clock => register_array[2][28].CLK
clock => register_array[2][29].CLK
clock => register_array[2][30].CLK
clock => register_array[2][31].CLK
clock => register_array[1][0].CLK
clock => register_array[1][1].CLK
clock => register_array[1][2].CLK
clock => register_array[1][3].CLK
clock => register_array[1][4].CLK
clock => register_array[1][5].CLK
clock => register_array[1][6].CLK
clock => register_array[1][7].CLK
clock => register_array[1][8].CLK
clock => register_array[1][9].CLK
clock => register_array[1][10].CLK
clock => register_array[1][11].CLK
clock => register_array[1][12].CLK
clock => register_array[1][13].CLK
clock => register_array[1][14].CLK
clock => register_array[1][15].CLK
clock => register_array[1][16].CLK
clock => register_array[1][17].CLK
clock => register_array[1][18].CLK
clock => register_array[1][19].CLK
clock => register_array[1][20].CLK
clock => register_array[1][21].CLK
clock => register_array[1][22].CLK
clock => register_array[1][23].CLK
clock => register_array[1][24].CLK
clock => register_array[1][25].CLK
clock => register_array[1][26].CLK
clock => register_array[1][27].CLK
clock => register_array[1][28].CLK
clock => register_array[1][29].CLK
clock => register_array[1][30].CLK
clock => register_array[1][31].CLK
clock => register_array[0][0].CLK
clock => register_array[0][1].CLK
clock => register_array[0][2].CLK
clock => register_array[0][3].CLK
clock => register_array[0][4].CLK
clock => register_array[0][5].CLK
clock => register_array[0][6].CLK
clock => register_array[0][7].CLK
clock => register_array[0][8].CLK
clock => register_array[0][9].CLK
clock => register_array[0][10].CLK
clock => register_array[0][11].CLK
clock => register_array[0][12].CLK
clock => register_array[0][13].CLK
clock => register_array[0][14].CLK
clock => register_array[0][15].CLK
clock => register_array[0][16].CLK
clock => register_array[0][17].CLK
clock => register_array[0][18].CLK
clock => register_array[0][19].CLK
clock => register_array[0][20].CLK
clock => register_array[0][21].CLK
clock => register_array[0][22].CLK
clock => register_array[0][23].CLK
clock => register_array[0][24].CLK
clock => register_array[0][25].CLK
clock => register_array[0][26].CLK
clock => register_array[0][27].CLK
clock => register_array[0][28].CLK
clock => register_array[0][29].CLK
clock => register_array[0][30].CLK
clock => register_array[0][31].CLK
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
reset => register_array.OUTPUTSELECT
Instruction[0] => Sign_extend[0].DATAIN
Instruction[0] => Function_opcode[0].DATAIN
Instruction[1] => Sign_extend[1].DATAIN
Instruction[1] => Function_opcode[1].DATAIN
Instruction[2] => Sign_extend[2].DATAIN
Instruction[2] => Function_opcode[2].DATAIN
Instruction[3] => Sign_extend[3].DATAIN
Instruction[3] => Function_opcode[3].DATAIN
Instruction[4] => Sign_extend[4].DATAIN
Instruction[4] => Function_opcode[4].DATAIN
Instruction[5] => Sign_extend[5].DATAIN
Instruction[5] => Function_opcode[5].DATAIN
Instruction[6] => Sign_extend[6].DATAIN
Instruction[7] => Sign_extend[7].DATAIN
Instruction[8] => Sign_extend[8].DATAIN
Instruction[9] => Sign_extend[9].DATAIN
Instruction[10] => Sign_extend[10].DATAIN
Instruction[11] => write_register_address.DATAB
Instruction[11] => Sign_extend[11].DATAIN
Instruction[12] => write_register_address.DATAB
Instruction[12] => Sign_extend[12].DATAIN
Instruction[13] => write_register_address.DATAB
Instruction[13] => Sign_extend[13].DATAIN
Instruction[14] => write_register_address.DATAB
Instruction[14] => Sign_extend[14].DATAIN
Instruction[15] => Sign_extend.DATAA
Instruction[15] => Sign_extend.DATAA
Instruction[15] => Sign_extend.DATAA
Instruction[15] => Sign_extend.DATAA
Instruction[15] => Sign_extend.DATAA
Instruction[15] => Sign_extend.DATAA
Instruction[15] => Sign_extend.DATAA
Instruction[15] => Sign_extend.DATAA
Instruction[15] => Sign_extend.DATAA
Instruction[15] => Sign_extend.DATAA
Instruction[15] => Sign_extend.DATAA
Instruction[15] => Sign_extend.DATAA
Instruction[15] => Sign_extend.DATAA
Instruction[15] => Sign_extend.DATAA
Instruction[15] => Sign_extend.DATAA
Instruction[15] => Sign_extend.DATAA
Instruction[15] => write_register_address.DATAB
Instruction[15] => Sign_extend[15].DATAIN
Instruction[16] => Mux32.IN36
Instruction[16] => Mux33.IN36
Instruction[16] => Mux34.IN36
Instruction[16] => Mux35.IN36
Instruction[16] => Mux36.IN36
Instruction[16] => Mux37.IN36
Instruction[16] => Mux38.IN36
Instruction[16] => Mux39.IN36
Instruction[16] => Mux40.IN36
Instruction[16] => Mux41.IN36
Instruction[16] => Mux42.IN36
Instruction[16] => Mux43.IN36
Instruction[16] => Mux44.IN36
Instruction[16] => Mux45.IN36
Instruction[16] => Mux46.IN36
Instruction[16] => Mux47.IN36
Instruction[16] => Mux48.IN36
Instruction[16] => Mux49.IN36
Instruction[16] => Mux50.IN36
Instruction[16] => Mux51.IN36
Instruction[16] => Mux52.IN36
Instruction[16] => Mux53.IN36
Instruction[16] => Mux54.IN36
Instruction[16] => Mux55.IN36
Instruction[16] => Mux56.IN36
Instruction[16] => Mux57.IN36
Instruction[16] => Mux58.IN36
Instruction[16] => Mux59.IN36
Instruction[16] => Mux60.IN36
Instruction[16] => Mux61.IN36
Instruction[16] => Mux62.IN36
Instruction[16] => Mux63.IN36
Instruction[16] => write_register_address.DATAA
Instruction[17] => Mux32.IN35
Instruction[17] => Mux33.IN35
Instruction[17] => Mux34.IN35
Instruction[17] => Mux35.IN35
Instruction[17] => Mux36.IN35
Instruction[17] => Mux37.IN35
Instruction[17] => Mux38.IN35
Instruction[17] => Mux39.IN35
Instruction[17] => Mux40.IN35
Instruction[17] => Mux41.IN35
Instruction[17] => Mux42.IN35
Instruction[17] => Mux43.IN35
Instruction[17] => Mux44.IN35
Instruction[17] => Mux45.IN35
Instruction[17] => Mux46.IN35
Instruction[17] => Mux47.IN35
Instruction[17] => Mux48.IN35
Instruction[17] => Mux49.IN35
Instruction[17] => Mux50.IN35
Instruction[17] => Mux51.IN35
Instruction[17] => Mux52.IN35
Instruction[17] => Mux53.IN35
Instruction[17] => Mux54.IN35
Instruction[17] => Mux55.IN35
Instruction[17] => Mux56.IN35
Instruction[17] => Mux57.IN35
Instruction[17] => Mux58.IN35
Instruction[17] => Mux59.IN35
Instruction[17] => Mux60.IN35
Instruction[17] => Mux61.IN35
Instruction[17] => Mux62.IN35
Instruction[17] => Mux63.IN35
Instruction[17] => write_register_address.DATAA
Instruction[18] => Mux32.IN34
Instruction[18] => Mux33.IN34
Instruction[18] => Mux34.IN34
Instruction[18] => Mux35.IN34
Instruction[18] => Mux36.IN34
Instruction[18] => Mux37.IN34
Instruction[18] => Mux38.IN34
Instruction[18] => Mux39.IN34
Instruction[18] => Mux40.IN34
Instruction[18] => Mux41.IN34
Instruction[18] => Mux42.IN34
Instruction[18] => Mux43.IN34
Instruction[18] => Mux44.IN34
Instruction[18] => Mux45.IN34
Instruction[18] => Mux46.IN34
Instruction[18] => Mux47.IN34
Instruction[18] => Mux48.IN34
Instruction[18] => Mux49.IN34
Instruction[18] => Mux50.IN34
Instruction[18] => Mux51.IN34
Instruction[18] => Mux52.IN34
Instruction[18] => Mux53.IN34
Instruction[18] => Mux54.IN34
Instruction[18] => Mux55.IN34
Instruction[18] => Mux56.IN34
Instruction[18] => Mux57.IN34
Instruction[18] => Mux58.IN34
Instruction[18] => Mux59.IN34
Instruction[18] => Mux60.IN34
Instruction[18] => Mux61.IN34
Instruction[18] => Mux62.IN34
Instruction[18] => Mux63.IN34
Instruction[18] => write_register_address.DATAA
Instruction[19] => Mux32.IN33
Instruction[19] => Mux33.IN33
Instruction[19] => Mux34.IN33
Instruction[19] => Mux35.IN33
Instruction[19] => Mux36.IN33
Instruction[19] => Mux37.IN33
Instruction[19] => Mux38.IN33
Instruction[19] => Mux39.IN33
Instruction[19] => Mux40.IN33
Instruction[19] => Mux41.IN33
Instruction[19] => Mux42.IN33
Instruction[19] => Mux43.IN33
Instruction[19] => Mux44.IN33
Instruction[19] => Mux45.IN33
Instruction[19] => Mux46.IN33
Instruction[19] => Mux47.IN33
Instruction[19] => Mux48.IN33
Instruction[19] => Mux49.IN33
Instruction[19] => Mux50.IN33
Instruction[19] => Mux51.IN33
Instruction[19] => Mux52.IN33
Instruction[19] => Mux53.IN33
Instruction[19] => Mux54.IN33
Instruction[19] => Mux55.IN33
Instruction[19] => Mux56.IN33
Instruction[19] => Mux57.IN33
Instruction[19] => Mux58.IN33
Instruction[19] => Mux59.IN33
Instruction[19] => Mux60.IN33
Instruction[19] => Mux61.IN33
Instruction[19] => Mux62.IN33
Instruction[19] => Mux63.IN33
Instruction[19] => write_register_address.DATAA
Instruction[20] => Mux32.IN32
Instruction[20] => Mux33.IN32
Instruction[20] => Mux34.IN32
Instruction[20] => Mux35.IN32
Instruction[20] => Mux36.IN32
Instruction[20] => Mux37.IN32
Instruction[20] => Mux38.IN32
Instruction[20] => Mux39.IN32
Instruction[20] => Mux40.IN32
Instruction[20] => Mux41.IN32
Instruction[20] => Mux42.IN32
Instruction[20] => Mux43.IN32
Instruction[20] => Mux44.IN32
Instruction[20] => Mux45.IN32
Instruction[20] => Mux46.IN32
Instruction[20] => Mux47.IN32
Instruction[20] => Mux48.IN32
Instruction[20] => Mux49.IN32
Instruction[20] => Mux50.IN32
Instruction[20] => Mux51.IN32
Instruction[20] => Mux52.IN32
Instruction[20] => Mux53.IN32
Instruction[20] => Mux54.IN32
Instruction[20] => Mux55.IN32
Instruction[20] => Mux56.IN32
Instruction[20] => Mux57.IN32
Instruction[20] => Mux58.IN32
Instruction[20] => Mux59.IN32
Instruction[20] => Mux60.IN32
Instruction[20] => Mux61.IN32
Instruction[20] => Mux62.IN32
Instruction[20] => Mux63.IN32
Instruction[20] => write_register_address.DATAA
Instruction[21] => Mux0.IN36
Instruction[21] => Mux1.IN36
Instruction[21] => Mux2.IN36
Instruction[21] => Mux3.IN36
Instruction[21] => Mux4.IN36
Instruction[21] => Mux5.IN36
Instruction[21] => Mux6.IN36
Instruction[21] => Mux7.IN36
Instruction[21] => Mux8.IN36
Instruction[21] => Mux9.IN36
Instruction[21] => Mux10.IN36
Instruction[21] => Mux11.IN36
Instruction[21] => Mux12.IN36
Instruction[21] => Mux13.IN36
Instruction[21] => Mux14.IN36
Instruction[21] => Mux15.IN36
Instruction[21] => Mux16.IN36
Instruction[21] => Mux17.IN36
Instruction[21] => Mux18.IN36
Instruction[21] => Mux19.IN36
Instruction[21] => Mux20.IN36
Instruction[21] => Mux21.IN36
Instruction[21] => Mux22.IN36
Instruction[21] => Mux23.IN36
Instruction[21] => Mux24.IN36
Instruction[21] => Mux25.IN36
Instruction[21] => Mux26.IN36
Instruction[21] => Mux27.IN36
Instruction[21] => Mux28.IN36
Instruction[21] => Mux29.IN36
Instruction[21] => Mux30.IN36
Instruction[21] => Mux31.IN36
Instruction[22] => Mux0.IN35
Instruction[22] => Mux1.IN35
Instruction[22] => Mux2.IN35
Instruction[22] => Mux3.IN35
Instruction[22] => Mux4.IN35
Instruction[22] => Mux5.IN35
Instruction[22] => Mux6.IN35
Instruction[22] => Mux7.IN35
Instruction[22] => Mux8.IN35
Instruction[22] => Mux9.IN35
Instruction[22] => Mux10.IN35
Instruction[22] => Mux11.IN35
Instruction[22] => Mux12.IN35
Instruction[22] => Mux13.IN35
Instruction[22] => Mux14.IN35
Instruction[22] => Mux15.IN35
Instruction[22] => Mux16.IN35
Instruction[22] => Mux17.IN35
Instruction[22] => Mux18.IN35
Instruction[22] => Mux19.IN35
Instruction[22] => Mux20.IN35
Instruction[22] => Mux21.IN35
Instruction[22] => Mux22.IN35
Instruction[22] => Mux23.IN35
Instruction[22] => Mux24.IN35
Instruction[22] => Mux25.IN35
Instruction[22] => Mux26.IN35
Instruction[22] => Mux27.IN35
Instruction[22] => Mux28.IN35
Instruction[22] => Mux29.IN35
Instruction[22] => Mux30.IN35
Instruction[22] => Mux31.IN35
Instruction[23] => Mux0.IN34
Instruction[23] => Mux1.IN34
Instruction[23] => Mux2.IN34
Instruction[23] => Mux3.IN34
Instruction[23] => Mux4.IN34
Instruction[23] => Mux5.IN34
Instruction[23] => Mux6.IN34
Instruction[23] => Mux7.IN34
Instruction[23] => Mux8.IN34
Instruction[23] => Mux9.IN34
Instruction[23] => Mux10.IN34
Instruction[23] => Mux11.IN34
Instruction[23] => Mux12.IN34
Instruction[23] => Mux13.IN34
Instruction[23] => Mux14.IN34
Instruction[23] => Mux15.IN34
Instruction[23] => Mux16.IN34
Instruction[23] => Mux17.IN34
Instruction[23] => Mux18.IN34
Instruction[23] => Mux19.IN34
Instruction[23] => Mux20.IN34
Instruction[23] => Mux21.IN34
Instruction[23] => Mux22.IN34
Instruction[23] => Mux23.IN34
Instruction[23] => Mux24.IN34
Instruction[23] => Mux25.IN34
Instruction[23] => Mux26.IN34
Instruction[23] => Mux27.IN34
Instruction[23] => Mux28.IN34
Instruction[23] => Mux29.IN34
Instruction[23] => Mux30.IN34
Instruction[23] => Mux31.IN34
Instruction[24] => Mux0.IN33
Instruction[24] => Mux1.IN33
Instruction[24] => Mux2.IN33
Instruction[24] => Mux3.IN33
Instruction[24] => Mux4.IN33
Instruction[24] => Mux5.IN33
Instruction[24] => Mux6.IN33
Instruction[24] => Mux7.IN33
Instruction[24] => Mux8.IN33
Instruction[24] => Mux9.IN33
Instruction[24] => Mux10.IN33
Instruction[24] => Mux11.IN33
Instruction[24] => Mux12.IN33
Instruction[24] => Mux13.IN33
Instruction[24] => Mux14.IN33
Instruction[24] => Mux15.IN33
Instruction[24] => Mux16.IN33
Instruction[24] => Mux17.IN33
Instruction[24] => Mux18.IN33
Instruction[24] => Mux19.IN33
Instruction[24] => Mux20.IN33
Instruction[24] => Mux21.IN33
Instruction[24] => Mux22.IN33
Instruction[24] => Mux23.IN33
Instruction[24] => Mux24.IN33
Instruction[24] => Mux25.IN33
Instruction[24] => Mux26.IN33
Instruction[24] => Mux27.IN33
Instruction[24] => Mux28.IN33
Instruction[24] => Mux29.IN33
Instruction[24] => Mux30.IN33
Instruction[24] => Mux31.IN33
Instruction[25] => Mux0.IN32
Instruction[25] => Mux1.IN32
Instruction[25] => Mux2.IN32
Instruction[25] => Mux3.IN32
Instruction[25] => Mux4.IN32
Instruction[25] => Mux5.IN32
Instruction[25] => Mux6.IN32
Instruction[25] => Mux7.IN32
Instruction[25] => Mux8.IN32
Instruction[25] => Mux9.IN32
Instruction[25] => Mux10.IN32
Instruction[25] => Mux11.IN32
Instruction[25] => Mux12.IN32
Instruction[25] => Mux13.IN32
Instruction[25] => Mux14.IN32
Instruction[25] => Mux15.IN32
Instruction[25] => Mux16.IN32
Instruction[25] => Mux17.IN32
Instruction[25] => Mux18.IN32
Instruction[25] => Mux19.IN32
Instruction[25] => Mux20.IN32
Instruction[25] => Mux21.IN32
Instruction[25] => Mux22.IN32
Instruction[25] => Mux23.IN32
Instruction[25] => Mux24.IN32
Instruction[25] => Mux25.IN32
Instruction[25] => Mux26.IN32
Instruction[25] => Mux27.IN32
Instruction[25] => Mux28.IN32
Instruction[25] => Mux29.IN32
Instruction[25] => Mux30.IN32
Instruction[25] => Mux31.IN32
Instruction[26] => ~NO_FANOUT~
Instruction[27] => ~NO_FANOUT~
Instruction[28] => ~NO_FANOUT~
Instruction[29] => ~NO_FANOUT~
Instruction[30] => ~NO_FANOUT~
Instruction[31] => ~NO_FANOUT~
read_data[0] => write_data[0].DATAB
read_data[1] => write_data[1].DATAB
read_data[2] => write_data[2].DATAB
read_data[3] => write_data[3].DATAB
read_data[4] => write_data[4].DATAB
read_data[5] => write_data[5].DATAB
read_data[6] => write_data[6].DATAB
read_data[7] => write_data[7].DATAB
read_data[8] => write_data[8].DATAB
read_data[9] => write_data[9].DATAB
read_data[10] => write_data[10].DATAB
read_data[11] => write_data[11].DATAB
read_data[12] => write_data[12].DATAB
read_data[13] => write_data[13].DATAB
read_data[14] => write_data[14].DATAB
read_data[15] => write_data[15].DATAB
read_data[16] => write_data[16].DATAB
read_data[17] => write_data[17].DATAB
read_data[18] => write_data[18].DATAB
read_data[19] => write_data[19].DATAB
read_data[20] => write_data[20].DATAB
read_data[21] => write_data[21].DATAB
read_data[22] => write_data[22].DATAB
read_data[23] => write_data[23].DATAB
read_data[24] => write_data[24].DATAB
read_data[25] => write_data[25].DATAB
read_data[26] => write_data[26].DATAB
read_data[27] => write_data[27].DATAB
read_data[28] => write_data[28].DATAB
read_data[29] => write_data[29].DATAB
read_data[30] => write_data[30].DATAB
read_data[31] => write_data[31].DATAB
ALU_result[0] => write_data[0].DATAB
ALU_result[1] => write_data[1].DATAB
ALU_result[2] => write_data[2].DATAB
ALU_result[3] => write_data[3].DATAB
ALU_result[4] => write_data[4].DATAB
ALU_result[5] => write_data[5].DATAB
ALU_result[6] => write_data[6].DATAB
ALU_result[7] => write_data[7].DATAB
ALU_result[8] => write_data[8].DATAB
ALU_result[9] => write_data[9].DATAB
ALU_result[10] => write_data[10].DATAB
ALU_result[11] => write_data[11].DATAB
ALU_result[12] => write_data[12].DATAB
ALU_result[13] => write_data[13].DATAB
ALU_result[14] => write_data[14].DATAB
ALU_result[15] => write_data[15].DATAB
ALU_result[16] => write_data[16].DATAB
ALU_result[17] => write_data[17].DATAB
ALU_result[18] => write_data[18].DATAB
ALU_result[19] => write_data[19].DATAB
ALU_result[20] => write_data[20].DATAB
ALU_result[21] => write_data[21].DATAB
ALU_result[22] => write_data[22].DATAB
ALU_result[23] => write_data[23].DATAB
ALU_result[24] => write_data[24].DATAB
ALU_result[25] => write_data[25].DATAB
ALU_result[26] => write_data[26].DATAB
ALU_result[27] => write_data[27].DATAB
ALU_result[28] => write_data[28].DATAB
ALU_result[29] => write_data[29].DATAB
ALU_result[30] => write_data[30].DATAB
ALU_result[31] => write_data[31].DATAB
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
i_save_to_pc => register_array.OUTPUTSELECT
RegWrite => process_0.IN1
Zero_extend => Sign_extend.OUTPUTSELECT
Zero_extend => Sign_extend.OUTPUTSELECT
Zero_extend => Sign_extend.OUTPUTSELECT
Zero_extend => Sign_extend.OUTPUTSELECT
Zero_extend => Sign_extend.OUTPUTSELECT
Zero_extend => Sign_extend.OUTPUTSELECT
Zero_extend => Sign_extend.OUTPUTSELECT
Zero_extend => Sign_extend.OUTPUTSELECT
Zero_extend => Sign_extend.OUTPUTSELECT
Zero_extend => Sign_extend.OUTPUTSELECT
Zero_extend => Sign_extend.OUTPUTSELECT
Zero_extend => Sign_extend.OUTPUTSELECT
Zero_extend => Sign_extend.OUTPUTSELECT
Zero_extend => Sign_extend.OUTPUTSELECT
Zero_extend => Sign_extend.OUTPUTSELECT
Zero_extend => Sign_extend.OUTPUTSELECT
JUMP[0] => Equal0.IN3
JUMP[1] => Equal0.IN2
gie_on => register_array.OUTPUTSELECT
gie_off => register_array.OUTPUTSELECT
MemtoReg[0] => Equal1.IN3
MemtoReg[0] => Equal2.IN3
MemtoReg[0] => Equal3.IN3
MemtoReg[1] => Equal1.IN2
MemtoReg[1] => Equal2.IN2
MemtoReg[1] => Equal3.IN2
RegDst => write_register_address.OUTPUTSELECT
RegDst => write_register_address.OUTPUTSELECT
RegDst => write_register_address.OUTPUTSELECT
RegDst => write_register_address.OUTPUTSELECT
RegDst => write_register_address.OUTPUTSELECT
intr_save_pc[0] => register_array.DATAB
intr_save_pc[1] => register_array.DATAB
intr_save_pc[2] => register_array.DATAB
intr_save_pc[3] => register_array.DATAB
intr_save_pc[4] => register_array.DATAB
intr_save_pc[5] => register_array.DATAB
intr_save_pc[6] => register_array.DATAB
intr_save_pc[7] => register_array.DATAB
intr_save_pc[8] => register_array.DATAB
intr_save_pc[9] => register_array.DATAB
intr_save_pc[10] => register_array.DATAB
intr_save_pc[11] => register_array.DATAB
PC_plus_4[0] => write_data[0].DATAA
PC_plus_4[1] => write_data[1].DATAA
PC_plus_4[2] => write_data[2].DATAA
PC_plus_4[3] => write_data[3].DATAA
PC_plus_4[4] => write_data[4].DATAA
PC_plus_4[5] => write_data[5].DATAA
PC_plus_4[6] => write_data[6].DATAA
PC_plus_4[7] => write_data[7].DATAA
PC_plus_4[8] => write_data[8].DATAA
PC_plus_4[9] => write_data[9].DATAA
PC_plus_4[10] => write_data[10].DATAA
PC_plus_4[11] => write_data[11].DATAA
Function_opcode[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
Function_opcode[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
Function_opcode[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Function_opcode[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
Function_opcode[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
Function_opcode[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[8] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[9] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[10] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[11] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[12] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[13] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[14] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[15] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[16] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[17] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[18] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[19] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[20] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[21] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[22] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[23] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[24] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[25] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[26] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[27] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[28] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[29] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[30] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
Sign_extend[31] <= Sign_extend.DB_MAX_OUTPUT_PORT_TYPE
GIE <= register_array[26][0].DB_MAX_OUTPUT_PORT_TYPE
read_data_1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
read_data_1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
read_data_2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|MIPSenv:MIPS|control:CTL
Opcode[0] => Mux0.IN68
Opcode[0] => Mux1.IN68
Opcode[0] => Mux2.IN68
Opcode[0] => Mux3.IN68
Opcode[0] => Mux4.IN68
Opcode[0] => Mux5.IN68
Opcode[0] => Equal0.IN5
Opcode[0] => Equal1.IN5
Opcode[0] => Equal2.IN5
Opcode[0] => Equal3.IN4
Opcode[0] => Equal4.IN4
Opcode[0] => Equal5.IN2
Opcode[0] => Equal6.IN5
Opcode[0] => Equal7.IN2
Opcode[0] => Equal8.IN5
Opcode[0] => Equal9.IN3
Opcode[0] => Equal10.IN4
Opcode[0] => Equal12.IN5
Opcode[0] => Equal13.IN5
Opcode[0] => Equal14.IN3
Opcode[1] => Mux0.IN67
Opcode[1] => Mux1.IN67
Opcode[1] => Mux2.IN67
Opcode[1] => Mux3.IN67
Opcode[1] => Mux4.IN67
Opcode[1] => Mux5.IN67
Opcode[1] => Equal0.IN4
Opcode[1] => Equal1.IN4
Opcode[1] => Equal2.IN4
Opcode[1] => Equal3.IN3
Opcode[1] => Equal4.IN3
Opcode[1] => Equal5.IN5
Opcode[1] => Equal6.IN4
Opcode[1] => Equal7.IN1
Opcode[1] => Equal8.IN3
Opcode[1] => Equal9.IN5
Opcode[1] => Equal10.IN5
Opcode[1] => Equal12.IN4
Opcode[1] => Equal13.IN2
Opcode[1] => Equal14.IN2
Opcode[2] => Mux0.IN66
Opcode[2] => Mux1.IN66
Opcode[2] => Mux2.IN66
Opcode[2] => Mux3.IN66
Opcode[2] => Mux4.IN66
Opcode[2] => Mux5.IN66
Opcode[2] => Equal0.IN3
Opcode[2] => Equal1.IN2
Opcode[2] => Equal2.IN1
Opcode[2] => Equal3.IN5
Opcode[2] => Equal4.IN2
Opcode[2] => Equal5.IN4
Opcode[2] => Equal6.IN3
Opcode[2] => Equal7.IN5
Opcode[2] => Equal8.IN4
Opcode[2] => Equal9.IN2
Opcode[2] => Equal10.IN3
Opcode[2] => Equal12.IN3
Opcode[2] => Equal13.IN4
Opcode[2] => Equal14.IN5
Opcode[3] => Mux0.IN65
Opcode[3] => Mux1.IN65
Opcode[3] => Mux2.IN65
Opcode[3] => Mux3.IN65
Opcode[3] => Mux4.IN65
Opcode[3] => Mux5.IN65
Opcode[3] => Equal0.IN2
Opcode[3] => Equal1.IN1
Opcode[3] => Equal2.IN3
Opcode[3] => Equal3.IN2
Opcode[3] => Equal4.IN5
Opcode[3] => Equal5.IN3
Opcode[3] => Equal6.IN2
Opcode[3] => Equal7.IN4
Opcode[3] => Equal8.IN2
Opcode[3] => Equal9.IN4
Opcode[3] => Equal10.IN2
Opcode[3] => Equal12.IN2
Opcode[3] => Equal13.IN3
Opcode[3] => Equal14.IN4
Opcode[4] => Mux0.IN64
Opcode[4] => Mux1.IN64
Opcode[4] => Mux2.IN64
Opcode[4] => Mux3.IN64
Opcode[4] => Mux4.IN64
Opcode[4] => Mux5.IN64
Opcode[4] => Equal0.IN1
Opcode[4] => Equal1.IN0
Opcode[4] => Equal2.IN0
Opcode[4] => Equal3.IN1
Opcode[4] => Equal4.IN1
Opcode[4] => Equal5.IN1
Opcode[4] => Equal6.IN1
Opcode[4] => Equal7.IN3
Opcode[4] => Equal8.IN1
Opcode[4] => Equal9.IN1
Opcode[4] => Equal10.IN1
Opcode[4] => Equal12.IN1
Opcode[4] => Equal13.IN1
Opcode[4] => Equal14.IN1
Opcode[5] => Mux0.IN63
Opcode[5] => Mux1.IN63
Opcode[5] => Mux2.IN63
Opcode[5] => Mux3.IN63
Opcode[5] => Mux4.IN63
Opcode[5] => Mux5.IN63
Opcode[5] => Equal0.IN0
Opcode[5] => Equal1.IN3
Opcode[5] => Equal2.IN2
Opcode[5] => Equal3.IN0
Opcode[5] => Equal4.IN0
Opcode[5] => Equal5.IN0
Opcode[5] => Equal6.IN0
Opcode[5] => Equal7.IN0
Opcode[5] => Equal8.IN0
Opcode[5] => Equal9.IN0
Opcode[5] => Equal10.IN0
Opcode[5] => Equal12.IN0
Opcode[5] => Equal13.IN0
Opcode[5] => Equal14.IN0
Function_opcode[0] => Mux5.IN69
Function_opcode[0] => Equal11.IN4
Function_opcode[1] => Mux4.IN69
Function_opcode[1] => Equal11.IN3
Function_opcode[2] => Mux3.IN69
Function_opcode[2] => Equal11.IN2
Function_opcode[3] => Mux2.IN69
Function_opcode[3] => Equal11.IN5
Function_opcode[4] => Mux1.IN69
Function_opcode[4] => Equal11.IN1
Function_opcode[5] => Mux0.IN69
Function_opcode[5] => Equal11.IN0
RegDst <= RegDst.DB_MAX_OUTPUT_PORT_TYPE
Zero_extend <= Zero_extend.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg[0] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg[1] <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Beq <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
Bne <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
JUMP[0] <= JUMP.DB_MAX_OUTPUT_PORT_TYPE
JUMP[1] <= JUMP.DB_MAX_OUTPUT_PORT_TYPE
ALUctrl[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALUctrl[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALUctrl[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUctrl[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUctrl[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUctrl[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|MIPSenv:MIPS|Execute:EXE
Read_data_1[0] => ALU_output_mux.IN1
Read_data_1[0] => ALU_output_mux.IN1
Read_data_1[0] => ALU_output_mux.IN1
Read_data_1[0] => Add1.IN32
Read_data_1[0] => Add2.IN64
Read_data_1[0] => Mult0.IN31
Read_data_1[1] => ALU_output_mux.IN1
Read_data_1[1] => ALU_output_mux.IN1
Read_data_1[1] => ALU_output_mux.IN1
Read_data_1[1] => Add1.IN31
Read_data_1[1] => Add2.IN63
Read_data_1[1] => Mult0.IN30
Read_data_1[2] => ALU_output_mux.IN1
Read_data_1[2] => ALU_output_mux.IN1
Read_data_1[2] => ALU_output_mux.IN1
Read_data_1[2] => Add1.IN30
Read_data_1[2] => Add2.IN62
Read_data_1[2] => Mult0.IN29
Read_data_1[3] => ALU_output_mux.IN1
Read_data_1[3] => ALU_output_mux.IN1
Read_data_1[3] => ALU_output_mux.IN1
Read_data_1[3] => Add1.IN29
Read_data_1[3] => Add2.IN61
Read_data_1[3] => Mult0.IN28
Read_data_1[4] => ALU_output_mux.IN1
Read_data_1[4] => ALU_output_mux.IN1
Read_data_1[4] => ALU_output_mux.IN1
Read_data_1[4] => Add1.IN28
Read_data_1[4] => Add2.IN60
Read_data_1[4] => Mult0.IN27
Read_data_1[5] => ALU_output_mux.IN1
Read_data_1[5] => ALU_output_mux.IN1
Read_data_1[5] => ALU_output_mux.IN1
Read_data_1[5] => Add1.IN27
Read_data_1[5] => Add2.IN59
Read_data_1[5] => Mult0.IN26
Read_data_1[6] => ALU_output_mux.IN1
Read_data_1[6] => ALU_output_mux.IN1
Read_data_1[6] => ALU_output_mux.IN1
Read_data_1[6] => Add1.IN26
Read_data_1[6] => Add2.IN58
Read_data_1[6] => Mult0.IN25
Read_data_1[7] => ALU_output_mux.IN1
Read_data_1[7] => ALU_output_mux.IN1
Read_data_1[7] => ALU_output_mux.IN1
Read_data_1[7] => Add1.IN25
Read_data_1[7] => Add2.IN57
Read_data_1[7] => Mult0.IN24
Read_data_1[8] => ALU_output_mux.IN1
Read_data_1[8] => ALU_output_mux.IN1
Read_data_1[8] => ALU_output_mux.IN1
Read_data_1[8] => Add1.IN24
Read_data_1[8] => Add2.IN56
Read_data_1[8] => Mult0.IN23
Read_data_1[9] => ALU_output_mux.IN1
Read_data_1[9] => ALU_output_mux.IN1
Read_data_1[9] => ALU_output_mux.IN1
Read_data_1[9] => Add1.IN23
Read_data_1[9] => Add2.IN55
Read_data_1[9] => Mult0.IN22
Read_data_1[10] => ALU_output_mux.IN1
Read_data_1[10] => ALU_output_mux.IN1
Read_data_1[10] => ALU_output_mux.IN1
Read_data_1[10] => Add1.IN22
Read_data_1[10] => Add2.IN54
Read_data_1[10] => Mult0.IN21
Read_data_1[11] => ALU_output_mux.IN1
Read_data_1[11] => ALU_output_mux.IN1
Read_data_1[11] => ALU_output_mux.IN1
Read_data_1[11] => Add1.IN21
Read_data_1[11] => Add2.IN53
Read_data_1[11] => Mult0.IN20
Read_data_1[12] => ALU_output_mux.IN1
Read_data_1[12] => ALU_output_mux.IN1
Read_data_1[12] => ALU_output_mux.IN1
Read_data_1[12] => Add1.IN20
Read_data_1[12] => Add2.IN52
Read_data_1[12] => Mult0.IN19
Read_data_1[13] => ALU_output_mux.IN1
Read_data_1[13] => ALU_output_mux.IN1
Read_data_1[13] => ALU_output_mux.IN1
Read_data_1[13] => Add1.IN19
Read_data_1[13] => Add2.IN51
Read_data_1[13] => Mult0.IN18
Read_data_1[14] => ALU_output_mux.IN1
Read_data_1[14] => ALU_output_mux.IN1
Read_data_1[14] => ALU_output_mux.IN1
Read_data_1[14] => Add1.IN18
Read_data_1[14] => Add2.IN50
Read_data_1[14] => Mult0.IN17
Read_data_1[15] => ALU_output_mux.IN1
Read_data_1[15] => ALU_output_mux.IN1
Read_data_1[15] => ALU_output_mux.IN1
Read_data_1[15] => Add1.IN17
Read_data_1[15] => Add2.IN49
Read_data_1[15] => Mult0.IN16
Read_data_1[16] => ALU_output_mux.IN1
Read_data_1[16] => ALU_output_mux.IN1
Read_data_1[16] => ALU_output_mux.IN1
Read_data_1[16] => Add1.IN16
Read_data_1[16] => Add2.IN48
Read_data_1[16] => Mult0.IN15
Read_data_1[17] => ALU_output_mux.IN1
Read_data_1[17] => ALU_output_mux.IN1
Read_data_1[17] => ALU_output_mux.IN1
Read_data_1[17] => Add1.IN15
Read_data_1[17] => Add2.IN47
Read_data_1[17] => Mult0.IN14
Read_data_1[18] => ALU_output_mux.IN1
Read_data_1[18] => ALU_output_mux.IN1
Read_data_1[18] => ALU_output_mux.IN1
Read_data_1[18] => Add1.IN14
Read_data_1[18] => Add2.IN46
Read_data_1[18] => Mult0.IN13
Read_data_1[19] => ALU_output_mux.IN1
Read_data_1[19] => ALU_output_mux.IN1
Read_data_1[19] => ALU_output_mux.IN1
Read_data_1[19] => Add1.IN13
Read_data_1[19] => Add2.IN45
Read_data_1[19] => Mult0.IN12
Read_data_1[20] => ALU_output_mux.IN1
Read_data_1[20] => ALU_output_mux.IN1
Read_data_1[20] => ALU_output_mux.IN1
Read_data_1[20] => Add1.IN12
Read_data_1[20] => Add2.IN44
Read_data_1[20] => Mult0.IN11
Read_data_1[21] => ALU_output_mux.IN1
Read_data_1[21] => ALU_output_mux.IN1
Read_data_1[21] => ALU_output_mux.IN1
Read_data_1[21] => Add1.IN11
Read_data_1[21] => Add2.IN43
Read_data_1[21] => Mult0.IN10
Read_data_1[22] => ALU_output_mux.IN1
Read_data_1[22] => ALU_output_mux.IN1
Read_data_1[22] => ALU_output_mux.IN1
Read_data_1[22] => Add1.IN10
Read_data_1[22] => Add2.IN42
Read_data_1[22] => Mult0.IN9
Read_data_1[23] => ALU_output_mux.IN1
Read_data_1[23] => ALU_output_mux.IN1
Read_data_1[23] => ALU_output_mux.IN1
Read_data_1[23] => Add1.IN9
Read_data_1[23] => Add2.IN41
Read_data_1[23] => Mult0.IN8
Read_data_1[24] => ALU_output_mux.IN1
Read_data_1[24] => ALU_output_mux.IN1
Read_data_1[24] => ALU_output_mux.IN1
Read_data_1[24] => Add1.IN8
Read_data_1[24] => Add2.IN40
Read_data_1[24] => Mult0.IN7
Read_data_1[25] => ALU_output_mux.IN1
Read_data_1[25] => ALU_output_mux.IN1
Read_data_1[25] => ALU_output_mux.IN1
Read_data_1[25] => Add1.IN7
Read_data_1[25] => Add2.IN39
Read_data_1[25] => Mult0.IN6
Read_data_1[26] => ALU_output_mux.IN1
Read_data_1[26] => ALU_output_mux.IN1
Read_data_1[26] => ALU_output_mux.IN1
Read_data_1[26] => Add1.IN6
Read_data_1[26] => Add2.IN38
Read_data_1[26] => Mult0.IN5
Read_data_1[27] => ALU_output_mux.IN1
Read_data_1[27] => ALU_output_mux.IN1
Read_data_1[27] => ALU_output_mux.IN1
Read_data_1[27] => Add1.IN5
Read_data_1[27] => Add2.IN37
Read_data_1[27] => Mult0.IN4
Read_data_1[28] => ALU_output_mux.IN1
Read_data_1[28] => ALU_output_mux.IN1
Read_data_1[28] => ALU_output_mux.IN1
Read_data_1[28] => Add1.IN4
Read_data_1[28] => Add2.IN36
Read_data_1[28] => Mult0.IN3
Read_data_1[29] => ALU_output_mux.IN1
Read_data_1[29] => ALU_output_mux.IN1
Read_data_1[29] => ALU_output_mux.IN1
Read_data_1[29] => Add1.IN3
Read_data_1[29] => Add2.IN35
Read_data_1[29] => Mult0.IN2
Read_data_1[30] => ALU_output_mux.IN1
Read_data_1[30] => ALU_output_mux.IN1
Read_data_1[30] => ALU_output_mux.IN1
Read_data_1[30] => Add1.IN2
Read_data_1[30] => Add2.IN34
Read_data_1[30] => Mult0.IN1
Read_data_1[31] => ALU_output_mux.IN1
Read_data_1[31] => ALU_output_mux.IN1
Read_data_1[31] => ALU_output_mux.IN1
Read_data_1[31] => Add1.IN1
Read_data_1[31] => Add2.IN33
Read_data_1[31] => Mult0.IN0
Read_data_2[0] => Binput[0].DATAB
Read_data_2[1] => Binput[1].DATAB
Read_data_2[2] => Binput[2].DATAB
Read_data_2[3] => Binput[3].DATAB
Read_data_2[4] => Binput[4].DATAB
Read_data_2[5] => Binput[5].DATAB
Read_data_2[6] => Binput[6].DATAB
Read_data_2[7] => Binput[7].DATAB
Read_data_2[8] => Binput[8].DATAB
Read_data_2[9] => Binput[9].DATAB
Read_data_2[10] => Binput[10].DATAB
Read_data_2[11] => Binput[11].DATAB
Read_data_2[12] => Binput[12].DATAB
Read_data_2[13] => Binput[13].DATAB
Read_data_2[14] => Binput[14].DATAB
Read_data_2[15] => Binput[15].DATAB
Read_data_2[16] => Binput[16].DATAB
Read_data_2[17] => Binput[17].DATAB
Read_data_2[18] => Binput[18].DATAB
Read_data_2[19] => Binput[19].DATAB
Read_data_2[20] => Binput[20].DATAB
Read_data_2[21] => Binput[21].DATAB
Read_data_2[22] => Binput[22].DATAB
Read_data_2[23] => Binput[23].DATAB
Read_data_2[24] => Binput[24].DATAB
Read_data_2[25] => Binput[25].DATAB
Read_data_2[26] => Binput[26].DATAB
Read_data_2[27] => Binput[27].DATAB
Read_data_2[28] => Binput[28].DATAB
Read_data_2[29] => Binput[29].DATAB
Read_data_2[30] => Binput[30].DATAB
Read_data_2[31] => Binput[31].DATAB
Sign_extend[0] => Binput[0].DATAA
Sign_extend[0] => Add0.IN10
Sign_extend[1] => Binput[1].DATAA
Sign_extend[1] => Add0.IN9
Sign_extend[2] => Binput[2].DATAA
Sign_extend[2] => Add0.IN8
Sign_extend[3] => Binput[3].DATAA
Sign_extend[3] => Add0.IN7
Sign_extend[4] => Binput[4].DATAA
Sign_extend[4] => Add0.IN6
Sign_extend[5] => Binput[5].DATAA
Sign_extend[5] => Add0.IN5
Sign_extend[6] => Binput[6].DATAA
Sign_extend[6] => Add0.IN4
Sign_extend[6] => shifter:shift_inst.x[0]
Sign_extend[7] => Binput[7].DATAA
Sign_extend[7] => Add0.IN3
Sign_extend[7] => shifter:shift_inst.x[1]
Sign_extend[8] => Binput[8].DATAA
Sign_extend[8] => Add0.IN2
Sign_extend[8] => shifter:shift_inst.x[2]
Sign_extend[9] => Binput[9].DATAA
Sign_extend[9] => Add0.IN1
Sign_extend[9] => shifter:shift_inst.x[3]
Sign_extend[10] => Binput[10].DATAA
Sign_extend[10] => shifter:shift_inst.x[4]
Sign_extend[11] => Binput[11].DATAA
Sign_extend[12] => Binput[12].DATAA
Sign_extend[13] => Binput[13].DATAA
Sign_extend[14] => Binput[14].DATAA
Sign_extend[15] => Binput[15].DATAA
Sign_extend[16] => Binput[16].DATAA
Sign_extend[17] => Binput[17].DATAA
Sign_extend[18] => Binput[18].DATAA
Sign_extend[19] => Binput[19].DATAA
Sign_extend[20] => Binput[20].DATAA
Sign_extend[21] => Binput[21].DATAA
Sign_extend[22] => Binput[22].DATAA
Sign_extend[23] => Binput[23].DATAA
Sign_extend[24] => Binput[24].DATAA
Sign_extend[25] => Binput[25].DATAA
Sign_extend[26] => Binput[26].DATAA
Sign_extend[27] => Binput[27].DATAA
Sign_extend[28] => Binput[28].DATAA
Sign_extend[29] => Binput[29].DATAA
Sign_extend[30] => Binput[30].DATAA
Sign_extend[31] => Binput[31].DATAA
Function_opcode1 => shifter:shift_inst.dir
ALUctrl[0] => Equal1.IN11
ALUctrl[0] => Mux0.IN65
ALUctrl[0] => Mux1.IN65
ALUctrl[0] => Mux2.IN65
ALUctrl[0] => Mux3.IN65
ALUctrl[0] => Mux4.IN65
ALUctrl[0] => Mux5.IN65
ALUctrl[0] => Mux6.IN65
ALUctrl[0] => Mux7.IN65
ALUctrl[0] => Mux8.IN65
ALUctrl[0] => Mux9.IN65
ALUctrl[0] => Mux10.IN65
ALUctrl[0] => Mux11.IN65
ALUctrl[0] => Mux12.IN65
ALUctrl[0] => Mux13.IN65
ALUctrl[0] => Mux14.IN65
ALUctrl[0] => Mux15.IN65
ALUctrl[0] => Mux16.IN66
ALUctrl[0] => Mux17.IN66
ALUctrl[0] => Mux18.IN66
ALUctrl[0] => Mux19.IN66
ALUctrl[0] => Mux20.IN66
ALUctrl[0] => Mux21.IN66
ALUctrl[0] => Mux22.IN66
ALUctrl[0] => Mux23.IN66
ALUctrl[0] => Mux24.IN66
ALUctrl[0] => Mux25.IN66
ALUctrl[0] => Mux26.IN66
ALUctrl[0] => Mux27.IN66
ALUctrl[0] => Mux28.IN66
ALUctrl[0] => Mux29.IN66
ALUctrl[0] => Mux30.IN66
ALUctrl[0] => Mux31.IN66
ALUctrl[1] => Equal1.IN10
ALUctrl[1] => Mux0.IN64
ALUctrl[1] => Mux1.IN64
ALUctrl[1] => Mux2.IN64
ALUctrl[1] => Mux3.IN64
ALUctrl[1] => Mux4.IN64
ALUctrl[1] => Mux5.IN64
ALUctrl[1] => Mux6.IN64
ALUctrl[1] => Mux7.IN64
ALUctrl[1] => Mux8.IN64
ALUctrl[1] => Mux9.IN64
ALUctrl[1] => Mux10.IN64
ALUctrl[1] => Mux11.IN64
ALUctrl[1] => Mux12.IN64
ALUctrl[1] => Mux13.IN64
ALUctrl[1] => Mux14.IN64
ALUctrl[1] => Mux15.IN64
ALUctrl[1] => Mux16.IN65
ALUctrl[1] => Mux17.IN65
ALUctrl[1] => Mux18.IN65
ALUctrl[1] => Mux19.IN65
ALUctrl[1] => Mux20.IN65
ALUctrl[1] => Mux21.IN65
ALUctrl[1] => Mux22.IN65
ALUctrl[1] => Mux23.IN65
ALUctrl[1] => Mux24.IN65
ALUctrl[1] => Mux25.IN65
ALUctrl[1] => Mux26.IN65
ALUctrl[1] => Mux27.IN65
ALUctrl[1] => Mux28.IN65
ALUctrl[1] => Mux29.IN65
ALUctrl[1] => Mux30.IN65
ALUctrl[1] => Mux31.IN65
ALUctrl[2] => Equal1.IN9
ALUctrl[2] => Mux0.IN63
ALUctrl[2] => Mux1.IN63
ALUctrl[2] => Mux2.IN63
ALUctrl[2] => Mux3.IN63
ALUctrl[2] => Mux4.IN63
ALUctrl[2] => Mux5.IN63
ALUctrl[2] => Mux6.IN63
ALUctrl[2] => Mux7.IN63
ALUctrl[2] => Mux8.IN63
ALUctrl[2] => Mux9.IN63
ALUctrl[2] => Mux10.IN63
ALUctrl[2] => Mux11.IN63
ALUctrl[2] => Mux12.IN63
ALUctrl[2] => Mux13.IN63
ALUctrl[2] => Mux14.IN63
ALUctrl[2] => Mux15.IN63
ALUctrl[2] => Mux16.IN64
ALUctrl[2] => Mux17.IN64
ALUctrl[2] => Mux18.IN64
ALUctrl[2] => Mux19.IN64
ALUctrl[2] => Mux20.IN64
ALUctrl[2] => Mux21.IN64
ALUctrl[2] => Mux22.IN64
ALUctrl[2] => Mux23.IN64
ALUctrl[2] => Mux24.IN64
ALUctrl[2] => Mux25.IN64
ALUctrl[2] => Mux26.IN64
ALUctrl[2] => Mux27.IN64
ALUctrl[2] => Mux28.IN64
ALUctrl[2] => Mux29.IN64
ALUctrl[2] => Mux30.IN64
ALUctrl[2] => Mux31.IN64
ALUctrl[3] => Equal1.IN8
ALUctrl[3] => Mux0.IN62
ALUctrl[3] => Mux1.IN62
ALUctrl[3] => Mux2.IN62
ALUctrl[3] => Mux3.IN62
ALUctrl[3] => Mux4.IN62
ALUctrl[3] => Mux5.IN62
ALUctrl[3] => Mux6.IN62
ALUctrl[3] => Mux7.IN62
ALUctrl[3] => Mux8.IN62
ALUctrl[3] => Mux9.IN62
ALUctrl[3] => Mux10.IN62
ALUctrl[3] => Mux11.IN62
ALUctrl[3] => Mux12.IN62
ALUctrl[3] => Mux13.IN62
ALUctrl[3] => Mux14.IN62
ALUctrl[3] => Mux15.IN62
ALUctrl[3] => Mux16.IN63
ALUctrl[3] => Mux17.IN63
ALUctrl[3] => Mux18.IN63
ALUctrl[3] => Mux19.IN63
ALUctrl[3] => Mux20.IN63
ALUctrl[3] => Mux21.IN63
ALUctrl[3] => Mux22.IN63
ALUctrl[3] => Mux23.IN63
ALUctrl[3] => Mux24.IN63
ALUctrl[3] => Mux25.IN63
ALUctrl[3] => Mux26.IN63
ALUctrl[3] => Mux27.IN63
ALUctrl[3] => Mux28.IN63
ALUctrl[3] => Mux29.IN63
ALUctrl[3] => Mux30.IN63
ALUctrl[3] => Mux31.IN63
ALUctrl[4] => Equal1.IN7
ALUctrl[4] => Mux0.IN61
ALUctrl[4] => Mux1.IN61
ALUctrl[4] => Mux2.IN61
ALUctrl[4] => Mux3.IN61
ALUctrl[4] => Mux4.IN61
ALUctrl[4] => Mux5.IN61
ALUctrl[4] => Mux6.IN61
ALUctrl[4] => Mux7.IN61
ALUctrl[4] => Mux8.IN61
ALUctrl[4] => Mux9.IN61
ALUctrl[4] => Mux10.IN61
ALUctrl[4] => Mux11.IN61
ALUctrl[4] => Mux12.IN61
ALUctrl[4] => Mux13.IN61
ALUctrl[4] => Mux14.IN61
ALUctrl[4] => Mux15.IN61
ALUctrl[4] => Mux16.IN62
ALUctrl[4] => Mux17.IN62
ALUctrl[4] => Mux18.IN62
ALUctrl[4] => Mux19.IN62
ALUctrl[4] => Mux20.IN62
ALUctrl[4] => Mux21.IN62
ALUctrl[4] => Mux22.IN62
ALUctrl[4] => Mux23.IN62
ALUctrl[4] => Mux24.IN62
ALUctrl[4] => Mux25.IN62
ALUctrl[4] => Mux26.IN62
ALUctrl[4] => Mux27.IN62
ALUctrl[4] => Mux28.IN62
ALUctrl[4] => Mux29.IN62
ALUctrl[4] => Mux30.IN62
ALUctrl[4] => Mux31.IN62
ALUctrl[5] => Equal1.IN6
ALUctrl[5] => Mux0.IN60
ALUctrl[5] => Mux1.IN60
ALUctrl[5] => Mux2.IN60
ALUctrl[5] => Mux3.IN60
ALUctrl[5] => Mux4.IN60
ALUctrl[5] => Mux5.IN60
ALUctrl[5] => Mux6.IN60
ALUctrl[5] => Mux7.IN60
ALUctrl[5] => Mux8.IN60
ALUctrl[5] => Mux9.IN60
ALUctrl[5] => Mux10.IN60
ALUctrl[5] => Mux11.IN60
ALUctrl[5] => Mux12.IN60
ALUctrl[5] => Mux13.IN60
ALUctrl[5] => Mux14.IN60
ALUctrl[5] => Mux15.IN60
ALUctrl[5] => Mux16.IN61
ALUctrl[5] => Mux17.IN61
ALUctrl[5] => Mux18.IN61
ALUctrl[5] => Mux19.IN61
ALUctrl[5] => Mux20.IN61
ALUctrl[5] => Mux21.IN61
ALUctrl[5] => Mux22.IN61
ALUctrl[5] => Mux23.IN61
ALUctrl[5] => Mux24.IN61
ALUctrl[5] => Mux25.IN61
ALUctrl[5] => Mux26.IN61
ALUctrl[5] => Mux27.IN61
ALUctrl[5] => Mux28.IN61
ALUctrl[5] => Mux29.IN61
ALUctrl[5] => Mux30.IN61
ALUctrl[5] => Mux31.IN61
ALUSrc => Binput[31].OUTPUTSELECT
ALUSrc => Binput[30].OUTPUTSELECT
ALUSrc => Binput[29].OUTPUTSELECT
ALUSrc => Binput[28].OUTPUTSELECT
ALUSrc => Binput[27].OUTPUTSELECT
ALUSrc => Binput[26].OUTPUTSELECT
ALUSrc => Binput[25].OUTPUTSELECT
ALUSrc => Binput[24].OUTPUTSELECT
ALUSrc => Binput[23].OUTPUTSELECT
ALUSrc => Binput[22].OUTPUTSELECT
ALUSrc => Binput[21].OUTPUTSELECT
ALUSrc => Binput[20].OUTPUTSELECT
ALUSrc => Binput[19].OUTPUTSELECT
ALUSrc => Binput[18].OUTPUTSELECT
ALUSrc => Binput[17].OUTPUTSELECT
ALUSrc => Binput[16].OUTPUTSELECT
ALUSrc => Binput[15].OUTPUTSELECT
ALUSrc => Binput[14].OUTPUTSELECT
ALUSrc => Binput[13].OUTPUTSELECT
ALUSrc => Binput[12].OUTPUTSELECT
ALUSrc => Binput[11].OUTPUTSELECT
ALUSrc => Binput[10].OUTPUTSELECT
ALUSrc => Binput[9].OUTPUTSELECT
ALUSrc => Binput[8].OUTPUTSELECT
ALUSrc => Binput[7].OUTPUTSELECT
ALUSrc => Binput[6].OUTPUTSELECT
ALUSrc => Binput[5].OUTPUTSELECT
ALUSrc => Binput[4].OUTPUTSELECT
ALUSrc => Binput[3].OUTPUTSELECT
ALUSrc => Binput[2].OUTPUTSELECT
ALUSrc => Binput[1].OUTPUTSELECT
ALUSrc => Binput[0].OUTPUTSELECT
PC_plus_4[0] => ~NO_FANOUT~
PC_plus_4[1] => ~NO_FANOUT~
PC_plus_4[2] => Add0.IN20
PC_plus_4[3] => Add0.IN19
PC_plus_4[4] => Add0.IN18
PC_plus_4[5] => Add0.IN17
PC_plus_4[6] => Add0.IN16
PC_plus_4[7] => Add0.IN15
PC_plus_4[8] => Add0.IN14
PC_plus_4[9] => Add0.IN13
PC_plus_4[10] => Add0.IN12
PC_plus_4[11] => Add0.IN11
Zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[0] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[1] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[2] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[3] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[4] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[5] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[6] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[7] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[8] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[9] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[10] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[11] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[12] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[13] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[14] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[15] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[16] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[17] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[18] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[19] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[20] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[21] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[22] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[23] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[24] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[25] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[26] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[27] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[28] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[29] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[30] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[31] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|MIPSenv:MIPS|Execute:EXE|shifter:shift_inst
y[0] => vec[0].DATAA
y[0] => vec[31].DATAB
y[1] => vec[1].DATAA
y[1] => vec[30].DATAB
y[2] => vec[2].DATAA
y[2] => vec[29].DATAB
y[3] => vec[3].DATAA
y[3] => vec[28].DATAB
y[4] => vec[4].DATAA
y[4] => vec[27].DATAB
y[5] => vec[5].DATAA
y[5] => vec[26].DATAB
y[6] => vec[6].DATAA
y[6] => vec[25].DATAB
y[7] => vec[7].DATAA
y[7] => vec[24].DATAB
y[8] => vec[8].DATAA
y[8] => vec[23].DATAB
y[9] => vec[9].DATAA
y[9] => vec[22].DATAB
y[10] => vec[10].DATAA
y[10] => vec[21].DATAB
y[11] => vec[11].DATAA
y[11] => vec[20].DATAB
y[12] => vec[12].DATAA
y[12] => vec[19].DATAB
y[13] => vec[13].DATAA
y[13] => vec[18].DATAB
y[14] => vec[14].DATAA
y[14] => vec[17].DATAB
y[15] => vec[15].DATAA
y[15] => vec[16].DATAB
y[16] => vec[15].DATAB
y[16] => vec[16].DATAA
y[17] => vec[14].DATAB
y[17] => vec[17].DATAA
y[18] => vec[13].DATAB
y[18] => vec[18].DATAA
y[19] => vec[12].DATAB
y[19] => vec[19].DATAA
y[20] => vec[11].DATAB
y[20] => vec[20].DATAA
y[21] => vec[10].DATAB
y[21] => vec[21].DATAA
y[22] => vec[9].DATAB
y[22] => vec[22].DATAA
y[23] => vec[8].DATAB
y[23] => vec[23].DATAA
y[24] => vec[7].DATAB
y[24] => vec[24].DATAA
y[25] => vec[6].DATAB
y[25] => vec[25].DATAA
y[26] => vec[5].DATAB
y[26] => vec[26].DATAA
y[27] => vec[4].DATAB
y[27] => vec[27].DATAA
y[28] => vec[3].DATAB
y[28] => vec[28].DATAA
y[29] => vec[2].DATAB
y[29] => vec[29].DATAA
y[30] => vec[1].DATAB
y[30] => vec[30].DATAA
y[31] => vec[0].DATAB
y[31] => vec[31].DATAA
x[0] => horiz[0][32].OUTPUTSELECT
x[0] => horiz[0][31].OUTPUTSELECT
x[0] => horiz[0][30].OUTPUTSELECT
x[0] => horiz[0][29].OUTPUTSELECT
x[0] => horiz[0][28].OUTPUTSELECT
x[0] => horiz[0][27].OUTPUTSELECT
x[0] => horiz[0][26].OUTPUTSELECT
x[0] => horiz[0][25].OUTPUTSELECT
x[0] => horiz[0][24].OUTPUTSELECT
x[0] => horiz[0][23].OUTPUTSELECT
x[0] => horiz[0][22].OUTPUTSELECT
x[0] => horiz[0][21].OUTPUTSELECT
x[0] => horiz[0][20].OUTPUTSELECT
x[0] => horiz[0][19].OUTPUTSELECT
x[0] => horiz[0][18].OUTPUTSELECT
x[0] => horiz[0][17].OUTPUTSELECT
x[0] => horiz[0][16].OUTPUTSELECT
x[0] => horiz[0][15].OUTPUTSELECT
x[0] => horiz[0][14].OUTPUTSELECT
x[0] => horiz[0][13].OUTPUTSELECT
x[0] => horiz[0][12].OUTPUTSELECT
x[0] => horiz[0][11].OUTPUTSELECT
x[0] => horiz[0][10].OUTPUTSELECT
x[0] => horiz[0][9].OUTPUTSELECT
x[0] => horiz[0][8].OUTPUTSELECT
x[0] => horiz[0][7].OUTPUTSELECT
x[0] => horiz[0][6].OUTPUTSELECT
x[0] => horiz[0][5].OUTPUTSELECT
x[0] => horiz[0][4].OUTPUTSELECT
x[0] => horiz[0][3].OUTPUTSELECT
x[0] => horiz[0][2].OUTPUTSELECT
x[0] => horiz[0][1].OUTPUTSELECT
x[0] => horiz[0][0].OUTPUTSELECT
x[1] => horiz[1][32].OUTPUTSELECT
x[1] => horiz[1][31].OUTPUTSELECT
x[1] => horiz[1][30].OUTPUTSELECT
x[1] => horiz[1][29].OUTPUTSELECT
x[1] => horiz[1][28].OUTPUTSELECT
x[1] => horiz[1][27].OUTPUTSELECT
x[1] => horiz[1][26].OUTPUTSELECT
x[1] => horiz[1][25].OUTPUTSELECT
x[1] => horiz[1][24].OUTPUTSELECT
x[1] => horiz[1][23].OUTPUTSELECT
x[1] => horiz[1][22].OUTPUTSELECT
x[1] => horiz[1][21].OUTPUTSELECT
x[1] => horiz[1][20].OUTPUTSELECT
x[1] => horiz[1][19].OUTPUTSELECT
x[1] => horiz[1][18].OUTPUTSELECT
x[1] => horiz[1][17].OUTPUTSELECT
x[1] => horiz[1][16].OUTPUTSELECT
x[1] => horiz[1][15].OUTPUTSELECT
x[1] => horiz[1][14].OUTPUTSELECT
x[1] => horiz[1][13].OUTPUTSELECT
x[1] => horiz[1][12].OUTPUTSELECT
x[1] => horiz[1][11].OUTPUTSELECT
x[1] => horiz[1][10].OUTPUTSELECT
x[1] => horiz[1][9].OUTPUTSELECT
x[1] => horiz[1][8].OUTPUTSELECT
x[1] => horiz[1][7].OUTPUTSELECT
x[1] => horiz[1][6].OUTPUTSELECT
x[1] => horiz[1][5].OUTPUTSELECT
x[1] => horiz[1][4].OUTPUTSELECT
x[1] => horiz[1][3].OUTPUTSELECT
x[1] => horiz[1][2].OUTPUTSELECT
x[1] => horiz[1][1].OUTPUTSELECT
x[1] => horiz[1][0].OUTPUTSELECT
x[2] => horiz[2][32].OUTPUTSELECT
x[2] => horiz[2][31].OUTPUTSELECT
x[2] => horiz[2][30].OUTPUTSELECT
x[2] => horiz[2][29].OUTPUTSELECT
x[2] => horiz[2][28].OUTPUTSELECT
x[2] => horiz[2][27].OUTPUTSELECT
x[2] => horiz[2][26].OUTPUTSELECT
x[2] => horiz[2][25].OUTPUTSELECT
x[2] => horiz[2][24].OUTPUTSELECT
x[2] => horiz[2][23].OUTPUTSELECT
x[2] => horiz[2][22].OUTPUTSELECT
x[2] => horiz[2][21].OUTPUTSELECT
x[2] => horiz[2][20].OUTPUTSELECT
x[2] => horiz[2][19].OUTPUTSELECT
x[2] => horiz[2][18].OUTPUTSELECT
x[2] => horiz[2][17].OUTPUTSELECT
x[2] => horiz[2][16].OUTPUTSELECT
x[2] => horiz[2][15].OUTPUTSELECT
x[2] => horiz[2][14].OUTPUTSELECT
x[2] => horiz[2][13].OUTPUTSELECT
x[2] => horiz[2][12].OUTPUTSELECT
x[2] => horiz[2][11].OUTPUTSELECT
x[2] => horiz[2][10].OUTPUTSELECT
x[2] => horiz[2][9].OUTPUTSELECT
x[2] => horiz[2][8].OUTPUTSELECT
x[2] => horiz[2][7].OUTPUTSELECT
x[2] => horiz[2][6].OUTPUTSELECT
x[2] => horiz[2][5].OUTPUTSELECT
x[2] => horiz[2][4].OUTPUTSELECT
x[2] => horiz[2][3].OUTPUTSELECT
x[2] => horiz[2][2].OUTPUTSELECT
x[2] => horiz[2][1].OUTPUTSELECT
x[2] => horiz[2][0].OUTPUTSELECT
x[3] => horiz[3][32].OUTPUTSELECT
x[3] => horiz[3][31].OUTPUTSELECT
x[3] => horiz[3][30].OUTPUTSELECT
x[3] => horiz[3][29].OUTPUTSELECT
x[3] => horiz[3][28].OUTPUTSELECT
x[3] => horiz[3][27].OUTPUTSELECT
x[3] => horiz[3][26].OUTPUTSELECT
x[3] => horiz[3][25].OUTPUTSELECT
x[3] => horiz[3][24].OUTPUTSELECT
x[3] => horiz[3][23].OUTPUTSELECT
x[3] => horiz[3][22].OUTPUTSELECT
x[3] => horiz[3][21].OUTPUTSELECT
x[3] => horiz[3][20].OUTPUTSELECT
x[3] => horiz[3][19].OUTPUTSELECT
x[3] => horiz[3][18].OUTPUTSELECT
x[3] => horiz[3][17].OUTPUTSELECT
x[3] => horiz[3][16].OUTPUTSELECT
x[3] => horiz[3][15].OUTPUTSELECT
x[3] => horiz[3][14].OUTPUTSELECT
x[3] => horiz[3][13].OUTPUTSELECT
x[3] => horiz[3][12].OUTPUTSELECT
x[3] => horiz[3][11].OUTPUTSELECT
x[3] => horiz[3][10].OUTPUTSELECT
x[3] => horiz[3][9].OUTPUTSELECT
x[3] => horiz[3][8].OUTPUTSELECT
x[3] => horiz[3][7].OUTPUTSELECT
x[3] => horiz[3][6].OUTPUTSELECT
x[3] => horiz[3][5].OUTPUTSELECT
x[3] => horiz[3][4].OUTPUTSELECT
x[3] => horiz[3][3].OUTPUTSELECT
x[3] => horiz[3][2].OUTPUTSELECT
x[3] => horiz[3][1].OUTPUTSELECT
x[3] => horiz[3][0].OUTPUTSELECT
x[4] => horiz.OUTPUTSELECT
x[4] => horiz[4][31].OUTPUTSELECT
x[4] => horiz[4][30].OUTPUTSELECT
x[4] => horiz[4][29].OUTPUTSELECT
x[4] => horiz[4][28].OUTPUTSELECT
x[4] => horiz[4][27].OUTPUTSELECT
x[4] => horiz[4][26].OUTPUTSELECT
x[4] => horiz[4][25].OUTPUTSELECT
x[4] => horiz[4][24].OUTPUTSELECT
x[4] => horiz[4][23].OUTPUTSELECT
x[4] => horiz[4][22].OUTPUTSELECT
x[4] => horiz[4][21].OUTPUTSELECT
x[4] => horiz[4][20].OUTPUTSELECT
x[4] => horiz[4][19].OUTPUTSELECT
x[4] => horiz[4][18].OUTPUTSELECT
x[4] => horiz[4][17].OUTPUTSELECT
x[4] => horiz[4][16].OUTPUTSELECT
x[4] => horiz[4][15].OUTPUTSELECT
x[4] => horiz[4][14].OUTPUTSELECT
x[4] => horiz[4][13].OUTPUTSELECT
x[4] => horiz[4][12].OUTPUTSELECT
x[4] => horiz[4][11].OUTPUTSELECT
x[4] => horiz[4][10].OUTPUTSELECT
x[4] => horiz[4][9].OUTPUTSELECT
x[4] => horiz[4][8].OUTPUTSELECT
x[4] => horiz[4][7].OUTPUTSELECT
x[4] => horiz[4][6].OUTPUTSELECT
x[4] => horiz[4][5].OUTPUTSELECT
x[4] => horiz[4][4].OUTPUTSELECT
x[4] => horiz[4][3].OUTPUTSELECT
x[4] => horiz[4][2].OUTPUTSELECT
x[4] => horiz[4][1].OUTPUTSELECT
x[4] => horiz[4][0].OUTPUTSELECT
dir => vec[0].OUTPUTSELECT
dir => vec[1].OUTPUTSELECT
dir => vec[2].OUTPUTSELECT
dir => vec[3].OUTPUTSELECT
dir => vec[4].OUTPUTSELECT
dir => vec[5].OUTPUTSELECT
dir => vec[6].OUTPUTSELECT
dir => vec[7].OUTPUTSELECT
dir => vec[8].OUTPUTSELECT
dir => vec[9].OUTPUTSELECT
dir => vec[10].OUTPUTSELECT
dir => vec[11].OUTPUTSELECT
dir => vec[12].OUTPUTSELECT
dir => vec[13].OUTPUTSELECT
dir => vec[14].OUTPUTSELECT
dir => vec[15].OUTPUTSELECT
dir => vec[16].OUTPUTSELECT
dir => vec[17].OUTPUTSELECT
dir => vec[18].OUTPUTSELECT
dir => vec[19].OUTPUTSELECT
dir => vec[20].OUTPUTSELECT
dir => vec[21].OUTPUTSELECT
dir => vec[22].OUTPUTSELECT
dir => vec[23].OUTPUTSELECT
dir => vec[24].OUTPUTSELECT
dir => vec[25].OUTPUTSELECT
dir => vec[26].OUTPUTSELECT
dir => vec[27].OUTPUTSELECT
dir => vec[28].OUTPUTSELECT
dir => vec[29].OUTPUTSELECT
dir => vec[30].OUTPUTSELECT
dir => vec[31].OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
dir => res.OUTPUTSELECT
res[0] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= res.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= res.DB_MAX_OUTPUT_PORT_TYPE
cout <= horiz.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|MIPSenv:MIPS|dmemory:MEM
read_data[0] <= altsyncram:data_memory.q_a[0]
read_data[1] <= altsyncram:data_memory.q_a[1]
read_data[2] <= altsyncram:data_memory.q_a[2]
read_data[3] <= altsyncram:data_memory.q_a[3]
read_data[4] <= altsyncram:data_memory.q_a[4]
read_data[5] <= altsyncram:data_memory.q_a[5]
read_data[6] <= altsyncram:data_memory.q_a[6]
read_data[7] <= altsyncram:data_memory.q_a[7]
read_data[8] <= altsyncram:data_memory.q_a[8]
read_data[9] <= altsyncram:data_memory.q_a[9]
read_data[10] <= altsyncram:data_memory.q_a[10]
read_data[11] <= altsyncram:data_memory.q_a[11]
read_data[12] <= altsyncram:data_memory.q_a[12]
read_data[13] <= altsyncram:data_memory.q_a[13]
read_data[14] <= altsyncram:data_memory.q_a[14]
read_data[15] <= altsyncram:data_memory.q_a[15]
read_data[16] <= altsyncram:data_memory.q_a[16]
read_data[17] <= altsyncram:data_memory.q_a[17]
read_data[18] <= altsyncram:data_memory.q_a[18]
read_data[19] <= altsyncram:data_memory.q_a[19]
read_data[20] <= altsyncram:data_memory.q_a[20]
read_data[21] <= altsyncram:data_memory.q_a[21]
read_data[22] <= altsyncram:data_memory.q_a[22]
read_data[23] <= altsyncram:data_memory.q_a[23]
read_data[24] <= altsyncram:data_memory.q_a[24]
read_data[25] <= altsyncram:data_memory.q_a[25]
read_data[26] <= altsyncram:data_memory.q_a[26]
read_data[27] <= altsyncram:data_memory.q_a[27]
read_data[28] <= altsyncram:data_memory.q_a[28]
read_data[29] <= altsyncram:data_memory.q_a[29]
read_data[30] <= altsyncram:data_memory.q_a[30]
read_data[31] <= altsyncram:data_memory.q_a[31]
address[0] => altsyncram:data_memory.address_a[0]
address[1] => altsyncram:data_memory.address_a[1]
address[2] => altsyncram:data_memory.address_a[2]
address[3] => altsyncram:data_memory.address_a[3]
address[4] => altsyncram:data_memory.address_a[4]
address[5] => altsyncram:data_memory.address_a[5]
address[6] => altsyncram:data_memory.address_a[6]
address[7] => altsyncram:data_memory.address_a[7]
address[8] => altsyncram:data_memory.address_a[8]
address[9] => altsyncram:data_memory.address_a[9]
address[10] => altsyncram:data_memory.address_a[10]
write_data[0] => altsyncram:data_memory.data_a[0]
write_data[1] => altsyncram:data_memory.data_a[1]
write_data[2] => altsyncram:data_memory.data_a[2]
write_data[3] => altsyncram:data_memory.data_a[3]
write_data[4] => altsyncram:data_memory.data_a[4]
write_data[5] => altsyncram:data_memory.data_a[5]
write_data[6] => altsyncram:data_memory.data_a[6]
write_data[7] => altsyncram:data_memory.data_a[7]
write_data[8] => altsyncram:data_memory.data_a[8]
write_data[9] => altsyncram:data_memory.data_a[9]
write_data[10] => altsyncram:data_memory.data_a[10]
write_data[11] => altsyncram:data_memory.data_a[11]
write_data[12] => altsyncram:data_memory.data_a[12]
write_data[13] => altsyncram:data_memory.data_a[13]
write_data[14] => altsyncram:data_memory.data_a[14]
write_data[15] => altsyncram:data_memory.data_a[15]
write_data[16] => altsyncram:data_memory.data_a[16]
write_data[17] => altsyncram:data_memory.data_a[17]
write_data[18] => altsyncram:data_memory.data_a[18]
write_data[19] => altsyncram:data_memory.data_a[19]
write_data[20] => altsyncram:data_memory.data_a[20]
write_data[21] => altsyncram:data_memory.data_a[21]
write_data[22] => altsyncram:data_memory.data_a[22]
write_data[23] => altsyncram:data_memory.data_a[23]
write_data[24] => altsyncram:data_memory.data_a[24]
write_data[25] => altsyncram:data_memory.data_a[25]
write_data[26] => altsyncram:data_memory.data_a[26]
write_data[27] => altsyncram:data_memory.data_a[27]
write_data[28] => altsyncram:data_memory.data_a[28]
write_data[29] => altsyncram:data_memory.data_a[29]
write_data[30] => altsyncram:data_memory.data_a[30]
write_data[31] => altsyncram:data_memory.data_a[31]
Memwrite => altsyncram:data_memory.wren_a
clock => altsyncram:data_memory.clock0
reset => ~NO_FANOUT~


|MCU_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory
wren_a => altsyncram_cic4:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cic4:auto_generated.data_a[0]
data_a[1] => altsyncram_cic4:auto_generated.data_a[1]
data_a[2] => altsyncram_cic4:auto_generated.data_a[2]
data_a[3] => altsyncram_cic4:auto_generated.data_a[3]
data_a[4] => altsyncram_cic4:auto_generated.data_a[4]
data_a[5] => altsyncram_cic4:auto_generated.data_a[5]
data_a[6] => altsyncram_cic4:auto_generated.data_a[6]
data_a[7] => altsyncram_cic4:auto_generated.data_a[7]
data_a[8] => altsyncram_cic4:auto_generated.data_a[8]
data_a[9] => altsyncram_cic4:auto_generated.data_a[9]
data_a[10] => altsyncram_cic4:auto_generated.data_a[10]
data_a[11] => altsyncram_cic4:auto_generated.data_a[11]
data_a[12] => altsyncram_cic4:auto_generated.data_a[12]
data_a[13] => altsyncram_cic4:auto_generated.data_a[13]
data_a[14] => altsyncram_cic4:auto_generated.data_a[14]
data_a[15] => altsyncram_cic4:auto_generated.data_a[15]
data_a[16] => altsyncram_cic4:auto_generated.data_a[16]
data_a[17] => altsyncram_cic4:auto_generated.data_a[17]
data_a[18] => altsyncram_cic4:auto_generated.data_a[18]
data_a[19] => altsyncram_cic4:auto_generated.data_a[19]
data_a[20] => altsyncram_cic4:auto_generated.data_a[20]
data_a[21] => altsyncram_cic4:auto_generated.data_a[21]
data_a[22] => altsyncram_cic4:auto_generated.data_a[22]
data_a[23] => altsyncram_cic4:auto_generated.data_a[23]
data_a[24] => altsyncram_cic4:auto_generated.data_a[24]
data_a[25] => altsyncram_cic4:auto_generated.data_a[25]
data_a[26] => altsyncram_cic4:auto_generated.data_a[26]
data_a[27] => altsyncram_cic4:auto_generated.data_a[27]
data_a[28] => altsyncram_cic4:auto_generated.data_a[28]
data_a[29] => altsyncram_cic4:auto_generated.data_a[29]
data_a[30] => altsyncram_cic4:auto_generated.data_a[30]
data_a[31] => altsyncram_cic4:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cic4:auto_generated.address_a[0]
address_a[1] => altsyncram_cic4:auto_generated.address_a[1]
address_a[2] => altsyncram_cic4:auto_generated.address_a[2]
address_a[3] => altsyncram_cic4:auto_generated.address_a[3]
address_a[4] => altsyncram_cic4:auto_generated.address_a[4]
address_a[5] => altsyncram_cic4:auto_generated.address_a[5]
address_a[6] => altsyncram_cic4:auto_generated.address_a[6]
address_a[7] => altsyncram_cic4:auto_generated.address_a[7]
address_a[8] => altsyncram_cic4:auto_generated.address_a[8]
address_a[9] => altsyncram_cic4:auto_generated.address_a[9]
address_a[10] => altsyncram_cic4:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cic4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cic4:auto_generated.q_a[0]
q_a[1] <= altsyncram_cic4:auto_generated.q_a[1]
q_a[2] <= altsyncram_cic4:auto_generated.q_a[2]
q_a[3] <= altsyncram_cic4:auto_generated.q_a[3]
q_a[4] <= altsyncram_cic4:auto_generated.q_a[4]
q_a[5] <= altsyncram_cic4:auto_generated.q_a[5]
q_a[6] <= altsyncram_cic4:auto_generated.q_a[6]
q_a[7] <= altsyncram_cic4:auto_generated.q_a[7]
q_a[8] <= altsyncram_cic4:auto_generated.q_a[8]
q_a[9] <= altsyncram_cic4:auto_generated.q_a[9]
q_a[10] <= altsyncram_cic4:auto_generated.q_a[10]
q_a[11] <= altsyncram_cic4:auto_generated.q_a[11]
q_a[12] <= altsyncram_cic4:auto_generated.q_a[12]
q_a[13] <= altsyncram_cic4:auto_generated.q_a[13]
q_a[14] <= altsyncram_cic4:auto_generated.q_a[14]
q_a[15] <= altsyncram_cic4:auto_generated.q_a[15]
q_a[16] <= altsyncram_cic4:auto_generated.q_a[16]
q_a[17] <= altsyncram_cic4:auto_generated.q_a[17]
q_a[18] <= altsyncram_cic4:auto_generated.q_a[18]
q_a[19] <= altsyncram_cic4:auto_generated.q_a[19]
q_a[20] <= altsyncram_cic4:auto_generated.q_a[20]
q_a[21] <= altsyncram_cic4:auto_generated.q_a[21]
q_a[22] <= altsyncram_cic4:auto_generated.q_a[22]
q_a[23] <= altsyncram_cic4:auto_generated.q_a[23]
q_a[24] <= altsyncram_cic4:auto_generated.q_a[24]
q_a[25] <= altsyncram_cic4:auto_generated.q_a[25]
q_a[26] <= altsyncram_cic4:auto_generated.q_a[26]
q_a[27] <= altsyncram_cic4:auto_generated.q_a[27]
q_a[28] <= altsyncram_cic4:auto_generated.q_a[28]
q_a[29] <= altsyncram_cic4:auto_generated.q_a[29]
q_a[30] <= altsyncram_cic4:auto_generated.q_a[30]
q_a[31] <= altsyncram_cic4:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MCU_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated
address_a[0] => altsyncram_t1a3:altsyncram1.address_a[0]
address_a[1] => altsyncram_t1a3:altsyncram1.address_a[1]
address_a[2] => altsyncram_t1a3:altsyncram1.address_a[2]
address_a[3] => altsyncram_t1a3:altsyncram1.address_a[3]
address_a[4] => altsyncram_t1a3:altsyncram1.address_a[4]
address_a[5] => altsyncram_t1a3:altsyncram1.address_a[5]
address_a[6] => altsyncram_t1a3:altsyncram1.address_a[6]
address_a[7] => altsyncram_t1a3:altsyncram1.address_a[7]
address_a[8] => altsyncram_t1a3:altsyncram1.address_a[8]
address_a[9] => altsyncram_t1a3:altsyncram1.address_a[9]
address_a[10] => altsyncram_t1a3:altsyncram1.address_a[10]
clock0 => altsyncram_t1a3:altsyncram1.clock0
data_a[0] => altsyncram_t1a3:altsyncram1.data_a[0]
data_a[1] => altsyncram_t1a3:altsyncram1.data_a[1]
data_a[2] => altsyncram_t1a3:altsyncram1.data_a[2]
data_a[3] => altsyncram_t1a3:altsyncram1.data_a[3]
data_a[4] => altsyncram_t1a3:altsyncram1.data_a[4]
data_a[5] => altsyncram_t1a3:altsyncram1.data_a[5]
data_a[6] => altsyncram_t1a3:altsyncram1.data_a[6]
data_a[7] => altsyncram_t1a3:altsyncram1.data_a[7]
data_a[8] => altsyncram_t1a3:altsyncram1.data_a[8]
data_a[9] => altsyncram_t1a3:altsyncram1.data_a[9]
data_a[10] => altsyncram_t1a3:altsyncram1.data_a[10]
data_a[11] => altsyncram_t1a3:altsyncram1.data_a[11]
data_a[12] => altsyncram_t1a3:altsyncram1.data_a[12]
data_a[13] => altsyncram_t1a3:altsyncram1.data_a[13]
data_a[14] => altsyncram_t1a3:altsyncram1.data_a[14]
data_a[15] => altsyncram_t1a3:altsyncram1.data_a[15]
data_a[16] => altsyncram_t1a3:altsyncram1.data_a[16]
data_a[17] => altsyncram_t1a3:altsyncram1.data_a[17]
data_a[18] => altsyncram_t1a3:altsyncram1.data_a[18]
data_a[19] => altsyncram_t1a3:altsyncram1.data_a[19]
data_a[20] => altsyncram_t1a3:altsyncram1.data_a[20]
data_a[21] => altsyncram_t1a3:altsyncram1.data_a[21]
data_a[22] => altsyncram_t1a3:altsyncram1.data_a[22]
data_a[23] => altsyncram_t1a3:altsyncram1.data_a[23]
data_a[24] => altsyncram_t1a3:altsyncram1.data_a[24]
data_a[25] => altsyncram_t1a3:altsyncram1.data_a[25]
data_a[26] => altsyncram_t1a3:altsyncram1.data_a[26]
data_a[27] => altsyncram_t1a3:altsyncram1.data_a[27]
data_a[28] => altsyncram_t1a3:altsyncram1.data_a[28]
data_a[29] => altsyncram_t1a3:altsyncram1.data_a[29]
data_a[30] => altsyncram_t1a3:altsyncram1.data_a[30]
data_a[31] => altsyncram_t1a3:altsyncram1.data_a[31]
q_a[0] <= altsyncram_t1a3:altsyncram1.q_a[0]
q_a[1] <= altsyncram_t1a3:altsyncram1.q_a[1]
q_a[2] <= altsyncram_t1a3:altsyncram1.q_a[2]
q_a[3] <= altsyncram_t1a3:altsyncram1.q_a[3]
q_a[4] <= altsyncram_t1a3:altsyncram1.q_a[4]
q_a[5] <= altsyncram_t1a3:altsyncram1.q_a[5]
q_a[6] <= altsyncram_t1a3:altsyncram1.q_a[6]
q_a[7] <= altsyncram_t1a3:altsyncram1.q_a[7]
q_a[8] <= altsyncram_t1a3:altsyncram1.q_a[8]
q_a[9] <= altsyncram_t1a3:altsyncram1.q_a[9]
q_a[10] <= altsyncram_t1a3:altsyncram1.q_a[10]
q_a[11] <= altsyncram_t1a3:altsyncram1.q_a[11]
q_a[12] <= altsyncram_t1a3:altsyncram1.q_a[12]
q_a[13] <= altsyncram_t1a3:altsyncram1.q_a[13]
q_a[14] <= altsyncram_t1a3:altsyncram1.q_a[14]
q_a[15] <= altsyncram_t1a3:altsyncram1.q_a[15]
q_a[16] <= altsyncram_t1a3:altsyncram1.q_a[16]
q_a[17] <= altsyncram_t1a3:altsyncram1.q_a[17]
q_a[18] <= altsyncram_t1a3:altsyncram1.q_a[18]
q_a[19] <= altsyncram_t1a3:altsyncram1.q_a[19]
q_a[20] <= altsyncram_t1a3:altsyncram1.q_a[20]
q_a[21] <= altsyncram_t1a3:altsyncram1.q_a[21]
q_a[22] <= altsyncram_t1a3:altsyncram1.q_a[22]
q_a[23] <= altsyncram_t1a3:altsyncram1.q_a[23]
q_a[24] <= altsyncram_t1a3:altsyncram1.q_a[24]
q_a[25] <= altsyncram_t1a3:altsyncram1.q_a[25]
q_a[26] <= altsyncram_t1a3:altsyncram1.q_a[26]
q_a[27] <= altsyncram_t1a3:altsyncram1.q_a[27]
q_a[28] <= altsyncram_t1a3:altsyncram1.q_a[28]
q_a[29] <= altsyncram_t1a3:altsyncram1.q_a[29]
q_a[30] <= altsyncram_t1a3:altsyncram1.q_a[30]
q_a[31] <= altsyncram_t1a3:altsyncram1.q_a[31]
wren_a => altsyncram_t1a3:altsyncram1.wren_a


|MCU_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|altsyncram_t1a3:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|MCU_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|MCU_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|MCU_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|MCU_top|MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_cic4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|MIPSenv:MIPS|mips_intr:INTR_HANDLER
i_clk => int_pc_save[0].CLK
i_clk => int_pc_save[1].CLK
i_clk => int_pc_save[2].CLK
i_clk => int_pc_save[3].CLK
i_clk => int_pc_save[4].CLK
i_clk => int_pc_save[5].CLK
i_clk => int_pc_save[6].CLK
i_clk => int_pc_save[7].CLK
i_clk => int_pc_save[8].CLK
i_clk => int_pc_save[9].CLK
i_clk => int_pc_save[10].CLK
i_clk => int_pc_save[11].CLK
i_clk => pr_stage~1.DATAIN
i_rst => pr_stage.OUTPUTSELECT
i_rst => pr_stage.OUTPUTSELECT
i_rst => pr_stage.OUTPUTSELECT
i_rst => pr_stage.OUTPUTSELECT
i_rst => pr_stage.OUTPUTSELECT
i_rst => int_pc_save.OUTPUTSELECT
i_rst => int_pc_save.OUTPUTSELECT
i_rst => int_pc_save.OUTPUTSELECT
i_rst => int_pc_save.OUTPUTSELECT
i_rst => int_pc_save.OUTPUTSELECT
i_rst => int_pc_save.OUTPUTSELECT
i_rst => int_pc_save.OUTPUTSELECT
i_rst => int_pc_save.OUTPUTSELECT
i_rst => int_pc_save.OUTPUTSELECT
i_rst => int_pc_save.OUTPUTSELECT
i_rst => int_pc_save.OUTPUTSELECT
i_rst => int_pc_save.OUTPUTSELECT
i_intr => process_1.IN0
i_intr => nx_stage.stage1.DATAB
i_intr => Selector0.IN1
i_instruction[0] => Equal0.IN31
i_instruction[1] => Equal0.IN30
i_instruction[2] => Equal0.IN29
i_instruction[3] => Equal0.IN4
i_instruction[4] => Equal0.IN28
i_instruction[5] => Equal0.IN27
i_instruction[6] => Equal0.IN26
i_instruction[7] => Equal0.IN25
i_instruction[8] => Equal0.IN24
i_instruction[9] => Equal0.IN23
i_instruction[10] => Equal0.IN22
i_instruction[11] => Equal0.IN21
i_instruction[12] => Equal0.IN20
i_instruction[13] => Equal0.IN19
i_instruction[14] => Equal0.IN18
i_instruction[15] => Equal0.IN17
i_instruction[16] => Equal0.IN16
i_instruction[17] => Equal0.IN15
i_instruction[18] => Equal0.IN14
i_instruction[19] => Equal0.IN13
i_instruction[20] => Equal0.IN12
i_instruction[21] => Equal0.IN3
i_instruction[22] => Equal0.IN2
i_instruction[23] => Equal0.IN11
i_instruction[24] => Equal0.IN1
i_instruction[25] => Equal0.IN0
i_instruction[26] => Equal0.IN10
i_instruction[27] => Equal0.IN9
i_instruction[28] => Equal0.IN8
i_instruction[29] => Equal0.IN7
i_instruction[30] => Equal0.IN6
i_instruction[31] => Equal0.IN5
i_PC_plus_4[0] => int_pc_save.DATAB
i_PC_plus_4[1] => int_pc_save.DATAB
i_PC_plus_4[2] => int_pc_save.DATAB
i_PC_plus_4[3] => int_pc_save.DATAB
i_PC_plus_4[4] => int_pc_save.DATAB
i_PC_plus_4[5] => int_pc_save.DATAB
i_PC_plus_4[6] => int_pc_save.DATAB
i_PC_plus_4[7] => int_pc_save.DATAB
i_PC_plus_4[8] => int_pc_save.DATAB
i_PC_plus_4[9] => int_pc_save.DATAB
i_PC_plus_4[10] => int_pc_save.DATAB
i_PC_plus_4[11] => int_pc_save.DATAB
o_save_to_pc <= o_save_to_pc.DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr_valid <= o_inst_from_intr_valid.DB_MAX_OUTPUT_PORT_TYPE
o_pc_save[0] <= int_pc_save[0].DB_MAX_OUTPUT_PORT_TYPE
o_pc_save[1] <= int_pc_save[1].DB_MAX_OUTPUT_PORT_TYPE
o_pc_save[2] <= int_pc_save[2].DB_MAX_OUTPUT_PORT_TYPE
o_pc_save[3] <= int_pc_save[3].DB_MAX_OUTPUT_PORT_TYPE
o_pc_save[4] <= int_pc_save[4].DB_MAX_OUTPUT_PORT_TYPE
o_pc_save[5] <= int_pc_save[5].DB_MAX_OUTPUT_PORT_TYPE
o_pc_save[6] <= int_pc_save[6].DB_MAX_OUTPUT_PORT_TYPE
o_pc_save[7] <= int_pc_save[7].DB_MAX_OUTPUT_PORT_TYPE
o_pc_save[8] <= int_pc_save[8].DB_MAX_OUTPUT_PORT_TYPE
o_pc_save[9] <= int_pc_save[9].DB_MAX_OUTPUT_PORT_TYPE
o_pc_save[10] <= int_pc_save[10].DB_MAX_OUTPUT_PORT_TYPE
o_pc_save[11] <= int_pc_save[11].DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[0] <= <GND>
o_inst_from_intr[1] <= o_inst_from_intr[1].DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[2] <= o_inst_from_intr[2].DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[3] <= o_inst_from_intr.DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[4] <= o_inst_from_intr[4].DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[5] <= o_inst_from_intr[5].DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[6] <= <GND>
o_inst_from_intr[7] <= <GND>
o_inst_from_intr[8] <= <GND>
o_inst_from_intr[9] <= <GND>
o_inst_from_intr[10] <= <GND>
o_inst_from_intr[11] <= o_inst_from_intr[11].DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[12] <= <GND>
o_inst_from_intr[13] <= <GND>
o_inst_from_intr[14] <= <GND>
o_inst_from_intr[15] <= <GND>
o_inst_from_intr[16] <= o_inst_from_intr.DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[17] <= o_inst_from_intr.DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[18] <= <GND>
o_inst_from_intr[19] <= o_inst_from_intr.DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[20] <= o_inst_from_intr.DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[21] <= o_inst_from_intr.DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[22] <= o_inst_from_intr.DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[23] <= <GND>
o_inst_from_intr[24] <= o_inst_from_intr.DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[25] <= o_inst_from_intr.DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[26] <= o_inst_from_intr.DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[27] <= o_inst_from_intr.DB_MAX_OUTPUT_PORT_TYPE
o_inst_from_intr[28] <= <GND>
o_inst_from_intr[29] <= <GND>
o_inst_from_intr[30] <= <GND>
o_inst_from_intr[31] <= o_inst_from_intr.DB_MAX_OUTPUT_PORT_TYPE
o_inta <= o_inta.DB_MAX_OUTPUT_PORT_TYPE
o_gie_off <= process_1.DB_MAX_OUTPUT_PORT_TYPE
o_gie_on <= o_gie_on.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|MIPSenv:MIPS|BidirPin:dmem_BdirPin
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU_top|MIPSenv:MIPS|BidirPin:alu_BdirPin
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU_top|div_env:DIVIDER
i_divCLK => DIV:div_inst.i_divCLK
i_divCLK => int_divisor[0].CLK
i_divCLK => int_divisor[1].CLK
i_divCLK => int_divisor[2].CLK
i_divCLK => int_divisor[3].CLK
i_divCLK => int_divisor[4].CLK
i_divCLK => int_divisor[5].CLK
i_divCLK => int_divisor[6].CLK
i_divCLK => int_divisor[7].CLK
i_divCLK => int_divisor[8].CLK
i_divCLK => int_divisor[9].CLK
i_divCLK => int_divisor[10].CLK
i_divCLK => int_divisor[11].CLK
i_divCLK => int_divisor[12].CLK
i_divCLK => int_divisor[13].CLK
i_divCLK => int_divisor[14].CLK
i_divCLK => int_divisor[15].CLK
i_divCLK => int_divisor[16].CLK
i_divCLK => int_divisor[17].CLK
i_divCLK => int_divisor[18].CLK
i_divCLK => int_divisor[19].CLK
i_divCLK => int_divisor[20].CLK
i_divCLK => int_divisor[21].CLK
i_divCLK => int_divisor[22].CLK
i_divCLK => int_divisor[23].CLK
i_divCLK => int_divisor[24].CLK
i_divCLK => int_divisor[25].CLK
i_divCLK => int_divisor[26].CLK
i_divCLK => int_divisor[27].CLK
i_divCLK => int_divisor[28].CLK
i_divCLK => int_divisor[29].CLK
i_divCLK => int_divisor[30].CLK
i_divCLK => int_divisor[31].CLK
i_divCLK => int_dividend[0].CLK
i_divCLK => int_dividend[1].CLK
i_divCLK => int_dividend[2].CLK
i_divCLK => int_dividend[3].CLK
i_divCLK => int_dividend[4].CLK
i_divCLK => int_dividend[5].CLK
i_divCLK => int_dividend[6].CLK
i_divCLK => int_dividend[7].CLK
i_divCLK => int_dividend[8].CLK
i_divCLK => int_dividend[9].CLK
i_divCLK => int_dividend[10].CLK
i_divCLK => int_dividend[11].CLK
i_divCLK => int_dividend[12].CLK
i_divCLK => int_dividend[13].CLK
i_divCLK => int_dividend[14].CLK
i_divCLK => int_dividend[15].CLK
i_divCLK => int_dividend[16].CLK
i_divCLK => int_dividend[17].CLK
i_divCLK => int_dividend[18].CLK
i_divCLK => int_dividend[19].CLK
i_divCLK => int_dividend[20].CLK
i_divCLK => int_dividend[21].CLK
i_divCLK => int_dividend[22].CLK
i_divCLK => int_dividend[23].CLK
i_divCLK => int_dividend[24].CLK
i_divCLK => int_dividend[25].CLK
i_divCLK => int_dividend[26].CLK
i_divCLK => int_dividend[27].CLK
i_divCLK => int_dividend[28].CLK
i_divCLK => int_dividend[29].CLK
i_divCLK => int_dividend[30].CLK
i_divCLK => int_dividend[31].CLK
i_divRST => DIV:div_inst.i_divRST
i_memRead => enable_bus.DATAB
i_memWrite => set_divisor.IN1
i_memWrite => set_dividend.IN1
i_memWrite => int_divisor[11].ENA
i_memWrite => int_divisor[10].ENA
i_memWrite => int_divisor[9].ENA
i_memWrite => int_divisor[8].ENA
i_memWrite => int_divisor[7].ENA
i_memWrite => int_divisor[6].ENA
i_memWrite => int_divisor[5].ENA
i_memWrite => int_divisor[4].ENA
i_memWrite => int_divisor[3].ENA
i_memWrite => int_divisor[2].ENA
i_memWrite => int_divisor[1].ENA
i_memWrite => int_divisor[0].ENA
i_memWrite => int_divisor[12].ENA
i_memWrite => int_divisor[13].ENA
i_memWrite => int_divisor[14].ENA
i_memWrite => int_divisor[15].ENA
i_memWrite => int_divisor[16].ENA
i_memWrite => int_divisor[17].ENA
i_memWrite => int_divisor[18].ENA
i_memWrite => int_divisor[19].ENA
i_memWrite => int_divisor[20].ENA
i_memWrite => int_divisor[21].ENA
i_memWrite => int_divisor[22].ENA
i_memWrite => int_divisor[23].ENA
i_memWrite => int_divisor[24].ENA
i_memWrite => int_divisor[25].ENA
i_memWrite => int_divisor[26].ENA
i_memWrite => int_divisor[27].ENA
i_memWrite => int_divisor[28].ENA
i_memWrite => int_divisor[29].ENA
i_memWrite => int_divisor[30].ENA
i_memWrite => int_divisor[31].ENA
i_memWrite => int_dividend[0].ENA
i_memWrite => int_dividend[1].ENA
i_memWrite => int_dividend[2].ENA
i_memWrite => int_dividend[3].ENA
i_memWrite => int_dividend[4].ENA
i_memWrite => int_dividend[5].ENA
i_memWrite => int_dividend[6].ENA
i_memWrite => int_dividend[7].ENA
i_memWrite => int_dividend[8].ENA
i_memWrite => int_dividend[9].ENA
i_memWrite => int_dividend[10].ENA
i_memWrite => int_dividend[11].ENA
i_memWrite => int_dividend[12].ENA
i_memWrite => int_dividend[13].ENA
i_memWrite => int_dividend[14].ENA
i_memWrite => int_dividend[15].ENA
i_memWrite => int_dividend[16].ENA
i_memWrite => int_dividend[17].ENA
i_memWrite => int_dividend[18].ENA
i_memWrite => int_dividend[19].ENA
i_memWrite => int_dividend[20].ENA
i_memWrite => int_dividend[21].ENA
i_memWrite => int_dividend[22].ENA
i_memWrite => int_dividend[23].ENA
i_memWrite => int_dividend[24].ENA
i_memWrite => int_dividend[25].ENA
i_memWrite => int_dividend[26].ENA
i_memWrite => int_dividend[27].ENA
i_memWrite => int_dividend[28].ENA
i_memWrite => int_dividend[29].ENA
i_memWrite => int_dividend[30].ENA
i_memWrite => int_dividend[31].ENA
i_addr[0] => Equal0.IN7
i_addr[0] => Equal1.IN7
i_addr[0] => Equal2.IN7
i_addr[0] => Equal3.IN8
i_addr[0] => Equal4.IN7
i_addr[0] => Equal5.IN7
i_addr[0] => Equal6.IN7
i_addr[0] => Equal7.IN8
i_addr[1] => Equal0.IN6
i_addr[1] => Equal1.IN6
i_addr[1] => Equal2.IN6
i_addr[1] => Equal3.IN7
i_addr[1] => Equal4.IN6
i_addr[1] => Equal5.IN6
i_addr[1] => Equal6.IN6
i_addr[1] => Equal7.IN7
i_addr[2] => Equal0.IN11
i_addr[2] => Equal1.IN5
i_addr[2] => Equal2.IN11
i_addr[2] => Equal3.IN6
i_addr[2] => Equal4.IN11
i_addr[2] => Equal5.IN5
i_addr[2] => Equal6.IN11
i_addr[2] => Equal7.IN6
i_addr[3] => Equal0.IN5
i_addr[3] => Equal1.IN11
i_addr[3] => Equal2.IN10
i_addr[3] => Equal3.IN5
i_addr[3] => Equal4.IN5
i_addr[3] => Equal5.IN11
i_addr[3] => Equal6.IN10
i_addr[3] => Equal7.IN5
i_addr[4] => Equal0.IN10
i_addr[4] => Equal1.IN10
i_addr[4] => Equal2.IN5
i_addr[4] => Equal3.IN11
i_addr[4] => Equal4.IN10
i_addr[4] => Equal5.IN10
i_addr[4] => Equal6.IN5
i_addr[4] => Equal7.IN11
i_addr[5] => Equal0.IN9
i_addr[5] => Equal1.IN9
i_addr[5] => Equal2.IN9
i_addr[5] => Equal3.IN10
i_addr[5] => Equal4.IN9
i_addr[5] => Equal5.IN9
i_addr[5] => Equal6.IN9
i_addr[5] => Equal7.IN10
i_addr[6] => Equal0.IN4
i_addr[6] => Equal1.IN4
i_addr[6] => Equal2.IN4
i_addr[6] => Equal3.IN4
i_addr[6] => Equal4.IN4
i_addr[6] => Equal5.IN4
i_addr[6] => Equal6.IN4
i_addr[6] => Equal7.IN4
i_addr[7] => Equal0.IN3
i_addr[7] => Equal1.IN3
i_addr[7] => Equal2.IN3
i_addr[7] => Equal3.IN3
i_addr[7] => Equal4.IN3
i_addr[7] => Equal5.IN3
i_addr[7] => Equal6.IN3
i_addr[7] => Equal7.IN3
i_addr[8] => Equal0.IN2
i_addr[8] => Equal1.IN2
i_addr[8] => Equal2.IN2
i_addr[8] => Equal3.IN2
i_addr[8] => Equal4.IN2
i_addr[8] => Equal5.IN2
i_addr[8] => Equal6.IN2
i_addr[8] => Equal7.IN2
i_addr[9] => Equal0.IN1
i_addr[9] => Equal1.IN1
i_addr[9] => Equal2.IN1
i_addr[9] => Equal3.IN1
i_addr[9] => Equal4.IN1
i_addr[9] => Equal5.IN1
i_addr[9] => Equal6.IN1
i_addr[9] => Equal7.IN1
i_addr[10] => Equal0.IN0
i_addr[10] => Equal1.IN0
i_addr[10] => Equal2.IN0
i_addr[10] => Equal3.IN0
i_addr[10] => Equal4.IN0
i_addr[10] => Equal5.IN0
i_addr[10] => Equal6.IN0
i_addr[10] => Equal7.IN0
i_addr[11] => Equal0.IN8
i_addr[11] => Equal1.IN8
i_addr[11] => Equal2.IN8
i_addr[11] => Equal3.IN9
i_addr[11] => Equal4.IN8
i_addr[11] => Equal5.IN8
i_addr[11] => Equal6.IN8
i_addr[11] => Equal7.IN9
o_divIFG <= DIV:div_inst.o_divIFG
io_data[0] <> BidirPin:BidirPin_inst.IOpin[0]
io_data[1] <> BidirPin:BidirPin_inst.IOpin[1]
io_data[2] <> BidirPin:BidirPin_inst.IOpin[2]
io_data[3] <> BidirPin:BidirPin_inst.IOpin[3]
io_data[4] <> BidirPin:BidirPin_inst.IOpin[4]
io_data[5] <> BidirPin:BidirPin_inst.IOpin[5]
io_data[6] <> BidirPin:BidirPin_inst.IOpin[6]
io_data[7] <> BidirPin:BidirPin_inst.IOpin[7]
io_data[8] <> BidirPin:BidirPin_inst.IOpin[8]
io_data[9] <> BidirPin:BidirPin_inst.IOpin[9]
io_data[10] <> BidirPin:BidirPin_inst.IOpin[10]
io_data[11] <> BidirPin:BidirPin_inst.IOpin[11]
io_data[12] <> BidirPin:BidirPin_inst.IOpin[12]
io_data[13] <> BidirPin:BidirPin_inst.IOpin[13]
io_data[14] <> BidirPin:BidirPin_inst.IOpin[14]
io_data[15] <> BidirPin:BidirPin_inst.IOpin[15]
io_data[16] <> BidirPin:BidirPin_inst.IOpin[16]
io_data[17] <> BidirPin:BidirPin_inst.IOpin[17]
io_data[18] <> BidirPin:BidirPin_inst.IOpin[18]
io_data[19] <> BidirPin:BidirPin_inst.IOpin[19]
io_data[20] <> BidirPin:BidirPin_inst.IOpin[20]
io_data[21] <> BidirPin:BidirPin_inst.IOpin[21]
io_data[22] <> BidirPin:BidirPin_inst.IOpin[22]
io_data[23] <> BidirPin:BidirPin_inst.IOpin[23]
io_data[24] <> BidirPin:BidirPin_inst.IOpin[24]
io_data[25] <> BidirPin:BidirPin_inst.IOpin[25]
io_data[26] <> BidirPin:BidirPin_inst.IOpin[26]
io_data[27] <> BidirPin:BidirPin_inst.IOpin[27]
io_data[28] <> BidirPin:BidirPin_inst.IOpin[28]
io_data[29] <> BidirPin:BidirPin_inst.IOpin[29]
io_data[30] <> BidirPin:BidirPin_inst.IOpin[30]
io_data[31] <> BidirPin:BidirPin_inst.IOpin[31]


|MCU_top|div_env:DIVIDER|BidirPin:BidirPin_inst
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU_top|div_env:DIVIDER|div:div_inst
i_divCLK => int_residue[0].CLK
i_divCLK => int_residue[1].CLK
i_divCLK => int_residue[2].CLK
i_divCLK => int_residue[3].CLK
i_divCLK => int_residue[4].CLK
i_divCLK => int_residue[5].CLK
i_divCLK => int_residue[6].CLK
i_divCLK => int_residue[7].CLK
i_divCLK => int_residue[8].CLK
i_divCLK => int_residue[9].CLK
i_divCLK => int_residue[10].CLK
i_divCLK => int_residue[11].CLK
i_divCLK => int_residue[12].CLK
i_divCLK => int_residue[13].CLK
i_divCLK => int_residue[14].CLK
i_divCLK => int_residue[15].CLK
i_divCLK => int_residue[16].CLK
i_divCLK => int_residue[17].CLK
i_divCLK => int_residue[18].CLK
i_divCLK => int_residue[19].CLK
i_divCLK => int_residue[20].CLK
i_divCLK => int_residue[21].CLK
i_divCLK => int_residue[22].CLK
i_divCLK => int_residue[23].CLK
i_divCLK => int_residue[24].CLK
i_divCLK => int_residue[25].CLK
i_divCLK => int_residue[26].CLK
i_divCLK => int_residue[27].CLK
i_divCLK => int_residue[28].CLK
i_divCLK => int_residue[29].CLK
i_divCLK => int_residue[30].CLK
i_divCLK => int_residue[31].CLK
i_divCLK => int_quotient[0].CLK
i_divCLK => int_quotient[1].CLK
i_divCLK => int_quotient[2].CLK
i_divCLK => int_quotient[3].CLK
i_divCLK => int_quotient[4].CLK
i_divCLK => int_quotient[5].CLK
i_divCLK => int_quotient[6].CLK
i_divCLK => int_quotient[7].CLK
i_divCLK => int_quotient[8].CLK
i_divCLK => int_quotient[9].CLK
i_divCLK => int_quotient[10].CLK
i_divCLK => int_quotient[11].CLK
i_divCLK => int_quotient[12].CLK
i_divCLK => int_quotient[13].CLK
i_divCLK => int_quotient[14].CLK
i_divCLK => int_quotient[15].CLK
i_divCLK => int_quotient[16].CLK
i_divCLK => int_quotient[17].CLK
i_divCLK => int_quotient[18].CLK
i_divCLK => int_quotient[19].CLK
i_divCLK => int_quotient[20].CLK
i_divCLK => int_quotient[21].CLK
i_divCLK => int_quotient[22].CLK
i_divCLK => int_quotient[23].CLK
i_divCLK => int_quotient[24].CLK
i_divCLK => int_quotient[25].CLK
i_divCLK => int_quotient[26].CLK
i_divCLK => int_quotient[27].CLK
i_divCLK => int_quotient[28].CLK
i_divCLK => int_quotient[29].CLK
i_divCLK => int_quotient[30].CLK
i_divCLK => int_quotient[31].CLK
i_divCLK => dividend_2n[0].CLK
i_divCLK => dividend_2n[1].CLK
i_divCLK => dividend_2n[2].CLK
i_divCLK => dividend_2n[3].CLK
i_divCLK => dividend_2n[4].CLK
i_divCLK => dividend_2n[5].CLK
i_divCLK => dividend_2n[6].CLK
i_divCLK => dividend_2n[7].CLK
i_divCLK => dividend_2n[8].CLK
i_divCLK => dividend_2n[9].CLK
i_divCLK => dividend_2n[10].CLK
i_divCLK => dividend_2n[11].CLK
i_divCLK => dividend_2n[12].CLK
i_divCLK => dividend_2n[13].CLK
i_divCLK => dividend_2n[14].CLK
i_divCLK => dividend_2n[15].CLK
i_divCLK => dividend_2n[16].CLK
i_divCLK => dividend_2n[17].CLK
i_divCLK => dividend_2n[18].CLK
i_divCLK => dividend_2n[19].CLK
i_divCLK => dividend_2n[20].CLK
i_divCLK => dividend_2n[21].CLK
i_divCLK => dividend_2n[22].CLK
i_divCLK => dividend_2n[23].CLK
i_divCLK => dividend_2n[24].CLK
i_divCLK => dividend_2n[25].CLK
i_divCLK => dividend_2n[26].CLK
i_divCLK => dividend_2n[27].CLK
i_divCLK => dividend_2n[28].CLK
i_divCLK => dividend_2n[29].CLK
i_divCLK => dividend_2n[30].CLK
i_divCLK => dividend_2n[31].CLK
i_divCLK => dividend_2n[32].CLK
i_divCLK => dividend_2n[33].CLK
i_divCLK => dividend_2n[34].CLK
i_divCLK => dividend_2n[35].CLK
i_divCLK => dividend_2n[36].CLK
i_divCLK => dividend_2n[37].CLK
i_divCLK => dividend_2n[38].CLK
i_divCLK => dividend_2n[39].CLK
i_divCLK => dividend_2n[40].CLK
i_divCLK => dividend_2n[41].CLK
i_divCLK => dividend_2n[42].CLK
i_divCLK => dividend_2n[43].CLK
i_divCLK => dividend_2n[44].CLK
i_divCLK => dividend_2n[45].CLK
i_divCLK => dividend_2n[46].CLK
i_divCLK => dividend_2n[47].CLK
i_divCLK => dividend_2n[48].CLK
i_divCLK => dividend_2n[49].CLK
i_divCLK => dividend_2n[50].CLK
i_divCLK => dividend_2n[51].CLK
i_divCLK => dividend_2n[52].CLK
i_divCLK => dividend_2n[53].CLK
i_divCLK => dividend_2n[54].CLK
i_divCLK => dividend_2n[55].CLK
i_divCLK => dividend_2n[56].CLK
i_divCLK => dividend_2n[57].CLK
i_divCLK => dividend_2n[58].CLK
i_divCLK => dividend_2n[59].CLK
i_divCLK => dividend_2n[60].CLK
i_divCLK => dividend_2n[61].CLK
i_divCLK => dividend_2n[62].CLK
i_divCLK => dividend_2n[63].CLK
i_divCLK => counter[0].CLK
i_divCLK => counter[1].CLK
i_divCLK => counter[2].CLK
i_divCLK => counter[3].CLK
i_divCLK => counter[4].CLK
i_divCLK => counter[5].CLK
i_divRST => int_residue[0].ACLR
i_divRST => int_residue[1].ACLR
i_divRST => int_residue[2].ACLR
i_divRST => int_residue[3].ACLR
i_divRST => int_residue[4].ACLR
i_divRST => int_residue[5].ACLR
i_divRST => int_residue[6].ACLR
i_divRST => int_residue[7].ACLR
i_divRST => int_residue[8].ACLR
i_divRST => int_residue[9].ACLR
i_divRST => int_residue[10].ACLR
i_divRST => int_residue[11].ACLR
i_divRST => int_residue[12].ACLR
i_divRST => int_residue[13].ACLR
i_divRST => int_residue[14].ACLR
i_divRST => int_residue[15].ACLR
i_divRST => int_residue[16].ACLR
i_divRST => int_residue[17].ACLR
i_divRST => int_residue[18].ACLR
i_divRST => int_residue[19].ACLR
i_divRST => int_residue[20].ACLR
i_divRST => int_residue[21].ACLR
i_divRST => int_residue[22].ACLR
i_divRST => int_residue[23].ACLR
i_divRST => int_residue[24].ACLR
i_divRST => int_residue[25].ACLR
i_divRST => int_residue[26].ACLR
i_divRST => int_residue[27].ACLR
i_divRST => int_residue[28].ACLR
i_divRST => int_residue[29].ACLR
i_divRST => int_residue[30].ACLR
i_divRST => int_residue[31].ACLR
i_divRST => int_quotient[0].ACLR
i_divRST => int_quotient[1].ACLR
i_divRST => int_quotient[2].ACLR
i_divRST => int_quotient[3].ACLR
i_divRST => int_quotient[4].ACLR
i_divRST => int_quotient[5].ACLR
i_divRST => int_quotient[6].ACLR
i_divRST => int_quotient[7].ACLR
i_divRST => int_quotient[8].ACLR
i_divRST => int_quotient[9].ACLR
i_divRST => int_quotient[10].ACLR
i_divRST => int_quotient[11].ACLR
i_divRST => int_quotient[12].ACLR
i_divRST => int_quotient[13].ACLR
i_divRST => int_quotient[14].ACLR
i_divRST => int_quotient[15].ACLR
i_divRST => int_quotient[16].ACLR
i_divRST => int_quotient[17].ACLR
i_divRST => int_quotient[18].ACLR
i_divRST => int_quotient[19].ACLR
i_divRST => int_quotient[20].ACLR
i_divRST => int_quotient[21].ACLR
i_divRST => int_quotient[22].ACLR
i_divRST => int_quotient[23].ACLR
i_divRST => int_quotient[24].ACLR
i_divRST => int_quotient[25].ACLR
i_divRST => int_quotient[26].ACLR
i_divRST => int_quotient[27].ACLR
i_divRST => int_quotient[28].ACLR
i_divRST => int_quotient[29].ACLR
i_divRST => int_quotient[30].ACLR
i_divRST => int_quotient[31].ACLR
i_divRST => dividend_2n[0].ACLR
i_divRST => dividend_2n[1].ACLR
i_divRST => dividend_2n[2].ACLR
i_divRST => dividend_2n[3].ACLR
i_divRST => dividend_2n[4].ACLR
i_divRST => dividend_2n[5].ACLR
i_divRST => dividend_2n[6].ACLR
i_divRST => dividend_2n[7].ACLR
i_divRST => dividend_2n[8].ACLR
i_divRST => dividend_2n[9].ACLR
i_divRST => dividend_2n[10].ACLR
i_divRST => dividend_2n[11].ACLR
i_divRST => dividend_2n[12].ACLR
i_divRST => dividend_2n[13].ACLR
i_divRST => dividend_2n[14].ACLR
i_divRST => dividend_2n[15].ACLR
i_divRST => dividend_2n[16].ACLR
i_divRST => dividend_2n[17].ACLR
i_divRST => dividend_2n[18].ACLR
i_divRST => dividend_2n[19].ACLR
i_divRST => dividend_2n[20].ACLR
i_divRST => dividend_2n[21].ACLR
i_divRST => dividend_2n[22].ACLR
i_divRST => dividend_2n[23].ACLR
i_divRST => dividend_2n[24].ACLR
i_divRST => dividend_2n[25].ACLR
i_divRST => dividend_2n[26].ACLR
i_divRST => dividend_2n[27].ACLR
i_divRST => dividend_2n[28].ACLR
i_divRST => dividend_2n[29].ACLR
i_divRST => dividend_2n[30].ACLR
i_divRST => dividend_2n[31].ACLR
i_divRST => dividend_2n[32].ACLR
i_divRST => dividend_2n[33].ACLR
i_divRST => dividend_2n[34].ACLR
i_divRST => dividend_2n[35].ACLR
i_divRST => dividend_2n[36].ACLR
i_divRST => dividend_2n[37].ACLR
i_divRST => dividend_2n[38].ACLR
i_divRST => dividend_2n[39].ACLR
i_divRST => dividend_2n[40].ACLR
i_divRST => dividend_2n[41].ACLR
i_divRST => dividend_2n[42].ACLR
i_divRST => dividend_2n[43].ACLR
i_divRST => dividend_2n[44].ACLR
i_divRST => dividend_2n[45].ACLR
i_divRST => dividend_2n[46].ACLR
i_divRST => dividend_2n[47].ACLR
i_divRST => dividend_2n[48].ACLR
i_divRST => dividend_2n[49].ACLR
i_divRST => dividend_2n[50].ACLR
i_divRST => dividend_2n[51].ACLR
i_divRST => dividend_2n[52].ACLR
i_divRST => dividend_2n[53].ACLR
i_divRST => dividend_2n[54].ACLR
i_divRST => dividend_2n[55].ACLR
i_divRST => dividend_2n[56].ACLR
i_divRST => dividend_2n[57].ACLR
i_divRST => dividend_2n[58].ACLR
i_divRST => dividend_2n[59].ACLR
i_divRST => dividend_2n[60].ACLR
i_divRST => dividend_2n[61].ACLR
i_divRST => dividend_2n[62].ACLR
i_divRST => dividend_2n[63].ACLR
i_divRST => counter[0].ACLR
i_divRST => counter[1].ACLR
i_divRST => counter[2].ACLR
i_divRST => counter[3].ACLR
i_divRST => counter[4].ACLR
i_divRST => counter[5].ACLR
i_divENA => process_1.IN1
i_divENA => process_2.IN1
i_valid_divisor => process_1.IN0
i_valid_dividend => process_1.IN1
i_dividend[0] => dividend_2n.DATAB
i_dividend[1] => dividend_2n.DATAB
i_dividend[2] => dividend_2n.DATAB
i_dividend[3] => dividend_2n.DATAB
i_dividend[4] => dividend_2n.DATAB
i_dividend[5] => dividend_2n.DATAB
i_dividend[6] => dividend_2n.DATAB
i_dividend[7] => dividend_2n.DATAB
i_dividend[8] => dividend_2n.DATAB
i_dividend[9] => dividend_2n.DATAB
i_dividend[10] => dividend_2n.DATAB
i_dividend[11] => dividend_2n.DATAB
i_dividend[12] => dividend_2n.DATAB
i_dividend[13] => dividend_2n.DATAB
i_dividend[14] => dividend_2n.DATAB
i_dividend[15] => dividend_2n.DATAB
i_dividend[16] => dividend_2n.DATAB
i_dividend[17] => dividend_2n.DATAB
i_dividend[18] => dividend_2n.DATAB
i_dividend[19] => dividend_2n.DATAB
i_dividend[20] => dividend_2n.DATAB
i_dividend[21] => dividend_2n.DATAB
i_dividend[22] => dividend_2n.DATAB
i_dividend[23] => dividend_2n.DATAB
i_dividend[24] => dividend_2n.DATAB
i_dividend[25] => dividend_2n.DATAB
i_dividend[26] => dividend_2n.DATAB
i_dividend[27] => dividend_2n.DATAB
i_dividend[28] => dividend_2n.DATAB
i_dividend[29] => dividend_2n.DATAB
i_dividend[30] => dividend_2n.DATAB
i_dividend[31] => dividend_2n.DATAB
i_divisor[0] => o_divisor[0].DATAIN
i_divisor[0] => Add1.IN32
i_divisor[1] => o_divisor[1].DATAIN
i_divisor[1] => Add1.IN31
i_divisor[2] => o_divisor[2].DATAIN
i_divisor[2] => Add1.IN30
i_divisor[3] => o_divisor[3].DATAIN
i_divisor[3] => Add1.IN29
i_divisor[4] => o_divisor[4].DATAIN
i_divisor[4] => Add1.IN28
i_divisor[5] => o_divisor[5].DATAIN
i_divisor[5] => Add1.IN27
i_divisor[6] => o_divisor[6].DATAIN
i_divisor[6] => Add1.IN26
i_divisor[7] => o_divisor[7].DATAIN
i_divisor[7] => Add1.IN25
i_divisor[8] => o_divisor[8].DATAIN
i_divisor[8] => Add1.IN24
i_divisor[9] => o_divisor[9].DATAIN
i_divisor[9] => Add1.IN23
i_divisor[10] => o_divisor[10].DATAIN
i_divisor[10] => Add1.IN22
i_divisor[11] => o_divisor[11].DATAIN
i_divisor[11] => Add1.IN21
i_divisor[12] => o_divisor[12].DATAIN
i_divisor[12] => Add1.IN20
i_divisor[13] => o_divisor[13].DATAIN
i_divisor[13] => Add1.IN19
i_divisor[14] => o_divisor[14].DATAIN
i_divisor[14] => Add1.IN18
i_divisor[15] => o_divisor[15].DATAIN
i_divisor[15] => Add1.IN17
i_divisor[16] => o_divisor[16].DATAIN
i_divisor[16] => Add1.IN16
i_divisor[17] => o_divisor[17].DATAIN
i_divisor[17] => Add1.IN15
i_divisor[18] => o_divisor[18].DATAIN
i_divisor[18] => Add1.IN14
i_divisor[19] => o_divisor[19].DATAIN
i_divisor[19] => Add1.IN13
i_divisor[20] => o_divisor[20].DATAIN
i_divisor[20] => Add1.IN12
i_divisor[21] => o_divisor[21].DATAIN
i_divisor[21] => Add1.IN11
i_divisor[22] => o_divisor[22].DATAIN
i_divisor[22] => Add1.IN10
i_divisor[23] => o_divisor[23].DATAIN
i_divisor[23] => Add1.IN9
i_divisor[24] => o_divisor[24].DATAIN
i_divisor[24] => Add1.IN8
i_divisor[25] => o_divisor[25].DATAIN
i_divisor[25] => Add1.IN7
i_divisor[26] => o_divisor[26].DATAIN
i_divisor[26] => Add1.IN6
i_divisor[27] => o_divisor[27].DATAIN
i_divisor[27] => Add1.IN5
i_divisor[28] => o_divisor[28].DATAIN
i_divisor[28] => Add1.IN4
i_divisor[29] => o_divisor[29].DATAIN
i_divisor[29] => Add1.IN3
i_divisor[30] => o_divisor[30].DATAIN
i_divisor[30] => Add1.IN2
i_divisor[31] => o_divisor[31].DATAIN
i_divisor[31] => Add1.IN1
o_divIFG <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
o_dividend[0] <= dividend_2n[0].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[1] <= dividend_2n[1].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[2] <= dividend_2n[2].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[3] <= dividend_2n[3].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[4] <= dividend_2n[4].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[5] <= dividend_2n[5].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[6] <= dividend_2n[6].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[7] <= dividend_2n[7].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[8] <= dividend_2n[8].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[9] <= dividend_2n[9].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[10] <= dividend_2n[10].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[11] <= dividend_2n[11].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[12] <= dividend_2n[12].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[13] <= dividend_2n[13].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[14] <= dividend_2n[14].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[15] <= dividend_2n[15].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[16] <= dividend_2n[16].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[17] <= dividend_2n[17].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[18] <= dividend_2n[18].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[19] <= dividend_2n[19].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[20] <= dividend_2n[20].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[21] <= dividend_2n[21].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[22] <= dividend_2n[22].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[23] <= dividend_2n[23].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[24] <= dividend_2n[24].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[25] <= dividend_2n[25].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[26] <= dividend_2n[26].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[27] <= dividend_2n[27].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[28] <= dividend_2n[28].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[29] <= dividend_2n[29].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[30] <= dividend_2n[30].DB_MAX_OUTPUT_PORT_TYPE
o_dividend[31] <= dividend_2n[31].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[0] <= i_divisor[0].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[1] <= i_divisor[1].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[2] <= i_divisor[2].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[3] <= i_divisor[3].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[4] <= i_divisor[4].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[5] <= i_divisor[5].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[6] <= i_divisor[6].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[7] <= i_divisor[7].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[8] <= i_divisor[8].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[9] <= i_divisor[9].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[10] <= i_divisor[10].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[11] <= i_divisor[11].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[12] <= i_divisor[12].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[13] <= i_divisor[13].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[14] <= i_divisor[14].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[15] <= i_divisor[15].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[16] <= i_divisor[16].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[17] <= i_divisor[17].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[18] <= i_divisor[18].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[19] <= i_divisor[19].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[20] <= i_divisor[20].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[21] <= i_divisor[21].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[22] <= i_divisor[22].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[23] <= i_divisor[23].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[24] <= i_divisor[24].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[25] <= i_divisor[25].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[26] <= i_divisor[26].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[27] <= i_divisor[27].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[28] <= i_divisor[28].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[29] <= i_divisor[29].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[30] <= i_divisor[30].DB_MAX_OUTPUT_PORT_TYPE
o_divisor[31] <= i_divisor[31].DB_MAX_OUTPUT_PORT_TYPE
o_residue[0] <= int_residue[0].DB_MAX_OUTPUT_PORT_TYPE
o_residue[1] <= int_residue[1].DB_MAX_OUTPUT_PORT_TYPE
o_residue[2] <= int_residue[2].DB_MAX_OUTPUT_PORT_TYPE
o_residue[3] <= int_residue[3].DB_MAX_OUTPUT_PORT_TYPE
o_residue[4] <= int_residue[4].DB_MAX_OUTPUT_PORT_TYPE
o_residue[5] <= int_residue[5].DB_MAX_OUTPUT_PORT_TYPE
o_residue[6] <= int_residue[6].DB_MAX_OUTPUT_PORT_TYPE
o_residue[7] <= int_residue[7].DB_MAX_OUTPUT_PORT_TYPE
o_residue[8] <= int_residue[8].DB_MAX_OUTPUT_PORT_TYPE
o_residue[9] <= int_residue[9].DB_MAX_OUTPUT_PORT_TYPE
o_residue[10] <= int_residue[10].DB_MAX_OUTPUT_PORT_TYPE
o_residue[11] <= int_residue[11].DB_MAX_OUTPUT_PORT_TYPE
o_residue[12] <= int_residue[12].DB_MAX_OUTPUT_PORT_TYPE
o_residue[13] <= int_residue[13].DB_MAX_OUTPUT_PORT_TYPE
o_residue[14] <= int_residue[14].DB_MAX_OUTPUT_PORT_TYPE
o_residue[15] <= int_residue[15].DB_MAX_OUTPUT_PORT_TYPE
o_residue[16] <= int_residue[16].DB_MAX_OUTPUT_PORT_TYPE
o_residue[17] <= int_residue[17].DB_MAX_OUTPUT_PORT_TYPE
o_residue[18] <= int_residue[18].DB_MAX_OUTPUT_PORT_TYPE
o_residue[19] <= int_residue[19].DB_MAX_OUTPUT_PORT_TYPE
o_residue[20] <= int_residue[20].DB_MAX_OUTPUT_PORT_TYPE
o_residue[21] <= int_residue[21].DB_MAX_OUTPUT_PORT_TYPE
o_residue[22] <= int_residue[22].DB_MAX_OUTPUT_PORT_TYPE
o_residue[23] <= int_residue[23].DB_MAX_OUTPUT_PORT_TYPE
o_residue[24] <= int_residue[24].DB_MAX_OUTPUT_PORT_TYPE
o_residue[25] <= int_residue[25].DB_MAX_OUTPUT_PORT_TYPE
o_residue[26] <= int_residue[26].DB_MAX_OUTPUT_PORT_TYPE
o_residue[27] <= int_residue[27].DB_MAX_OUTPUT_PORT_TYPE
o_residue[28] <= int_residue[28].DB_MAX_OUTPUT_PORT_TYPE
o_residue[29] <= int_residue[29].DB_MAX_OUTPUT_PORT_TYPE
o_residue[30] <= int_residue[30].DB_MAX_OUTPUT_PORT_TYPE
o_residue[31] <= int_residue[31].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[0] <= int_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[1] <= int_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[2] <= int_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[3] <= int_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[4] <= int_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[5] <= int_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[6] <= int_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[7] <= int_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[8] <= int_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[9] <= int_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[10] <= int_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[11] <= int_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[12] <= int_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[13] <= int_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[14] <= int_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[15] <= int_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[16] <= int_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[17] <= int_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[18] <= int_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[19] <= int_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[20] <= int_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[21] <= int_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[22] <= int_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[23] <= int_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[24] <= int_quotient[24].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[25] <= int_quotient[25].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[26] <= int_quotient[26].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[27] <= int_quotient[27].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[28] <= int_quotient[28].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[29] <= int_quotient[29].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[30] <= int_quotient[30].DB_MAX_OUTPUT_PORT_TYPE
o_quotient[31] <= int_quotient[31].DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|interrupt_env:INTR_CTRL
i_clk => interrupt_core:core_inst.i_clk
i_rst => interrupt_core:core_inst.i_rst
i_intr_ack => int_INTR_ack.IN1
i_intr_ack => int_INTR_ack.IN1
i_intr_ack => int_INTR_ack.IN1
i_intr_ack => int_INTR_ack[0].IN1
i_addr[0] => Equal0.IN11
i_addr[0] => Equal1.IN5
i_addr[0] => Equal2.IN11
i_addr[0] => Equal3.IN11
i_addr[0] => Equal4.IN5
i_addr[0] => Equal5.IN11
i_addr[0] => Equal6.IN11
i_addr[0] => Equal7.IN5
i_addr[0] => Equal8.IN5
i_addr[1] => Equal0.IN10
i_addr[1] => Equal1.IN11
i_addr[1] => Equal2.IN5
i_addr[1] => Equal3.IN10
i_addr[1] => Equal4.IN11
i_addr[1] => Equal5.IN5
i_addr[1] => Equal6.IN10
i_addr[1] => Equal7.IN11
i_addr[1] => Equal8.IN11
i_addr[2] => Equal0.IN4
i_addr[2] => Equal1.IN4
i_addr[2] => Equal2.IN4
i_addr[2] => Equal3.IN4
i_addr[2] => Equal4.IN4
i_addr[2] => Equal5.IN4
i_addr[2] => Equal6.IN4
i_addr[2] => Equal7.IN4
i_addr[2] => Equal8.IN4
i_addr[3] => Equal0.IN3
i_addr[3] => Equal1.IN3
i_addr[3] => Equal2.IN3
i_addr[3] => Equal3.IN3
i_addr[3] => Equal4.IN3
i_addr[3] => Equal5.IN3
i_addr[3] => Equal6.IN3
i_addr[3] => Equal7.IN3
i_addr[3] => Equal8.IN3
i_addr[4] => Equal0.IN2
i_addr[4] => Equal1.IN2
i_addr[4] => Equal2.IN2
i_addr[4] => Equal3.IN2
i_addr[4] => Equal4.IN2
i_addr[4] => Equal5.IN2
i_addr[4] => Equal6.IN2
i_addr[4] => Equal7.IN2
i_addr[4] => Equal8.IN2
i_addr[5] => Equal0.IN1
i_addr[5] => Equal1.IN1
i_addr[5] => Equal2.IN1
i_addr[5] => Equal3.IN1
i_addr[5] => Equal4.IN1
i_addr[5] => Equal5.IN1
i_addr[5] => Equal6.IN1
i_addr[5] => Equal7.IN1
i_addr[5] => Equal8.IN1
i_addr[6] => Equal0.IN9
i_addr[6] => Equal1.IN10
i_addr[6] => Equal2.IN10
i_addr[6] => Equal3.IN9
i_addr[6] => Equal4.IN10
i_addr[6] => Equal5.IN10
i_addr[6] => Equal6.IN9
i_addr[6] => Equal7.IN10
i_addr[6] => Equal8.IN10
i_addr[7] => Equal0.IN8
i_addr[7] => Equal1.IN9
i_addr[7] => Equal2.IN9
i_addr[7] => Equal3.IN8
i_addr[7] => Equal4.IN9
i_addr[7] => Equal5.IN9
i_addr[7] => Equal6.IN8
i_addr[7] => Equal7.IN9
i_addr[7] => Equal8.IN9
i_addr[8] => Equal0.IN7
i_addr[8] => Equal1.IN8
i_addr[8] => Equal2.IN8
i_addr[8] => Equal3.IN7
i_addr[8] => Equal4.IN8
i_addr[8] => Equal5.IN8
i_addr[8] => Equal6.IN7
i_addr[8] => Equal7.IN8
i_addr[8] => Equal8.IN8
i_addr[9] => Equal0.IN6
i_addr[9] => Equal1.IN7
i_addr[9] => Equal2.IN7
i_addr[9] => Equal3.IN6
i_addr[9] => Equal4.IN7
i_addr[9] => Equal5.IN7
i_addr[9] => Equal6.IN6
i_addr[9] => Equal7.IN7
i_addr[9] => Equal8.IN7
i_addr[10] => Equal0.IN5
i_addr[10] => Equal1.IN6
i_addr[10] => Equal2.IN6
i_addr[10] => Equal3.IN5
i_addr[10] => Equal4.IN6
i_addr[10] => Equal5.IN6
i_addr[10] => Equal6.IN5
i_addr[10] => Equal7.IN6
i_addr[10] => Equal8.IN6
i_addr[11] => Equal0.IN0
i_addr[11] => Equal1.IN0
i_addr[11] => Equal2.IN0
i_addr[11] => Equal3.IN0
i_addr[11] => Equal4.IN0
i_addr[11] => Equal5.IN0
i_addr[11] => Equal6.IN0
i_addr[11] => Equal7.IN0
i_addr[11] => Equal8.IN0
i_memread => int_enable_bus.DATAB
i_memwrite => int_valid_ie.DATAB
i_memwrite => int_soft_ifg_write.IN1
i_memwrite => int_not_soft_ifg_write.IN1
i_gie => interrupt_core:core_inst.i_gie
i_TXBUF => int_clear[1].IN1
i_RXBUF => int_clear[0].IN1
i_irq[0] => int_set_ifg[0].IN1
i_irq[1] => int_set_ifg[1].IN1
i_irq[2] => int_set_ifg[2].IN1
i_irq[3] => int_set_ifg[3].IN1
i_irq[4] => int_set_ifg[4].IN1
i_irq[5] => int_set_ifg[5].IN1
i_irq[6] => int_set_ifg[6].IN1
i_irq[7] => int_set_ifg[7].IN1
o_intr <= interrupt_core:core_inst.o_intr
io_data[0] <> BidirPin:BidirPin_inst.IOpin[0]
io_data[1] <> BidirPin:BidirPin_inst.IOpin[1]
io_data[2] <> BidirPin:BidirPin_inst.IOpin[2]
io_data[3] <> BidirPin:BidirPin_inst.IOpin[3]
io_data[4] <> BidirPin:BidirPin_inst.IOpin[4]
io_data[5] <> BidirPin:BidirPin_inst.IOpin[5]
io_data[6] <> BidirPin:BidirPin_inst.IOpin[6]
io_data[7] <> BidirPin:BidirPin_inst.IOpin[7]
io_data[8] <> BidirPin:BidirPin_inst.IOpin[8]
io_data[9] <> BidirPin:BidirPin_inst.IOpin[9]
io_data[10] <> BidirPin:BidirPin_inst.IOpin[10]
io_data[11] <> BidirPin:BidirPin_inst.IOpin[11]
io_data[12] <> BidirPin:BidirPin_inst.IOpin[12]
io_data[13] <> BidirPin:BidirPin_inst.IOpin[13]
io_data[14] <> BidirPin:BidirPin_inst.IOpin[14]
io_data[15] <> BidirPin:BidirPin_inst.IOpin[15]
io_data[16] <> BidirPin:BidirPin_inst.IOpin[16]
io_data[17] <> BidirPin:BidirPin_inst.IOpin[17]
io_data[18] <> BidirPin:BidirPin_inst.IOpin[18]
io_data[19] <> BidirPin:BidirPin_inst.IOpin[19]
io_data[20] <> BidirPin:BidirPin_inst.IOpin[20]
io_data[21] <> BidirPin:BidirPin_inst.IOpin[21]
io_data[22] <> BidirPin:BidirPin_inst.IOpin[22]
io_data[23] <> BidirPin:BidirPin_inst.IOpin[23]
io_data[24] <> BidirPin:BidirPin_inst.IOpin[24]
io_data[25] <> BidirPin:BidirPin_inst.IOpin[25]
io_data[26] <> BidirPin:BidirPin_inst.IOpin[26]
io_data[27] <> BidirPin:BidirPin_inst.IOpin[27]
io_data[28] <> BidirPin:BidirPin_inst.IOpin[28]
io_data[29] <> BidirPin:BidirPin_inst.IOpin[29]
io_data[30] <> BidirPin:BidirPin_inst.IOpin[30]
io_data[31] <> BidirPin:BidirPin_inst.IOpin[31]


|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst
i_isrc[0] => interrupt_reg_several:several_inst.i_isrc[0]
i_isrc[1] => interrupt_reg_several:several_inst.i_isrc[1]
i_isrc[2] => interrupt_reg_several:several_inst.i_isrc[2]
i_isrc[3] => interrupt_reg_several:several_inst.i_isrc[3]
i_isrc[4] => interrupt_reg_several:several_inst.i_isrc[4]
i_isrc[5] => interrupt_reg_several:several_inst.i_isrc[5]
i_isrc[6] => interrupt_reg_several:several_inst.i_isrc[6]
i_isrc[7] => interrupt_reg_several:several_inst.i_isrc[7]
i_clear[0] => interrupt_reg_several:several_inst.i_clear[0]
i_clear[1] => interrupt_reg_several:several_inst.i_clear[1]
i_clear[2] => interrupt_reg_several:several_inst.i_clear[2]
i_clear[3] => interrupt_reg_several:several_inst.i_clear[3]
i_clear[4] => interrupt_reg_several:several_inst.i_clear[4]
i_clear[5] => interrupt_reg_several:several_inst.i_clear[5]
i_clear[6] => interrupt_reg_several:several_inst.i_clear[6]
i_clear[7] => interrupt_reg_several:several_inst.i_clear[7]
i_data[0] => int_ie_reg.DATAB
i_data[1] => int_ie_reg.DATAB
i_data[2] => int_ie_reg.DATAB
i_data[3] => int_ie_reg.DATAB
i_data[4] => int_ie_reg.DATAB
i_data[5] => int_ie_reg.DATAB
i_data[6] => int_ie_reg.DATAB
i_data[7] => int_ie_reg.DATAB
i_gie => interrupt_reg_several:several_inst.i_gie
i_valid_ie => int_ie_reg.OUTPUTSELECT
i_valid_ie => int_ie_reg.OUTPUTSELECT
i_valid_ie => int_ie_reg.OUTPUTSELECT
i_valid_ie => int_ie_reg.OUTPUTSELECT
i_valid_ie => int_ie_reg.OUTPUTSELECT
i_valid_ie => int_ie_reg.OUTPUTSELECT
i_valid_ie => int_ie_reg.OUTPUTSELECT
i_valid_ie => int_ie_reg.OUTPUTSELECT
o_intr <= interrupt_reg_several:several_inst.o_intr
i_clk => interrupt_reg_several:several_inst.i_clk
i_clk => int_ie_reg[0].CLK
i_clk => int_ie_reg[1].CLK
i_clk => int_ie_reg[2].CLK
i_clk => int_ie_reg[3].CLK
i_clk => int_ie_reg[4].CLK
i_clk => int_ie_reg[5].CLK
i_clk => int_ie_reg[6].CLK
i_clk => int_ie_reg[7].CLK
i_rst => int_ie_reg.OUTPUTSELECT
i_rst => int_ie_reg.OUTPUTSELECT
i_rst => int_ie_reg.OUTPUTSELECT
i_rst => int_ie_reg.OUTPUTSELECT
i_rst => int_ie_reg.OUTPUTSELECT
i_rst => int_ie_reg.OUTPUTSELECT
i_rst => int_ie_reg.OUTPUTSELECT
i_rst => int_ie_reg.OUTPUTSELECT
i_rst => interrupt_reg_several:several_inst.i_rst
o_ifg[0] <= interrupt_reg_several:several_inst.o_ifg[0]
o_ifg[1] <= interrupt_reg_several:several_inst.o_ifg[1]
o_ifg[2] <= interrupt_reg_several:several_inst.o_ifg[2]
o_ifg[3] <= interrupt_reg_several:several_inst.o_ifg[3]
o_ifg[4] <= interrupt_reg_several:several_inst.o_ifg[4]
o_ifg[5] <= interrupt_reg_several:several_inst.o_ifg[5]
o_ifg[6] <= interrupt_reg_several:several_inst.o_ifg[6]
o_ifg[7] <= interrupt_reg_several:several_inst.o_ifg[7]
o_irq[0] <= interrupt_reg_several:several_inst.o_irq[0]
o_irq[1] <= interrupt_reg_several:several_inst.o_irq[1]
o_irq[2] <= interrupt_reg_several:several_inst.o_irq[2]
o_irq[3] <= interrupt_reg_several:several_inst.o_irq[3]
o_irq[4] <= interrupt_reg_several:several_inst.o_irq[4]
o_irq[5] <= interrupt_reg_several:several_inst.o_irq[5]
o_irq[6] <= interrupt_reg_several:several_inst.o_irq[6]
o_irq[7] <= interrupt_reg_several:several_inst.o_irq[7]
o_data_ie[0] <= int_ie_reg[0].DB_MAX_OUTPUT_PORT_TYPE
o_data_ie[1] <= int_ie_reg[1].DB_MAX_OUTPUT_PORT_TYPE
o_data_ie[2] <= int_ie_reg[2].DB_MAX_OUTPUT_PORT_TYPE
o_data_ie[3] <= int_ie_reg[3].DB_MAX_OUTPUT_PORT_TYPE
o_data_ie[4] <= int_ie_reg[4].DB_MAX_OUTPUT_PORT_TYPE
o_data_ie[5] <= int_ie_reg[5].DB_MAX_OUTPUT_PORT_TYPE
o_data_ie[6] <= int_ie_reg[6].DB_MAX_OUTPUT_PORT_TYPE
o_data_ie[7] <= int_ie_reg[7].DB_MAX_OUTPUT_PORT_TYPE
o_type[0] <= <GND>
o_type[1] <= <GND>
o_type[2] <= o_type[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_type[3] <= o_type[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_type[4] <= o_type[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_type[5] <= o_type[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_type[6] <= <GND>
o_type[7] <= <GND>


|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst
i_clk => interrupt_reg:IFG0_inst.i_clk
i_clk => interrupt_reg:IFG1_inst.i_clk
i_clk => interrupt_reg:IFG2_inst.i_clk
i_clk => interrupt_reg:IFG3_inst.i_clk
i_clk => interrupt_reg:IFG4_inst.i_clk
i_clk => interrupt_reg:IFG5_inst.i_clk
i_clk => interrupt_reg:IFG6_inst.i_clk
i_clk => interrupt_reg:IFG7_inst.i_clk
i_rst => interrupt_reg:IFG0_inst.i_rst
i_rst => interrupt_reg:IFG1_inst.i_rst
i_rst => interrupt_reg:IFG2_inst.i_rst
i_rst => interrupt_reg:IFG3_inst.i_rst
i_rst => interrupt_reg:IFG4_inst.i_rst
i_rst => interrupt_reg:IFG5_inst.i_rst
i_rst => interrupt_reg:IFG6_inst.i_rst
i_rst => interrupt_reg:IFG7_inst.i_rst
i_gie => o_intr.IN1
i_isrc[0] => interrupt_reg:IFG0_inst.i_isrc
i_isrc[1] => interrupt_reg:IFG1_inst.i_isrc
i_isrc[2] => interrupt_reg:IFG2_inst.i_isrc
i_isrc[3] => interrupt_reg:IFG3_inst.i_isrc
i_isrc[4] => interrupt_reg:IFG4_inst.i_isrc
i_isrc[5] => interrupt_reg:IFG5_inst.i_isrc
i_isrc[6] => interrupt_reg:IFG6_inst.i_isrc
i_isrc[7] => interrupt_reg:IFG7_inst.i_isrc
i_clear[0] => interrupt_reg:IFG0_inst.i_clear
i_clear[1] => interrupt_reg:IFG1_inst.i_clear
i_clear[2] => interrupt_reg:IFG2_inst.i_clear
i_clear[3] => interrupt_reg:IFG3_inst.i_clear
i_clear[4] => interrupt_reg:IFG4_inst.i_clear
i_clear[5] => interrupt_reg:IFG5_inst.i_clear
i_clear[6] => interrupt_reg:IFG6_inst.i_clear
i_clear[7] => interrupt_reg:IFG7_inst.i_clear
i_eint[0] => interrupt_reg:IFG0_inst.i_eint
i_eint[1] => interrupt_reg:IFG1_inst.i_eint
i_eint[2] => interrupt_reg:IFG2_inst.i_eint
i_eint[3] => interrupt_reg:IFG3_inst.i_eint
i_eint[4] => interrupt_reg:IFG4_inst.i_eint
i_eint[5] => interrupt_reg:IFG5_inst.i_eint
i_eint[6] => interrupt_reg:IFG6_inst.i_eint
i_eint[7] => interrupt_reg:IFG7_inst.i_eint
o_intr <= o_intr.DB_MAX_OUTPUT_PORT_TYPE
o_ifg[0] <= interrupt_reg:IFG0_inst.o_ifg
o_ifg[1] <= interrupt_reg:IFG1_inst.o_ifg
o_ifg[2] <= interrupt_reg:IFG2_inst.o_ifg
o_ifg[3] <= interrupt_reg:IFG3_inst.o_ifg
o_ifg[4] <= interrupt_reg:IFG4_inst.o_ifg
o_ifg[5] <= interrupt_reg:IFG5_inst.o_ifg
o_ifg[6] <= interrupt_reg:IFG6_inst.o_ifg
o_ifg[7] <= interrupt_reg:IFG7_inst.o_ifg
o_irq[0] <= interrupt_reg:IFG0_inst.o_irq
o_irq[1] <= interrupt_reg:IFG1_inst.o_irq
o_irq[2] <= interrupt_reg:IFG2_inst.o_irq
o_irq[3] <= interrupt_reg:IFG3_inst.o_irq
o_irq[4] <= interrupt_reg:IFG4_inst.o_irq
o_irq[5] <= interrupt_reg:IFG5_inst.o_irq
o_irq[6] <= interrupt_reg:IFG6_inst.o_irq
o_irq[7] <= interrupt_reg:IFG7_inst.o_irq


|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG0_inst
i_clk => int_last_ifg.CLK
i_clk => o_irq~reg0.CLK
i_rst => o_irq.OUTPUTSELECT
i_rst => int_last_ifg.OUTPUTSELECT
i_isrc => process_0.IN1
i_isrc => int_last_ifg.DATAA
i_eint => o_ifg.IN1
i_clear => o_irq.OUTPUTSELECT
o_ifg <= o_ifg.DB_MAX_OUTPUT_PORT_TYPE
o_irq <= o_irq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG1_inst
i_clk => int_last_ifg.CLK
i_clk => o_irq~reg0.CLK
i_rst => o_irq.OUTPUTSELECT
i_rst => int_last_ifg.OUTPUTSELECT
i_isrc => process_0.IN1
i_isrc => int_last_ifg.DATAA
i_eint => o_ifg.IN1
i_clear => o_irq.OUTPUTSELECT
o_ifg <= o_ifg.DB_MAX_OUTPUT_PORT_TYPE
o_irq <= o_irq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG2_inst
i_clk => int_last_ifg.CLK
i_clk => o_irq~reg0.CLK
i_rst => o_irq.OUTPUTSELECT
i_rst => int_last_ifg.OUTPUTSELECT
i_isrc => process_0.IN1
i_isrc => int_last_ifg.DATAA
i_eint => o_ifg.IN1
i_clear => o_irq.OUTPUTSELECT
o_ifg <= o_ifg.DB_MAX_OUTPUT_PORT_TYPE
o_irq <= o_irq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG3_inst
i_clk => int_last_ifg.CLK
i_clk => o_irq~reg0.CLK
i_rst => o_irq.OUTPUTSELECT
i_rst => int_last_ifg.OUTPUTSELECT
i_isrc => process_0.IN1
i_isrc => int_last_ifg.DATAA
i_eint => o_ifg.IN1
i_clear => o_irq.OUTPUTSELECT
o_ifg <= o_ifg.DB_MAX_OUTPUT_PORT_TYPE
o_irq <= o_irq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG4_inst
i_clk => int_last_ifg.CLK
i_clk => o_irq~reg0.CLK
i_rst => o_irq.OUTPUTSELECT
i_rst => int_last_ifg.OUTPUTSELECT
i_isrc => process_0.IN1
i_isrc => int_last_ifg.DATAA
i_eint => o_ifg.IN1
i_clear => o_irq.OUTPUTSELECT
o_ifg <= o_ifg.DB_MAX_OUTPUT_PORT_TYPE
o_irq <= o_irq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG5_inst
i_clk => int_last_ifg.CLK
i_clk => o_irq~reg0.CLK
i_rst => o_irq.OUTPUTSELECT
i_rst => int_last_ifg.OUTPUTSELECT
i_isrc => process_0.IN1
i_isrc => int_last_ifg.DATAA
i_eint => o_ifg.IN1
i_clear => o_irq.OUTPUTSELECT
o_ifg <= o_ifg.DB_MAX_OUTPUT_PORT_TYPE
o_irq <= o_irq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG6_inst
i_clk => int_last_ifg.CLK
i_clk => o_irq~reg0.CLK
i_rst => o_irq.OUTPUTSELECT
i_rst => int_last_ifg.OUTPUTSELECT
i_isrc => process_0.IN1
i_isrc => int_last_ifg.DATAA
i_eint => o_ifg.IN1
i_clear => o_irq.OUTPUTSELECT
o_ifg <= o_ifg.DB_MAX_OUTPUT_PORT_TYPE
o_irq <= o_irq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG7_inst
i_clk => int_last_ifg.CLK
i_clk => o_irq~reg0.CLK
i_rst => o_irq.OUTPUTSELECT
i_rst => int_last_ifg.OUTPUTSELECT
i_isrc => process_0.IN1
i_isrc => int_last_ifg.DATAA
i_eint => o_ifg.IN1
i_clear => o_irq.OUTPUTSELECT
o_ifg <= o_ifg.DB_MAX_OUTPUT_PORT_TYPE
o_irq <= o_irq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|interrupt_env:INTR_CTRL|BidirPin:BidirPin_inst
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU_top|GPIO:GPIO_inst
i_clk => hexled:HEX0_inst.i_clk
i_clk => hexled:HEX1_inst.i_clk
i_clk => hexled:HEX2_inst.i_clk
i_clk => hexled:HEX3_inst.i_clk
i_clk => hexled:HEX4_inst.i_clk
i_clk => hexled:HEX5_inst.i_clk
i_clk => hexled:LEDS_inst.i_clk
i_rst => hexled:HEX0_inst.i_rst
i_rst => hexled:HEX1_inst.i_rst
i_rst => hexled:HEX2_inst.i_rst
i_rst => hexled:HEX3_inst.i_rst
i_rst => hexled:HEX4_inst.i_rst
i_rst => hexled:HEX5_inst.i_rst
i_rst => hexled:LEDS_inst.i_rst
i_memRead => hexled:HEX0_inst.i_memRead
i_memRead => hexled:HEX1_inst.i_memRead
i_memRead => hexled:HEX2_inst.i_memRead
i_memRead => hexled:HEX3_inst.i_memRead
i_memRead => hexled:HEX4_inst.i_memRead
i_memRead => hexled:HEX5_inst.i_memRead
i_memRead => hexled:LEDS_inst.i_memRead
i_memRead => sw_port:SW_inst.i_memRead
i_memWrite => hexled:HEX0_inst.i_memWrite
i_memWrite => hexled:HEX1_inst.i_memWrite
i_memWrite => hexled:HEX2_inst.i_memWrite
i_memWrite => hexled:HEX3_inst.i_memWrite
i_memWrite => hexled:HEX4_inst.i_memWrite
i_memWrite => hexled:HEX5_inst.i_memWrite
i_memWrite => hexled:LEDS_inst.i_memWrite
i_addr[0] => hexled:HEX1_inst.i_A0
i_addr[0] => hexled:HEX3_inst.i_A0
i_addr[0] => hexled:HEX5_inst.i_A0
i_addr[0] => hexled:HEX0_inst.i_A0
i_addr[0] => hexled:HEX2_inst.i_A0
i_addr[0] => hexled:HEX4_inst.i_A0
i_addr[1] => addr_decoder:GPIO_addr_decode_inst.i_addrBits[0]
i_addr[2] => addr_decoder:GPIO_addr_decode_inst.i_addrBits[1]
i_addr[3] => addr_decoder:GPIO_addr_decode_inst.i_addrBits[2]
i_addr[4] => addr_decoder:GPIO_addr_decode_inst.i_addrBits[3]
i_addr[5] => addr_decoder:GPIO_addr_decode_inst.i_addrBits[4]
i_swport[0] => sw_port:SW_inst.i_swport[0]
i_swport[1] => sw_port:SW_inst.i_swport[1]
i_swport[2] => sw_port:SW_inst.i_swport[2]
i_swport[3] => sw_port:SW_inst.i_swport[3]
i_swport[4] => sw_port:SW_inst.i_swport[4]
i_swport[5] => sw_port:SW_inst.i_swport[5]
i_swport[6] => sw_port:SW_inst.i_swport[6]
i_swport[7] => sw_port:SW_inst.i_swport[7]
o_hex0[0] <= hexdecode:hexdecode0_inst.hex_o1[0]
o_hex0[1] <= hexdecode:hexdecode0_inst.hex_o1[1]
o_hex0[2] <= hexdecode:hexdecode0_inst.hex_o1[2]
o_hex0[3] <= hexdecode:hexdecode0_inst.hex_o1[3]
o_hex0[4] <= hexdecode:hexdecode0_inst.hex_o1[4]
o_hex0[5] <= hexdecode:hexdecode0_inst.hex_o1[5]
o_hex0[6] <= hexdecode:hexdecode0_inst.hex_o1[6]
o_hex1[0] <= hexdecode:hexdecode1_inst.hex_o1[0]
o_hex1[1] <= hexdecode:hexdecode1_inst.hex_o1[1]
o_hex1[2] <= hexdecode:hexdecode1_inst.hex_o1[2]
o_hex1[3] <= hexdecode:hexdecode1_inst.hex_o1[3]
o_hex1[4] <= hexdecode:hexdecode1_inst.hex_o1[4]
o_hex1[5] <= hexdecode:hexdecode1_inst.hex_o1[5]
o_hex1[6] <= hexdecode:hexdecode1_inst.hex_o1[6]
o_hex2[0] <= hexdecode:hexdecode2_inst.hex_o1[0]
o_hex2[1] <= hexdecode:hexdecode2_inst.hex_o1[1]
o_hex2[2] <= hexdecode:hexdecode2_inst.hex_o1[2]
o_hex2[3] <= hexdecode:hexdecode2_inst.hex_o1[3]
o_hex2[4] <= hexdecode:hexdecode2_inst.hex_o1[4]
o_hex2[5] <= hexdecode:hexdecode2_inst.hex_o1[5]
o_hex2[6] <= hexdecode:hexdecode2_inst.hex_o1[6]
o_hex3[0] <= hexdecode:hexdecode3_inst.hex_o1[0]
o_hex3[1] <= hexdecode:hexdecode3_inst.hex_o1[1]
o_hex3[2] <= hexdecode:hexdecode3_inst.hex_o1[2]
o_hex3[3] <= hexdecode:hexdecode3_inst.hex_o1[3]
o_hex3[4] <= hexdecode:hexdecode3_inst.hex_o1[4]
o_hex3[5] <= hexdecode:hexdecode3_inst.hex_o1[5]
o_hex3[6] <= hexdecode:hexdecode3_inst.hex_o1[6]
o_hex4[0] <= hexdecode:hexdecode4_inst.hex_o1[0]
o_hex4[1] <= hexdecode:hexdecode4_inst.hex_o1[1]
o_hex4[2] <= hexdecode:hexdecode4_inst.hex_o1[2]
o_hex4[3] <= hexdecode:hexdecode4_inst.hex_o1[3]
o_hex4[4] <= hexdecode:hexdecode4_inst.hex_o1[4]
o_hex4[5] <= hexdecode:hexdecode4_inst.hex_o1[5]
o_hex4[6] <= hexdecode:hexdecode4_inst.hex_o1[6]
o_hex5[0] <= hexdecode:hexdecode5_inst.hex_o1[0]
o_hex5[1] <= hexdecode:hexdecode5_inst.hex_o1[1]
o_hex5[2] <= hexdecode:hexdecode5_inst.hex_o1[2]
o_hex5[3] <= hexdecode:hexdecode5_inst.hex_o1[3]
o_hex5[4] <= hexdecode:hexdecode5_inst.hex_o1[4]
o_hex5[5] <= hexdecode:hexdecode5_inst.hex_o1[5]
o_hex5[6] <= hexdecode:hexdecode5_inst.hex_o1[6]
o_leds[0] <= hexled:LEDS_inst.o_outToHEX[0]
o_leds[1] <= hexled:LEDS_inst.o_outToHEX[1]
o_leds[2] <= hexled:LEDS_inst.o_outToHEX[2]
o_leds[3] <= hexled:LEDS_inst.o_outToHEX[3]
o_leds[4] <= hexled:LEDS_inst.o_outToHEX[4]
o_leds[5] <= hexled:LEDS_inst.o_outToHEX[5]
o_leds[6] <= hexled:LEDS_inst.o_outToHEX[6]
o_leds[7] <= hexled:LEDS_inst.o_outToHEX[7]
io_data[0] <> hexled:HEX0_inst.io_data[0]
io_data[0] <> hexled:HEX1_inst.io_data[0]
io_data[0] <> hexled:HEX2_inst.io_data[0]
io_data[0] <> hexled:HEX3_inst.io_data[0]
io_data[0] <> hexled:HEX4_inst.io_data[0]
io_data[0] <> hexled:HEX5_inst.io_data[0]
io_data[0] <> hexled:LEDS_inst.io_data[0]
io_data[0] <> sw_port:SW_inst.o_data[0]
io_data[1] <> hexled:HEX0_inst.io_data[1]
io_data[1] <> hexled:HEX1_inst.io_data[1]
io_data[1] <> hexled:HEX2_inst.io_data[1]
io_data[1] <> hexled:HEX3_inst.io_data[1]
io_data[1] <> hexled:HEX4_inst.io_data[1]
io_data[1] <> hexled:HEX5_inst.io_data[1]
io_data[1] <> hexled:LEDS_inst.io_data[1]
io_data[1] <> sw_port:SW_inst.o_data[1]
io_data[2] <> hexled:HEX0_inst.io_data[2]
io_data[2] <> hexled:HEX1_inst.io_data[2]
io_data[2] <> hexled:HEX2_inst.io_data[2]
io_data[2] <> hexled:HEX3_inst.io_data[2]
io_data[2] <> hexled:HEX4_inst.io_data[2]
io_data[2] <> hexled:HEX5_inst.io_data[2]
io_data[2] <> hexled:LEDS_inst.io_data[2]
io_data[2] <> sw_port:SW_inst.o_data[2]
io_data[3] <> hexled:HEX0_inst.io_data[3]
io_data[3] <> hexled:HEX1_inst.io_data[3]
io_data[3] <> hexled:HEX2_inst.io_data[3]
io_data[3] <> hexled:HEX3_inst.io_data[3]
io_data[3] <> hexled:HEX4_inst.io_data[3]
io_data[3] <> hexled:HEX5_inst.io_data[3]
io_data[3] <> hexled:LEDS_inst.io_data[3]
io_data[3] <> sw_port:SW_inst.o_data[3]
io_data[4] <> hexled:HEX0_inst.io_data[4]
io_data[4] <> hexled:HEX1_inst.io_data[4]
io_data[4] <> hexled:HEX2_inst.io_data[4]
io_data[4] <> hexled:HEX3_inst.io_data[4]
io_data[4] <> hexled:HEX4_inst.io_data[4]
io_data[4] <> hexled:HEX5_inst.io_data[4]
io_data[4] <> hexled:LEDS_inst.io_data[4]
io_data[4] <> sw_port:SW_inst.o_data[4]
io_data[5] <> hexled:HEX0_inst.io_data[5]
io_data[5] <> hexled:HEX1_inst.io_data[5]
io_data[5] <> hexled:HEX2_inst.io_data[5]
io_data[5] <> hexled:HEX3_inst.io_data[5]
io_data[5] <> hexled:HEX4_inst.io_data[5]
io_data[5] <> hexled:HEX5_inst.io_data[5]
io_data[5] <> hexled:LEDS_inst.io_data[5]
io_data[5] <> sw_port:SW_inst.o_data[5]
io_data[6] <> hexled:HEX0_inst.io_data[6]
io_data[6] <> hexled:HEX1_inst.io_data[6]
io_data[6] <> hexled:HEX2_inst.io_data[6]
io_data[6] <> hexled:HEX3_inst.io_data[6]
io_data[6] <> hexled:HEX4_inst.io_data[6]
io_data[6] <> hexled:HEX5_inst.io_data[6]
io_data[6] <> hexled:LEDS_inst.io_data[6]
io_data[6] <> sw_port:SW_inst.o_data[6]
io_data[7] <> hexled:HEX0_inst.io_data[7]
io_data[7] <> hexled:HEX1_inst.io_data[7]
io_data[7] <> hexled:HEX2_inst.io_data[7]
io_data[7] <> hexled:HEX3_inst.io_data[7]
io_data[7] <> hexled:HEX4_inst.io_data[7]
io_data[7] <> hexled:HEX5_inst.io_data[7]
io_data[7] <> hexled:LEDS_inst.io_data[7]
io_data[7] <> sw_port:SW_inst.o_data[7]
io_data[8] <> hexled:HEX0_inst.io_data[8]
io_data[8] <> hexled:HEX1_inst.io_data[8]
io_data[8] <> hexled:HEX2_inst.io_data[8]
io_data[8] <> hexled:HEX3_inst.io_data[8]
io_data[8] <> hexled:HEX4_inst.io_data[8]
io_data[8] <> hexled:HEX5_inst.io_data[8]
io_data[8] <> hexled:LEDS_inst.io_data[8]
io_data[8] <> sw_port:SW_inst.o_data[8]
io_data[9] <> hexled:HEX0_inst.io_data[9]
io_data[9] <> hexled:HEX1_inst.io_data[9]
io_data[9] <> hexled:HEX2_inst.io_data[9]
io_data[9] <> hexled:HEX3_inst.io_data[9]
io_data[9] <> hexled:HEX4_inst.io_data[9]
io_data[9] <> hexled:HEX5_inst.io_data[9]
io_data[9] <> hexled:LEDS_inst.io_data[9]
io_data[9] <> sw_port:SW_inst.o_data[9]
io_data[10] <> hexled:HEX0_inst.io_data[10]
io_data[10] <> hexled:HEX1_inst.io_data[10]
io_data[10] <> hexled:HEX2_inst.io_data[10]
io_data[10] <> hexled:HEX3_inst.io_data[10]
io_data[10] <> hexled:HEX4_inst.io_data[10]
io_data[10] <> hexled:HEX5_inst.io_data[10]
io_data[10] <> hexled:LEDS_inst.io_data[10]
io_data[10] <> sw_port:SW_inst.o_data[10]
io_data[11] <> hexled:HEX0_inst.io_data[11]
io_data[11] <> hexled:HEX1_inst.io_data[11]
io_data[11] <> hexled:HEX2_inst.io_data[11]
io_data[11] <> hexled:HEX3_inst.io_data[11]
io_data[11] <> hexled:HEX4_inst.io_data[11]
io_data[11] <> hexled:HEX5_inst.io_data[11]
io_data[11] <> hexled:LEDS_inst.io_data[11]
io_data[11] <> sw_port:SW_inst.o_data[11]
io_data[12] <> hexled:HEX0_inst.io_data[12]
io_data[12] <> hexled:HEX1_inst.io_data[12]
io_data[12] <> hexled:HEX2_inst.io_data[12]
io_data[12] <> hexled:HEX3_inst.io_data[12]
io_data[12] <> hexled:HEX4_inst.io_data[12]
io_data[12] <> hexled:HEX5_inst.io_data[12]
io_data[12] <> hexled:LEDS_inst.io_data[12]
io_data[12] <> sw_port:SW_inst.o_data[12]
io_data[13] <> hexled:HEX0_inst.io_data[13]
io_data[13] <> hexled:HEX1_inst.io_data[13]
io_data[13] <> hexled:HEX2_inst.io_data[13]
io_data[13] <> hexled:HEX3_inst.io_data[13]
io_data[13] <> hexled:HEX4_inst.io_data[13]
io_data[13] <> hexled:HEX5_inst.io_data[13]
io_data[13] <> hexled:LEDS_inst.io_data[13]
io_data[13] <> sw_port:SW_inst.o_data[13]
io_data[14] <> hexled:HEX0_inst.io_data[14]
io_data[14] <> hexled:HEX1_inst.io_data[14]
io_data[14] <> hexled:HEX2_inst.io_data[14]
io_data[14] <> hexled:HEX3_inst.io_data[14]
io_data[14] <> hexled:HEX4_inst.io_data[14]
io_data[14] <> hexled:HEX5_inst.io_data[14]
io_data[14] <> hexled:LEDS_inst.io_data[14]
io_data[14] <> sw_port:SW_inst.o_data[14]
io_data[15] <> hexled:HEX0_inst.io_data[15]
io_data[15] <> hexled:HEX1_inst.io_data[15]
io_data[15] <> hexled:HEX2_inst.io_data[15]
io_data[15] <> hexled:HEX3_inst.io_data[15]
io_data[15] <> hexled:HEX4_inst.io_data[15]
io_data[15] <> hexled:HEX5_inst.io_data[15]
io_data[15] <> hexled:LEDS_inst.io_data[15]
io_data[15] <> sw_port:SW_inst.o_data[15]
io_data[16] <> hexled:HEX0_inst.io_data[16]
io_data[16] <> hexled:HEX1_inst.io_data[16]
io_data[16] <> hexled:HEX2_inst.io_data[16]
io_data[16] <> hexled:HEX3_inst.io_data[16]
io_data[16] <> hexled:HEX4_inst.io_data[16]
io_data[16] <> hexled:HEX5_inst.io_data[16]
io_data[16] <> hexled:LEDS_inst.io_data[16]
io_data[16] <> sw_port:SW_inst.o_data[16]
io_data[17] <> hexled:HEX0_inst.io_data[17]
io_data[17] <> hexled:HEX1_inst.io_data[17]
io_data[17] <> hexled:HEX2_inst.io_data[17]
io_data[17] <> hexled:HEX3_inst.io_data[17]
io_data[17] <> hexled:HEX4_inst.io_data[17]
io_data[17] <> hexled:HEX5_inst.io_data[17]
io_data[17] <> hexled:LEDS_inst.io_data[17]
io_data[17] <> sw_port:SW_inst.o_data[17]
io_data[18] <> hexled:HEX0_inst.io_data[18]
io_data[18] <> hexled:HEX1_inst.io_data[18]
io_data[18] <> hexled:HEX2_inst.io_data[18]
io_data[18] <> hexled:HEX3_inst.io_data[18]
io_data[18] <> hexled:HEX4_inst.io_data[18]
io_data[18] <> hexled:HEX5_inst.io_data[18]
io_data[18] <> hexled:LEDS_inst.io_data[18]
io_data[18] <> sw_port:SW_inst.o_data[18]
io_data[19] <> hexled:HEX0_inst.io_data[19]
io_data[19] <> hexled:HEX1_inst.io_data[19]
io_data[19] <> hexled:HEX2_inst.io_data[19]
io_data[19] <> hexled:HEX3_inst.io_data[19]
io_data[19] <> hexled:HEX4_inst.io_data[19]
io_data[19] <> hexled:HEX5_inst.io_data[19]
io_data[19] <> hexled:LEDS_inst.io_data[19]
io_data[19] <> sw_port:SW_inst.o_data[19]
io_data[20] <> hexled:HEX0_inst.io_data[20]
io_data[20] <> hexled:HEX1_inst.io_data[20]
io_data[20] <> hexled:HEX2_inst.io_data[20]
io_data[20] <> hexled:HEX3_inst.io_data[20]
io_data[20] <> hexled:HEX4_inst.io_data[20]
io_data[20] <> hexled:HEX5_inst.io_data[20]
io_data[20] <> hexled:LEDS_inst.io_data[20]
io_data[20] <> sw_port:SW_inst.o_data[20]
io_data[21] <> hexled:HEX0_inst.io_data[21]
io_data[21] <> hexled:HEX1_inst.io_data[21]
io_data[21] <> hexled:HEX2_inst.io_data[21]
io_data[21] <> hexled:HEX3_inst.io_data[21]
io_data[21] <> hexled:HEX4_inst.io_data[21]
io_data[21] <> hexled:HEX5_inst.io_data[21]
io_data[21] <> hexled:LEDS_inst.io_data[21]
io_data[21] <> sw_port:SW_inst.o_data[21]
io_data[22] <> hexled:HEX0_inst.io_data[22]
io_data[22] <> hexled:HEX1_inst.io_data[22]
io_data[22] <> hexled:HEX2_inst.io_data[22]
io_data[22] <> hexled:HEX3_inst.io_data[22]
io_data[22] <> hexled:HEX4_inst.io_data[22]
io_data[22] <> hexled:HEX5_inst.io_data[22]
io_data[22] <> hexled:LEDS_inst.io_data[22]
io_data[22] <> sw_port:SW_inst.o_data[22]
io_data[23] <> hexled:HEX0_inst.io_data[23]
io_data[23] <> hexled:HEX1_inst.io_data[23]
io_data[23] <> hexled:HEX2_inst.io_data[23]
io_data[23] <> hexled:HEX3_inst.io_data[23]
io_data[23] <> hexled:HEX4_inst.io_data[23]
io_data[23] <> hexled:HEX5_inst.io_data[23]
io_data[23] <> hexled:LEDS_inst.io_data[23]
io_data[23] <> sw_port:SW_inst.o_data[23]
io_data[24] <> hexled:HEX0_inst.io_data[24]
io_data[24] <> hexled:HEX1_inst.io_data[24]
io_data[24] <> hexled:HEX2_inst.io_data[24]
io_data[24] <> hexled:HEX3_inst.io_data[24]
io_data[24] <> hexled:HEX4_inst.io_data[24]
io_data[24] <> hexled:HEX5_inst.io_data[24]
io_data[24] <> hexled:LEDS_inst.io_data[24]
io_data[24] <> sw_port:SW_inst.o_data[24]
io_data[25] <> hexled:HEX0_inst.io_data[25]
io_data[25] <> hexled:HEX1_inst.io_data[25]
io_data[25] <> hexled:HEX2_inst.io_data[25]
io_data[25] <> hexled:HEX3_inst.io_data[25]
io_data[25] <> hexled:HEX4_inst.io_data[25]
io_data[25] <> hexled:HEX5_inst.io_data[25]
io_data[25] <> hexled:LEDS_inst.io_data[25]
io_data[25] <> sw_port:SW_inst.o_data[25]
io_data[26] <> hexled:HEX0_inst.io_data[26]
io_data[26] <> hexled:HEX1_inst.io_data[26]
io_data[26] <> hexled:HEX2_inst.io_data[26]
io_data[26] <> hexled:HEX3_inst.io_data[26]
io_data[26] <> hexled:HEX4_inst.io_data[26]
io_data[26] <> hexled:HEX5_inst.io_data[26]
io_data[26] <> hexled:LEDS_inst.io_data[26]
io_data[26] <> sw_port:SW_inst.o_data[26]
io_data[27] <> hexled:HEX0_inst.io_data[27]
io_data[27] <> hexled:HEX1_inst.io_data[27]
io_data[27] <> hexled:HEX2_inst.io_data[27]
io_data[27] <> hexled:HEX3_inst.io_data[27]
io_data[27] <> hexled:HEX4_inst.io_data[27]
io_data[27] <> hexled:HEX5_inst.io_data[27]
io_data[27] <> hexled:LEDS_inst.io_data[27]
io_data[27] <> sw_port:SW_inst.o_data[27]
io_data[28] <> hexled:HEX0_inst.io_data[28]
io_data[28] <> hexled:HEX1_inst.io_data[28]
io_data[28] <> hexled:HEX2_inst.io_data[28]
io_data[28] <> hexled:HEX3_inst.io_data[28]
io_data[28] <> hexled:HEX4_inst.io_data[28]
io_data[28] <> hexled:HEX5_inst.io_data[28]
io_data[28] <> hexled:LEDS_inst.io_data[28]
io_data[28] <> sw_port:SW_inst.o_data[28]
io_data[29] <> hexled:HEX0_inst.io_data[29]
io_data[29] <> hexled:HEX1_inst.io_data[29]
io_data[29] <> hexled:HEX2_inst.io_data[29]
io_data[29] <> hexled:HEX3_inst.io_data[29]
io_data[29] <> hexled:HEX4_inst.io_data[29]
io_data[29] <> hexled:HEX5_inst.io_data[29]
io_data[29] <> hexled:LEDS_inst.io_data[29]
io_data[29] <> sw_port:SW_inst.o_data[29]
io_data[30] <> hexled:HEX0_inst.io_data[30]
io_data[30] <> hexled:HEX1_inst.io_data[30]
io_data[30] <> hexled:HEX2_inst.io_data[30]
io_data[30] <> hexled:HEX3_inst.io_data[30]
io_data[30] <> hexled:HEX4_inst.io_data[30]
io_data[30] <> hexled:HEX5_inst.io_data[30]
io_data[30] <> hexled:LEDS_inst.io_data[30]
io_data[30] <> sw_port:SW_inst.o_data[30]
io_data[31] <> hexled:HEX0_inst.io_data[31]
io_data[31] <> hexled:HEX1_inst.io_data[31]
io_data[31] <> hexled:HEX2_inst.io_data[31]
io_data[31] <> hexled:HEX3_inst.io_data[31]
io_data[31] <> hexled:HEX4_inst.io_data[31]
io_data[31] <> hexled:HEX5_inst.io_data[31]
io_data[31] <> hexled:LEDS_inst.io_data[31]
io_data[31] <> sw_port:SW_inst.o_data[31]


|MCU_top|GPIO:GPIO_inst|hexled:HEX0_inst
i_control => enable_latch.IN0
i_control => enable_bus.IN0
i_A0 => enable_latch.IN1
i_A0 => enable_bus.IN1
i_clk => out_to_bus[0].CLK
i_clk => out_to_bus[1].CLK
i_clk => out_to_bus[2].CLK
i_clk => out_to_bus[3].CLK
i_clk => out_to_bus[4].CLK
i_clk => out_to_bus[5].CLK
i_clk => out_to_bus[6].CLK
i_clk => out_to_bus[7].CLK
i_clk => out_to_bus[8].CLK
i_clk => out_to_bus[9].CLK
i_clk => out_to_bus[10].CLK
i_clk => out_to_bus[11].CLK
i_clk => out_to_bus[12].CLK
i_clk => out_to_bus[13].CLK
i_clk => out_to_bus[14].CLK
i_clk => out_to_bus[15].CLK
i_clk => out_to_bus[16].CLK
i_clk => out_to_bus[17].CLK
i_clk => out_to_bus[18].CLK
i_clk => out_to_bus[19].CLK
i_clk => out_to_bus[20].CLK
i_clk => out_to_bus[21].CLK
i_clk => out_to_bus[22].CLK
i_clk => out_to_bus[23].CLK
i_clk => out_to_bus[24].CLK
i_clk => out_to_bus[25].CLK
i_clk => out_to_bus[26].CLK
i_clk => out_to_bus[27].CLK
i_clk => out_to_bus[28].CLK
i_clk => out_to_bus[29].CLK
i_clk => out_to_bus[30].CLK
i_clk => out_to_bus[31].CLK
i_rst => out_to_bus[0].ACLR
i_rst => out_to_bus[1].ACLR
i_rst => out_to_bus[2].ACLR
i_rst => out_to_bus[3].ACLR
i_rst => out_to_bus[4].ACLR
i_rst => out_to_bus[5].ACLR
i_rst => out_to_bus[6].ACLR
i_rst => out_to_bus[7].ACLR
i_rst => out_to_bus[8].ACLR
i_rst => out_to_bus[9].ACLR
i_rst => out_to_bus[10].ACLR
i_rst => out_to_bus[11].ACLR
i_rst => out_to_bus[12].ACLR
i_rst => out_to_bus[13].ACLR
i_rst => out_to_bus[14].ACLR
i_rst => out_to_bus[15].ACLR
i_rst => out_to_bus[16].ACLR
i_rst => out_to_bus[17].ACLR
i_rst => out_to_bus[18].ACLR
i_rst => out_to_bus[19].ACLR
i_rst => out_to_bus[20].ACLR
i_rst => out_to_bus[21].ACLR
i_rst => out_to_bus[22].ACLR
i_rst => out_to_bus[23].ACLR
i_rst => out_to_bus[24].ACLR
i_rst => out_to_bus[25].ACLR
i_rst => out_to_bus[26].ACLR
i_rst => out_to_bus[27].ACLR
i_rst => out_to_bus[28].ACLR
i_rst => out_to_bus[29].ACLR
i_rst => out_to_bus[30].ACLR
i_rst => out_to_bus[31].ACLR
i_memRead => enable_bus.IN1
i_memWrite => enable_latch.IN1
io_data[0] <> BidirPin:BidirPin_inst.IOpin[0]
io_data[1] <> BidirPin:BidirPin_inst.IOpin[1]
io_data[2] <> BidirPin:BidirPin_inst.IOpin[2]
io_data[3] <> BidirPin:BidirPin_inst.IOpin[3]
io_data[4] <> BidirPin:BidirPin_inst.IOpin[4]
io_data[5] <> BidirPin:BidirPin_inst.IOpin[5]
io_data[6] <> BidirPin:BidirPin_inst.IOpin[6]
io_data[7] <> BidirPin:BidirPin_inst.IOpin[7]
io_data[8] <> BidirPin:BidirPin_inst.IOpin[8]
io_data[9] <> BidirPin:BidirPin_inst.IOpin[9]
io_data[10] <> BidirPin:BidirPin_inst.IOpin[10]
io_data[11] <> BidirPin:BidirPin_inst.IOpin[11]
io_data[12] <> BidirPin:BidirPin_inst.IOpin[12]
io_data[13] <> BidirPin:BidirPin_inst.IOpin[13]
io_data[14] <> BidirPin:BidirPin_inst.IOpin[14]
io_data[15] <> BidirPin:BidirPin_inst.IOpin[15]
io_data[16] <> BidirPin:BidirPin_inst.IOpin[16]
io_data[17] <> BidirPin:BidirPin_inst.IOpin[17]
io_data[18] <> BidirPin:BidirPin_inst.IOpin[18]
io_data[19] <> BidirPin:BidirPin_inst.IOpin[19]
io_data[20] <> BidirPin:BidirPin_inst.IOpin[20]
io_data[21] <> BidirPin:BidirPin_inst.IOpin[21]
io_data[22] <> BidirPin:BidirPin_inst.IOpin[22]
io_data[23] <> BidirPin:BidirPin_inst.IOpin[23]
io_data[24] <> BidirPin:BidirPin_inst.IOpin[24]
io_data[25] <> BidirPin:BidirPin_inst.IOpin[25]
io_data[26] <> BidirPin:BidirPin_inst.IOpin[26]
io_data[27] <> BidirPin:BidirPin_inst.IOpin[27]
io_data[28] <> BidirPin:BidirPin_inst.IOpin[28]
io_data[29] <> BidirPin:BidirPin_inst.IOpin[29]
io_data[30] <> BidirPin:BidirPin_inst.IOpin[30]
io_data[31] <> BidirPin:BidirPin_inst.IOpin[31]
o_outToHEX[0] <= out_to_bus[0].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[1] <= out_to_bus[1].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[2] <= out_to_bus[2].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[3] <= out_to_bus[3].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[4] <= out_to_bus[4].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[5] <= out_to_bus[5].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[6] <= out_to_bus[6].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[7] <= out_to_bus[7].DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|GPIO:GPIO_inst|hexled:HEX0_inst|BidirPin:BidirPin_inst
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU_top|GPIO:GPIO_inst|hexled:HEX1_inst
i_control => enable_latch.IN0
i_control => enable_bus.IN0
i_A0 => enable_latch.IN1
i_A0 => enable_bus.IN1
i_clk => out_to_bus[0].CLK
i_clk => out_to_bus[1].CLK
i_clk => out_to_bus[2].CLK
i_clk => out_to_bus[3].CLK
i_clk => out_to_bus[4].CLK
i_clk => out_to_bus[5].CLK
i_clk => out_to_bus[6].CLK
i_clk => out_to_bus[7].CLK
i_clk => out_to_bus[8].CLK
i_clk => out_to_bus[9].CLK
i_clk => out_to_bus[10].CLK
i_clk => out_to_bus[11].CLK
i_clk => out_to_bus[12].CLK
i_clk => out_to_bus[13].CLK
i_clk => out_to_bus[14].CLK
i_clk => out_to_bus[15].CLK
i_clk => out_to_bus[16].CLK
i_clk => out_to_bus[17].CLK
i_clk => out_to_bus[18].CLK
i_clk => out_to_bus[19].CLK
i_clk => out_to_bus[20].CLK
i_clk => out_to_bus[21].CLK
i_clk => out_to_bus[22].CLK
i_clk => out_to_bus[23].CLK
i_clk => out_to_bus[24].CLK
i_clk => out_to_bus[25].CLK
i_clk => out_to_bus[26].CLK
i_clk => out_to_bus[27].CLK
i_clk => out_to_bus[28].CLK
i_clk => out_to_bus[29].CLK
i_clk => out_to_bus[30].CLK
i_clk => out_to_bus[31].CLK
i_rst => out_to_bus[0].ACLR
i_rst => out_to_bus[1].ACLR
i_rst => out_to_bus[2].ACLR
i_rst => out_to_bus[3].ACLR
i_rst => out_to_bus[4].ACLR
i_rst => out_to_bus[5].ACLR
i_rst => out_to_bus[6].ACLR
i_rst => out_to_bus[7].ACLR
i_rst => out_to_bus[8].ACLR
i_rst => out_to_bus[9].ACLR
i_rst => out_to_bus[10].ACLR
i_rst => out_to_bus[11].ACLR
i_rst => out_to_bus[12].ACLR
i_rst => out_to_bus[13].ACLR
i_rst => out_to_bus[14].ACLR
i_rst => out_to_bus[15].ACLR
i_rst => out_to_bus[16].ACLR
i_rst => out_to_bus[17].ACLR
i_rst => out_to_bus[18].ACLR
i_rst => out_to_bus[19].ACLR
i_rst => out_to_bus[20].ACLR
i_rst => out_to_bus[21].ACLR
i_rst => out_to_bus[22].ACLR
i_rst => out_to_bus[23].ACLR
i_rst => out_to_bus[24].ACLR
i_rst => out_to_bus[25].ACLR
i_rst => out_to_bus[26].ACLR
i_rst => out_to_bus[27].ACLR
i_rst => out_to_bus[28].ACLR
i_rst => out_to_bus[29].ACLR
i_rst => out_to_bus[30].ACLR
i_rst => out_to_bus[31].ACLR
i_memRead => enable_bus.IN1
i_memWrite => enable_latch.IN1
io_data[0] <> BidirPin:BidirPin_inst.IOpin[0]
io_data[1] <> BidirPin:BidirPin_inst.IOpin[1]
io_data[2] <> BidirPin:BidirPin_inst.IOpin[2]
io_data[3] <> BidirPin:BidirPin_inst.IOpin[3]
io_data[4] <> BidirPin:BidirPin_inst.IOpin[4]
io_data[5] <> BidirPin:BidirPin_inst.IOpin[5]
io_data[6] <> BidirPin:BidirPin_inst.IOpin[6]
io_data[7] <> BidirPin:BidirPin_inst.IOpin[7]
io_data[8] <> BidirPin:BidirPin_inst.IOpin[8]
io_data[9] <> BidirPin:BidirPin_inst.IOpin[9]
io_data[10] <> BidirPin:BidirPin_inst.IOpin[10]
io_data[11] <> BidirPin:BidirPin_inst.IOpin[11]
io_data[12] <> BidirPin:BidirPin_inst.IOpin[12]
io_data[13] <> BidirPin:BidirPin_inst.IOpin[13]
io_data[14] <> BidirPin:BidirPin_inst.IOpin[14]
io_data[15] <> BidirPin:BidirPin_inst.IOpin[15]
io_data[16] <> BidirPin:BidirPin_inst.IOpin[16]
io_data[17] <> BidirPin:BidirPin_inst.IOpin[17]
io_data[18] <> BidirPin:BidirPin_inst.IOpin[18]
io_data[19] <> BidirPin:BidirPin_inst.IOpin[19]
io_data[20] <> BidirPin:BidirPin_inst.IOpin[20]
io_data[21] <> BidirPin:BidirPin_inst.IOpin[21]
io_data[22] <> BidirPin:BidirPin_inst.IOpin[22]
io_data[23] <> BidirPin:BidirPin_inst.IOpin[23]
io_data[24] <> BidirPin:BidirPin_inst.IOpin[24]
io_data[25] <> BidirPin:BidirPin_inst.IOpin[25]
io_data[26] <> BidirPin:BidirPin_inst.IOpin[26]
io_data[27] <> BidirPin:BidirPin_inst.IOpin[27]
io_data[28] <> BidirPin:BidirPin_inst.IOpin[28]
io_data[29] <> BidirPin:BidirPin_inst.IOpin[29]
io_data[30] <> BidirPin:BidirPin_inst.IOpin[30]
io_data[31] <> BidirPin:BidirPin_inst.IOpin[31]
o_outToHEX[0] <= out_to_bus[0].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[1] <= out_to_bus[1].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[2] <= out_to_bus[2].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[3] <= out_to_bus[3].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[4] <= out_to_bus[4].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[5] <= out_to_bus[5].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[6] <= out_to_bus[6].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[7] <= out_to_bus[7].DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|GPIO:GPIO_inst|hexled:HEX1_inst|BidirPin:BidirPin_inst
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU_top|GPIO:GPIO_inst|hexled:HEX2_inst
i_control => enable_latch.IN0
i_control => enable_bus.IN0
i_A0 => enable_latch.IN1
i_A0 => enable_bus.IN1
i_clk => out_to_bus[0].CLK
i_clk => out_to_bus[1].CLK
i_clk => out_to_bus[2].CLK
i_clk => out_to_bus[3].CLK
i_clk => out_to_bus[4].CLK
i_clk => out_to_bus[5].CLK
i_clk => out_to_bus[6].CLK
i_clk => out_to_bus[7].CLK
i_clk => out_to_bus[8].CLK
i_clk => out_to_bus[9].CLK
i_clk => out_to_bus[10].CLK
i_clk => out_to_bus[11].CLK
i_clk => out_to_bus[12].CLK
i_clk => out_to_bus[13].CLK
i_clk => out_to_bus[14].CLK
i_clk => out_to_bus[15].CLK
i_clk => out_to_bus[16].CLK
i_clk => out_to_bus[17].CLK
i_clk => out_to_bus[18].CLK
i_clk => out_to_bus[19].CLK
i_clk => out_to_bus[20].CLK
i_clk => out_to_bus[21].CLK
i_clk => out_to_bus[22].CLK
i_clk => out_to_bus[23].CLK
i_clk => out_to_bus[24].CLK
i_clk => out_to_bus[25].CLK
i_clk => out_to_bus[26].CLK
i_clk => out_to_bus[27].CLK
i_clk => out_to_bus[28].CLK
i_clk => out_to_bus[29].CLK
i_clk => out_to_bus[30].CLK
i_clk => out_to_bus[31].CLK
i_rst => out_to_bus[0].ACLR
i_rst => out_to_bus[1].ACLR
i_rst => out_to_bus[2].ACLR
i_rst => out_to_bus[3].ACLR
i_rst => out_to_bus[4].ACLR
i_rst => out_to_bus[5].ACLR
i_rst => out_to_bus[6].ACLR
i_rst => out_to_bus[7].ACLR
i_rst => out_to_bus[8].ACLR
i_rst => out_to_bus[9].ACLR
i_rst => out_to_bus[10].ACLR
i_rst => out_to_bus[11].ACLR
i_rst => out_to_bus[12].ACLR
i_rst => out_to_bus[13].ACLR
i_rst => out_to_bus[14].ACLR
i_rst => out_to_bus[15].ACLR
i_rst => out_to_bus[16].ACLR
i_rst => out_to_bus[17].ACLR
i_rst => out_to_bus[18].ACLR
i_rst => out_to_bus[19].ACLR
i_rst => out_to_bus[20].ACLR
i_rst => out_to_bus[21].ACLR
i_rst => out_to_bus[22].ACLR
i_rst => out_to_bus[23].ACLR
i_rst => out_to_bus[24].ACLR
i_rst => out_to_bus[25].ACLR
i_rst => out_to_bus[26].ACLR
i_rst => out_to_bus[27].ACLR
i_rst => out_to_bus[28].ACLR
i_rst => out_to_bus[29].ACLR
i_rst => out_to_bus[30].ACLR
i_rst => out_to_bus[31].ACLR
i_memRead => enable_bus.IN1
i_memWrite => enable_latch.IN1
io_data[0] <> BidirPin:BidirPin_inst.IOpin[0]
io_data[1] <> BidirPin:BidirPin_inst.IOpin[1]
io_data[2] <> BidirPin:BidirPin_inst.IOpin[2]
io_data[3] <> BidirPin:BidirPin_inst.IOpin[3]
io_data[4] <> BidirPin:BidirPin_inst.IOpin[4]
io_data[5] <> BidirPin:BidirPin_inst.IOpin[5]
io_data[6] <> BidirPin:BidirPin_inst.IOpin[6]
io_data[7] <> BidirPin:BidirPin_inst.IOpin[7]
io_data[8] <> BidirPin:BidirPin_inst.IOpin[8]
io_data[9] <> BidirPin:BidirPin_inst.IOpin[9]
io_data[10] <> BidirPin:BidirPin_inst.IOpin[10]
io_data[11] <> BidirPin:BidirPin_inst.IOpin[11]
io_data[12] <> BidirPin:BidirPin_inst.IOpin[12]
io_data[13] <> BidirPin:BidirPin_inst.IOpin[13]
io_data[14] <> BidirPin:BidirPin_inst.IOpin[14]
io_data[15] <> BidirPin:BidirPin_inst.IOpin[15]
io_data[16] <> BidirPin:BidirPin_inst.IOpin[16]
io_data[17] <> BidirPin:BidirPin_inst.IOpin[17]
io_data[18] <> BidirPin:BidirPin_inst.IOpin[18]
io_data[19] <> BidirPin:BidirPin_inst.IOpin[19]
io_data[20] <> BidirPin:BidirPin_inst.IOpin[20]
io_data[21] <> BidirPin:BidirPin_inst.IOpin[21]
io_data[22] <> BidirPin:BidirPin_inst.IOpin[22]
io_data[23] <> BidirPin:BidirPin_inst.IOpin[23]
io_data[24] <> BidirPin:BidirPin_inst.IOpin[24]
io_data[25] <> BidirPin:BidirPin_inst.IOpin[25]
io_data[26] <> BidirPin:BidirPin_inst.IOpin[26]
io_data[27] <> BidirPin:BidirPin_inst.IOpin[27]
io_data[28] <> BidirPin:BidirPin_inst.IOpin[28]
io_data[29] <> BidirPin:BidirPin_inst.IOpin[29]
io_data[30] <> BidirPin:BidirPin_inst.IOpin[30]
io_data[31] <> BidirPin:BidirPin_inst.IOpin[31]
o_outToHEX[0] <= out_to_bus[0].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[1] <= out_to_bus[1].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[2] <= out_to_bus[2].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[3] <= out_to_bus[3].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[4] <= out_to_bus[4].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[5] <= out_to_bus[5].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[6] <= out_to_bus[6].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[7] <= out_to_bus[7].DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|GPIO:GPIO_inst|hexled:HEX2_inst|BidirPin:BidirPin_inst
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU_top|GPIO:GPIO_inst|hexled:HEX3_inst
i_control => enable_latch.IN0
i_control => enable_bus.IN0
i_A0 => enable_latch.IN1
i_A0 => enable_bus.IN1
i_clk => out_to_bus[0].CLK
i_clk => out_to_bus[1].CLK
i_clk => out_to_bus[2].CLK
i_clk => out_to_bus[3].CLK
i_clk => out_to_bus[4].CLK
i_clk => out_to_bus[5].CLK
i_clk => out_to_bus[6].CLK
i_clk => out_to_bus[7].CLK
i_clk => out_to_bus[8].CLK
i_clk => out_to_bus[9].CLK
i_clk => out_to_bus[10].CLK
i_clk => out_to_bus[11].CLK
i_clk => out_to_bus[12].CLK
i_clk => out_to_bus[13].CLK
i_clk => out_to_bus[14].CLK
i_clk => out_to_bus[15].CLK
i_clk => out_to_bus[16].CLK
i_clk => out_to_bus[17].CLK
i_clk => out_to_bus[18].CLK
i_clk => out_to_bus[19].CLK
i_clk => out_to_bus[20].CLK
i_clk => out_to_bus[21].CLK
i_clk => out_to_bus[22].CLK
i_clk => out_to_bus[23].CLK
i_clk => out_to_bus[24].CLK
i_clk => out_to_bus[25].CLK
i_clk => out_to_bus[26].CLK
i_clk => out_to_bus[27].CLK
i_clk => out_to_bus[28].CLK
i_clk => out_to_bus[29].CLK
i_clk => out_to_bus[30].CLK
i_clk => out_to_bus[31].CLK
i_rst => out_to_bus[0].ACLR
i_rst => out_to_bus[1].ACLR
i_rst => out_to_bus[2].ACLR
i_rst => out_to_bus[3].ACLR
i_rst => out_to_bus[4].ACLR
i_rst => out_to_bus[5].ACLR
i_rst => out_to_bus[6].ACLR
i_rst => out_to_bus[7].ACLR
i_rst => out_to_bus[8].ACLR
i_rst => out_to_bus[9].ACLR
i_rst => out_to_bus[10].ACLR
i_rst => out_to_bus[11].ACLR
i_rst => out_to_bus[12].ACLR
i_rst => out_to_bus[13].ACLR
i_rst => out_to_bus[14].ACLR
i_rst => out_to_bus[15].ACLR
i_rst => out_to_bus[16].ACLR
i_rst => out_to_bus[17].ACLR
i_rst => out_to_bus[18].ACLR
i_rst => out_to_bus[19].ACLR
i_rst => out_to_bus[20].ACLR
i_rst => out_to_bus[21].ACLR
i_rst => out_to_bus[22].ACLR
i_rst => out_to_bus[23].ACLR
i_rst => out_to_bus[24].ACLR
i_rst => out_to_bus[25].ACLR
i_rst => out_to_bus[26].ACLR
i_rst => out_to_bus[27].ACLR
i_rst => out_to_bus[28].ACLR
i_rst => out_to_bus[29].ACLR
i_rst => out_to_bus[30].ACLR
i_rst => out_to_bus[31].ACLR
i_memRead => enable_bus.IN1
i_memWrite => enable_latch.IN1
io_data[0] <> BidirPin:BidirPin_inst.IOpin[0]
io_data[1] <> BidirPin:BidirPin_inst.IOpin[1]
io_data[2] <> BidirPin:BidirPin_inst.IOpin[2]
io_data[3] <> BidirPin:BidirPin_inst.IOpin[3]
io_data[4] <> BidirPin:BidirPin_inst.IOpin[4]
io_data[5] <> BidirPin:BidirPin_inst.IOpin[5]
io_data[6] <> BidirPin:BidirPin_inst.IOpin[6]
io_data[7] <> BidirPin:BidirPin_inst.IOpin[7]
io_data[8] <> BidirPin:BidirPin_inst.IOpin[8]
io_data[9] <> BidirPin:BidirPin_inst.IOpin[9]
io_data[10] <> BidirPin:BidirPin_inst.IOpin[10]
io_data[11] <> BidirPin:BidirPin_inst.IOpin[11]
io_data[12] <> BidirPin:BidirPin_inst.IOpin[12]
io_data[13] <> BidirPin:BidirPin_inst.IOpin[13]
io_data[14] <> BidirPin:BidirPin_inst.IOpin[14]
io_data[15] <> BidirPin:BidirPin_inst.IOpin[15]
io_data[16] <> BidirPin:BidirPin_inst.IOpin[16]
io_data[17] <> BidirPin:BidirPin_inst.IOpin[17]
io_data[18] <> BidirPin:BidirPin_inst.IOpin[18]
io_data[19] <> BidirPin:BidirPin_inst.IOpin[19]
io_data[20] <> BidirPin:BidirPin_inst.IOpin[20]
io_data[21] <> BidirPin:BidirPin_inst.IOpin[21]
io_data[22] <> BidirPin:BidirPin_inst.IOpin[22]
io_data[23] <> BidirPin:BidirPin_inst.IOpin[23]
io_data[24] <> BidirPin:BidirPin_inst.IOpin[24]
io_data[25] <> BidirPin:BidirPin_inst.IOpin[25]
io_data[26] <> BidirPin:BidirPin_inst.IOpin[26]
io_data[27] <> BidirPin:BidirPin_inst.IOpin[27]
io_data[28] <> BidirPin:BidirPin_inst.IOpin[28]
io_data[29] <> BidirPin:BidirPin_inst.IOpin[29]
io_data[30] <> BidirPin:BidirPin_inst.IOpin[30]
io_data[31] <> BidirPin:BidirPin_inst.IOpin[31]
o_outToHEX[0] <= out_to_bus[0].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[1] <= out_to_bus[1].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[2] <= out_to_bus[2].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[3] <= out_to_bus[3].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[4] <= out_to_bus[4].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[5] <= out_to_bus[5].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[6] <= out_to_bus[6].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[7] <= out_to_bus[7].DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|GPIO:GPIO_inst|hexled:HEX3_inst|BidirPin:BidirPin_inst
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU_top|GPIO:GPIO_inst|hexled:HEX4_inst
i_control => enable_latch.IN0
i_control => enable_bus.IN0
i_A0 => enable_latch.IN1
i_A0 => enable_bus.IN1
i_clk => out_to_bus[0].CLK
i_clk => out_to_bus[1].CLK
i_clk => out_to_bus[2].CLK
i_clk => out_to_bus[3].CLK
i_clk => out_to_bus[4].CLK
i_clk => out_to_bus[5].CLK
i_clk => out_to_bus[6].CLK
i_clk => out_to_bus[7].CLK
i_clk => out_to_bus[8].CLK
i_clk => out_to_bus[9].CLK
i_clk => out_to_bus[10].CLK
i_clk => out_to_bus[11].CLK
i_clk => out_to_bus[12].CLK
i_clk => out_to_bus[13].CLK
i_clk => out_to_bus[14].CLK
i_clk => out_to_bus[15].CLK
i_clk => out_to_bus[16].CLK
i_clk => out_to_bus[17].CLK
i_clk => out_to_bus[18].CLK
i_clk => out_to_bus[19].CLK
i_clk => out_to_bus[20].CLK
i_clk => out_to_bus[21].CLK
i_clk => out_to_bus[22].CLK
i_clk => out_to_bus[23].CLK
i_clk => out_to_bus[24].CLK
i_clk => out_to_bus[25].CLK
i_clk => out_to_bus[26].CLK
i_clk => out_to_bus[27].CLK
i_clk => out_to_bus[28].CLK
i_clk => out_to_bus[29].CLK
i_clk => out_to_bus[30].CLK
i_clk => out_to_bus[31].CLK
i_rst => out_to_bus[0].ACLR
i_rst => out_to_bus[1].ACLR
i_rst => out_to_bus[2].ACLR
i_rst => out_to_bus[3].ACLR
i_rst => out_to_bus[4].ACLR
i_rst => out_to_bus[5].ACLR
i_rst => out_to_bus[6].ACLR
i_rst => out_to_bus[7].ACLR
i_rst => out_to_bus[8].ACLR
i_rst => out_to_bus[9].ACLR
i_rst => out_to_bus[10].ACLR
i_rst => out_to_bus[11].ACLR
i_rst => out_to_bus[12].ACLR
i_rst => out_to_bus[13].ACLR
i_rst => out_to_bus[14].ACLR
i_rst => out_to_bus[15].ACLR
i_rst => out_to_bus[16].ACLR
i_rst => out_to_bus[17].ACLR
i_rst => out_to_bus[18].ACLR
i_rst => out_to_bus[19].ACLR
i_rst => out_to_bus[20].ACLR
i_rst => out_to_bus[21].ACLR
i_rst => out_to_bus[22].ACLR
i_rst => out_to_bus[23].ACLR
i_rst => out_to_bus[24].ACLR
i_rst => out_to_bus[25].ACLR
i_rst => out_to_bus[26].ACLR
i_rst => out_to_bus[27].ACLR
i_rst => out_to_bus[28].ACLR
i_rst => out_to_bus[29].ACLR
i_rst => out_to_bus[30].ACLR
i_rst => out_to_bus[31].ACLR
i_memRead => enable_bus.IN1
i_memWrite => enable_latch.IN1
io_data[0] <> BidirPin:BidirPin_inst.IOpin[0]
io_data[1] <> BidirPin:BidirPin_inst.IOpin[1]
io_data[2] <> BidirPin:BidirPin_inst.IOpin[2]
io_data[3] <> BidirPin:BidirPin_inst.IOpin[3]
io_data[4] <> BidirPin:BidirPin_inst.IOpin[4]
io_data[5] <> BidirPin:BidirPin_inst.IOpin[5]
io_data[6] <> BidirPin:BidirPin_inst.IOpin[6]
io_data[7] <> BidirPin:BidirPin_inst.IOpin[7]
io_data[8] <> BidirPin:BidirPin_inst.IOpin[8]
io_data[9] <> BidirPin:BidirPin_inst.IOpin[9]
io_data[10] <> BidirPin:BidirPin_inst.IOpin[10]
io_data[11] <> BidirPin:BidirPin_inst.IOpin[11]
io_data[12] <> BidirPin:BidirPin_inst.IOpin[12]
io_data[13] <> BidirPin:BidirPin_inst.IOpin[13]
io_data[14] <> BidirPin:BidirPin_inst.IOpin[14]
io_data[15] <> BidirPin:BidirPin_inst.IOpin[15]
io_data[16] <> BidirPin:BidirPin_inst.IOpin[16]
io_data[17] <> BidirPin:BidirPin_inst.IOpin[17]
io_data[18] <> BidirPin:BidirPin_inst.IOpin[18]
io_data[19] <> BidirPin:BidirPin_inst.IOpin[19]
io_data[20] <> BidirPin:BidirPin_inst.IOpin[20]
io_data[21] <> BidirPin:BidirPin_inst.IOpin[21]
io_data[22] <> BidirPin:BidirPin_inst.IOpin[22]
io_data[23] <> BidirPin:BidirPin_inst.IOpin[23]
io_data[24] <> BidirPin:BidirPin_inst.IOpin[24]
io_data[25] <> BidirPin:BidirPin_inst.IOpin[25]
io_data[26] <> BidirPin:BidirPin_inst.IOpin[26]
io_data[27] <> BidirPin:BidirPin_inst.IOpin[27]
io_data[28] <> BidirPin:BidirPin_inst.IOpin[28]
io_data[29] <> BidirPin:BidirPin_inst.IOpin[29]
io_data[30] <> BidirPin:BidirPin_inst.IOpin[30]
io_data[31] <> BidirPin:BidirPin_inst.IOpin[31]
o_outToHEX[0] <= out_to_bus[0].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[1] <= out_to_bus[1].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[2] <= out_to_bus[2].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[3] <= out_to_bus[3].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[4] <= out_to_bus[4].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[5] <= out_to_bus[5].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[6] <= out_to_bus[6].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[7] <= out_to_bus[7].DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|GPIO:GPIO_inst|hexled:HEX4_inst|BidirPin:BidirPin_inst
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU_top|GPIO:GPIO_inst|hexled:HEX5_inst
i_control => enable_latch.IN0
i_control => enable_bus.IN0
i_A0 => enable_latch.IN1
i_A0 => enable_bus.IN1
i_clk => out_to_bus[0].CLK
i_clk => out_to_bus[1].CLK
i_clk => out_to_bus[2].CLK
i_clk => out_to_bus[3].CLK
i_clk => out_to_bus[4].CLK
i_clk => out_to_bus[5].CLK
i_clk => out_to_bus[6].CLK
i_clk => out_to_bus[7].CLK
i_clk => out_to_bus[8].CLK
i_clk => out_to_bus[9].CLK
i_clk => out_to_bus[10].CLK
i_clk => out_to_bus[11].CLK
i_clk => out_to_bus[12].CLK
i_clk => out_to_bus[13].CLK
i_clk => out_to_bus[14].CLK
i_clk => out_to_bus[15].CLK
i_clk => out_to_bus[16].CLK
i_clk => out_to_bus[17].CLK
i_clk => out_to_bus[18].CLK
i_clk => out_to_bus[19].CLK
i_clk => out_to_bus[20].CLK
i_clk => out_to_bus[21].CLK
i_clk => out_to_bus[22].CLK
i_clk => out_to_bus[23].CLK
i_clk => out_to_bus[24].CLK
i_clk => out_to_bus[25].CLK
i_clk => out_to_bus[26].CLK
i_clk => out_to_bus[27].CLK
i_clk => out_to_bus[28].CLK
i_clk => out_to_bus[29].CLK
i_clk => out_to_bus[30].CLK
i_clk => out_to_bus[31].CLK
i_rst => out_to_bus[0].ACLR
i_rst => out_to_bus[1].ACLR
i_rst => out_to_bus[2].ACLR
i_rst => out_to_bus[3].ACLR
i_rst => out_to_bus[4].ACLR
i_rst => out_to_bus[5].ACLR
i_rst => out_to_bus[6].ACLR
i_rst => out_to_bus[7].ACLR
i_rst => out_to_bus[8].ACLR
i_rst => out_to_bus[9].ACLR
i_rst => out_to_bus[10].ACLR
i_rst => out_to_bus[11].ACLR
i_rst => out_to_bus[12].ACLR
i_rst => out_to_bus[13].ACLR
i_rst => out_to_bus[14].ACLR
i_rst => out_to_bus[15].ACLR
i_rst => out_to_bus[16].ACLR
i_rst => out_to_bus[17].ACLR
i_rst => out_to_bus[18].ACLR
i_rst => out_to_bus[19].ACLR
i_rst => out_to_bus[20].ACLR
i_rst => out_to_bus[21].ACLR
i_rst => out_to_bus[22].ACLR
i_rst => out_to_bus[23].ACLR
i_rst => out_to_bus[24].ACLR
i_rst => out_to_bus[25].ACLR
i_rst => out_to_bus[26].ACLR
i_rst => out_to_bus[27].ACLR
i_rst => out_to_bus[28].ACLR
i_rst => out_to_bus[29].ACLR
i_rst => out_to_bus[30].ACLR
i_rst => out_to_bus[31].ACLR
i_memRead => enable_bus.IN1
i_memWrite => enable_latch.IN1
io_data[0] <> BidirPin:BidirPin_inst.IOpin[0]
io_data[1] <> BidirPin:BidirPin_inst.IOpin[1]
io_data[2] <> BidirPin:BidirPin_inst.IOpin[2]
io_data[3] <> BidirPin:BidirPin_inst.IOpin[3]
io_data[4] <> BidirPin:BidirPin_inst.IOpin[4]
io_data[5] <> BidirPin:BidirPin_inst.IOpin[5]
io_data[6] <> BidirPin:BidirPin_inst.IOpin[6]
io_data[7] <> BidirPin:BidirPin_inst.IOpin[7]
io_data[8] <> BidirPin:BidirPin_inst.IOpin[8]
io_data[9] <> BidirPin:BidirPin_inst.IOpin[9]
io_data[10] <> BidirPin:BidirPin_inst.IOpin[10]
io_data[11] <> BidirPin:BidirPin_inst.IOpin[11]
io_data[12] <> BidirPin:BidirPin_inst.IOpin[12]
io_data[13] <> BidirPin:BidirPin_inst.IOpin[13]
io_data[14] <> BidirPin:BidirPin_inst.IOpin[14]
io_data[15] <> BidirPin:BidirPin_inst.IOpin[15]
io_data[16] <> BidirPin:BidirPin_inst.IOpin[16]
io_data[17] <> BidirPin:BidirPin_inst.IOpin[17]
io_data[18] <> BidirPin:BidirPin_inst.IOpin[18]
io_data[19] <> BidirPin:BidirPin_inst.IOpin[19]
io_data[20] <> BidirPin:BidirPin_inst.IOpin[20]
io_data[21] <> BidirPin:BidirPin_inst.IOpin[21]
io_data[22] <> BidirPin:BidirPin_inst.IOpin[22]
io_data[23] <> BidirPin:BidirPin_inst.IOpin[23]
io_data[24] <> BidirPin:BidirPin_inst.IOpin[24]
io_data[25] <> BidirPin:BidirPin_inst.IOpin[25]
io_data[26] <> BidirPin:BidirPin_inst.IOpin[26]
io_data[27] <> BidirPin:BidirPin_inst.IOpin[27]
io_data[28] <> BidirPin:BidirPin_inst.IOpin[28]
io_data[29] <> BidirPin:BidirPin_inst.IOpin[29]
io_data[30] <> BidirPin:BidirPin_inst.IOpin[30]
io_data[31] <> BidirPin:BidirPin_inst.IOpin[31]
o_outToHEX[0] <= out_to_bus[0].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[1] <= out_to_bus[1].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[2] <= out_to_bus[2].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[3] <= out_to_bus[3].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[4] <= out_to_bus[4].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[5] <= out_to_bus[5].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[6] <= out_to_bus[6].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[7] <= out_to_bus[7].DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|GPIO:GPIO_inst|hexled:HEX5_inst|BidirPin:BidirPin_inst
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU_top|GPIO:GPIO_inst|hexled:LEDS_inst
i_control => enable_latch.IN0
i_control => enable_bus.IN0
i_A0 => enable_latch.IN1
i_A0 => enable_bus.IN1
i_clk => out_to_bus[0].CLK
i_clk => out_to_bus[1].CLK
i_clk => out_to_bus[2].CLK
i_clk => out_to_bus[3].CLK
i_clk => out_to_bus[4].CLK
i_clk => out_to_bus[5].CLK
i_clk => out_to_bus[6].CLK
i_clk => out_to_bus[7].CLK
i_clk => out_to_bus[8].CLK
i_clk => out_to_bus[9].CLK
i_clk => out_to_bus[10].CLK
i_clk => out_to_bus[11].CLK
i_clk => out_to_bus[12].CLK
i_clk => out_to_bus[13].CLK
i_clk => out_to_bus[14].CLK
i_clk => out_to_bus[15].CLK
i_clk => out_to_bus[16].CLK
i_clk => out_to_bus[17].CLK
i_clk => out_to_bus[18].CLK
i_clk => out_to_bus[19].CLK
i_clk => out_to_bus[20].CLK
i_clk => out_to_bus[21].CLK
i_clk => out_to_bus[22].CLK
i_clk => out_to_bus[23].CLK
i_clk => out_to_bus[24].CLK
i_clk => out_to_bus[25].CLK
i_clk => out_to_bus[26].CLK
i_clk => out_to_bus[27].CLK
i_clk => out_to_bus[28].CLK
i_clk => out_to_bus[29].CLK
i_clk => out_to_bus[30].CLK
i_clk => out_to_bus[31].CLK
i_rst => out_to_bus[0].ACLR
i_rst => out_to_bus[1].ACLR
i_rst => out_to_bus[2].ACLR
i_rst => out_to_bus[3].ACLR
i_rst => out_to_bus[4].ACLR
i_rst => out_to_bus[5].ACLR
i_rst => out_to_bus[6].ACLR
i_rst => out_to_bus[7].ACLR
i_rst => out_to_bus[8].ACLR
i_rst => out_to_bus[9].ACLR
i_rst => out_to_bus[10].ACLR
i_rst => out_to_bus[11].ACLR
i_rst => out_to_bus[12].ACLR
i_rst => out_to_bus[13].ACLR
i_rst => out_to_bus[14].ACLR
i_rst => out_to_bus[15].ACLR
i_rst => out_to_bus[16].ACLR
i_rst => out_to_bus[17].ACLR
i_rst => out_to_bus[18].ACLR
i_rst => out_to_bus[19].ACLR
i_rst => out_to_bus[20].ACLR
i_rst => out_to_bus[21].ACLR
i_rst => out_to_bus[22].ACLR
i_rst => out_to_bus[23].ACLR
i_rst => out_to_bus[24].ACLR
i_rst => out_to_bus[25].ACLR
i_rst => out_to_bus[26].ACLR
i_rst => out_to_bus[27].ACLR
i_rst => out_to_bus[28].ACLR
i_rst => out_to_bus[29].ACLR
i_rst => out_to_bus[30].ACLR
i_rst => out_to_bus[31].ACLR
i_memRead => enable_bus.IN1
i_memWrite => enable_latch.IN1
io_data[0] <> BidirPin:BidirPin_inst.IOpin[0]
io_data[1] <> BidirPin:BidirPin_inst.IOpin[1]
io_data[2] <> BidirPin:BidirPin_inst.IOpin[2]
io_data[3] <> BidirPin:BidirPin_inst.IOpin[3]
io_data[4] <> BidirPin:BidirPin_inst.IOpin[4]
io_data[5] <> BidirPin:BidirPin_inst.IOpin[5]
io_data[6] <> BidirPin:BidirPin_inst.IOpin[6]
io_data[7] <> BidirPin:BidirPin_inst.IOpin[7]
io_data[8] <> BidirPin:BidirPin_inst.IOpin[8]
io_data[9] <> BidirPin:BidirPin_inst.IOpin[9]
io_data[10] <> BidirPin:BidirPin_inst.IOpin[10]
io_data[11] <> BidirPin:BidirPin_inst.IOpin[11]
io_data[12] <> BidirPin:BidirPin_inst.IOpin[12]
io_data[13] <> BidirPin:BidirPin_inst.IOpin[13]
io_data[14] <> BidirPin:BidirPin_inst.IOpin[14]
io_data[15] <> BidirPin:BidirPin_inst.IOpin[15]
io_data[16] <> BidirPin:BidirPin_inst.IOpin[16]
io_data[17] <> BidirPin:BidirPin_inst.IOpin[17]
io_data[18] <> BidirPin:BidirPin_inst.IOpin[18]
io_data[19] <> BidirPin:BidirPin_inst.IOpin[19]
io_data[20] <> BidirPin:BidirPin_inst.IOpin[20]
io_data[21] <> BidirPin:BidirPin_inst.IOpin[21]
io_data[22] <> BidirPin:BidirPin_inst.IOpin[22]
io_data[23] <> BidirPin:BidirPin_inst.IOpin[23]
io_data[24] <> BidirPin:BidirPin_inst.IOpin[24]
io_data[25] <> BidirPin:BidirPin_inst.IOpin[25]
io_data[26] <> BidirPin:BidirPin_inst.IOpin[26]
io_data[27] <> BidirPin:BidirPin_inst.IOpin[27]
io_data[28] <> BidirPin:BidirPin_inst.IOpin[28]
io_data[29] <> BidirPin:BidirPin_inst.IOpin[29]
io_data[30] <> BidirPin:BidirPin_inst.IOpin[30]
io_data[31] <> BidirPin:BidirPin_inst.IOpin[31]
o_outToHEX[0] <= out_to_bus[0].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[1] <= out_to_bus[1].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[2] <= out_to_bus[2].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[3] <= out_to_bus[3].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[4] <= out_to_bus[4].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[5] <= out_to_bus[5].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[6] <= out_to_bus[6].DB_MAX_OUTPUT_PORT_TYPE
o_outToHEX[7] <= out_to_bus[7].DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|GPIO:GPIO_inst|hexled:LEDS_inst|BidirPin:BidirPin_inst
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU_top|GPIO:GPIO_inst|addr_decoder:GPIO_addr_decode_inst
i_addrBits[0] => Mux0.IN36
i_addrBits[0] => Mux1.IN36
i_addrBits[0] => Mux2.IN36
i_addrBits[0] => Mux3.IN36
i_addrBits[0] => Mux4.IN36
i_addrBits[1] => Mux0.IN35
i_addrBits[1] => Mux1.IN35
i_addrBits[1] => Mux2.IN35
i_addrBits[1] => Mux3.IN35
i_addrBits[1] => Mux4.IN35
i_addrBits[2] => Mux0.IN34
i_addrBits[2] => Mux1.IN34
i_addrBits[2] => Mux2.IN34
i_addrBits[2] => Mux3.IN34
i_addrBits[2] => Mux4.IN34
i_addrBits[3] => Mux0.IN33
i_addrBits[3] => Mux1.IN33
i_addrBits[3] => Mux2.IN33
i_addrBits[3] => Mux3.IN33
i_addrBits[3] => Mux4.IN33
i_addrBits[4] => Mux0.IN32
i_addrBits[4] => Mux1.IN32
i_addrBits[4] => Mux2.IN32
i_addrBits[4] => Mux3.IN32
i_addrBits[4] => Mux4.IN32
o_controlBits[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_controlBits[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_controlBits[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_controlBits[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_controlBits[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|GPIO:GPIO_inst|sw_port:SW_inst
i_control => int_enable.IN0
i_memRead => int_enable.IN1
i_swport[0] => BidirPin:BidirPin_inst.Dout[0]
i_swport[1] => BidirPin:BidirPin_inst.Dout[1]
i_swport[2] => BidirPin:BidirPin_inst.Dout[2]
i_swport[3] => BidirPin:BidirPin_inst.Dout[3]
i_swport[4] => BidirPin:BidirPin_inst.Dout[4]
i_swport[5] => BidirPin:BidirPin_inst.Dout[5]
i_swport[6] => BidirPin:BidirPin_inst.Dout[6]
i_swport[7] => BidirPin:BidirPin_inst.Dout[7]
o_data[0] <> BidirPin:BidirPin_inst.IOpin[0]
o_data[1] <> BidirPin:BidirPin_inst.IOpin[1]
o_data[2] <> BidirPin:BidirPin_inst.IOpin[2]
o_data[3] <> BidirPin:BidirPin_inst.IOpin[3]
o_data[4] <> BidirPin:BidirPin_inst.IOpin[4]
o_data[5] <> BidirPin:BidirPin_inst.IOpin[5]
o_data[6] <> BidirPin:BidirPin_inst.IOpin[6]
o_data[7] <> BidirPin:BidirPin_inst.IOpin[7]
o_data[8] <> BidirPin:BidirPin_inst.IOpin[8]
o_data[9] <> BidirPin:BidirPin_inst.IOpin[9]
o_data[10] <> BidirPin:BidirPin_inst.IOpin[10]
o_data[11] <> BidirPin:BidirPin_inst.IOpin[11]
o_data[12] <> BidirPin:BidirPin_inst.IOpin[12]
o_data[13] <> BidirPin:BidirPin_inst.IOpin[13]
o_data[14] <> BidirPin:BidirPin_inst.IOpin[14]
o_data[15] <> BidirPin:BidirPin_inst.IOpin[15]
o_data[16] <> BidirPin:BidirPin_inst.IOpin[16]
o_data[17] <> BidirPin:BidirPin_inst.IOpin[17]
o_data[18] <> BidirPin:BidirPin_inst.IOpin[18]
o_data[19] <> BidirPin:BidirPin_inst.IOpin[19]
o_data[20] <> BidirPin:BidirPin_inst.IOpin[20]
o_data[21] <> BidirPin:BidirPin_inst.IOpin[21]
o_data[22] <> BidirPin:BidirPin_inst.IOpin[22]
o_data[23] <> BidirPin:BidirPin_inst.IOpin[23]
o_data[24] <> BidirPin:BidirPin_inst.IOpin[24]
o_data[25] <> BidirPin:BidirPin_inst.IOpin[25]
o_data[26] <> BidirPin:BidirPin_inst.IOpin[26]
o_data[27] <> BidirPin:BidirPin_inst.IOpin[27]
o_data[28] <> BidirPin:BidirPin_inst.IOpin[28]
o_data[29] <> BidirPin:BidirPin_inst.IOpin[29]
o_data[30] <> BidirPin:BidirPin_inst.IOpin[30]
o_data[31] <> BidirPin:BidirPin_inst.IOpin[31]


|MCU_top|GPIO:GPIO_inst|sw_port:SW_inst|BidirPin:BidirPin_inst
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


|MCU_top|GPIO:GPIO_inst|hexdecode:hexdecode0_inst
sw_i[0] => Mux0.IN19
sw_i[0] => Mux1.IN19
sw_i[0] => Mux2.IN19
sw_i[0] => Mux3.IN19
sw_i[0] => Mux4.IN19
sw_i[0] => Mux5.IN19
sw_i[0] => Mux6.IN19
sw_i[1] => Mux0.IN18
sw_i[1] => Mux1.IN18
sw_i[1] => Mux2.IN18
sw_i[1] => Mux3.IN18
sw_i[1] => Mux4.IN18
sw_i[1] => Mux5.IN18
sw_i[1] => Mux6.IN18
sw_i[2] => Mux0.IN17
sw_i[2] => Mux1.IN17
sw_i[2] => Mux2.IN17
sw_i[2] => Mux3.IN17
sw_i[2] => Mux4.IN17
sw_i[2] => Mux5.IN17
sw_i[2] => Mux6.IN17
sw_i[3] => Mux0.IN16
sw_i[3] => Mux1.IN16
sw_i[3] => Mux2.IN16
sw_i[3] => Mux3.IN16
sw_i[3] => Mux4.IN16
sw_i[3] => Mux5.IN16
sw_i[3] => Mux6.IN16
hex_o1[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|GPIO:GPIO_inst|hexdecode:hexdecode1_inst
sw_i[0] => Mux0.IN19
sw_i[0] => Mux1.IN19
sw_i[0] => Mux2.IN19
sw_i[0] => Mux3.IN19
sw_i[0] => Mux4.IN19
sw_i[0] => Mux5.IN19
sw_i[0] => Mux6.IN19
sw_i[1] => Mux0.IN18
sw_i[1] => Mux1.IN18
sw_i[1] => Mux2.IN18
sw_i[1] => Mux3.IN18
sw_i[1] => Mux4.IN18
sw_i[1] => Mux5.IN18
sw_i[1] => Mux6.IN18
sw_i[2] => Mux0.IN17
sw_i[2] => Mux1.IN17
sw_i[2] => Mux2.IN17
sw_i[2] => Mux3.IN17
sw_i[2] => Mux4.IN17
sw_i[2] => Mux5.IN17
sw_i[2] => Mux6.IN17
sw_i[3] => Mux0.IN16
sw_i[3] => Mux1.IN16
sw_i[3] => Mux2.IN16
sw_i[3] => Mux3.IN16
sw_i[3] => Mux4.IN16
sw_i[3] => Mux5.IN16
sw_i[3] => Mux6.IN16
hex_o1[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|GPIO:GPIO_inst|hexdecode:hexdecode2_inst
sw_i[0] => Mux0.IN19
sw_i[0] => Mux1.IN19
sw_i[0] => Mux2.IN19
sw_i[0] => Mux3.IN19
sw_i[0] => Mux4.IN19
sw_i[0] => Mux5.IN19
sw_i[0] => Mux6.IN19
sw_i[1] => Mux0.IN18
sw_i[1] => Mux1.IN18
sw_i[1] => Mux2.IN18
sw_i[1] => Mux3.IN18
sw_i[1] => Mux4.IN18
sw_i[1] => Mux5.IN18
sw_i[1] => Mux6.IN18
sw_i[2] => Mux0.IN17
sw_i[2] => Mux1.IN17
sw_i[2] => Mux2.IN17
sw_i[2] => Mux3.IN17
sw_i[2] => Mux4.IN17
sw_i[2] => Mux5.IN17
sw_i[2] => Mux6.IN17
sw_i[3] => Mux0.IN16
sw_i[3] => Mux1.IN16
sw_i[3] => Mux2.IN16
sw_i[3] => Mux3.IN16
sw_i[3] => Mux4.IN16
sw_i[3] => Mux5.IN16
sw_i[3] => Mux6.IN16
hex_o1[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|GPIO:GPIO_inst|hexdecode:hexdecode3_inst
sw_i[0] => Mux0.IN19
sw_i[0] => Mux1.IN19
sw_i[0] => Mux2.IN19
sw_i[0] => Mux3.IN19
sw_i[0] => Mux4.IN19
sw_i[0] => Mux5.IN19
sw_i[0] => Mux6.IN19
sw_i[1] => Mux0.IN18
sw_i[1] => Mux1.IN18
sw_i[1] => Mux2.IN18
sw_i[1] => Mux3.IN18
sw_i[1] => Mux4.IN18
sw_i[1] => Mux5.IN18
sw_i[1] => Mux6.IN18
sw_i[2] => Mux0.IN17
sw_i[2] => Mux1.IN17
sw_i[2] => Mux2.IN17
sw_i[2] => Mux3.IN17
sw_i[2] => Mux4.IN17
sw_i[2] => Mux5.IN17
sw_i[2] => Mux6.IN17
sw_i[3] => Mux0.IN16
sw_i[3] => Mux1.IN16
sw_i[3] => Mux2.IN16
sw_i[3] => Mux3.IN16
sw_i[3] => Mux4.IN16
sw_i[3] => Mux5.IN16
sw_i[3] => Mux6.IN16
hex_o1[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|GPIO:GPIO_inst|hexdecode:hexdecode4_inst
sw_i[0] => Mux0.IN19
sw_i[0] => Mux1.IN19
sw_i[0] => Mux2.IN19
sw_i[0] => Mux3.IN19
sw_i[0] => Mux4.IN19
sw_i[0] => Mux5.IN19
sw_i[0] => Mux6.IN19
sw_i[1] => Mux0.IN18
sw_i[1] => Mux1.IN18
sw_i[1] => Mux2.IN18
sw_i[1] => Mux3.IN18
sw_i[1] => Mux4.IN18
sw_i[1] => Mux5.IN18
sw_i[1] => Mux6.IN18
sw_i[2] => Mux0.IN17
sw_i[2] => Mux1.IN17
sw_i[2] => Mux2.IN17
sw_i[2] => Mux3.IN17
sw_i[2] => Mux4.IN17
sw_i[2] => Mux5.IN17
sw_i[2] => Mux6.IN17
sw_i[3] => Mux0.IN16
sw_i[3] => Mux1.IN16
sw_i[3] => Mux2.IN16
sw_i[3] => Mux3.IN16
sw_i[3] => Mux4.IN16
sw_i[3] => Mux5.IN16
sw_i[3] => Mux6.IN16
hex_o1[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|GPIO:GPIO_inst|hexdecode:hexdecode5_inst
sw_i[0] => Mux0.IN19
sw_i[0] => Mux1.IN19
sw_i[0] => Mux2.IN19
sw_i[0] => Mux3.IN19
sw_i[0] => Mux4.IN19
sw_i[0] => Mux5.IN19
sw_i[0] => Mux6.IN19
sw_i[1] => Mux0.IN18
sw_i[1] => Mux1.IN18
sw_i[1] => Mux2.IN18
sw_i[1] => Mux3.IN18
sw_i[1] => Mux4.IN18
sw_i[1] => Mux5.IN18
sw_i[1] => Mux6.IN18
sw_i[2] => Mux0.IN17
sw_i[2] => Mux1.IN17
sw_i[2] => Mux2.IN17
sw_i[2] => Mux3.IN17
sw_i[2] => Mux4.IN17
sw_i[2] => Mux5.IN17
sw_i[2] => Mux6.IN17
sw_i[3] => Mux0.IN16
sw_i[3] => Mux1.IN16
sw_i[3] => Mux2.IN16
sw_i[3] => Mux3.IN16
sw_i[3] => Mux4.IN16
sw_i[3] => Mux5.IN16
sw_i[3] => Mux6.IN16
hex_o1[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
hex_o1[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|BTimer_env:TIMER
i_memRead => enable_bus.DATAB
i_memRead => int_data_r[2].ENA
i_memRead => int_data_r[1].ENA
i_memRead => int_data_r[0].ENA
i_memRead => int_data_r[3].ENA
i_memRead => int_data_r[4].ENA
i_memRead => int_data_r[5].ENA
i_memRead => int_data_r[6].ENA
i_memRead => int_data_r[7].ENA
i_memRead => int_data_r[8].ENA
i_memRead => int_data_r[9].ENA
i_memRead => int_data_r[10].ENA
i_memRead => int_data_r[11].ENA
i_memRead => int_data_r[12].ENA
i_memRead => int_data_r[13].ENA
i_memRead => int_data_r[14].ENA
i_memRead => int_data_r[15].ENA
i_memRead => int_data_r[16].ENA
i_memRead => int_data_r[17].ENA
i_memRead => int_data_r[18].ENA
i_memRead => int_data_r[19].ENA
i_memRead => int_data_r[20].ENA
i_memRead => int_data_r[21].ENA
i_memRead => int_data_r[22].ENA
i_memRead => int_data_r[23].ENA
i_memRead => int_data_r[24].ENA
i_memRead => int_data_r[25].ENA
i_memRead => int_data_r[26].ENA
i_memRead => int_data_r[27].ENA
i_memRead => int_data_r[28].ENA
i_memRead => int_data_r[29].ENA
i_memRead => int_data_r[30].ENA
i_memRead => int_data_r[31].ENA
i_memWrite => valid_write_BTCNT.DATAB
i_memWrite => BTCCR0[31].ENA
i_memWrite => BTCCR0[30].ENA
i_memWrite => BTCCR0[29].ENA
i_memWrite => BTCCR0[28].ENA
i_memWrite => BTCCR0[27].ENA
i_memWrite => BTCCR0[26].ENA
i_memWrite => BTCCR0[25].ENA
i_memWrite => BTCCR0[24].ENA
i_memWrite => BTCCR0[23].ENA
i_memWrite => BTCCR0[22].ENA
i_memWrite => BTCCR0[21].ENA
i_memWrite => BTCCR0[20].ENA
i_memWrite => BTCCR0[19].ENA
i_memWrite => BTCCR0[18].ENA
i_memWrite => BTCCR0[17].ENA
i_memWrite => BTCCR0[16].ENA
i_memWrite => BTCCR0[15].ENA
i_memWrite => BTCCR0[14].ENA
i_memWrite => BTCCR0[13].ENA
i_memWrite => BTCCR0[12].ENA
i_memWrite => BTCCR0[11].ENA
i_memWrite => BTCCR0[10].ENA
i_memWrite => BTCCR0[9].ENA
i_memWrite => BTCCR0[8].ENA
i_memWrite => BTCCR0[7].ENA
i_memWrite => BTCCR0[6].ENA
i_memWrite => BTCCR0[5].ENA
i_memWrite => BTCCR0[4].ENA
i_memWrite => BTCCR0[3].ENA
i_memWrite => BTCCR0[2].ENA
i_memWrite => BTCCR0[1].ENA
i_memWrite => BTCCR0[0].ENA
i_memWrite => BTCCR1[31].ENA
i_memWrite => BTCCR1[30].ENA
i_memWrite => BTCCR1[29].ENA
i_memWrite => BTCCR1[28].ENA
i_memWrite => BTCCR1[27].ENA
i_memWrite => BTCCR1[26].ENA
i_memWrite => BTCCR1[25].ENA
i_memWrite => BTCCR1[24].ENA
i_memWrite => BTCCR1[23].ENA
i_memWrite => BTCCR1[22].ENA
i_memWrite => BTCCR1[21].ENA
i_memWrite => BTCCR1[20].ENA
i_memWrite => BTCCR1[19].ENA
i_memWrite => BTCCR1[18].ENA
i_memWrite => BTCCR1[17].ENA
i_memWrite => BTCCR1[16].ENA
i_memWrite => BTCCR1[15].ENA
i_memWrite => BTCCR1[14].ENA
i_memWrite => BTCCR1[13].ENA
i_memWrite => BTCCR1[12].ENA
i_memWrite => BTCCR1[11].ENA
i_memWrite => BTCCR1[10].ENA
i_memWrite => BTCCR1[9].ENA
i_memWrite => BTCCR1[8].ENA
i_memWrite => BTCCR1[7].ENA
i_memWrite => BTCCR1[6].ENA
i_memWrite => BTCCR1[5].ENA
i_memWrite => BTCCR1[4].ENA
i_memWrite => BTCCR1[3].ENA
i_memWrite => BTCCR1[2].ENA
i_memWrite => BTCCR1[1].ENA
i_memWrite => BTCCR1[0].ENA
i_memWrite => BTCTL[7].ENA
i_memWrite => BTCTL[6].ENA
i_memWrite => BTCTL[5].ENA
i_memWrite => BTCTL[4].ENA
i_memWrite => BTCTL[3].ENA
i_memWrite => BTCTL[2].ENA
i_memWrite => BTCTL[1].ENA
i_memWrite => BTCTL[0].ENA
i_MCLK => BTimer:BTimer_inst.i_MCLK
i_MCLK => int_data_r[0].CLK
i_MCLK => int_data_r[1].CLK
i_MCLK => int_data_r[2].CLK
i_MCLK => int_data_r[3].CLK
i_MCLK => int_data_r[4].CLK
i_MCLK => int_data_r[5].CLK
i_MCLK => int_data_r[6].CLK
i_MCLK => int_data_r[7].CLK
i_MCLK => int_data_r[8].CLK
i_MCLK => int_data_r[9].CLK
i_MCLK => int_data_r[10].CLK
i_MCLK => int_data_r[11].CLK
i_MCLK => int_data_r[12].CLK
i_MCLK => int_data_r[13].CLK
i_MCLK => int_data_r[14].CLK
i_MCLK => int_data_r[15].CLK
i_MCLK => int_data_r[16].CLK
i_MCLK => int_data_r[17].CLK
i_MCLK => int_data_r[18].CLK
i_MCLK => int_data_r[19].CLK
i_MCLK => int_data_r[20].CLK
i_MCLK => int_data_r[21].CLK
i_MCLK => int_data_r[22].CLK
i_MCLK => int_data_r[23].CLK
i_MCLK => int_data_r[24].CLK
i_MCLK => int_data_r[25].CLK
i_MCLK => int_data_r[26].CLK
i_MCLK => int_data_r[27].CLK
i_MCLK => int_data_r[28].CLK
i_MCLK => int_data_r[29].CLK
i_MCLK => int_data_r[30].CLK
i_MCLK => int_data_r[31].CLK
i_MCLK => BTCTL[0].CLK
i_MCLK => BTCTL[1].CLK
i_MCLK => BTCTL[2].CLK
i_MCLK => BTCTL[3].CLK
i_MCLK => BTCTL[4].CLK
i_MCLK => BTCTL[5].CLK
i_MCLK => BTCTL[6].CLK
i_MCLK => BTCTL[7].CLK
i_MCLK => BTCCR1[0].CLK
i_MCLK => BTCCR1[1].CLK
i_MCLK => BTCCR1[2].CLK
i_MCLK => BTCCR1[3].CLK
i_MCLK => BTCCR1[4].CLK
i_MCLK => BTCCR1[5].CLK
i_MCLK => BTCCR1[6].CLK
i_MCLK => BTCCR1[7].CLK
i_MCLK => BTCCR1[8].CLK
i_MCLK => BTCCR1[9].CLK
i_MCLK => BTCCR1[10].CLK
i_MCLK => BTCCR1[11].CLK
i_MCLK => BTCCR1[12].CLK
i_MCLK => BTCCR1[13].CLK
i_MCLK => BTCCR1[14].CLK
i_MCLK => BTCCR1[15].CLK
i_MCLK => BTCCR1[16].CLK
i_MCLK => BTCCR1[17].CLK
i_MCLK => BTCCR1[18].CLK
i_MCLK => BTCCR1[19].CLK
i_MCLK => BTCCR1[20].CLK
i_MCLK => BTCCR1[21].CLK
i_MCLK => BTCCR1[22].CLK
i_MCLK => BTCCR1[23].CLK
i_MCLK => BTCCR1[24].CLK
i_MCLK => BTCCR1[25].CLK
i_MCLK => BTCCR1[26].CLK
i_MCLK => BTCCR1[27].CLK
i_MCLK => BTCCR1[28].CLK
i_MCLK => BTCCR1[29].CLK
i_MCLK => BTCCR1[30].CLK
i_MCLK => BTCCR1[31].CLK
i_MCLK => BTCCR0[0].CLK
i_MCLK => BTCCR0[1].CLK
i_MCLK => BTCCR0[2].CLK
i_MCLK => BTCCR0[3].CLK
i_MCLK => BTCCR0[4].CLK
i_MCLK => BTCCR0[5].CLK
i_MCLK => BTCCR0[6].CLK
i_MCLK => BTCCR0[7].CLK
i_MCLK => BTCCR0[8].CLK
i_MCLK => BTCCR0[9].CLK
i_MCLK => BTCCR0[10].CLK
i_MCLK => BTCCR0[11].CLK
i_MCLK => BTCCR0[12].CLK
i_MCLK => BTCCR0[13].CLK
i_MCLK => BTCCR0[14].CLK
i_MCLK => BTCCR0[15].CLK
i_MCLK => BTCCR0[16].CLK
i_MCLK => BTCCR0[17].CLK
i_MCLK => BTCCR0[18].CLK
i_MCLK => BTCCR0[19].CLK
i_MCLK => BTCCR0[20].CLK
i_MCLK => BTCCR0[21].CLK
i_MCLK => BTCCR0[22].CLK
i_MCLK => BTCCR0[23].CLK
i_MCLK => BTCCR0[24].CLK
i_MCLK => BTCCR0[25].CLK
i_MCLK => BTCCR0[26].CLK
i_MCLK => BTCCR0[27].CLK
i_MCLK => BTCCR0[28].CLK
i_MCLK => BTCCR0[29].CLK
i_MCLK => BTCCR0[30].CLK
i_MCLK => BTCCR0[31].CLK
i_rst => BTimer:BTimer_inst.i_rst
i_rst => BTCTL[0].ACLR
i_rst => BTCTL[1].ACLR
i_rst => BTCTL[2].ACLR
i_rst => BTCTL[3].ACLR
i_rst => BTCTL[4].ACLR
i_rst => BTCTL[5].ACLR
i_rst => BTCTL[6].ACLR
i_rst => BTCTL[7].ACLR
i_rst => BTCCR1[0].ACLR
i_rst => BTCCR1[1].ACLR
i_rst => BTCCR1[2].ACLR
i_rst => BTCCR1[3].ACLR
i_rst => BTCCR1[4].ACLR
i_rst => BTCCR1[5].ACLR
i_rst => BTCCR1[6].ACLR
i_rst => BTCCR1[7].ACLR
i_rst => BTCCR1[8].ACLR
i_rst => BTCCR1[9].ACLR
i_rst => BTCCR1[10].ACLR
i_rst => BTCCR1[11].ACLR
i_rst => BTCCR1[12].ACLR
i_rst => BTCCR1[13].ACLR
i_rst => BTCCR1[14].ACLR
i_rst => BTCCR1[15].ACLR
i_rst => BTCCR1[16].ACLR
i_rst => BTCCR1[17].ACLR
i_rst => BTCCR1[18].ACLR
i_rst => BTCCR1[19].ACLR
i_rst => BTCCR1[20].ACLR
i_rst => BTCCR1[21].ACLR
i_rst => BTCCR1[22].ACLR
i_rst => BTCCR1[23].ACLR
i_rst => BTCCR1[24].ACLR
i_rst => BTCCR1[25].ACLR
i_rst => BTCCR1[26].ACLR
i_rst => BTCCR1[27].ACLR
i_rst => BTCCR1[28].ACLR
i_rst => BTCCR1[29].ACLR
i_rst => BTCCR1[30].ACLR
i_rst => BTCCR1[31].ACLR
i_rst => BTCCR0[0].ACLR
i_rst => BTCCR0[1].ACLR
i_rst => BTCCR0[2].ACLR
i_rst => BTCCR0[3].ACLR
i_rst => BTCCR0[4].ACLR
i_rst => BTCCR0[5].ACLR
i_rst => BTCCR0[6].ACLR
i_rst => BTCCR0[7].ACLR
i_rst => BTCCR0[8].ACLR
i_rst => BTCCR0[9].ACLR
i_rst => BTCCR0[10].ACLR
i_rst => BTCCR0[11].ACLR
i_rst => BTCCR0[12].ACLR
i_rst => BTCCR0[13].ACLR
i_rst => BTCCR0[14].ACLR
i_rst => BTCCR0[15].ACLR
i_rst => BTCCR0[16].ACLR
i_rst => BTCCR0[17].ACLR
i_rst => BTCCR0[18].ACLR
i_rst => BTCCR0[19].ACLR
i_rst => BTCCR0[20].ACLR
i_rst => BTCCR0[21].ACLR
i_rst => BTCCR0[22].ACLR
i_rst => BTCCR0[23].ACLR
i_rst => BTCCR0[24].ACLR
i_rst => BTCCR0[25].ACLR
i_rst => BTCCR0[26].ACLR
i_rst => BTCCR0[27].ACLR
i_rst => BTCCR0[28].ACLR
i_rst => BTCCR0[29].ACLR
i_rst => BTCCR0[30].ACLR
i_rst => BTCCR0[31].ACLR
i_addr[0] => Equal0.IN8
i_addr[0] => Equal1.IN8
i_addr[0] => Equal2.IN9
i_addr[0] => Equal3.IN7
i_addr[0] => Equal4.IN9
i_addr[0] => Equal5.IN9
i_addr[0] => Equal6.IN8
i_addr[0] => Equal7.IN8
i_addr[0] => Equal8.IN7
i_addr[1] => Equal0.IN7
i_addr[1] => Equal1.IN7
i_addr[1] => Equal2.IN8
i_addr[1] => Equal3.IN6
i_addr[1] => Equal4.IN8
i_addr[1] => Equal5.IN8
i_addr[1] => Equal6.IN7
i_addr[1] => Equal7.IN7
i_addr[1] => Equal8.IN6
i_addr[2] => Equal0.IN11
i_addr[2] => Equal1.IN6
i_addr[2] => Equal2.IN7
i_addr[2] => Equal3.IN11
i_addr[2] => Equal4.IN7
i_addr[2] => Equal5.IN7
i_addr[2] => Equal6.IN11
i_addr[2] => Equal7.IN6
i_addr[2] => Equal8.IN11
i_addr[3] => Equal0.IN6
i_addr[3] => Equal1.IN11
i_addr[3] => Equal2.IN6
i_addr[3] => Equal3.IN10
i_addr[3] => Equal4.IN6
i_addr[3] => Equal5.IN6
i_addr[3] => Equal6.IN6
i_addr[3] => Equal7.IN11
i_addr[3] => Equal8.IN10
i_addr[4] => Equal0.IN5
i_addr[4] => Equal1.IN5
i_addr[4] => Equal2.IN5
i_addr[4] => Equal3.IN9
i_addr[4] => Equal4.IN5
i_addr[4] => Equal5.IN5
i_addr[4] => Equal6.IN5
i_addr[4] => Equal7.IN5
i_addr[4] => Equal8.IN9
i_addr[5] => Equal0.IN10
i_addr[5] => Equal1.IN10
i_addr[5] => Equal2.IN11
i_addr[5] => Equal3.IN5
i_addr[5] => Equal4.IN11
i_addr[5] => Equal5.IN11
i_addr[5] => Equal6.IN10
i_addr[5] => Equal7.IN10
i_addr[5] => Equal8.IN5
i_addr[6] => Equal0.IN4
i_addr[6] => Equal1.IN4
i_addr[6] => Equal2.IN4
i_addr[6] => Equal3.IN4
i_addr[6] => Equal4.IN4
i_addr[6] => Equal5.IN4
i_addr[6] => Equal6.IN4
i_addr[6] => Equal7.IN4
i_addr[6] => Equal8.IN4
i_addr[7] => Equal0.IN3
i_addr[7] => Equal1.IN3
i_addr[7] => Equal2.IN3
i_addr[7] => Equal3.IN3
i_addr[7] => Equal4.IN3
i_addr[7] => Equal5.IN3
i_addr[7] => Equal6.IN3
i_addr[7] => Equal7.IN3
i_addr[7] => Equal8.IN3
i_addr[8] => Equal0.IN2
i_addr[8] => Equal1.IN2
i_addr[8] => Equal2.IN2
i_addr[8] => Equal3.IN2
i_addr[8] => Equal4.IN2
i_addr[8] => Equal5.IN2
i_addr[8] => Equal6.IN2
i_addr[8] => Equal7.IN2
i_addr[8] => Equal8.IN2
i_addr[9] => Equal0.IN1
i_addr[9] => Equal1.IN1
i_addr[9] => Equal2.IN1
i_addr[9] => Equal3.IN1
i_addr[9] => Equal4.IN1
i_addr[9] => Equal5.IN1
i_addr[9] => Equal6.IN1
i_addr[9] => Equal7.IN1
i_addr[9] => Equal8.IN1
i_addr[10] => Equal0.IN0
i_addr[10] => Equal1.IN0
i_addr[10] => Equal2.IN0
i_addr[10] => Equal3.IN0
i_addr[10] => Equal4.IN0
i_addr[10] => Equal5.IN0
i_addr[10] => Equal6.IN0
i_addr[10] => Equal7.IN0
i_addr[10] => Equal8.IN0
i_addr[11] => Equal0.IN9
i_addr[11] => Equal1.IN9
i_addr[11] => Equal2.IN10
i_addr[11] => Equal3.IN8
i_addr[11] => Equal4.IN10
i_addr[11] => Equal5.IN10
i_addr[11] => Equal6.IN9
i_addr[11] => Equal7.IN9
i_addr[11] => Equal8.IN8
io_data[0] <> BidirPin:bus_inst.IOpin[0]
io_data[1] <> BidirPin:bus_inst.IOpin[1]
io_data[2] <> BidirPin:bus_inst.IOpin[2]
io_data[3] <> BidirPin:bus_inst.IOpin[3]
io_data[4] <> BidirPin:bus_inst.IOpin[4]
io_data[5] <> BidirPin:bus_inst.IOpin[5]
io_data[6] <> BidirPin:bus_inst.IOpin[6]
io_data[7] <> BidirPin:bus_inst.IOpin[7]
io_data[8] <> BidirPin:bus_inst.IOpin[8]
io_data[9] <> BidirPin:bus_inst.IOpin[9]
io_data[10] <> BidirPin:bus_inst.IOpin[10]
io_data[11] <> BidirPin:bus_inst.IOpin[11]
io_data[12] <> BidirPin:bus_inst.IOpin[12]
io_data[13] <> BidirPin:bus_inst.IOpin[13]
io_data[14] <> BidirPin:bus_inst.IOpin[14]
io_data[15] <> BidirPin:bus_inst.IOpin[15]
io_data[16] <> BidirPin:bus_inst.IOpin[16]
io_data[17] <> BidirPin:bus_inst.IOpin[17]
io_data[18] <> BidirPin:bus_inst.IOpin[18]
io_data[19] <> BidirPin:bus_inst.IOpin[19]
io_data[20] <> BidirPin:bus_inst.IOpin[20]
io_data[21] <> BidirPin:bus_inst.IOpin[21]
io_data[22] <> BidirPin:bus_inst.IOpin[22]
io_data[23] <> BidirPin:bus_inst.IOpin[23]
io_data[24] <> BidirPin:bus_inst.IOpin[24]
io_data[25] <> BidirPin:bus_inst.IOpin[25]
io_data[26] <> BidirPin:bus_inst.IOpin[26]
io_data[27] <> BidirPin:bus_inst.IOpin[27]
io_data[28] <> BidirPin:bus_inst.IOpin[28]
io_data[29] <> BidirPin:bus_inst.IOpin[29]
io_data[30] <> BidirPin:bus_inst.IOpin[30]
io_data[31] <> BidirPin:bus_inst.IOpin[31]
o_pwm <= BTimer:BTimer_inst.o_BTPWM
o_BTIFG <= BTimer:BTimer_inst.o_BTIFG


|MCU_top|BTimer_env:TIMER|BTimer:BTimer_inst
i_MCLK => pwm:pwm_inst.clk
i_MCLK => BTCNT_count_internal[0].CLK
i_MCLK => BTCNT_count_internal[1].CLK
i_MCLK => BTCNT_count_internal[2].CLK
i_MCLK => BTCNT_count_internal[3].CLK
i_MCLK => BTCNT_count_internal[4].CLK
i_MCLK => BTCNT_count_internal[5].CLK
i_MCLK => BTCNT_count_internal[6].CLK
i_MCLK => BTCNT_count_internal[7].CLK
i_MCLK => BTCNT_count_internal[8].CLK
i_MCLK => BTCNT_count_internal[9].CLK
i_MCLK => BTCNT_count_internal[10].CLK
i_MCLK => BTCNT_count_internal[11].CLK
i_MCLK => BTCNT_count_internal[12].CLK
i_MCLK => BTCNT_count_internal[13].CLK
i_MCLK => BTCNT_count_internal[14].CLK
i_MCLK => BTCNT_count_internal[15].CLK
i_MCLK => BTCNT_count_internal[16].CLK
i_MCLK => BTCNT_count_internal[17].CLK
i_MCLK => BTCNT_count_internal[18].CLK
i_MCLK => BTCNT_count_internal[19].CLK
i_MCLK => BTCNT_count_internal[20].CLK
i_MCLK => BTCNT_count_internal[21].CLK
i_MCLK => BTCNT_count_internal[22].CLK
i_MCLK => BTCNT_count_internal[23].CLK
i_MCLK => BTCNT_count_internal[24].CLK
i_MCLK => BTCNT_count_internal[25].CLK
i_MCLK => BTCNT_count_internal[26].CLK
i_MCLK => BTCNT_count_internal[27].CLK
i_MCLK => BTCNT_count_internal[28].CLK
i_MCLK => BTCNT_count_internal[29].CLK
i_MCLK => BTCNT_count_internal[30].CLK
i_MCLK => BTCNT_count_internal[31].CLK
i_MCLK => int_counter[0].CLK
i_MCLK => int_counter[1].CLK
i_MCLK => int_counter[2].CLK
i_rst => pwm:pwm_inst.rst
i_rst => BTCNT_count_internal[0].ACLR
i_rst => BTCNT_count_internal[1].ACLR
i_rst => BTCNT_count_internal[2].ACLR
i_rst => BTCNT_count_internal[3].ACLR
i_rst => BTCNT_count_internal[4].ACLR
i_rst => BTCNT_count_internal[5].ACLR
i_rst => BTCNT_count_internal[6].ACLR
i_rst => BTCNT_count_internal[7].ACLR
i_rst => BTCNT_count_internal[8].ACLR
i_rst => BTCNT_count_internal[9].ACLR
i_rst => BTCNT_count_internal[10].ACLR
i_rst => BTCNT_count_internal[11].ACLR
i_rst => BTCNT_count_internal[12].ACLR
i_rst => BTCNT_count_internal[13].ACLR
i_rst => BTCNT_count_internal[14].ACLR
i_rst => BTCNT_count_internal[15].ACLR
i_rst => BTCNT_count_internal[16].ACLR
i_rst => BTCNT_count_internal[17].ACLR
i_rst => BTCNT_count_internal[18].ACLR
i_rst => BTCNT_count_internal[19].ACLR
i_rst => BTCNT_count_internal[20].ACLR
i_rst => BTCNT_count_internal[21].ACLR
i_rst => BTCNT_count_internal[22].ACLR
i_rst => BTCNT_count_internal[23].ACLR
i_rst => BTCNT_count_internal[24].ACLR
i_rst => BTCNT_count_internal[25].ACLR
i_rst => BTCNT_count_internal[26].ACLR
i_rst => BTCNT_count_internal[27].ACLR
i_rst => BTCNT_count_internal[28].ACLR
i_rst => BTCNT_count_internal[29].ACLR
i_rst => BTCNT_count_internal[30].ACLR
i_rst => BTCNT_count_internal[31].ACLR
i_rst => int_counter[0].ACLR
i_rst => int_counter[1].ACLR
i_rst => int_counter[2].ACLR
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_valid => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[0] => Mux0.IN2
i_BTCTL[1] => Mux0.IN1
i_BTCTL[2] => Mux0.IN0
i_BTCTL[3] => Equal0.IN1
i_BTCTL[3] => Equal1.IN1
i_BTCTL[3] => Equal4.IN0
i_BTCTL[3] => Equal6.IN1
i_BTCTL[4] => Equal0.IN0
i_BTCTL[4] => Equal1.IN0
i_BTCTL[4] => Equal4.IN1
i_BTCTL[4] => Equal6.IN0
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[5] => BTCNT_count_internal.OUTPUTSELECT
i_BTCTL[6] => o_BTPWM.OUTPUTSELECT
i_BTCTL[6] => pwm:pwm_inst.ena
i_BTCTL[7] => pwm:pwm_inst.workMode
i_BTCCR0[0] => LessThan0.IN32
i_BTCCR0[0] => pwm:pwm_inst.y[0]
i_BTCCR0[1] => LessThan0.IN31
i_BTCCR0[1] => pwm:pwm_inst.y[1]
i_BTCCR0[2] => LessThan0.IN30
i_BTCCR0[2] => pwm:pwm_inst.y[2]
i_BTCCR0[3] => LessThan0.IN29
i_BTCCR0[3] => pwm:pwm_inst.y[3]
i_BTCCR0[4] => LessThan0.IN28
i_BTCCR0[4] => pwm:pwm_inst.y[4]
i_BTCCR0[5] => LessThan0.IN27
i_BTCCR0[5] => pwm:pwm_inst.y[5]
i_BTCCR0[6] => LessThan0.IN26
i_BTCCR0[6] => pwm:pwm_inst.y[6]
i_BTCCR0[7] => LessThan0.IN25
i_BTCCR0[7] => pwm:pwm_inst.y[7]
i_BTCCR0[8] => LessThan0.IN24
i_BTCCR0[8] => pwm:pwm_inst.y[8]
i_BTCCR0[9] => LessThan0.IN23
i_BTCCR0[9] => pwm:pwm_inst.y[9]
i_BTCCR0[10] => LessThan0.IN22
i_BTCCR0[10] => pwm:pwm_inst.y[10]
i_BTCCR0[11] => LessThan0.IN21
i_BTCCR0[11] => pwm:pwm_inst.y[11]
i_BTCCR0[12] => LessThan0.IN20
i_BTCCR0[12] => pwm:pwm_inst.y[12]
i_BTCCR0[13] => LessThan0.IN19
i_BTCCR0[13] => pwm:pwm_inst.y[13]
i_BTCCR0[14] => LessThan0.IN18
i_BTCCR0[14] => pwm:pwm_inst.y[14]
i_BTCCR0[15] => LessThan0.IN17
i_BTCCR0[15] => pwm:pwm_inst.y[15]
i_BTCCR0[16] => LessThan0.IN16
i_BTCCR0[16] => pwm:pwm_inst.y[16]
i_BTCCR0[17] => LessThan0.IN15
i_BTCCR0[17] => pwm:pwm_inst.y[17]
i_BTCCR0[18] => LessThan0.IN14
i_BTCCR0[18] => pwm:pwm_inst.y[18]
i_BTCCR0[19] => LessThan0.IN13
i_BTCCR0[19] => pwm:pwm_inst.y[19]
i_BTCCR0[20] => LessThan0.IN12
i_BTCCR0[20] => pwm:pwm_inst.y[20]
i_BTCCR0[21] => LessThan0.IN11
i_BTCCR0[21] => pwm:pwm_inst.y[21]
i_BTCCR0[22] => LessThan0.IN10
i_BTCCR0[22] => pwm:pwm_inst.y[22]
i_BTCCR0[23] => LessThan0.IN9
i_BTCCR0[23] => pwm:pwm_inst.y[23]
i_BTCCR0[24] => LessThan0.IN8
i_BTCCR0[24] => pwm:pwm_inst.y[24]
i_BTCCR0[25] => LessThan0.IN7
i_BTCCR0[25] => pwm:pwm_inst.y[25]
i_BTCCR0[26] => LessThan0.IN6
i_BTCCR0[26] => pwm:pwm_inst.y[26]
i_BTCCR0[27] => LessThan0.IN5
i_BTCCR0[27] => pwm:pwm_inst.y[27]
i_BTCCR0[28] => LessThan0.IN4
i_BTCCR0[28] => pwm:pwm_inst.y[28]
i_BTCCR0[29] => LessThan0.IN3
i_BTCCR0[29] => pwm:pwm_inst.y[29]
i_BTCCR0[30] => LessThan0.IN2
i_BTCCR0[30] => pwm:pwm_inst.y[30]
i_BTCCR0[31] => LessThan0.IN1
i_BTCCR0[31] => pwm:pwm_inst.y[31]
i_BTCCR1[0] => pwm:pwm_inst.x[0]
i_BTCCR1[1] => pwm:pwm_inst.x[1]
i_BTCCR1[2] => pwm:pwm_inst.x[2]
i_BTCCR1[3] => pwm:pwm_inst.x[3]
i_BTCCR1[4] => pwm:pwm_inst.x[4]
i_BTCCR1[5] => pwm:pwm_inst.x[5]
i_BTCCR1[6] => pwm:pwm_inst.x[6]
i_BTCCR1[7] => pwm:pwm_inst.x[7]
i_BTCCR1[8] => pwm:pwm_inst.x[8]
i_BTCCR1[9] => pwm:pwm_inst.x[9]
i_BTCCR1[10] => pwm:pwm_inst.x[10]
i_BTCCR1[11] => pwm:pwm_inst.x[11]
i_BTCCR1[12] => pwm:pwm_inst.x[12]
i_BTCCR1[13] => pwm:pwm_inst.x[13]
i_BTCCR1[14] => pwm:pwm_inst.x[14]
i_BTCCR1[15] => pwm:pwm_inst.x[15]
i_BTCCR1[16] => pwm:pwm_inst.x[16]
i_BTCCR1[17] => pwm:pwm_inst.x[17]
i_BTCCR1[18] => pwm:pwm_inst.x[18]
i_BTCCR1[19] => pwm:pwm_inst.x[19]
i_BTCCR1[20] => pwm:pwm_inst.x[20]
i_BTCCR1[21] => pwm:pwm_inst.x[21]
i_BTCCR1[22] => pwm:pwm_inst.x[22]
i_BTCCR1[23] => pwm:pwm_inst.x[23]
i_BTCCR1[24] => pwm:pwm_inst.x[24]
i_BTCCR1[25] => pwm:pwm_inst.x[25]
i_BTCCR1[26] => pwm:pwm_inst.x[26]
i_BTCCR1[27] => pwm:pwm_inst.x[27]
i_BTCCR1[28] => pwm:pwm_inst.x[28]
i_BTCCR1[29] => pwm:pwm_inst.x[29]
i_BTCCR1[30] => pwm:pwm_inst.x[30]
i_BTCCR1[31] => pwm:pwm_inst.x[31]
i_BTCNT[0] => BTCNT_count_internal.DATAB
i_BTCNT[1] => BTCNT_count_internal.DATAB
i_BTCNT[2] => BTCNT_count_internal.DATAB
i_BTCNT[3] => BTCNT_count_internal.DATAB
i_BTCNT[4] => BTCNT_count_internal.DATAB
i_BTCNT[5] => BTCNT_count_internal.DATAB
i_BTCNT[6] => BTCNT_count_internal.DATAB
i_BTCNT[7] => BTCNT_count_internal.DATAB
i_BTCNT[8] => BTCNT_count_internal.DATAB
i_BTCNT[9] => BTCNT_count_internal.DATAB
i_BTCNT[10] => BTCNT_count_internal.DATAB
i_BTCNT[11] => BTCNT_count_internal.DATAB
i_BTCNT[12] => BTCNT_count_internal.DATAB
i_BTCNT[13] => BTCNT_count_internal.DATAB
i_BTCNT[14] => BTCNT_count_internal.DATAB
i_BTCNT[15] => BTCNT_count_internal.DATAB
i_BTCNT[16] => BTCNT_count_internal.DATAB
i_BTCNT[17] => BTCNT_count_internal.DATAB
i_BTCNT[18] => BTCNT_count_internal.DATAB
i_BTCNT[19] => BTCNT_count_internal.DATAB
i_BTCNT[20] => BTCNT_count_internal.DATAB
i_BTCNT[21] => BTCNT_count_internal.DATAB
i_BTCNT[22] => BTCNT_count_internal.DATAB
i_BTCNT[23] => BTCNT_count_internal.DATAB
i_BTCNT[24] => BTCNT_count_internal.DATAB
i_BTCNT[25] => BTCNT_count_internal.DATAB
i_BTCNT[26] => BTCNT_count_internal.DATAB
i_BTCNT[27] => BTCNT_count_internal.DATAB
i_BTCNT[28] => BTCNT_count_internal.DATAB
i_BTCNT[29] => BTCNT_count_internal.DATAB
i_BTCNT[30] => BTCNT_count_internal.DATAB
i_BTCNT[31] => BTCNT_count_internal.DATAB
o_BTCNT[0] <= BTCNT_count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[1] <= BTCNT_count_internal[1].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[2] <= BTCNT_count_internal[2].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[3] <= BTCNT_count_internal[3].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[4] <= BTCNT_count_internal[4].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[5] <= BTCNT_count_internal[5].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[6] <= BTCNT_count_internal[6].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[7] <= BTCNT_count_internal[7].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[8] <= BTCNT_count_internal[8].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[9] <= BTCNT_count_internal[9].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[10] <= BTCNT_count_internal[10].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[11] <= BTCNT_count_internal[11].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[12] <= BTCNT_count_internal[12].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[13] <= BTCNT_count_internal[13].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[14] <= BTCNT_count_internal[14].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[15] <= BTCNT_count_internal[15].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[16] <= BTCNT_count_internal[16].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[17] <= BTCNT_count_internal[17].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[18] <= BTCNT_count_internal[18].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[19] <= BTCNT_count_internal[19].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[20] <= BTCNT_count_internal[20].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[21] <= BTCNT_count_internal[21].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[22] <= BTCNT_count_internal[22].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[23] <= BTCNT_count_internal[23].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[24] <= BTCNT_count_internal[24].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[25] <= BTCNT_count_internal[25].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[26] <= BTCNT_count_internal[26].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[27] <= BTCNT_count_internal[27].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[28] <= BTCNT_count_internal[28].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[29] <= BTCNT_count_internal[29].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[30] <= BTCNT_count_internal[30].DB_MAX_OUTPUT_PORT_TYPE
o_BTCNT[31] <= BTCNT_count_internal[31].DB_MAX_OUTPUT_PORT_TYPE
o_BTPWM <= o_BTPWM.DB_MAX_OUTPUT_PORT_TYPE
o_BTIFG <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|BTimer_env:TIMER|BTimer:BTimer_inst|pwm:pwm_inst
clk => intPWM.CLK
ena => intPWM.ENA
rst => ~NO_FANOUT~
x[0] => Add0.IN64
x[1] => Add0.IN63
x[2] => Add0.IN62
x[3] => Add0.IN61
x[4] => Add0.IN60
x[5] => Add0.IN59
x[6] => Add0.IN58
x[7] => Add0.IN57
x[8] => Add0.IN56
x[9] => Add0.IN55
x[10] => Add0.IN54
x[11] => Add0.IN53
x[12] => Add0.IN52
x[13] => Add0.IN51
x[14] => Add0.IN50
x[15] => Add0.IN49
x[16] => Add0.IN48
x[17] => Add0.IN47
x[18] => Add0.IN46
x[19] => Add0.IN45
x[20] => Add0.IN44
x[21] => Add0.IN43
x[22] => Add0.IN42
x[23] => Add0.IN41
x[24] => Add0.IN40
x[25] => Add0.IN39
x[26] => Add0.IN38
x[27] => Add0.IN37
x[28] => Add0.IN36
x[29] => Add0.IN35
x[30] => Add0.IN34
x[31] => Add0.IN33
y[0] => ~NO_FANOUT~
y[1] => ~NO_FANOUT~
y[2] => ~NO_FANOUT~
y[3] => ~NO_FANOUT~
y[4] => ~NO_FANOUT~
y[5] => ~NO_FANOUT~
y[6] => ~NO_FANOUT~
y[7] => ~NO_FANOUT~
y[8] => ~NO_FANOUT~
y[9] => ~NO_FANOUT~
y[10] => ~NO_FANOUT~
y[11] => ~NO_FANOUT~
y[12] => ~NO_FANOUT~
y[13] => ~NO_FANOUT~
y[14] => ~NO_FANOUT~
y[15] => ~NO_FANOUT~
y[16] => ~NO_FANOUT~
y[17] => ~NO_FANOUT~
y[18] => ~NO_FANOUT~
y[19] => ~NO_FANOUT~
y[20] => ~NO_FANOUT~
y[21] => ~NO_FANOUT~
y[22] => ~NO_FANOUT~
y[23] => ~NO_FANOUT~
y[24] => ~NO_FANOUT~
y[25] => ~NO_FANOUT~
y[26] => ~NO_FANOUT~
y[27] => ~NO_FANOUT~
y[28] => ~NO_FANOUT~
y[29] => ~NO_FANOUT~
y[30] => ~NO_FANOUT~
y[31] => ~NO_FANOUT~
i_count[0] => LessThan0.IN64
i_count[1] => LessThan0.IN63
i_count[2] => LessThan0.IN62
i_count[3] => LessThan0.IN61
i_count[4] => LessThan0.IN60
i_count[5] => LessThan0.IN59
i_count[6] => LessThan0.IN58
i_count[7] => LessThan0.IN57
i_count[8] => LessThan0.IN56
i_count[9] => LessThan0.IN55
i_count[10] => LessThan0.IN54
i_count[11] => LessThan0.IN53
i_count[12] => LessThan0.IN52
i_count[13] => LessThan0.IN51
i_count[14] => LessThan0.IN50
i_count[15] => LessThan0.IN49
i_count[16] => LessThan0.IN48
i_count[17] => LessThan0.IN47
i_count[18] => LessThan0.IN46
i_count[19] => LessThan0.IN45
i_count[20] => LessThan0.IN44
i_count[21] => LessThan0.IN43
i_count[22] => LessThan0.IN42
i_count[23] => LessThan0.IN41
i_count[24] => LessThan0.IN40
i_count[25] => LessThan0.IN39
i_count[26] => LessThan0.IN38
i_count[27] => LessThan0.IN37
i_count[28] => LessThan0.IN36
i_count[29] => LessThan0.IN35
i_count[30] => LessThan0.IN34
i_count[31] => LessThan0.IN33
workMode => intPWM.DATAB
workMode => intPWM.DATAA
pwmOut <= intPWM.DB_MAX_OUTPUT_PORT_TYPE


|MCU_top|BTimer_env:TIMER|BidirPin:bus_inst
Dout[0] => IOpin[0].DATAIN
Dout[1] => IOpin[1].DATAIN
Dout[2] => IOpin[2].DATAIN
Dout[3] => IOpin[3].DATAIN
Dout[4] => IOpin[4].DATAIN
Dout[5] => IOpin[5].DATAIN
Dout[6] => IOpin[6].DATAIN
Dout[7] => IOpin[7].DATAIN
Dout[8] => IOpin[8].DATAIN
Dout[9] => IOpin[9].DATAIN
Dout[10] => IOpin[10].DATAIN
Dout[11] => IOpin[11].DATAIN
Dout[12] => IOpin[12].DATAIN
Dout[13] => IOpin[13].DATAIN
Dout[14] => IOpin[14].DATAIN
Dout[15] => IOpin[15].DATAIN
Dout[16] => IOpin[16].DATAIN
Dout[17] => IOpin[17].DATAIN
Dout[18] => IOpin[18].DATAIN
Dout[19] => IOpin[19].DATAIN
Dout[20] => IOpin[20].DATAIN
Dout[21] => IOpin[21].DATAIN
Dout[22] => IOpin[22].DATAIN
Dout[23] => IOpin[23].DATAIN
Dout[24] => IOpin[24].DATAIN
Dout[25] => IOpin[25].DATAIN
Dout[26] => IOpin[26].DATAIN
Dout[27] => IOpin[27].DATAIN
Dout[28] => IOpin[28].DATAIN
Dout[29] => IOpin[29].DATAIN
Dout[30] => IOpin[30].DATAIN
Dout[31] => IOpin[31].DATAIN
en => IOpin[0].OE
en => IOpin[1].OE
en => IOpin[2].OE
en => IOpin[3].OE
en => IOpin[4].OE
en => IOpin[5].OE
en => IOpin[6].OE
en => IOpin[7].OE
en => IOpin[8].OE
en => IOpin[9].OE
en => IOpin[10].OE
en => IOpin[11].OE
en => IOpin[12].OE
en => IOpin[13].OE
en => IOpin[14].OE
en => IOpin[15].OE
en => IOpin[16].OE
en => IOpin[17].OE
en => IOpin[18].OE
en => IOpin[19].OE
en => IOpin[20].OE
en => IOpin[21].OE
en => IOpin[22].OE
en => IOpin[23].OE
en => IOpin[24].OE
en => IOpin[25].OE
en => IOpin[26].OE
en => IOpin[27].OE
en => IOpin[28].OE
en => IOpin[29].OE
en => IOpin[30].OE
en => IOpin[31].OE
Din[0] <= Din[0].DB_MAX_OUTPUT_PORT_TYPE
Din[1] <= Din[1].DB_MAX_OUTPUT_PORT_TYPE
Din[2] <= Din[2].DB_MAX_OUTPUT_PORT_TYPE
Din[3] <= Din[3].DB_MAX_OUTPUT_PORT_TYPE
Din[4] <= Din[4].DB_MAX_OUTPUT_PORT_TYPE
Din[5] <= Din[5].DB_MAX_OUTPUT_PORT_TYPE
Din[6] <= Din[6].DB_MAX_OUTPUT_PORT_TYPE
Din[7] <= Din[7].DB_MAX_OUTPUT_PORT_TYPE
Din[8] <= Din[8].DB_MAX_OUTPUT_PORT_TYPE
Din[9] <= Din[9].DB_MAX_OUTPUT_PORT_TYPE
Din[10] <= Din[10].DB_MAX_OUTPUT_PORT_TYPE
Din[11] <= Din[11].DB_MAX_OUTPUT_PORT_TYPE
Din[12] <= Din[12].DB_MAX_OUTPUT_PORT_TYPE
Din[13] <= Din[13].DB_MAX_OUTPUT_PORT_TYPE
Din[14] <= Din[14].DB_MAX_OUTPUT_PORT_TYPE
Din[15] <= Din[15].DB_MAX_OUTPUT_PORT_TYPE
Din[16] <= Din[16].DB_MAX_OUTPUT_PORT_TYPE
Din[17] <= Din[17].DB_MAX_OUTPUT_PORT_TYPE
Din[18] <= Din[18].DB_MAX_OUTPUT_PORT_TYPE
Din[19] <= Din[19].DB_MAX_OUTPUT_PORT_TYPE
Din[20] <= Din[20].DB_MAX_OUTPUT_PORT_TYPE
Din[21] <= Din[21].DB_MAX_OUTPUT_PORT_TYPE
Din[22] <= Din[22].DB_MAX_OUTPUT_PORT_TYPE
Din[23] <= Din[23].DB_MAX_OUTPUT_PORT_TYPE
Din[24] <= Din[24].DB_MAX_OUTPUT_PORT_TYPE
Din[25] <= Din[25].DB_MAX_OUTPUT_PORT_TYPE
Din[26] <= Din[26].DB_MAX_OUTPUT_PORT_TYPE
Din[27] <= Din[27].DB_MAX_OUTPUT_PORT_TYPE
Din[28] <= Din[28].DB_MAX_OUTPUT_PORT_TYPE
Din[29] <= Din[29].DB_MAX_OUTPUT_PORT_TYPE
Din[30] <= Din[30].DB_MAX_OUTPUT_PORT_TYPE
Din[31] <= Din[31].DB_MAX_OUTPUT_PORT_TYPE
IOpin[0] <> IOpin[0]
IOpin[1] <> IOpin[1]
IOpin[2] <> IOpin[2]
IOpin[3] <> IOpin[3]
IOpin[4] <> IOpin[4]
IOpin[5] <> IOpin[5]
IOpin[6] <> IOpin[6]
IOpin[7] <> IOpin[7]
IOpin[8] <> IOpin[8]
IOpin[9] <> IOpin[9]
IOpin[10] <> IOpin[10]
IOpin[11] <> IOpin[11]
IOpin[12] <> IOpin[12]
IOpin[13] <> IOpin[13]
IOpin[14] <> IOpin[14]
IOpin[15] <> IOpin[15]
IOpin[16] <> IOpin[16]
IOpin[17] <> IOpin[17]
IOpin[18] <> IOpin[18]
IOpin[19] <> IOpin[19]
IOpin[20] <> IOpin[20]
IOpin[21] <> IOpin[21]
IOpin[22] <> IOpin[22]
IOpin[23] <> IOpin[23]
IOpin[24] <> IOpin[24]
IOpin[25] <> IOpin[25]
IOpin[26] <> IOpin[26]
IOpin[27] <> IOpin[27]
IOpin[28] <> IOpin[28]
IOpin[29] <> IOpin[29]
IOpin[30] <> IOpin[30]
IOpin[31] <> IOpin[31]


