{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 22:42:21 2015 " "Info: Processing started: Mon Oct 26 22:42:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO_16bit_100 -c FIFO_16bit_100 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO_16bit_100 -c FIFO_16bit_100" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_16bit_100.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifo_16bit_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_16bit_100 " "Info: Found entity 1: FIFO_16bit_100" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifo_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_RAM " "Info: Found entity 1: FIFO_RAM" {  } { { "FIFO_RAM.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_RAM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "state packed FIFO_16bit_100.v(13) " "Warning (10227): Verilog HDL Port Declaration warning at FIFO_16bit_100.v(13): data type declaration for \"state\" declares packed dimensions but the port declaration declaration does not" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "state FIFO_16bit_100.v(6) " "Info (10499): HDL info at FIFO_16bit_100.v(6): see declaration for object \"state\"" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "head_p packed FIFO_16bit_100.v(16) " "Warning (10227): Verilog HDL Port Declaration warning at FIFO_16bit_100.v(16): data type declaration for \"head_p\" declares packed dimensions but the port declaration declaration does not" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "head_p FIFO_16bit_100.v(7) " "Info (10499): HDL info at FIFO_16bit_100.v(7): see declaration for object \"head_p\"" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "end_p packed FIFO_16bit_100.v(16) " "Warning (10227): Verilog HDL Port Declaration warning at FIFO_16bit_100.v(16): data type declaration for \"end_p\" declares packed dimensions but the port declaration declaration does not" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "end_p FIFO_16bit_100.v(7) " "Info (10499): HDL info at FIFO_16bit_100.v(7): see declaration for object \"end_p\"" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "fifo_out packed FIFO_16bit_100.v(19) " "Warning (10227): Verilog HDL Port Declaration warning at FIFO_16bit_100.v(19): data type declaration for \"fifo_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fifo_out FIFO_16bit_100.v(8) " "Info (10499): HDL info at FIFO_16bit_100.v(8): see declaration for object \"fifo_out\"" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO_16bit_100 " "Info: Elaborating entity \"FIFO_16bit_100\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIFO_16bit_100.v(28) " "Warning (10230): Verilog HDL assignment warning at FIFO_16bit_100.v(28): truncated value with size 32 to match size of target (1)" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIFO_16bit_100.v(29) " "Warning (10230): Verilog HDL assignment warning at FIFO_16bit_100.v(29): truncated value with size 32 to match size of target (1)" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FIFO_16bit_100.v(42) " "Info (10264): Verilog HDL Case Statement information at FIFO_16bit_100.v(42): all case item expressions in this case statement are onehot" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 FIFO_16bit_100.v(72) " "Warning (10230): Verilog HDL assignment warning at FIFO_16bit_100.v(72): truncated value with size 32 to match size of target (7)" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 FIFO_16bit_100.v(76) " "Warning (10230): Verilog HDL assignment warning at FIFO_16bit_100.v(76): truncated value with size 32 to match size of target (7)" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 FIFO_16bit_100.v(100) " "Warning (10230): Verilog HDL assignment warning at FIFO_16bit_100.v(100): truncated value with size 32 to match size of target (7)" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 FIFO_16bit_100.v(104) " "Warning (10230): Verilog HDL assignment warning at FIFO_16bit_100.v(104): truncated value with size 32 to match size of target (7)" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error FIFO_16bit_100.v(9) " "Warning (10034): Output port \"error\" at FIFO_16bit_100.v(9) has no driver" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_RAM FIFO_RAM:U1 " "Info: Elaborating entity \"FIFO_RAM\" for hierarchy \"FIFO_RAM:U1\"" {  } { { "FIFO_16bit_100.v" "U1" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FIFO_RAM:U1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"FIFO_RAM:U1\|altsyncram:altsyncram_component\"" {  } { { "FIFO_RAM.v" "altsyncram_component" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_RAM.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_RAM:U1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"FIFO_RAM:U1\|altsyncram:altsyncram_component\"" {  } { { "FIFO_RAM.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_RAM.v" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_RAM:U1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"FIFO_RAM:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FIFO_RAM.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_RAM.v" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uar1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uar1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uar1 " "Info: Found entity 1: altsyncram_uar1" {  } { { "db/altsyncram_uar1.tdf" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/db/altsyncram_uar1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uar1 FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated " "Info: Elaborating entity \"altsyncram_uar1\" for hierarchy \"FIFO_RAM:U1\|altsyncram:altsyncram_component\|altsyncram_uar1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "error GND " "Warning (13410): Pin \"error\" is stuck at GND" {  } { { "FIFO_16bit_100.v" "" { Text "E:/Discipline/Verilog/Experiment/FIFO/FIFO_16bit_100.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Info: Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Info: Implemented 43 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 22:42:23 2015 " "Info: Processing ended: Mon Oct 26 22:42:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
