// Seed: 534685048
module module_0 #(
    parameter id_1 = 32'd77
);
  wire _id_1;
  wire [id_1 : 1 'b0] id_2;
  wire id_3;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input wire id_2,
    input wire id_3,
    output tri0 id_4,
    output wand id_5,
    input wand id_6
);
  xnor primCall (id_1, id_2, id_3, id_6);
  module_0 modCall_1 ();
  assign id_5 = 1;
endmodule
module module_2 #(
    parameter id_0  = 32'd98,
    parameter id_12 = 32'd88,
    parameter id_3  = 32'd10,
    parameter id_6  = 32'd93,
    parameter id_9  = 32'd77
) (
    input wor  _id_0#(._id_3(1), .id_4(-1'b0), .id_5(""), ._id_6(1'b0), .id_7(-1)),
    input tri1 id_1
);
  assign id_5[1 :-1] = 1;
  id_8 :
  assert property (@(posedge id_5) 1)
  else assume (-1);
  logic [id_0 : id_3] _id_9;
  wire [id_0 : -1] id_10;
  wire id_11;
  logic _id_12;
  logic [id_9 : 1] id_13 = id_4;
  logic [-1 : id_9] id_14, id_15;
  logic [id_12 : 1  -  id_6] id_16;
  module_0 modCall_1 ();
endmodule
