Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Nov 27 18:08:28 2019
| Host         : pedro-MS-7B50 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file ./results/post_route_utilization.rpt
| Design       : top
| Device       : xczu7evffvc1156-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| CLB LUTs                   |  86999 |     0 |    230400 | 37.76 |
|   LUT as Logic             |   4993 |     0 |    230400 |  2.17 |
|   LUT as Memory            |  82006 |     0 |    101760 | 80.59 |
|     LUT as Distributed RAM |     40 |     0 |           |       |
|     LUT as Shift Register  |  81966 |     0 |           |       |
| CLB Registers              | 384379 |     0 |    460800 | 83.42 |
|   Register as Flip Flop    | 384379 |     0 |    460800 | 83.42 |
|   Register as Latch        |      0 |     0 |    460800 |  0.00 |
| CARRY8                     |      8 |     0 |     28800 |  0.03 |
| F7 Muxes                   |      4 |     0 |    115200 | <0.01 |
| F8 Muxes                   |      0 |     0 |     57600 |  0.00 |
| F9 Muxes                   |      0 |     0 |     28800 |  0.00 |
+----------------------------+--------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 33     |          Yes |           - |          Set |
| 69     |          Yes |           - |        Reset |
| 57     |          Yes |         Set |            - |
| 384220 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Available | Util% |
+--------------------------------------------+--------+-------+-----------+-------+
| CLB                                        |  28681 |     0 |     28800 | 99.59 |
|   CLBL                                     |  15961 |     0 |           |       |
|   CLBM                                     |  12720 |     0 |           |       |
| LUT as Logic                               |   4993 |     0 |    230400 |  2.17 |
|   using O5 output only                     |     44 |       |           |       |
|   using O6 output only                     |   4544 |       |           |       |
|   using O5 and O6                          |    405 |       |           |       |
| LUT as Memory                              |  82006 |     0 |    101760 | 80.59 |
|   LUT as Distributed RAM                   |     40 |     0 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |      0 |       |           |       |
|     using O5 and O6                        |     40 |       |           |       |
|   LUT as Shift Register                    |  81966 |     0 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |  81966 |       |           |       |
|     using O5 and O6                        |      0 |       |           |       |
| CLB Registers                              | 384379 |     0 |    460800 | 83.42 |
|   Register driven from within the CLB      |  63377 |       |           |       |
|   Register driven from outside the CLB     | 321002 |       |           |       |
|     LUT in front of the register is unused | 278865 |       |           |       |
|     LUT in front of the register is used   |  42137 |       |           |       |
| Unique Control Sets                        |     90 |       |     57600 |  0.16 |
+--------------------------------------------+--------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  288 |     0 |       312 | 92.31 |
|   RAMB36/FIFO*    |  288 |     0 |       312 | 92.31 |
|     RAMB36E2 only |  288 |       |           |       |
|   RAMB18          |    0 |     0 |       624 |  0.00 |
| URAM              |    0 |     0 |        96 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           | 1280 |     0 |      1728 | 74.07 |
|   DSP48E2 only | 1280 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       360 |  0.00 |
| HPIOB_M          |    0 |     0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |       144 |  0.00 |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       544 |  0.55 |
|   BUFGCE             |    2 |     0 |       208 |  0.96 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+--------+---------------------+
|  Ref Name  |  Used  | Functional Category |
+------------+--------+---------------------+
| FDRE       | 384220 |            Register |
| SRLC32E    |  81955 |                 CLB |
| LUT6       |   1511 |                 CLB |
| DSP48E2    |   1280 |          Arithmetic |
| LUT2       |    921 |                 CLB |
| LUT3       |    892 |                 CLB |
| LUT4       |    871 |                 CLB |
| LUT5       |    862 |                 CLB |
| LUT1       |    341 |                 CLB |
| RAMB36E2   |    288 |           Block Ram |
| RAMD32     |     70 |                 CLB |
| FDCE       |     69 |            Register |
| FDSE       |     57 |            Register |
| FDPE       |     33 |            Register |
| SRL16E     |     11 |                 CLB |
| RAMS32     |     10 |                 CLB |
| CARRY8     |      8 |                 CLB |
| MUXF7      |      4 |                 CLB |
| BUFGCE     |      2 |               Clock |
| PS8        |      1 |            Advanced |
| MMCME4_ADV |      1 |               Clock |
| BUFG_PS    |      1 |               Clock |
+------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------+------+
|   Ref Name   | Used |
+--------------+------+
| srl32        | 1280 |
| dsp_nop      | 1280 |
| sp_bram      |  288 |
| clk_wiz_uzed |    1 |
+--------------+------+


