Archive Project report for DE10_NANO_SoC_GHRD
Tue Mar 05 00:22:17 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Tue Mar 05 00:22:17 2019 ;
; Revision Name          ; DE10_NANO_SoC_GHRD                    ;
; Top-level Entity Name  ; DE10_NANO_SoC_GHRD                    ;
; Family                 ; Cyclone V                             ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Warning: Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory E:/ELEC2103/MyApp_MTL2/MyApp_MTL_hw/MyApp_MTL_hw_restored/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'E:/ELEC2103/MyApp_MTL2/MyApp_MTL_hw/MyApp_MTL_hw_restored/MyApp_MTL_hw.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'DE10_NANO_SoC_GHRD.archive.rpt'
Info (23030): Evaluation of Tcl script e:/intelfpga/18.0/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Tue Mar 05 00:22:17 2019
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:07


+---------------------------------------------------------------------------------------------------+
; Files Archived                                                                                    ;
+---------------------------------------------------------------------------------------------------+
; File Name                                                                                         ;
+---------------------------------------------------------------------------------------------------+
; Avalon_bus.sv                                                                                     ;
; db/stp2_auto_stripped.stp                                                                         ;
; DE10_NANO_SoC_GHRD.qpf                                                                            ;
; DE10_NANO_SoC_GHRD.qsf                                                                            ;
; DE10_NANO_SOC_GHRD.sdc                                                                            ;
; DE10_NANO_SoC_GHRD.v                                                                              ;
; DE10_NANO_SoC_GHRD_assignment_defaults.qdf                                                        ;
; ip/altsource_probe/hps_reset.qip                                                                  ;
; ip/altsource_probe/hps_reset.v                                                                    ;
; ip/altsource_probe/hps_reset_bb.v                                                                 ;
; ip/debounce/debounce.v                                                                            ;
; ip/edge_detect/altera_edge_detector.v                                                             ;
; PLL_VGA.cmp                                                                                       ;
; PLL_VGA.qip                                                                                       ;
; PLL_VGA.sip                                                                                       ;
; PLL_VGA.spd                                                                                       ;
; PLL_VGA.v                                                                                         ;
; PLL_VGA/PLL_VGA_0002.qip                                                                          ;
; PLL_VGA/PLL_VGA_0002.v                                                                            ;
; PLL_VGA_sim/PLL_VGA.vo                                                                            ;
; soc_system/synthesis/../../soc_system.qsys                                                        ;
; soc_system/synthesis/../../soc_system.sopcinfo                                                    ;
; soc_system/synthesis/../soc_system.cmp                                                            ;
; soc_system/synthesis/soc_system.debuginfo                                                         ;
; soc_system/synthesis/soc_system.qip                                                               ;
; soc_system/synthesis/soc_system.regmap                                                            ;
; soc_system/synthesis/soc_system.v                                                                 ;
; soc_system/synthesis/soc_system_hps_0_hps.svd                                                     ;
; soc_system/synthesis/submodules/alt_vip_cvo_core.sdc                                              ;
; soc_system/synthesis/submodules/alt_vip_packet_transfer.sdc                                       ;
; soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v                                       ;
; soc_system/synthesis/submodules/alt_vipitc131_common_frame_counter.v                              ;
; soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v                              ;
; soc_system/synthesis/submodules/alt_vipitc131_common_sample_counter.v                             ;
; soc_system/synthesis/submodules/alt_vipitc131_common_sync.v                                       ;
; soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v                            ;
; soc_system/synthesis/submodules/alt_vipitc131_common_to_binary.v                                  ;
; soc_system/synthesis/submodules/alt_vipitc131_common_trigger_sync.v                               ;
; soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc                                             ;
; soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv                                           ;
; soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v                             ;
; soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_control.v                                    ;
; soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv                                ;
; soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v                               ;
; soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v                               ;
; soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd           ;
; soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v                           ;
; soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v                            ;
; soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd                    ;
; soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd                             ;
; soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd                       ;
; soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd                               ;
; soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd                            ;
; soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd                                  ;
; soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd                    ;
; soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd                                 ;
; soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd                   ;
; soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v                              ;
; soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v                                ;
; soc_system/synthesis/submodules/alt_vipvfr131_prc.v                                               ;
; soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v                                          ;
; soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v                                   ;
; soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc                                             ;
; soc_system/synthesis/submodules/alt_vipvfr131_vfr.v                                               ;
; soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v                        ;
; soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v                                    ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                    ;
; soc_system/synthesis/submodules/altera_avalon_mm_bridge.v                                         ;
; soc_system/synthesis/submodules/altera_avalon_packets_to_master.v                                 ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                           ;
; soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                               ;
; soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                  ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                  ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                   ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc                               ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                 ;
; soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                               ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                  ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                ;
; soc_system/synthesis/submodules/altera_default_burst_converter.sv                                 ;
; soc_system/synthesis/submodules/altera_incr_burst_converter.sv                                    ;
; soc_system/synthesis/submodules/altera_jtag_dc_streaming.v                                        ;
; soc_system/synthesis/submodules/altera_jtag_sld_node.v                                            ;
; soc_system/synthesis/submodules/altera_jtag_streaming.v                                           ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                     ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv              ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                     ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                       ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                    ;
; soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                     ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                               ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv                                ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ;
; soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                     ;
; soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                ;
; soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv                                   ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                      ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                 ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                    ;
; soc_system/synthesis/submodules/altera_reset_controller.sdc                                       ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                         ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                       ;
; soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                   ;
; soc_system/synthesis/submodules/altera_wrap_burst_converter.sv                                    ;
; soc_system/synthesis/submodules/hps.pre.xml                                                       ;
; soc_system/synthesis/submodules/hps_AC_ROM.hex                                                    ;
; soc_system/synthesis/submodules/hps_inst_ROM.hex                                                  ;
; soc_system/synthesis/submodules/hps_sdram.v                                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0.ppf                                                  ;
; soc_system/synthesis/submodules/hps_sdram_p0.sdc                                                  ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                   ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                             ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                   ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                    ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                            ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                           ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                               ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v                                          ;
; soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl                                       ;
; soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv                                           ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl                                  ;
; soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl                                          ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl                                    ;
; soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl                               ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset.v                                              ;
; soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v                                         ;
; soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl                                           ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                  ;
; soc_system/synthesis/submodules/i2c_master_bit_ctrl.v                                             ;
; soc_system/synthesis/submodules/i2c_master_byte_ctrl.v                                            ;
; soc_system/synthesis/submodules/i2c_master_defines.v                                              ;
; soc_system/synthesis/submodules/i2c_master_top.v                                                  ;
; soc_system/synthesis/submodules/i2c_opencores.v                                                   ;
; soc_system/synthesis/submodules/i2c_touch_config.v                                                ;
; soc_system/synthesis/submodules/interrupt_latency_counter.v                                       ;
; soc_system/synthesis/submodules/irq_detector.v                                                    ;
; soc_system/synthesis/submodules/sequencer/alt_types.pre.h                                         ;
; soc_system/synthesis/submodules/sequencer/emif.pre.xml                                            ;
; soc_system/synthesis/submodules/sequencer/sdram_io.pre.h                                          ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.c                                         ;
; soc_system/synthesis/submodules/sequencer/sequencer.pre.h                                         ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h                                    ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                            ;
; soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                          ;
; soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h                                 ;
; soc_system/synthesis/submodules/sequencer/system.pre.h                                            ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.c                                            ;
; soc_system/synthesis/submodules/sequencer/tclrpt.pre.h                                            ;
; soc_system/synthesis/submodules/soc_system_button_pio.v                                           ;
; soc_system/synthesis/submodules/soc_system_dipsw_pio.v                                            ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v                                  ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv                     ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv                     ;
; soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv                      ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                                ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc                              ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                               ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                         ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc                                ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                 ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                          ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                      ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv                                      ;
; soc_system/synthesis/submodules/soc_system_jtag_uart.v                                            ;
; soc_system/synthesis/submodules/soc_system_lcd_touch_int.v                                        ;
; soc_system/synthesis/submodules/soc_system_led_pio.v                                              ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                    ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                            ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                    ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v                  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                            ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v                                    ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv                            ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v                                    ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv                            ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_003.sv                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v                                    ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv                            ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv                        ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_demux.sv                         ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_mux.sv                           ;
; soc_system/synthesis/submodules/soc_system_spi_raspberrypi.v                                      ;
; soc_system/synthesis/submodules/soc_system_sysid_qsys.v                                           ;
; soc_system/synthesis/submodules/state_machine_counter.v                                           ;
; soc_system/synthesis/submodules/TERASIC_MULTI_TOUCH.v                                             ;
; soc_system/synthesis/submodules/touch_fifo.v                                                      ;
; stp2.stp                                                                                          ;
+---------------------------------------------------------------------------------------------------+


