13:01
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 13:03:58 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = coms.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(116): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(126): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(128): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(160): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(212): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 16 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 17 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 18 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 19 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 20 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 21 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 22 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 23 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 24 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 25 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 26 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 27 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 28 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 29 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 30 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 31 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 80 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 81 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 82 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 83 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 84 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 85 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 86 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 87 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 88 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 89 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 90 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 91 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 92 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 93 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 94 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 95 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 96 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 97 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 98 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 99 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 100 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 101 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 102 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 103 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 104 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 105 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 106 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 107 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 108 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 109 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 110 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 111 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 112 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 113 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 114 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 115 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 116 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 117 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 118 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 119 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 120 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 121 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 122 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 123 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 124 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 125 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 126 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 127 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 128 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 129 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 130 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 131 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 132 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 133 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 134 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 135 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 136 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 137 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 138 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 139 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 140 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 141 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 142 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 143 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 144 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 145 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 146 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 147 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 148 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 149 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 150 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 151 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 152 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 153 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 154 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 155 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 156 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 157 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 158 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 159 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 500 of 7680 (6 % )
SB_CARRY => 84
SB_DFF => 465
SB_DFFE => 24
SB_DFFESR => 11
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 997
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 500
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 164
  Net : c0/n1997, loads : 161
  Net : c0/rx/rx_data_ready, loads : 159
  Net : c0/byte_transmit_counter2_1, loads : 83
  Net : c0/byte_transmit_counter2_0, loads : 43
  Net : c0/n21, loads : 23
  Net : c0/tx/r_SM_Main_2, loads : 21
  Net : c0/byte_transmit_counter_0, loads : 21
  Net : c0/n4801, loads : 20
  Net : c0/byte_transmit_counter2_3, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 172.168  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.932  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	997
    Number of DFFs      	:	500
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	999
    Number of DFFs      	:	499
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	443
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	472
        CARRY Only       	:	0
        LUT with CARRY   	:	28
    LogicCells                  :	999/7680
    PLBs                        :	138/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 33.5 (sec)

Final Design Statistics
    Number of LUTs      	:	999
    Number of DFFs      	:	499
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	999/7680
    PLBs                        :	169/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 58.30 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 37.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 4441
used logic cells: 999
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1135 
I1212: Iteration  1 :   609 unrouted : 3 seconds
I1212: Iteration  2 :   120 unrouted : 2 seconds
I1212: Iteration  3 :    35 unrouted : 2 seconds
I1212: Iteration  4 :     2 unrouted : 2 seconds
I1212: Iteration  5 :     0 unrouted : 2 seconds
I1215: Routing is successful
Routing time: 11
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 21 seconds
 total           336756K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio 
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
