<!-- Creator     : groff version 1.22.2 -->
<!-- CreationDate: Fri Nov 11 21:51:42 2016 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title>LIBPFM</title>

</head>
<body>

<h1 align="center">LIBPFM</h1>

<a href="#NAME">NAME</a><br>
<a href="#SYNOPSIS">SYNOPSIS</a><br>
<a href="#DESCRIPTION">DESCRIPTION</a><br>
<a href="#MODIFIERS">MODIFIERS</a><br>
<a href="#Opcode filtering">Opcode filtering</a><br>
<a href="#AUTHORS">AUTHORS</a><br>

<hr>


<h2>NAME
<a name="NAME"></a>
</h2>



<p style="margin-left:11%; margin-top: 1em">libpfm_intel_snbep_unc_cbo
- support for Intel Sandy Bridge-EP C-Box uncore PMU</p>

<h2>SYNOPSIS
<a name="SYNOPSIS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em"><b>#include
&lt;perfmon/pfmlib.h&gt;</b></p>

<p style="margin-left:11%; margin-top: 1em"><b>PMU name:
snbep_unc_cbo[0-7] <br>
PMU desc: Intel Sandy Bridge-EP C-Box uncore PMU</b></p>

<h2>DESCRIPTION
<a name="DESCRIPTION"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">The library
supports the Intel Sandy Bridge C-Box (coherency engine)
uncore PMU. This PMU model only exists on Sandy Bridge model
45. There is one C-box PMU per physical core. Therefore
there are eight identical C-Box PMU instances numbered frmo
0 to 7. On dual-socket systems, the number refers to the
C-Box PMU on the socket where the program runs. For
instance, if running on CPU8, then snbep_unc_cbo0 refers to
the C-Box for physical core 0 on socket 1. Conversely, if
running on CPU0, then the same snbep_unc_cbo0 refers to the
C-Box for physical core 0 but on socket 0.</p>

<p style="margin-left:11%; margin-top: 1em">Each C-Box PMU
implements 4 generic counters and a filter register used
only with certain events and umasks.</p>

<h2>MODIFIERS
<a name="MODIFIERS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">The following
modifiers are supported on Intel Sandy Bridge C-Box uncore
PMU:</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>i</b></p></td>
<td width="8%"></td>
<td width="78%">


<p>Invert the meaning of the event. The counter will now
count C-Box cycles in which the event is <b>not</b>
occurring. This is a boolean modifier</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>e</b></p></td>
<td width="8%"></td>
<td width="78%">


<p>Enable edge detection, i.e., count only when there is a
state transition from no occurrence of the event to at least
one occurrence. This modifier must be combined with a
threshold modifier (t) with a value greater or equal to one.
This is a boolean modifier.</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>t</b></p></td>
<td width="8%"></td>
<td width="78%">


<p>Set the threshold value. When set to a non-zero value,
the counter counts the number of C-Box cycles in which the
number of occurrences of the event is greater or equal to
the threshold. This is an integer modifier with values in
the range [0:255].</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>nf</b></p></td>
<td width="8%"></td>
<td width="78%">


<p>Node filter. Certain events, such as UNC_C_LLC_LOOKUP,
UNC_C_LLC_VICTIMS, provide a <b>NID</b> umask. Sometimes the
<b>NID</b> is combined with other filtering capabilities,
such as opcodes. The node filter is an 8-bit max bitmask. A
node corresponds to a processor socket. The legal values
therefore depend on the underlying hardware configuration.
For dual-socket systems, the bitmask has two valid bits
[0:1].</p> </td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>cf</b></p></td>
<td width="8%"></td>
<td width="78%">


<p>Core Filter. This is a 3-bit filter which is used to
filter based on physical core origin of the C-Box request.
Possible values are 0-7. If the filter is not specified,
then no filtering takes place.</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="3%">


<p><b>tf</b></p></td>
<td width="8%"></td>
<td width="78%">


<p>Thread Filter. This is a 1-bit filter which is used to
filter C-Box requests based on logical processor
(hyper-thread) identification. Possibles values are 0-1. If
the filter is not specified, then no filtering takes
place.</p> </td></tr>
</table>

<h2>Opcode filtering
<a name="Opcode filtering"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Certain events,
such as UNC_C_TOR_INSERTS supports opcode matching on the
C-BOX transaction type. To use this feature, first an opcode
matching umask must be selected, e.g., MISS_OPCODE. Second,
the opcode to match on must be selected via a second umask
among the OPC_* umasks. For instance,
UNC_C_TOR_INSERTS:OPCODE:OPC_RFO, counts the number of TOR
insertions for RFO transactions.</p>

<p style="margin-left:11%; margin-top: 1em">Opcode matching
may be combined with node filtering with certain umasks. In
general the filtering support is encoded into the umask
name, e.g., NID_OPCODE supports both node and opcode
filtering. For instance,
UNC_C_TOR_INSERTS:NID_OPCODE:OPC_RFO:nf=1.</p>

<h2>AUTHORS
<a name="AUTHORS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Stephane
Eranian &lt;eranian@gmail.com&gt;</p>
<hr>
</body>
</html>
