# ğŸ¥¤ Vending Machine FSM (Verilog)

This project implements a **Finite State Machine (FSM)-based Vending Machine** in Verilog. It accepts 1-rupee and 2-rupee coins, and **dispenses an item when the total reaches â‚¹5**. The machine resets after every successful dispense.

---

## âœ¨ Features

- ğŸ’° **Supports Multiple Coin Denominations**
  - Accepts â‚¹1 (`coin = 2'b01`) and â‚¹2 (`coin = 2'b10`)

- â±ï¸ **FSM-Based State Tracking**
  - States represent the total inserted amount (â‚¹0 to â‚¹5)
  - Uses a 3-bit state machine to track value accumulation

- ğŸ› ï¸ **Auto Reset After Dispense**
  - Dispensing triggers at â‚¹5 and returns the machine to â‚¹0 state

- ğŸ“¦ **Dispense Indicator**
  - `despended = 1` when total â‚¹5 is reached

- ğŸ§ª **Comprehensive Testbench**
  - Clock generation
  - Reset behavior
  - Multiple test cases with varying coin sequences
  - Live output via `$monitor` including internal state visibility

- ğŸ”§ **Synthesizable**
  - Written in standard Verilog-2001
  - Suitable for simulation and synthesis

---



## ğŸ§  FSM State Encoding

| State | Meaning                      |
|-------|------------------------------|
| `S0`  | â‚¹0 inserted (Idle)           |
| `S1`  | â‚¹1 inserted                  |
| `S2`  | â‚¹2 inserted                  |
| `S3`  | â‚¹3 inserted                  |
| `S4`  | â‚¹4 inserted                  |
| `S5`  | â‚¹5 inserted â€” **Dispense!**  |

---

## ğŸ§® Inputs and Outputs

### ğŸ”Œ Inputs:
- `clock` : System clock
- `reset` : Active-high reset signal
- `coin`  : 2-bit input representing inserted coin
  - `2'b01` = â‚¹1
  - `2'b10` = â‚¹2

### ğŸ’¡ Outputs:
- `despended` : High (`1`) when â‚¹5 is reached and item is dispensed

---





## Tech Stack

- **Verilog HDL** â€“ for hardware description  
- **Xilinx Vivado** â€“ for simulation, synthesis, and waveform analysis  
