{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574262955932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574262955949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 09:15:55 2019 " "Processing started: Wed Nov 20 09:15:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574262955949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262955949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262955949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574262961528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574262961529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertical_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_sync " "Found entity 1: vertical_sync" {  } { { "vertical_sync.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vertical_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262978376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262978376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_sync " "Found entity 1: horizontal_sync" {  } { { "horizontal_sync.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/horizontal_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262978418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262978418 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vertical_counter.sv(13) " "Verilog HDL information at vertical_counter.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "vertical_counter.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vertical_counter.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574262978478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertical_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "vertical_counter.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vertical_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262978494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262978494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller_top " "Found entity 1: vga_controller_top" {  } { { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262978533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262978533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_top_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_top_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller_top_test " "Found entity 1: vga_controller_top_test" {  } { { "vga_controller_top_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262978544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262978544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visible_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file visible_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 visible_logic " "Found entity 1: visible_logic" {  } { { "visible_logic.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/visible_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262978557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262978557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_signal_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_signal_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_signal_test " "Found entity 1: vga_signal_test" {  } { { "vga_signal_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262978567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262978567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h_sync H_SYNC vga_signal.sv(2) " "Verilog HDL Declaration information at vga_signal.sv(2): object \"h_sync\" differs only in case from object \"H_SYNC\" in the same scope" {  } { { "vga_signal.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574262978844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "v_sync V_SYNC vga_signal.sv(2) " "Verilog HDL Declaration information at vga_signal.sv(2): object \"v_sync\" differs only in case from object \"V_SYNC\" in the same scope" {  } { { "vga_signal.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574262978845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_signal.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_signal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_signal " "Found entity 1: vga_signal" {  } { { "vga_signal.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262978852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262978852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_pos_decoder_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_pos_decoder_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_pos_decoder_test " "Found entity 1: sprite_pos_decoder_test" {  } { { "sprite_pos_decoder_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/sprite_pos_decoder_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262978884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262978884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_pos_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_pos_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_pos_decoder " "Found entity 1: sprite_pos_decoder" {  } { { "sprite_pos_decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/sprite_pos_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262978986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262978986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_explosion.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_explosion.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_explosion " "Found entity 1: rom_explosion" {  } { { "rom_explosion.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_explosion.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_enemy.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_enemy.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_enemy " "Found entity 1: rom_enemy" {  } { { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bomberman.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_bomberman.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_bomberman " "Found entity 1: rom_bomberman" {  } { { "rom_bomberman.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomberman.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bomb2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_bomb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_bomb2 " "Found entity 1: rom_bomb2" {  } { { "rom_bomb2.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bomb1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_bomb1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_bomb1 " "Found entity 1: rom_bomb1" {  } { { "rom_bomb1.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_mux_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb_mux_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_mux_test " "Found entity 1: rgb_mux_test" {  } { { "rgb_mux_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rgb_mux_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_mux " "Found entity 1: rgb_mux" {  } { { "rgb_mux.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rgb_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pointerprinter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pointerprinter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PointerPrinter " "Found entity 1: PointerPrinter" {  } { { "PointerPrinter.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/PointerPrinter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "offset_address.sv 1 1 " "Found 1 design units, including 1 entities, in source file offset_address.sv" { { "Info" "ISGN_ENTITY_NAME" "1 offset_address " "Found entity 1: offset_address" {  } { { "offset_address.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/offset_address.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_screen_printer.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_screen_printer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_screen_printer " "Found entity 1: game_screen_printer" {  } { { "game_screen_printer.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/game_screen_printer.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "explosion_sprite_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file explosion_sprite_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 explosion_sprite_top " "Found entity 1: explosion_sprite_top" {  } { { "explosion_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/explosion_sprite_top.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escogerpostest.sv 1 1 " "Found 1 design units, including 1 entities, in source file escogerpostest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 escogerPosTest " "Found entity 1: escogerPosTest" {  } { { "escogerPosTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/escogerPosTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escogerpos.sv 1 1 " "Found 1 design units, including 1 entities, in source file escogerpos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 escogerPos " "Found entity 1: escogerPos" {  } { { "escogerPos.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/escogerPos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_sprite_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_sprite_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_sprite_top " "Found entity 1: enemy_sprite_top" {  } { { "enemy_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_test " "Found entity 1: counter_test" {  } { { "counter_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/counter_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/comparator.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262979964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262979964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_decoder " "Found entity 1: color_decoder" {  } { { "color_decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/color_decoder.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262980025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262980025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_test " "Found entity 1: clock_divider_test" {  } { { "clock_divider_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/clock_divider_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262980041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262980041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262980052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262980052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman_sprite_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman_sprite_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bomberman_sprite_top " "Found entity 1: bomberman_sprite_top" {  } { { "bomberman_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262980089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262980089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomb2_sprite_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomb2_sprite_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bomb2_sprite_top " "Found entity 1: bomb2_sprite_top" {  } { { "bomb2_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb2_sprite_top.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262980153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262980153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomb1_sprite_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomb1_sprite_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bomb1_sprite_top " "Found entity 1: bomb1_sprite_top" {  } { { "bomb1_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb1_sprite_top.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262980190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262980190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "horizontal_counter.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/horizontal_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262980228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262980228 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_sync.sv(13) " "Verilog HDL information at display_sync.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "display_sync.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/display_sync.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574262980236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_sync " "Found entity 1: display_sync" {  } { { "display_sync.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/display_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262980242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262980242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_visible.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_visible.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_visible " "Found entity 1: display_visible" {  } { { "display_visible.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/display_visible.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262980251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262980251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_controller_top " "Elaborating entity \"vga_controller_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574262982680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider\"" {  } { { "vga_controller_top.sv" "clock_divider" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262982869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_signal vga_signal:vga_signal " "Elaborating entity \"vga_signal\" for hierarchy \"vga_signal:vga_signal\"" {  } { { "vga_controller_top.sv" "vga_signal" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262982931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter vga_signal:vga_signal\|counter:h_counter " "Elaborating entity \"counter\" for hierarchy \"vga_signal:vga_signal\|counter:h_counter\"" {  } { { "vga_signal.sv" "h_counter" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262982958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator vga_signal:vga_signal\|comparator:hmin_comparator " "Elaborating entity \"comparator\" for hierarchy \"vga_signal:vga_signal\|comparator:hmin_comparator\"" {  } { { "vga_signal.sv" "hmin_comparator" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262983027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_screen_printer game_screen_printer:game_screen_printer " "Elaborating entity \"game_screen_printer\" for hierarchy \"game_screen_printer:game_screen_printer\"" {  } { { "vga_controller_top.sv" "game_screen_printer" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262983088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bomberman_sprite_top bomberman_sprite_top:bomberman_sprite_top " "Elaborating entity \"bomberman_sprite_top\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\"" {  } { { "vga_controller_top.sv" "bomberman_sprite_top" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262983128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_bomberman bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman " "Elaborating entity \"rom_bomberman\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\"" {  } { { "bomberman_sprite_top.sv" "rom_bomberman" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262983213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component\"" {  } { { "rom_bomberman.v" "altsyncram_component" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomberman.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262985180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component\"" {  } { { "rom_bomberman.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomberman.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262985279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component " "Instantiated megafunction \"bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262985301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262985301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262985301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bomberman.mif " "Parameter \"init_file\" = \"bomberman.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262985301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262985301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262985301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262985301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262985301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262985301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262985301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262985301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262985301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262985301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262985301 ""}  } { { "rom_bomberman.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomberman.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574262985301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9hg1 " "Found entity 1: altsyncram_9hg1" {  } { { "db/altsyncram_9hg1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_9hg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262985974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262985974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9hg1 bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component\|altsyncram_9hg1:auto_generated " "Elaborating entity \"altsyncram_9hg1\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component\|altsyncram_9hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262985991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_pos_decoder bomberman_sprite_top:bomberman_sprite_top\|sprite_pos_decoder:sprite_pos_decoder " "Elaborating entity \"sprite_pos_decoder\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\|sprite_pos_decoder:sprite_pos_decoder\"" {  } { { "bomberman_sprite_top.sv" "sprite_pos_decoder" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262986123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_decoder bomberman_sprite_top:bomberman_sprite_top\|color_decoder:color_decoder " "Elaborating entity \"color_decoder\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\|color_decoder:color_decoder\"" {  } { { "bomberman_sprite_top.sv" "color_decoder" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262986516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_address bomberman_sprite_top:bomberman_sprite_top\|offset_address:offset_address " "Elaborating entity \"offset_address\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\|offset_address:offset_address\"" {  } { { "bomberman_sprite_top.sv" "offset_address" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262986613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "visible_logic bomberman_sprite_top:bomberman_sprite_top\|visible_logic:visible_logic " "Elaborating entity \"visible_logic\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\|visible_logic:visible_logic\"" {  } { { "bomberman_sprite_top.sv" "visible_logic" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262986642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bomb1_sprite_top bomb1_sprite_top:bomb1_sprite_top " "Elaborating entity \"bomb1_sprite_top\" for hierarchy \"bomb1_sprite_top:bomb1_sprite_top\"" {  } { { "vga_controller_top.sv" "bomb1_sprite_top" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262986671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_bomb1 bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1 " "Elaborating entity \"rom_bomb1\" for hierarchy \"bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\"" {  } { { "bomb1_sprite_top.sv" "rom_bomb1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb1_sprite_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262986734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component\"" {  } { { "rom_bomb1.v" "altsyncram_component" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262987122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component\"" {  } { { "rom_bomb1.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262987152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component " "Instantiated megafunction \"bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bomb1.mif " "Parameter \"init_file\" = \"bomb1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987152 ""}  } { { "rom_bomb1.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574262987152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72g1 " "Found entity 1: altsyncram_72g1" {  } { { "db/altsyncram_72g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_72g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262987252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262987252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72g1 bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component\|altsyncram_72g1:auto_generated " "Elaborating entity \"altsyncram_72g1\" for hierarchy \"bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component\|altsyncram_72g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262987256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bomb2_sprite_top bomb2_sprite_top:bomb2_sprite_top " "Elaborating entity \"bomb2_sprite_top\" for hierarchy \"bomb2_sprite_top:bomb2_sprite_top\"" {  } { { "vga_controller_top.sv" "bomb2_sprite_top" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262987342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_bomb2 bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2 " "Elaborating entity \"rom_bomb2\" for hierarchy \"bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\"" {  } { { "bomb2_sprite_top.sv" "rom_bomb2" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb2_sprite_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262987413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component\"" {  } { { "rom_bomb2.v" "altsyncram_component" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262987470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component\"" {  } { { "rom_bomb2.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262987632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component " "Instantiated megafunction \"bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bomb2.mif " "Parameter \"init_file\" = \"bomb2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262987633 ""}  } { { "rom_bomb2.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574262987633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_82g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_82g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_82g1 " "Found entity 1: altsyncram_82g1" {  } { { "db/altsyncram_82g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_82g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262987733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262987733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_82g1 bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component\|altsyncram_82g1:auto_generated " "Elaborating entity \"altsyncram_82g1\" for hierarchy \"bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component\|altsyncram_82g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262987737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_sprite_top enemy_sprite_top:enemy_sprite_top " "Elaborating entity \"enemy_sprite_top\" for hierarchy \"enemy_sprite_top:enemy_sprite_top\"" {  } { { "vga_controller_top.sv" "enemy_sprite_top" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262987829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_enemy enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy " "Elaborating entity \"rom_enemy\" for hierarchy \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\"" {  } { { "enemy_sprite_top.sv" "rom_enemy" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262987972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\"" {  } { { "rom_enemy.v" "altsyncram_component" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262988044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\"" {  } { { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262988107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component " "Instantiated megafunction \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file enemy.mif " "Parameter \"init_file\" = \"enemy.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988107 ""}  } { { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574262988107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4g1 " "Found entity 1: altsyncram_k4g1" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262988204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262988204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k4g1 enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated " "Elaborating entity \"altsyncram_k4g1\" for hierarchy \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262988207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "explosion_sprite_top explosion_sprite_top:explosion_sprite_top " "Elaborating entity \"explosion_sprite_top\" for hierarchy \"explosion_sprite_top:explosion_sprite_top\"" {  } { { "vga_controller_top.sv" "explosion_sprite_top" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262988269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_explosion explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion " "Elaborating entity \"rom_explosion\" for hierarchy \"explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\"" {  } { { "explosion_sprite_top.sv" "rom_explosion" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/explosion_sprite_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262988315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component\"" {  } { { "rom_explosion.v" "altsyncram_component" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_explosion.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262988385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component\"" {  } { { "rom_explosion.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_explosion.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262988427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component " "Instantiated megafunction \"explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file explosion.mif " "Parameter \"init_file\" = \"explosion.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574262988427 ""}  } { { "rom_explosion.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_explosion.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574262988427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nig1 " "Found entity 1: altsyncram_nig1" {  } { { "db/altsyncram_nig1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_nig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574262988496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262988496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nig1 explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component\|altsyncram_nig1:auto_generated " "Elaborating entity \"altsyncram_nig1\" for hierarchy \"explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component\|altsyncram_nig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262988500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_mux rgb_mux:rgb_mux " "Elaborating entity \"rgb_mux\" for hierarchy \"rgb_mux:rgb_mux\"" {  } { { "vga_controller_top.sv" "rgb_mux" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574262988592 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rgb_mux.sv(9) " "Verilog HDL Case Statement information at rgb_mux.sv(9): all case item expressions in this case statement are onehot" {  } { { "rgb_mux.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rgb_mux.sv" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574262988640 "|vga_controller_top|rgb_mux:rgb_mux"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[0\] " "Synthesized away node \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } } { "enemy_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 23 0 0 } } { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574262991002 "|vga_controller_top|enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[1\] " "Synthesized away node \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } } { "enemy_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 23 0 0 } } { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574262991002 "|vga_controller_top|enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[2\] " "Synthesized away node \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } } { "enemy_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 23 0 0 } } { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574262991002 "|vga_controller_top|enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[3\] " "Synthesized away node \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } } { "enemy_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 23 0 0 } } { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574262991002 "|vga_controller_top|enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[4\] " "Synthesized away node \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } } { "enemy_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 23 0 0 } } { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574262991002 "|vga_controller_top|enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[5\] " "Synthesized away node \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } } { "enemy_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 23 0 0 } } { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574262991002 "|vga_controller_top|enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|ram_block1a5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574262991002 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574262991002 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574262994139 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_n GND " "Pin \"vga_sync_n\" is stuck at GND" {  } { { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262995001 "|vga_controller_top|vga_sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank_n VCC " "Pin \"vga_blank_n\" is stuck at VCC" {  } { { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574262995001 "|vga_controller_top|vga_blank_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574262995001 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574262995435 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/output_files/VGAController.map.smsg " "Generated suppressed messages file C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/output_files/VGAController.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574262999013 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574263000757 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263000757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574263002634 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574263002634 ""} { "Info" "ICUT_CUT_TM_LCELLS" "325 " "Implemented 325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574263002634 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574263002634 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574263002634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574263002669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 09:16:42 2019 " "Processing ended: Wed Nov 20 09:16:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574263002669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574263002669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574263002669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263002669 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574263007821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574263007831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 09:16:47 2019 " "Processing started: Wed Nov 20 09:16:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574263007831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574263007831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGAController -c VGAController " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGAController -c VGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574263007831 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574263008090 ""}
{ "Info" "0" "" "Project  = VGAController" {  } {  } 0 0 "Project  = VGAController" 0 0 "Fitter" 0 0 1574263008091 ""}
{ "Info" "0" "" "Revision = VGAController" {  } {  } 0 0 "Revision = VGAController" 0 0 "Fitter" 0 0 1574263008091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574263008532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574263008532 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGAController 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"VGAController\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574263008545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574263008599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574263008599 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574263009661 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574263010459 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574263013402 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1574263013540 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1574263029755 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 28 global CLKCTRL_G6 " "clk~inputCLKENA0 with 28 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1574263030552 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1574263030552 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1574263030552 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clk~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clk~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk PIN_AA14 " "Refclk input I/O pad clk is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1574263030792 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1574263030792 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1574263030792 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574263030811 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574263031815 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574263031845 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574263031847 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574263031848 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574263031911 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574263031912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574263031913 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574263031915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574263031915 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574263035639 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGAController.sdc " "Synopsys Design Constraints File file not found: 'VGAController.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574263054651 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574263054662 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574263054699 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1574263054701 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574263054701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574263054964 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1574263056339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574263060752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574263063324 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574263065608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574263065608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574263069982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574263081214 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574263081214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574263085845 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574263085845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574263085860 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.07 " "Total time spent on timing analysis during the Fitter is 1.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574263101550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574263101777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574263103619 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574263103620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574263104086 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574263106597 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/output_files/VGAController.fit.smsg " "Generated suppressed messages file C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/output_files/VGAController.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574263107624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6673 " "Peak virtual memory: 6673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574263109249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 09:18:29 2019 " "Processing ended: Wed Nov 20 09:18:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574263109249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574263109249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574263109249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574263109249 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574263113112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574263113121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 09:18:32 2019 " "Processing started: Wed Nov 20 09:18:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574263113121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574263113121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGAController -c VGAController " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGAController -c VGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574263113121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574263115188 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574263138977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574263141401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 09:19:01 2019 " "Processing ended: Wed Nov 20 09:19:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574263141401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574263141401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574263141401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574263141401 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574263144027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574263147810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574263147824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 09:19:06 2019 " "Processing started: Wed Nov 20 09:19:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574263147824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574263147824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGAController -c VGAController " "Command: quartus_sta VGAController -c VGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574263147824 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574263148050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574263154505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574263154505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263154623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263154623 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGAController.sdc " "Synopsys Design Constraints File file not found: 'VGAController.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574263158206 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263158206 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_signal:vga_signal\|counter:h_counter\|Q\[5\] vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " "create_clock -period 1.000 -name vga_signal:vga_signal\|counter:h_counter\|Q\[5\] vga_signal:vga_signal\|counter:h_counter\|Q\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574263158210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clock_divider\|counter\[0\] clock_divider:clock_divider\|counter\[0\] " "create_clock -period 1.000 -name clock_divider:clock_divider\|counter\[0\] clock_divider:clock_divider\|counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574263158210 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574263158210 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574263158210 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574263158270 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574263158275 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574263158358 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574263158747 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574263159912 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574263159912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.160 " "Worst-case setup slack is -13.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.160            -368.026 clk  " "  -13.160            -368.026 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.537            -143.998 clock_divider:clock_divider\|counter\[0\]  " "   -4.537            -143.998 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.319             -24.998 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "   -2.319             -24.998 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263159918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clock_divider:clock_divider\|counter\[0\]  " "    0.141               0.000 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 clk  " "    0.380               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "    1.048               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263159932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.643 " "Worst-case recovery slack is -3.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.643             -39.796 clock_divider:clock_divider\|counter\[0\]  " "   -3.643             -39.796 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.191             -23.124 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "   -2.191             -23.124 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263159941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.642 " "Worst-case removal slack is 0.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642               0.000 clock_divider:clock_divider\|counter\[0\]  " "    0.642               0.000 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.036               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "    1.036               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263159950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -118.254 clock_divider:clock_divider\|counter\[0\]  " "   -2.174            -118.254 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -19.370 clk  " "   -0.394             -19.370 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -7.204 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "   -0.394              -7.204 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263159955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263159955 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574263160399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574263160530 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574263165331 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574263165539 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574263165603 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574263165603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.615 " "Worst-case setup slack is -12.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.615            -352.722 clk  " "  -12.615            -352.722 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.431            -140.639 clock_divider:clock_divider\|counter\[0\]  " "   -4.431            -140.639 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.403             -25.346 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "   -2.403             -25.346 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263165611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.032 " "Worst-case hold slack is 0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 clk  " "    0.032               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 clock_divider:clock_divider\|counter\[0\]  " "    0.107               0.000 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "    1.025               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263165625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.490 " "Worst-case recovery slack is -3.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.490             -38.311 clock_divider:clock_divider\|counter\[0\]  " "   -3.490             -38.311 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.151             -22.770 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "   -2.151             -22.770 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263165636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.597 " "Worst-case removal slack is 0.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 clock_divider:clock_divider\|counter\[0\]  " "    0.597               0.000 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.950               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "    0.950               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263165648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -119.136 clock_divider:clock_divider\|counter\[0\]  " "   -2.174            -119.136 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.709 clk  " "   -0.394             -17.709 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.881 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "   -0.394              -6.881 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263165687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263165687 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574263165716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574263166230 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574263169314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574263169431 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574263169433 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574263169433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.615 " "Worst-case setup slack is -8.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.615            -240.929 clk  " "   -8.615            -240.929 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.414             -71.952 clock_divider:clock_divider\|counter\[0\]  " "   -2.414             -71.952 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.009             -10.992 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "   -1.009             -10.992 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263169435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 clock_divider:clock_divider\|counter\[0\]  " "    0.108               0.000 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 clk  " "    0.200               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "    0.543               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263169441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.014 " "Worst-case recovery slack is -2.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.014             -22.103 clock_divider:clock_divider\|counter\[0\]  " "   -2.014             -22.103 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.916              -9.064 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "   -0.916              -9.064 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263169446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.492 " "Worst-case removal slack is 0.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 clock_divider:clock_divider\|counter\[0\]  " "    0.492               0.000 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "    0.558               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263169452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -111.294 clock_divider:clock_divider\|counter\[0\]  " "   -2.174            -111.294 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.335              -9.529 clk  " "   -0.335              -9.529 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012              -0.056 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "   -0.012              -0.056 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263169455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263169455 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574263169486 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574263169897 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1574263169900 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574263169900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.426 " "Worst-case setup slack is -7.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.426            -207.648 clk  " "   -7.426            -207.648 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.080             -62.149 clock_divider:clock_divider\|counter\[0\]  " "   -2.080             -62.149 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902              -9.757 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "   -0.902              -9.757 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263170030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.058 " "Worst-case hold slack is 0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 clock_divider:clock_divider\|counter\[0\]  " "    0.058               0.000 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clk  " "    0.190               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "    0.498               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263170070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.708 " "Worst-case recovery slack is -1.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.708             -18.757 clock_divider:clock_divider\|counter\[0\]  " "   -1.708             -18.757 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.806              -7.927 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "   -0.806              -7.927 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263170097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.393 " "Worst-case removal slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clock_divider:clock_divider\|counter\[0\]  " "    0.393               0.000 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "    0.493               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263170147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -111.525 clock_divider:clock_divider\|counter\[0\]  " "   -2.174            -111.525 clock_divider:clock_divider\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.319              -9.062 clk  " "   -0.319              -9.062 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\]  " "    0.029               0.000 vga_signal:vga_signal\|counter:h_counter\|Q\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574263170273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574263170273 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574263173749 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574263173761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5171 " "Peak virtual memory: 5171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574263174253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 09:19:34 2019 " "Processing ended: Wed Nov 20 09:19:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574263174253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574263174253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574263174253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574263174253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1574263176831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574263176851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 09:19:36 2019 " "Processing started: Wed Nov 20 09:19:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574263176851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574263176851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGAController -c VGAController " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGAController -c VGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574263176851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1574263178854 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1574263178893 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGAController.svo C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/simulation/modelsim/ simulation " "Generated file VGAController.svo in folder \"C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574263179910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574263180193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 09:19:40 2019 " "Processing ended: Wed Nov 20 09:19:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574263180193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574263180193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574263180193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574263180193 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574263181156 ""}
