#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Dec  1 10:59:52 2022
# Process ID: 15196
# Current directory: D:/Desktop/experiment/RegFIle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1156 D:\Desktop\experiment\RegFIle\RegFIle.xpr
# Log file: D:/Desktop/experiment/RegFIle/vivado.log
# Journal file: D:/Desktop/experiment/RegFIle\vivado.jou
#-----------------------------------------------------------
start_guioopen_project D:/Desktop/experiment/RegFIle/RegFIle.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2017.4/data/ip'.uexit
INFO: [Common 17-206] Exiting Vivalaunch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_Reg_File' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_Reg_File_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/RegFIle/RegFIle.srcs/sim_1/new/sim_Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 434f29df97954210b3de51f1345cca53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Reg_File_behav xil_defaultlib.sim_Reg_File xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_Reg_File
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_Reg_File_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim/xsim.dir/sim_Reg_File_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  1 11:21:35 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 825.148 ; gain = 1.223
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Reg_File_behav -key {Behavioral:sim_1:Functional:sim_Reg_File} -tclbatch {sim_Reg_File.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_Reg_File.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Reg_File_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 844.469 ; gain = 20.543
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_Reg_File' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_Reg_File_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/RegFIle/RegFIle.srcs/sim_1/new/sim_Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Reg_File
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 434f29df97954210b3de51f1345cca53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Reg_File_behav xil_defaultlib.sim_Reg_File xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <Reg_File> not found while processing module instance <Reg_File_1> [D:/Desktop/experiment/RegFIle/RegFIle.srcs/sim_1/new/sim_Reg_File.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_Reg_File' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_Reg_File_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 434f29df97954210b3de51f1345cca53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Reg_File_behav xil_defaultlib.sim_Reg_File xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <Reg_File> not found while processing module instance <Reg_File_1> [D:/Desktop/experiment/RegFIle/RegFIle.srcs/sim_1/new/sim_Reg_File.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open D:/Desktop/experiment/RegFIle/RegFIle.srcs/sources_1/new/Reg_File.v w ]
add_files D:/Desktop/experiment/RegFIle/RegFIle.srcs/sources_1/new/Reg_File.v
update_compile_order -fileset sources_1
set_property top Reg_File [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Desktop/experiment/RegFIle/RegFIle.srcs/sources_1/new/Reg_Flie.v] -no_script -reset -force -quiet
remove_files  D:/Desktop/experiment/RegFIle/RegFIle.srcs/sources_1/new/Reg_Flie.v
file delete -force D:/Desktop/experiment/RegFIle/RegFIle.srcs/sources_1/new/Reg_Flie.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_Reg_File' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_Reg_File_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/RegFIle/RegFIle.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 434f29df97954210b3de51f1345cca53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Reg_File_behav xil_defaultlib.sim_Reg_File xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sim_Reg_File
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_Reg_File_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_Reg_File_behav -key {Behavioral:sim_1:Functional:sim_Reg_File} -tclbatch {sim_Reg_File.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_Reg_File.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_Reg_File_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_Reg_File' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_Reg_File_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/RegFIle/RegFIle.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/RegFIle/RegFIle.srcs/sim_1/new/sim_Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Reg_File
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 434f29df97954210b3de51f1345cca53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Reg_File_behav xil_defaultlib.sim_Reg_File xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sim_Reg_File
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_Reg_File_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_Reg_File' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_Reg_File_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/RegFIle/RegFIle.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/RegFIle/RegFIle.srcs/sim_1/new/sim_Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Reg_File
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 434f29df97954210b3de51f1345cca53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Reg_File_behav xil_defaultlib.sim_Reg_File xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sim_Reg_File
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_Reg_File_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_Reg_File' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_Reg_File_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/RegFIle/RegFIle.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/RegFIle/RegFIle.srcs/sim_1/new/sim_Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Reg_File
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 434f29df97954210b3de51f1345cca53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Reg_File_behav xil_defaultlib.sim_Reg_File xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sim_Reg_File
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_Reg_File_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_Reg_File' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_Reg_File_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/RegFIle/RegFIle.srcs/sources_1/new/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/experiment/RegFIle/RegFIle.srcs/sim_1/new/sim_Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_Reg_File
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/experiment/RegFIle/RegFIle.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 434f29df97954210b3de51f1345cca53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Reg_File_behav xil_defaultlib.sim_Reg_File xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.sim_Reg_File
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_Reg_File_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Reg_File
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 980.613 ; gain = 111.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Reg_File' [D:/Desktop/experiment/RegFIle/RegFIle.srcs/sources_1/new/Reg_File.v:24]
	Parameter ADDR_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Reg_File' (1#1) [D:/Desktop/experiment/RegFIle/RegFIle.srcs/sources_1/new/Reg_File.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1032.754 ; gain = 163.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1032.754 ; gain = 163.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1369.434 ; gain = 500.191
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1369.434 ; gain = 500.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 17:13:23 2022...
