INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_1_Channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_Channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_3by3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_Round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_1_Channel_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_1_Channel_TB
