$date
	Mon Mar 19 18:57:23 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 3 ! g [2:0] $end
$var reg 3 " b [2:0] $end
$scope module f $end
$var wire 3 # b [2:0] $end
$var wire 3 $ g [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#5
b1 !
b1 $
b1 "
b1 #
#10
b11 !
b11 $
b10 "
b10 #
#15
b10 !
b10 $
b11 "
b11 #
#20
b110 !
b110 $
b100 "
b100 #
#25
b111 !
b111 $
b101 "
b101 #
#30
b101 !
b101 $
b110 "
b110 #
#35
b100 !
b100 $
b111 "
b111 #
#40
