
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: designs/FIR_p/src/FIR_Lowpass_Filter.v
Parsing SystemVerilog input from `designs/FIR_p/src/FIR_Lowpass_Filter.v' to AST representation.
Generating RTLIL representation for module `\FIR_Lowpass_Filter'.
Warning: Replacing memory \delay_line with list of registers. See designs/FIR_p/src/FIR_Lowpass_Filter.v:72
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/FIR_p/runs/RUN_2025.11.15_04.41.11/tmp/synthesis/hierarchy.dot'.
Dumping module FIR_Lowpass_Filter to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \FIR_Lowpass_Filter

3.2. Analyzing design hierarchy..
Top module:  \FIR_Lowpass_Filter
Removed 0 unused modules.

4. Executing TRIBUF pass.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \FIR_Lowpass_Filter

5.2. Analyzing design hierarchy..
Top module:  \FIR_Lowpass_Filter
Removed 0 unused modules.

6. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

8. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 126 assignments to connections.

9. Executing PROC_INIT pass (extract init attributes).

10. Executing PROC_ARST pass (detect async resets in processes).

11. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

12. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
Creating decoders for process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.

13. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FIR_Lowpass_Filter.\products[0]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[1]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[2]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[3]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[4]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[5]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[6]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[7]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[8]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[9]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[10]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[11]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[12]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[13]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[14]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[15]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[16]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[17]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[18]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[19]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[20]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[21]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[22]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[23]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[24]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[25]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[26]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[27]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[28]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[29]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[30]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[31]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[32]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[33]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[34]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[35]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[36]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[37]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[38]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[39]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\products[40]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[0]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[1]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[2]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[3]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[4]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[5]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[6]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[7]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[8]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[9]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[10]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[11]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[12]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[13]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[14]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[15]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[16]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[17]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[18]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[19]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[20]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[21]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[22]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[23]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[24]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[25]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[26]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[27]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[28]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[29]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[30]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[31]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[32]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[33]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[34]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[35]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[36]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[37]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[38]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[39]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
No latch inferred for signal `\FIR_Lowpass_Filter.\coeffs[40]' from process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.

14. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\FIR_Lowpass_Filter.\data_out' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$87' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\sum' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$88' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\j' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$89' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[0]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$90' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[1]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$91' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[2]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$92' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[3]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$93' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[4]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$94' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[5]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$95' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[6]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$96' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[7]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$97' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[8]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$98' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[9]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$99' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[10]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$100' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[11]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$101' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[12]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$102' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[13]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$103' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[14]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$104' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[15]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$105' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[16]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$106' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[17]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$107' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[18]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$108' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[19]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$109' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[20]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$110' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[21]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$111' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[22]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$112' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[23]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$113' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[24]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$114' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[25]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$115' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[26]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$116' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[27]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$117' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[28]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$118' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[29]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$119' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[30]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$120' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[31]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$121' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[32]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$122' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[33]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$123' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[34]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$124' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[35]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$125' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[36]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$126' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[37]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$127' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[38]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$128' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[39]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$129' with positive edge clock.
Creating register for signal `\FIR_Lowpass_Filter.\delay_line[40]' using process `\FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
  created $dff cell `$procdff$130' with positive edge clock.

15. Executing PROC_MEMWR pass (convert process memory writes to cells).

16. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:0$45'.
Removing empty process `FIR_Lowpass_Filter.$proc$designs/FIR_p/src/FIR_Lowpass_Filter.v:69$3'.
Cleaned up 0 empty switches.

17. Executing CHECK pass (checking for obvious problems).
Checking module FIR_Lowpass_Filter...
Found and reported 0 problems.

18. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.
<suppressed ~13 debug messages>

19. Executing FLATTEN pass (flatten design).

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..
Removed 2 unused cells and 170 unused wires.
<suppressed ~6 debug messages>

22. Executing OPT pass (performing simple optimizations).

22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.

22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FIR_Lowpass_Filter'.
Removed a total of 0 cells.

22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FIR_Lowpass_Filter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FIR_Lowpass_Filter.
Performed a total of 0 changes.

22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FIR_Lowpass_Filter'.
Removed a total of 0 cells.

22.6. Executing OPT_DFF pass (perform DFF optimizations).

22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..

22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.

22.9. Finished OPT passes. (There is nothing left to do.)

23. Executing FSM pass (extract and optimize FSM).

23.1. Executing FSM_DETECT pass (finding FSMs in design).

23.2. Executing FSM_EXTRACT pass (extracting FSM from design).

23.3. Executing FSM_OPT pass (simple optimizations of FSMs).

23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..

23.5. Executing FSM_OPT pass (simple optimizations of FSMs).

23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FIR_Lowpass_Filter'.
Removed a total of 0 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FIR_Lowpass_Filter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FIR_Lowpass_Filter.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FIR_Lowpass_Filter'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.

24.9. Finished OPT passes. (There is nothing left to do.)

25. Executing WREDUCE pass (reducing word size of cells).
Removed top 13 bits (of 41) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$5 ($add).
Removed top 12 bits (of 41) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$5 ($add).
Removed top 12 bits (of 41) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$6 ($add).
Removed top 11 bits (of 41) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$6 ($add).
Removed top 11 bits (of 41) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$7 ($add).
Removed top 10 bits (of 41) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$7 ($add).
Removed top 10 bits (of 41) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$8 ($add).
Removed top 9 bits (of 41) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$8 ($add).
Removed top 9 bits (of 41) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9 ($add).
Removed top 8 bits (of 41) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9 ($add).
Removed top 8 bits (of 41) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$10 ($add).
Removed top 7 bits (of 41) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$10 ($add).
Removed top 7 bits (of 41) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$11 ($add).
Removed top 6 bits (of 41) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$11 ($add).
Removed top 6 bits (of 41) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$12 ($add).
Removed top 5 bits (of 41) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$12 ($add).
Removed top 5 bits (of 41) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$13 ($add).
Removed top 4 bits (of 41) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$13 ($add).
Removed top 4 bits (of 41) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$14 ($add).
Removed top 3 bits (of 41) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$14 ($add).
Removed top 3 bits (of 41) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$15 ($add).
Removed top 2 bits (of 41) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$15 ($add).
Removed top 2 bits (of 41) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$16 ($add).
Removed top 1 bits (of 41) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$16 ($add).
Removed top 1 bits (of 41) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17 ($add).
Removed top 6 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$46 ($mul).
Removed top 6 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$46 ($mul).
Removed top 7 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$47 ($mul).
Removed top 7 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$47 ($mul).
Removed top 7 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$48 ($mul).
Removed top 7 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$48 ($mul).
Removed top 9 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$49 ($mul).
Removed top 9 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$49 ($mul).
Removed top 6 bits (of 9) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$50 ($mul).
Removed top 6 bits (of 25) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$50 ($mul).
Removed top 5 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$51 ($mul).
Removed top 5 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$51 ($mul).
Removed top 4 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$52 ($mul).
Removed top 4 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$52 ($mul).
Removed top 3 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$53 ($mul).
Removed top 3 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$53 ($mul).
Removed top 3 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$54 ($mul).
Removed top 3 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$54 ($mul).
Removed top 3 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$55 ($mul).
Removed top 3 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$55 ($mul).
Removed top 3 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$56 ($mul).
Removed top 3 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$56 ($mul).
Removed top 5 bits (of 10) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$57 ($mul).
Removed top 5 bits (of 26) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$57 ($mul).
Removed top 4 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$58 ($mul).
Removed top 4 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$58 ($mul).
Removed top 2 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$59 ($mul).
Removed top 2 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$59 ($mul).
Removed top 1 bits (of 11) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$60 ($mul).
Removed top 1 bits (of 27) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$60 ($mul).
Removed top 1 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$61 ($mul).
Removed top 1 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$61 ($mul).
Removed top 1 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$71 ($mul).
Removed top 1 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$71 ($mul).
Removed top 1 bits (of 11) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$72 ($mul).
Removed top 1 bits (of 27) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$72 ($mul).
Removed top 2 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$73 ($mul).
Removed top 2 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$73 ($mul).
Removed top 4 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$74 ($mul).
Removed top 4 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$74 ($mul).
Removed top 5 bits (of 10) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$75 ($mul).
Removed top 5 bits (of 26) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$75 ($mul).
Removed top 3 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$76 ($mul).
Removed top 3 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$76 ($mul).
Removed top 3 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$77 ($mul).
Removed top 3 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$77 ($mul).
Removed top 3 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$78 ($mul).
Removed top 3 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$78 ($mul).
Removed top 3 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$79 ($mul).
Removed top 3 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$79 ($mul).
Removed top 4 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$80 ($mul).
Removed top 4 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$80 ($mul).
Removed top 5 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$81 ($mul).
Removed top 5 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$81 ($mul).
Removed top 6 bits (of 9) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$82 ($mul).
Removed top 6 bits (of 25) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$82 ($mul).
Removed top 9 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$83 ($mul).
Removed top 9 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$83 ($mul).
Removed top 7 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$84 ($mul).
Removed top 7 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$84 ($mul).
Removed top 7 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$85 ($mul).
Removed top 7 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$85 ($mul).
Removed top 6 bits (of 12) from port B of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$86 ($mul).
Removed top 6 bits (of 28) from port Y of cell FIR_Lowpass_Filter.$mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$86 ($mul).
Removed top 6 bits (of 28) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$5 ($add).
Removed top 7 bits (of 28) from port B of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$5 ($add).
Removed top 6 bits (of 29) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$5 ($add).
Removed top 6 bits (of 29) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$6 ($add).
Removed top 7 bits (of 28) from port B of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$6 ($add).
Removed top 6 bits (of 30) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$6 ($add).
Removed top 6 bits (of 30) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$7 ($add).
Removed top 9 bits (of 28) from port B of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$7 ($add).
Removed top 6 bits (of 31) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$7 ($add).
Removed top 6 bits (of 31) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$8 ($add).
Removed top 6 bits (of 28) from port B of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$8 ($add).
Removed top 6 bits (of 32) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$8 ($add).
Removed top 6 bits (of 32) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9 ($add).
Removed top 5 bits (of 28) from port B of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9 ($add).
Removed top 6 bits (of 33) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9 ($add).
Removed top 6 bits (of 33) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$10 ($add).
Removed top 4 bits (of 28) from port B of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$10 ($add).
Removed top 6 bits (of 34) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$10 ($add).
Removed top 6 bits (of 34) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$11 ($add).
Removed top 3 bits (of 28) from port B of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$11 ($add).
Removed top 6 bits (of 35) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$11 ($add).
Removed top 6 bits (of 35) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$12 ($add).
Removed top 3 bits (of 28) from port B of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$12 ($add).
Removed top 6 bits (of 36) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$12 ($add).
Removed top 6 bits (of 36) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$13 ($add).
Removed top 3 bits (of 28) from port B of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$13 ($add).
Removed top 6 bits (of 37) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$13 ($add).
Removed top 6 bits (of 37) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$14 ($add).
Removed top 3 bits (of 28) from port B of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$14 ($add).
Removed top 6 bits (of 38) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$14 ($add).
Removed top 6 bits (of 38) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$15 ($add).
Removed top 5 bits (of 28) from port B of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$15 ($add).
Removed top 6 bits (of 39) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$15 ($add).
Removed top 6 bits (of 39) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$16 ($add).
Removed top 4 bits (of 28) from port B of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$16 ($add).
Removed top 6 bits (of 40) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$16 ($add).
Removed top 6 bits (of 40) from port A of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17 ($add).
Removed top 2 bits (of 28) from port B of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17 ($add).
Removed top 6 bits (of 41) from port Y of cell FIR_Lowpass_Filter.$add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17 ($add).

26. Executing PEEPOPT pass (run peephole optimizers).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..

28. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module FIR_Lowpass_Filter:
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$10 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$11 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$12 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$13 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$14 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$15 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$16 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$18 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$19 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$20 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$21 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$22 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$23 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$24 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$25 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$26 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$27 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$28 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$29 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$30 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$31 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$32 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$33 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$34 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$35 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$36 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$37 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$38 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$39 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$40 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$41 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$42 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$43 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$5 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$6 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$7 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$8 ($add).
  creating $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9 ($add).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$46 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$47 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$48 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$49 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$50 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$51 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$52 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$53 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$54 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$55 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$56 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$57 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$58 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$59 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$60 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$61 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$62 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$63 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$64 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$65 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$66 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$67 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$68 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$69 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$70 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$71 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$72 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$73 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$74 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$75 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$76 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$77 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$78 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$79 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$80 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$81 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$82 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$83 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$84 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$85 ($mul).
  creating $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$86 ($mul).
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$8 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$7 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$6 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$5 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9.
  merging $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$46 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9.
  merging $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$51 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9.
  merging $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$49 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9.
  merging $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$48 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9.
  merging $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$47 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$43 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$42 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$41 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$40 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$39 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$38 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$37 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$36 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$35 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$34 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$33 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$32 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$31 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$30 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$29 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$28 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$27 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$26 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$25 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$24 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$23 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$22 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$21 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$20 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$19 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$18 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$69 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$66 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$63 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$16 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$15 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$14 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$13 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$12 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$11 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$10 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17.
  merging $macc model for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17.
  merging $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$59 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17.
  merging $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$58 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17.
  merging $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$56 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17.
  merging $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$55 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17.
  merging $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$54 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17.
  merging $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$53 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17.
  merging $macc model for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$52 into $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17.
  creating $macc cell for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$44: $auto$alumacc.cc:365:replace_macc$131
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$50: $auto$alumacc.cc:365:replace_macc$132
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$79: $auto$alumacc.cc:365:replace_macc$133
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$86: $auto$alumacc.cc:365:replace_macc$134
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$85: $auto$alumacc.cc:365:replace_macc$135
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$84: $auto$alumacc.cc:365:replace_macc$136
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$83: $auto$alumacc.cc:365:replace_macc$137
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$82: $auto$alumacc.cc:365:replace_macc$138
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$57: $auto$alumacc.cc:365:replace_macc$139
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$81: $auto$alumacc.cc:365:replace_macc$140
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$80: $auto$alumacc.cc:365:replace_macc$141
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$60: $auto$alumacc.cc:365:replace_macc$142
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$61: $auto$alumacc.cc:365:replace_macc$143
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$62: $auto$alumacc.cc:365:replace_macc$144
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$71: $auto$alumacc.cc:365:replace_macc$145
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$64: $auto$alumacc.cc:365:replace_macc$146
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$65: $auto$alumacc.cc:365:replace_macc$147
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$70: $auto$alumacc.cc:365:replace_macc$148
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$67: $auto$alumacc.cc:365:replace_macc$149
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$68: $auto$alumacc.cc:365:replace_macc$150
  creating $macc cell for $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17: $auto$alumacc.cc:365:replace_macc$151
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$72: $auto$alumacc.cc:365:replace_macc$152
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$73: $auto$alumacc.cc:365:replace_macc$153
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$74: $auto$alumacc.cc:365:replace_macc$154
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$75: $auto$alumacc.cc:365:replace_macc$155
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$76: $auto$alumacc.cc:365:replace_macc$156
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$77: $auto$alumacc.cc:365:replace_macc$157
  creating $macc cell for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$78: $auto$alumacc.cc:365:replace_macc$158
  created 0 $alu and 28 $macc cells.

29. Executing SHARE pass (SAT-based resource sharing).
Found 15 cells in module FIR_Lowpass_Filter that may be considered for resource sharing.
  Analyzing resource sharing options for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$69 ($mul):
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$43
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$42
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$41
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$40
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$39
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$38
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$37
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$36
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$35
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$34
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$33
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$32
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$31
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$30
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$29
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$28
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$27
    Found cell that is never activated: $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$69
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$66 ($mul):
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$26
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$25
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$24
    Found cell that is never activated: $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$66
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$63 ($mul):
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$23
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$22
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$21
    Found cell that is never activated: $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$63
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$59 ($mul):
    Found cell that is never activated: $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$59
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$58 ($mul):
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$16
    Found cell that is never activated: $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$58
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$56 ($mul):
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$15
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$14
    Found cell that is never activated: $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$56
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$55 ($mul):
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$13
    Found cell that is never activated: $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$55
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$54 ($mul):
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$12
    Found cell that is never activated: $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$54
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$53 ($mul):
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$11
    Found cell that is never activated: $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$53
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$52 ($mul):
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$10
    Found cell that is never activated: $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$52
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$51 ($mul):
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9
    Found cell that is never activated: $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$51
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$49 ($mul):
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$8
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$7
    Found cell that is never activated: $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$49
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$48 ($mul):
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$6
    Found cell that is never activated: $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$48
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$47 ($mul):
    Found cell that is never activated: $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$5
    Found cell that is never activated: $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$47
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$46 ($mul):
    Found cell that is never activated: $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$46
    Cell is never active. Sharing is pointless, we simply remove it.
Removing 50 cells in module FIR_Lowpass_Filter:
  Removing cell $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$46 ($mul).
  Removing cell $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$47 ($mul).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$5 ($add).
  Removing cell $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$48 ($mul).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$6 ($add).
  Removing cell $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$49 ($mul).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$7 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$8 ($add).
  Removing cell $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$51 ($mul).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$9 ($add).
  Removing cell $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$52 ($mul).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$10 ($add).
  Removing cell $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$53 ($mul).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$11 ($add).
  Removing cell $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$54 ($mul).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$12 ($add).
  Removing cell $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$55 ($mul).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$13 ($add).
  Removing cell $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$56 ($mul).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$14 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$15 ($add).
  Removing cell $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$58 ($mul).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$16 ($add).
  Removing cell $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$59 ($mul).
  Removing cell $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$63 ($mul).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$21 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$22 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$23 ($add).
  Removing cell $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$66 ($mul).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$24 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$25 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$26 ($add).
  Removing cell $mul$designs/FIR_p/src/FIR_Lowpass_Filter.v:63$69 ($mul).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$27 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$28 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$29 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$30 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$31 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$32 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$33 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$34 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$35 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$36 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$37 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$38 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$39 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$40 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$41 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$42 ($add).
  Removing cell $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$43 ($add).

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FIR_Lowpass_Filter'.
Removed a total of 0 cells.

30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FIR_Lowpass_Filter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FIR_Lowpass_Filter.
Performed a total of 0 changes.

30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FIR_Lowpass_Filter'.
Removed a total of 0 cells.

30.6. Executing OPT_DFF pass (perform DFF optimizations).

30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..
Removed 3 unused cells and 38 unused wires.
<suppressed ~4 debug messages>

30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.

30.9. Rerunning OPT passes. (Maybe there is more to do..)

30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FIR_Lowpass_Filter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FIR_Lowpass_Filter.
Performed a total of 0 changes.

30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FIR_Lowpass_Filter'.
Removed a total of 0 cells.

30.13. Executing OPT_DFF pass (perform DFF optimizations).

30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..

30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.

30.16. Finished OPT passes. (There is nothing left to do.)

31. Executing MEMORY pass.

31.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

31.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

31.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

31.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

31.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

31.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..

31.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

31.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..

31.10. Executing MEMORY_COLLECT pass (generating $mem cells).

32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FIR_Lowpass_Filter'.
Removed a total of 0 cells.

33.3. Executing OPT_DFF pass (perform DFF optimizations).

33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..

33.5. Finished fast OPT passes.

34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FIR_Lowpass_Filter'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FIR_Lowpass_Filter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FIR_Lowpass_Filter.
Performed a total of 0 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FIR_Lowpass_Filter'.
Removed a total of 0 cells.

35.6. Executing OPT_SHARE pass.

35.7. Executing OPT_DFF pass (perform DFF optimizations).

35.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..

35.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.

35.10. Finished OPT passes. (There is nothing left to do.)

36. Executing TECHMAP pass (map to technology primitives).

36.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.2. Continuing TECHMAP pass.
Using extmapper maccmap for cells of type $macc.
  add \delay_line[26] * 10'0100110001 (16x10 bits, signed)
  add \delay_line[4] * 3'101 (16x3 bits, signed)
  add \delay_line[33] * 9'101110001 (16x9 bits, signed)
  add \delay_line[35] * 7'1000111 (16x7 bits, signed)
  add \delay_line[15] * 11'01110100101 (16x11 bits, signed)
  add \delay_line[16] * 11'01001111001 (16x11 bits, signed)
  add \delay_line[25] * 11'01110100101 (16x11 bits, signed)
  add \delay_line[19] * 11'01111100011 (16x11 bits, signed)
  add \delay_line[24] * 11'01001111001 (16x11 bits, signed)
  add \delay_line[22] * 11'01110010001 (16x11 bits, signed)
  add \delay_line[0] * 6'010011 (16x6 bits, signed)
  add \delay_line[13] * 10'0101000101 (16x10 bits, signed)
  add \delay_line[12] * 8'01100011 (16x8 bits, signed)
  add { \products[11] [22:2] 2'00 } (23 bits, signed)
  add \delay_line[10] * 9'101101001 (16x9 bits, signed)
  add \delay_line[9] * 9'101000111 (16x9 bits, signed)
  add \delay_line[8] * 9'101001111 (16x9 bits, signed)
  add \delay_line[7] * 9'101110001 (16x9 bits, signed)
  add \delay_line[6] * 8'10011101 (16x8 bits, signed)
  add \delay_line[5] * 7'1000111 (16x7 bits, signed)
  add { \products[4] [21:3] 3'000 } (22 bits, signed)
  add \delay_line[3] * 3'101 (16x3 bits, signed)
  add \delay_line[2] * 5'01001 (16x5 bits, signed)
  add \delay_line[1] * 5'01111 (16x5 bits, signed)
  add \delay_line[21] * 11'01111100011 (16x11 bits, signed)
  add \delay_line[18] * 11'01110010001 (16x11 bits, signed)
  add \delay_line[27] * 10'0101000101 (16x10 bits, signed)
  add \delay_line[28] * 8'01100011 (16x8 bits, signed)
  add \delay_line[29] * 5'10001 (16x5 bits, signed)
  add \delay_line[30] * 9'101101001 (16x9 bits, signed)
  add \delay_line[31] * 9'101000111 (16x9 bits, signed)
  add \delay_line[32] * 9'101001111 (16x9 bits, signed)
  add \delay_line[40] * 6'010011 (16x6 bits, signed)
  add \delay_line[14] * 10'0100110001 (16x10 bits, signed)
  add \delay_line[34] * 8'10011101 (16x8 bits, signed)
  add \delay_line[11] * 5'10001 (16x5 bits, signed)
  add \delay_line[36] * 3'101 (16x3 bits, signed)
  add \delay_line[37] * 3'101 (16x3 bits, signed)
  add \delay_line[38] * 5'01001 (16x5 bits, signed)
  add \delay_line[39] * 5'01111 (16x5 bits, signed)
  add { $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17_Y [40] $add$designs/FIR_p/src/FIR_Lowpass_Filter.v:79$17_Y [33:0] } (35 bits, signed)
  add { \products[40] [27] \products[40] [20:0] } (22 bits, signed)
  add { \products[39] [27] \products[39] [19:0] } (21 bits, signed)
  add { \products[38] [27] \products[38] [19:0] } (21 bits, signed)
  add { \products[37] [27] \products[37] [17:0] } (19 bits, signed)
  add { \products[36] [27] \products[36] [20:3] 3'000 } (22 bits, signed)
  add { \products[35] [27] \products[35] [21:0] } (23 bits, signed)
  add { \products[34] [27] \products[34] [22:0] } (24 bits, signed)
  add { \products[33] [27] \products[33] [23:0] } (25 bits, signed)
  add { \products[32] [27] \products[32] [23:0] } (25 bits, signed)
  add { \products[31] [27] \products[31] [23:0] } (25 bits, signed)
  add { \products[30] [27] \products[30] [23:0] } (25 bits, signed)
  add { \products[29] [27] \products[29] [21:2] 2'00 } (23 bits, signed)
  add { \products[28] [27] \products[28] [22:0] } (24 bits, signed)
  add { \products[27] [27] \products[27] [24:0] } (26 bits, signed)
  add { \products[26] [27] \products[26] [25:1] 1'0 } (27 bits, signed)
  add { \products[25] [27] \products[25] [25:0] } (27 bits, signed)
  add { \products[24] [27:1] 1'0 } (28 bits, signed)
  add \delay_line[23] * 12'011000100111 (16x12 bits, signed)
  add { \products[22] [27:1] 1'0 } (28 bits, signed)
  add { \products[21] [27:1] 1'0 } (28 bits, signed)
  add \delay_line[20] * 12'011111111111 (16x12 bits, signed)
  add { \products[19] [27:1] 1'0 } (28 bits, signed)
  add { \products[18] [27:1] 1'0 } (28 bits, signed)
  add \delay_line[17] * 12'011000100111 (16x12 bits, signed)
  add { \products[16] [27:1] 1'0 } (28 bits, signed)
  add { \products[15] [27] \products[15] [25:0] } (27 bits, signed)
  add { \products[14] [27] \products[14] [25:1] 1'0 } (27 bits, signed)
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011010 for cells of type $fa.
Using template $paramod$7af98a8d3d01ff58dee4212ab52569c379e064a1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010011 for cells of type $fa.
Using template $paramod$4e6ee5eb737cf7428f8e246e911ae1dac9ae2979\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011001 for cells of type $fa.
Using template $paramod$4868d58a04723871777326409a611fa912defcd8\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010111 for cells of type $fa.
Using template $paramod$448756c9a9dfaa49080ce4b90c6cc182883e181f\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011011 for cells of type $fa.
Using template $paramod$f02bbbf710bba6238f4bdfa41b3051acfe2064a8\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010101 for cells of type $fa.
Using template $paramod$950cc9f9d9b07c09d0ee4a231126f2c8a3c4f78a\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100011 for cells of type $fa.
Using template $paramod$46bb7404051772a584cf91a8bfdc4832ffc1d8ba\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011000 for cells of type $fa.
Using template $paramod$e82d3fc1811c5751348a3964470632b35a435fc7\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010110 for cells of type $fa.
Using template $paramod$e161c1674351796cd6dd381e70ff05458bfe7755\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000101001 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000101000 for cells of type $fa.
Using template $paramod$35a69cb9a70c12a16833c695168dfe15d5378044\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000101001 for cells of type $lcu.
No more expansions possible.
<suppressed ~7215 debug messages>

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.
<suppressed ~38175 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FIR_Lowpass_Filter'.
<suppressed ~12987 debug messages>
Removed a total of 4329 cells.

37.3. Executing OPT_DFF pass (perform DFF optimizations).

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..
Removed 1097 unused cells and 5350 unused wires.
<suppressed ~1098 debug messages>

37.5. Finished fast OPT passes.

38. Executing ABC pass (technology mapping using ABC).

38.1. Extracting gate netlist of module `\FIR_Lowpass_Filter' to `<abc-temp-dir>/input.blif'..
Extracted 22808 gates and 23464 wires to a netlist network with 656 inputs and 41 outputs.

38.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.1.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:       73
ABC RESULTS:              NAND cells:      171
ABC RESULTS:               AND cells:      596
ABC RESULTS:             ORNOT cells:     1070
ABC RESULTS:               NOT cells:      919
ABC RESULTS:               NOR cells:     1581
ABC RESULTS:                OR cells:     2705
ABC RESULTS:            ANDNOT cells:     7289
ABC RESULTS:               XOR cells:     6121
ABC RESULTS:              XNOR cells:     2669
ABC RESULTS:        internal signals:    22767
ABC RESULTS:           input signals:      656
ABC RESULTS:          output signals:       41
Removing temp directory.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.
<suppressed ~1 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FIR_Lowpass_Filter'.
<suppressed ~339 debug messages>
Removed a total of 113 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..
Removed 0 unused cells and 3619 unused wires.
<suppressed ~1 debug messages>

39.5. Finished fast OPT passes.

40. Executing HIERARCHY pass (managing design hierarchy).

40.1. Analyzing design hierarchy..
Top module:  \FIR_Lowpass_Filter

40.2. Analyzing design hierarchy..
Top module:  \FIR_Lowpass_Filter
Removed 0 unused modules.

41. Printing statistics.

=== FIR_Lowpass_Filter ===

   Number of wires:              23171
   Number of wire bits:          25599
   Number of public wires:         126
   Number of public wire bits:    2354
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              23778
     $_ANDNOT_                    7264
     $_AND_                        564
     $_DFF_P_                      697
     $_MUX_                         71
     $_NAND_                       167
     $_NOR_                       1575
     $_NOT_                        918
     $_ORNOT_                     1064
     $_OR_                        2696
     $_XNOR_                      2662
     $_XOR_                       6100

42. Executing CHECK pass (checking for obvious problems).
Checking module FIR_Lowpass_Filter...
Found and reported 0 problems.

43. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/FIR_p/runs/RUN_2025.11.15_04.41.11/tmp/synthesis/post_techmap.dot'.
Dumping module FIR_Lowpass_Filter to page 1.

44. Executing SHARE pass (SAT-based resource sharing).

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.
<suppressed ~3 debug messages>

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FIR_Lowpass_Filter'.
Removed a total of 0 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FIR_Lowpass_Filter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FIR_Lowpass_Filter.
Performed a total of 0 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FIR_Lowpass_Filter'.
Removed a total of 0 cells.

45.6. Executing OPT_DFF pass (perform DFF optimizations).

45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.

45.9. Rerunning OPT passes. (Maybe there is more to do..)

45.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FIR_Lowpass_Filter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FIR_Lowpass_Filter.
Performed a total of 0 changes.

45.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FIR_Lowpass_Filter'.
Removed a total of 0 cells.

45.13. Executing OPT_DFF pass (perform DFF optimizations).

45.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..

45.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module FIR_Lowpass_Filter.

45.16. Finished OPT passes. (There is nothing left to do.)

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..
Removed 0 unused cells and 82 unused wires.
<suppressed ~82 debug messages>

47. Printing statistics.

=== FIR_Lowpass_Filter ===

   Number of wires:              23086
   Number of wire bits:          23956
   Number of public wires:          44
   Number of public wire bits:     714
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              23775
     $_ANDNOT_                    7264
     $_AND_                        564
     $_DFF_P_                      697
     $_MUX_                         71
     $_NAND_                       167
     $_NOR_                       1575
     $_NOT_                        918
     $_ORNOT_                     1064
     $_OR_                        2695
     $_XNOR_                      2662
     $_XOR_                       6098

mapping tbuf

48. Executing TECHMAP pass (map to technology primitives).

48.1. Executing Verilog-2005 frontend: /home/kitti/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/kitti/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

49. Executing SIMPLEMAP pass (map simple cells to gate primitives).

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/kitti/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/kitti/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

52.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\FIR_Lowpass_Filter':
  mapped 697 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

53. Printing statistics.

=== FIR_Lowpass_Filter ===

   Number of wires:              23086
   Number of wire bits:          23956
   Number of public wires:          44
   Number of public wire bits:     714
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              23775
     $_ANDNOT_                    7264
     $_AND_                        564
     $_MUX_                         71
     $_NAND_                       167
     $_NOR_                       1575
     $_NOT_                        918
     $_ORNOT_                     1064
     $_OR_                        2695
     $_XNOR_                      2662
     $_XOR_                       6098
     sky130_fd_sc_hd__dfxtp_2      697

[INFO]: USING STRATEGY DELAY 1

54. Executing ABC pass (technology mapping using ABC).

54.1. Extracting gate netlist of module `\FIR_Lowpass_Filter' to `/tmp/yosys-abc-A1lH2F/input.blif'..
Extracted 23078 gates and 23734 wires to a netlist network with 656 inputs and 41 outputs.

54.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-A1lH2F/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-A1lH2F/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-A1lH2F/input.blif 
ABC: + read_lib -w /openlane/designs/FIR_p/runs/RUN_2025.11.15_04.41.11/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/FIR_p/runs/RUN_2025.11.15_04.41.11/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/FIR_p/runs/RUN_2025.11.15_04.41.11/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/FIR_p/runs/RUN_2025.11.15_04.41.11/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: Abc_NtkFastExtract: Nodes have duplicated fanins. FX is not performed.
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map 
ABC: + 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  25447 ( 13.4 %)   Cap =  9.3 ff (  3.3 %)   Area =   224982.03 ( 86.4 %)   Delay = 10912.43 ps  (  3.0 %)               
ABC: Path  0 --     376 : 0    4 pi                         A =   0.00  Df =  23.3  -13.4 ps  S =  38.0 ps  Cin =  0.0 ff  Cout =   6.7 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    9974 : 2    4 sky130_fd_sc_hd__or2b_2    A =   8.76  Df = 357.2 -156.1 ps  S =  93.0 ps  Cin =  1.6 ff  Cout =  17.0 ff  Cmax = 312.2 ff  G = 1047  
ABC: Path  2 --   11396 : 3    2 sky130_fd_sc_hd__a21oi_4   A =  16.27  Df = 574.0  -22.4 ps  S = 180.1 ps  Cin =  8.8 ff  Cout =  18.4 ff  Cmax = 221.6 ff  G =  200  
ABC: Path  3 --   11401 : 2    2 sky130_fd_sc_hd__xnor2_2   A =  16.27  Df = 749.7   -5.1 ps  S = 141.1 ps  Cin =  8.5 ff  Cout =   6.3 ff  Cmax = 121.8 ff  G =   72  
ABC: Path  4 --   11402 : 1    5 sky130_fd_sc_hd__buf_2     A =   5.00  Df = 936.0  -32.4 ps  S = 108.7 ps  Cin =  1.7 ff  Cout =  20.5 ff  Cmax = 315.9 ff  G = 1135  
ABC: Path  5 --   12855 : 5    3 sky130_fd_sc_hd__a32o_2    A =  11.26  Df =1153.0  -38.2 ps  S = 102.9 ps  Cin =  2.3 ff  Cout =  13.7 ff  Cmax = 264.6 ff  G =  558  
ABC: Path  6 --   15627 : 3    2 sky130_fd_sc_hd__o21bai_2  A =  11.26  Df =1338.8   -9.0 ps  S = 153.3 ps  Cin =  3.4 ff  Cout =   9.2 ff  Cmax = 140.1 ff  G =  262  
ABC: Path  7 --   15631 : 3    4 sky130_fd_sc_hd__nand3b_2  A =  11.26  Df =1482.3   -8.0 ps  S = 140.5 ps  Cin =  3.5 ff  Cout =  18.5 ff  Cmax = 263.7 ff  G =  517  
ABC: Path  8 --   15643 : 4    2 sky130_fd_sc_hd__o2bb2ai_2 A =  15.01  Df =1635.3  -38.9 ps  S = 103.2 ps  Cin =  4.6 ff  Cout =   4.2 ff  Cmax = 134.6 ff  G =   88  
ABC: Path  9 --   15644 : 1    5 sky130_fd_sc_hd__buf_2     A =   5.00  Df =1785.8  -14.6 ps  S = 109.3 ps  Cin =  1.7 ff  Cout =  20.7 ff  Cmax = 315.9 ff  G = 1159  
ABC: Path 10 --   15654 : 3    2 sky130_fd_sc_hd__a21oi_2   A =   8.76  Df =1931.3  -88.6 ps  S = 124.8 ps  Cin =  4.6 ff  Cout =   6.9 ff  Cmax = 128.2 ff  G =  145  
ABC: Path 11 --   15667 : 5    3 sky130_fd_sc_hd__o311a_2   A =  11.26  Df =2381.6  -58.4 ps  S = 104.7 ps  Cin =  2.4 ff  Cout =  16.0 ff  Cmax = 293.9 ff  G =  644  
ABC: Path 12 --   15668 : 4    5 sky130_fd_sc_hd__o22ai_4   A =  20.02  Df =2505.4  -26.4 ps  S = 232.8 ps  Cin =  8.7 ff  Cout =  21.0 ff  Cmax = 217.0 ff  G =  233  
ABC: Path 13 --   15682 : 4    3 sky130_fd_sc_hd__o2bb2ai_2 A =  15.01  Df =2702.8  -53.3 ps  S = 248.1 ps  Cin =  4.6 ff  Cout =  18.0 ff  Cmax = 134.6 ff  G =  375  
ABC: Path 14 --   15688 : 3    4 sky130_fd_sc_hd__nand3_4   A =  17.52  Df =2835.0  -23.0 ps  S = 101.3 ps  Cin =  8.7 ff  Cout =  18.8 ff  Cmax = 469.7 ff  G =  208  
ABC: Path 15 --   15704 : 3    4 sky130_fd_sc_hd__nand3_2   A =  10.01  Df =2958.2  -30.3 ps  S = 118.2 ps  Cin =  4.4 ff  Cout =  16.4 ff  Cmax = 260.0 ff  G =  357  
ABC: Path 16 --   15709 : 3    3 sky130_fd_sc_hd__o21ai_2   A =   8.76  Df =3051.3   -1.5 ps  S = 200.0 ps  Cin =  4.5 ff  Cout =  14.0 ff  Cmax = 139.2 ff  G =  290  
ABC: Path 17 --   15718 : 4    4 sky130_fd_sc_hd__o211ai_2  A =  12.51  Df =3362.8  -43.1 ps  S = 323.4 ps  Cin =  4.4 ff  Cout =  23.0 ff  Cmax = 133.7 ff  G =  507  
ABC: Path 18 --   15778 : 3    4 sky130_fd_sc_hd__a21oi_2   A =   8.76  Df =3580.8  -81.0 ps  S = 208.3 ps  Cin =  4.6 ff  Cout =  14.8 ff  Cmax = 128.2 ff  G =  306  
ABC: Path 19 --   15779 : 1    5 sky130_fd_sc_hd__buf_4     A =   7.51  Df =3764.7  -90.9 ps  S =  73.7 ps  Cin =  2.4 ff  Cout =  21.7 ff  Cmax = 561.2 ff  G =  853  
ABC: Path 20 --   16925 : 3    1 sky130_fd_sc_hd__o21a_2    A =   8.76  Df =3900.6  -19.0 ps  S =  41.2 ps  Cin =  2.4 ff  Cout =   4.6 ff  Cmax = 294.8 ff  G =  183  
ABC: Path 21 --   16926 : 4    2 sky130_fd_sc_hd__a22oi_2   A =  12.51  Df =4094.5  -82.7 ps  S = 188.3 ps  Cin =  4.3 ff  Cout =   9.0 ff  Cmax = 170.3 ff  G =  205  
ABC: Path 22 --   17176 : 3    2 sky130_fd_sc_hd__nand3_2   A =  10.01  Df =4203.9  -30.9 ps  S =  92.0 ps  Cin =  4.4 ff  Cout =   9.4 ff  Cmax = 260.0 ff  G =  203  
ABC: Path 23 --   17177 : 1    5 sky130_fd_sc_hd__buf_6     A =  11.26  Df =4351.1  -60.3 ps  S =  53.9 ps  Cin =  4.6 ff  Cout =  20.7 ff  Cmax = 785.5 ff  G =  435  
ABC: Path 24 --   17272 : 3    1 sky130_fd_sc_hd__and3_4    A =  11.26  Df =4496.6  -27.7 ps  S =  59.3 ps  Cin =  2.4 ff  Cout =   9.1 ff  Cmax = 532.8 ff  G =  350  
ABC: Path 25 --   17275 : 3    4 sky130_fd_sc_hd__o21ai_4   A =  16.27  Df =4688.0  -73.9 ps  S = 209.8 ps  Cin =  8.8 ff  Cout =  22.3 ff  Cmax = 224.3 ff  G =  247  
ABC: Path 26 --   17322 : 3    4 sky130_fd_sc_hd__nand3_4   A =  17.52  Df =4816.4  -51.4 ps  S = 105.4 ps  Cin =  8.7 ff  Cout =  20.6 ff  Cmax = 469.7 ff  G =  228  
ABC: Path 27 --   17344 : 4    3 sky130_fd_sc_hd__a31oi_4   A =  21.27  Df =5053.4  -59.5 ps  S = 183.3 ps  Cin =  8.5 ff  Cout =  13.8 ff  Cmax = 211.5 ff  G =  154  
ABC: Path 28 --   17345 : 2    3 sky130_fd_sc_hd__nand2_2   A =   6.26  Df =5144.7  -49.7 ps  S =  76.2 ps  Cin =  4.4 ff  Cout =  10.7 ff  Cmax = 295.7 ff  G =  232  
ABC: Path 29 --   17346 : 3    4 sky130_fd_sc_hd__nand3_2   A =  10.01  Df =5253.7  -34.6 ps  S =  97.1 ps  Cin =  4.4 ff  Cout =  12.5 ff  Cmax = 260.0 ff  G =  272  
ABC: Path 30 --   18628 : 1    5 sky130_fd_sc_hd__buf_2     A =   5.00  Df =5410.3  -22.2 ps  S =  90.0 ps  Cin =  1.7 ff  Cout =  16.5 ff  Cmax = 315.9 ff  G =  927  
ABC: Path 31 --   19509 : 4    2 sky130_fd_sc_hd__nand4_2   A =  12.51  Df =5513.7  -36.7 ps  S =  94.8 ps  Cin =  4.4 ff  Cout =   6.3 ff  Cmax = 200.5 ff  G =  135  
ABC: Path 32 --   22029 : 4    1 sky130_fd_sc_hd__nand4b_2  A =  15.01  Df =5728.0 -121.2 ps  S =  78.3 ps  Cin =  3.7 ff  Cout =   4.4 ff  Cmax = 200.5 ff  G =  115  
ABC: Path 33 --   22031 : 4    2 sky130_fd_sc_hd__o22ai_2   A =  12.51  Df =5920.9 -152.0 ps  S = 216.7 ps  Cin =  4.3 ff  Cout =  13.2 ff  Cmax = 137.3 ff  G =  293  
ABC: Path 34 --   24522 : 4    4 sky130_fd_sc_hd__a22oi_4   A =  21.27  Df =6027.2  -43.0 ps  S = 238.8 ps  Cin =  8.5 ff  Cout =  22.7 ff  Cmax = 293.9 ff  G =  253  
ABC: Path 35 --   24793 : 4    4 sky130_fd_sc_hd__o22ai_4   A =  20.02  Df =6241.1 -114.7 ps  S = 271.2 ps  Cin =  8.7 ff  Cout =  26.7 ff  Cmax = 217.0 ff  G =  293  
ABC: Path 36 --   24795 : 2    3 sky130_fd_sc_hd__nand2_4   A =  11.26  Df =6330.6 -107.0 ps  S =  79.3 ps  Cin =  8.7 ff  Cout =  14.0 ff  Cmax = 530.1 ff  G =  154  
ABC: Path 37 --   24796 : 1    5 sky130_fd_sc_hd__buf_6     A =  11.26  Df =6467.6 -136.8 ps  S =  46.7 ps  Cin =  4.6 ff  Cout =  16.9 ff  Cmax = 785.5 ff  G =  351  
ABC: Path 38 --   24797 : 4    5 sky130_fd_sc_hd__o211a_2   A =  10.01  Df =6620.8  -26.9 ps  S = 156.5 ps  Cin =  2.4 ff  Cout =  24.4 ff  Cmax = 268.3 ff  G =  986  
ABC: Path 39 --   24806 : 5    5 sky130_fd_sc_hd__o221ai_2  A =  15.01  Df =6914.5  -10.3 ps  S = 308.6 ps  Cin =  4.5 ff  Cout =  18.4 ff  Cmax = 128.2 ff  G =  393  
ABC: Path 40 --   25041 : 2    2 sky130_fd_sc_hd__nand2_2   A =   6.26  Df =7203.4  -87.2 ps  S =  78.9 ps  Cin =  4.4 ff  Cout =   6.1 ff  Cmax = 295.7 ff  G =  133  
ABC: Path 41 --   25159 : 3    3 sky130_fd_sc_hd__nand3b_2  A =  11.26  Df =7360.6  -13.1 ps  S = 102.7 ps  Cin =  3.5 ff  Cout =  11.4 ff  Cmax = 263.7 ff  G =  316  
ABC: Path 42 --   25160 : 1    5 sky130_fd_sc_hd__buf_2     A =   5.00  Df =7538.6  -12.6 ps  S = 114.9 ps  Cin =  1.7 ff  Cout =  21.9 ff  Cmax = 315.9 ff  G = 1219  
ABC: Path 43 --   25374 : 3    1 sky130_fd_sc_hd__and3_2    A =   7.51  Df =7739.3  -21.4 ps  S =  54.4 ps  Cin =  1.5 ff  Cout =   4.8 ff  Cmax = 309.5 ff  G =  298  
ABC: Path 44 --   25462 : 4    2 sky130_fd_sc_hd__a2bb2oi_2 A =  15.01  Df =7887.5   -8.8 ps  S = 151.1 ps  Cin =  4.5 ff  Cout =   9.5 ff  Cmax = 130.0 ff  G =  201  
ABC: Path 45 --   25585 : 4    1 sky130_fd_sc_hd__o22ai_2   A =  12.51  Df =8042.2  -37.2 ps  S = 129.6 ps  Cin =  4.3 ff  Cout =   4.8 ff  Cmax = 137.3 ff  G =  105  
ABC: Path 46 --   25586 : 2    4 sky130_fd_sc_hd__nand2b_2  A =   8.76  Df =8147.0  -44.2 ps  S =  87.9 ps  Cin =  3.0 ff  Cout =  12.7 ff  Cmax = 285.7 ff  G =  415  
ABC: Path 47 --   25839 : 5    1 sky130_fd_sc_hd__a32o_2    A =  11.26  Df =8572.0  -55.6 ps  S =  54.4 ps  Cin =  2.3 ff  Cout =   4.5 ff  Cmax = 264.6 ff  G =  187  
ABC: Path 48 --   25840 : 3    3 sky130_fd_sc_hd__o21ai_2   A =   8.76  Df =8650.3  -52.4 ps  S = 167.2 ps  Cin =  4.5 ff  Cout =  10.8 ff  Cmax = 139.2 ff  G =  230  
ABC: Path 49 --   25930 : 3    5 sky130_fd_sc_hd__a21boi_2  A =  11.26  Df =8963.5 -137.7 ps  S = 271.1 ps  Cin =  3.6 ff  Cout =  20.8 ff  Cmax = 129.1 ff  G =  551  
ABC: Path 50 --   25932 : 3    2 sky130_fd_sc_hd__nand3b_2  A =  11.26  Df =9152.7  -89.5 ps  S =  80.7 ps  Cin =  3.5 ff  Cout =   7.1 ff  Cmax = 263.7 ff  G =  195  
ABC: Path 51 --   25946 : 1    1 sky130_fd_sc_hd__inv_2     A =   3.75  Df =9190.3  -66.7 ps  S =  37.7 ps  Cin =  4.5 ff  Cout =   5.1 ff  Cmax = 331.4 ff  G =  108  
ABC: Path 52 --   26028 : 3    2 sky130_fd_sc_hd__o21ai_2   A =   8.76  Df =9393.4  -64.8 ps  S = 121.4 ps  Cin =  4.5 ff  Cout =   6.4 ff  Cmax = 139.2 ff  G =  135  
ABC: Path 53 --   26029 : 1    5 sky130_fd_sc_hd__buf_2     A =   5.00  Df =9549.7  -31.9 ps  S = 120.4 ps  Cin =  1.7 ff  Cout =  23.0 ff  Cmax = 315.9 ff  G = 1284  
ABC: Path 54 --   26103 : 2    1 sky130_fd_sc_hd__nand2_2   A =   6.26  Df =9603.1  -36.5 ps  S =  45.5 ps  Cin =  4.4 ff  Cout =   2.5 ff  Cmax = 295.7 ff  G =   53  
ABC: Path 55 --   26106 : 4    1 sky130_fd_sc_hd__a22o_2    A =  10.01  Df =9966.3 -131.1 ps  S =  66.6 ps  Cin =  2.3 ff  Cout =   9.2 ff  Cmax = 301.2 ff  G =  362  
ABC: Path 56 --   26107 : 4    3 sky130_fd_sc_hd__a31oi_4   A =  21.27  Df =10230.8 -171.4 ps  S = 238.0 ps  Cin =  8.5 ff  Cout =  22.3 ff  Cmax = 211.5 ff  G =  248  
ABC: Path 57 --   26125 : 4    4 sky130_fd_sc_hd__o211ai_4  A =  21.27  Df =10477.2 -293.4 ps  S = 221.5 ps  Cin =  8.8 ff  Cout =  18.4 ff  Cmax = 215.2 ff  G =  201  
ABC: Path 58 --   26136 : 1    5 sky130_fd_sc_hd__buf_6     A =  11.26  Df =10634.3 -304.0 ps  S =  59.8 ps  Cin =  4.6 ff  Cout =  22.9 ff  Cmax = 785.5 ff  G =  472  
ABC: Path 59 --   26140 : 5    1 sky130_fd_sc_hd__a221oi_2  A =  15.01  Df =10912.4 -151.2 ps  S = 680.4 ps  Cin =  4.5 ff  Cout =  33.4 ff  Cmax =  96.1 ff  G =  746  
ABC: Start-point = pi375 (\delay_line[4] [6]).  End-point = po37 ($auto$maccmap.cc:240:synth$2055.Y [38]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  656/   41  lat =    0  nd = 25447  edge =  69507  area =94741.76  delay =9629.11  lev = 80
ABC: + write_blif /tmp/yosys-abc-A1lH2F/output.blif 

54.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or4bb_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3b_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2b_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21boi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand3_4 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o221ai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a221oi_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:       54
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21o_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22ai_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__nand3b_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__bufinv_8 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       67
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__and4_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       63
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:      280
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21bai_4 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:      122
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__o31ai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      317
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:       63
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:      267
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o211a_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:      205
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:      149
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       72
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:      249
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o21ai_4 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:      163
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:      368
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      160
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:      136
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      122
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       91
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:      123
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       91
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      545
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:      244
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      112
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      106
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:      266
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:      121
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:      314
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:      813
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      368
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      646
ABC RESULTS:   sky130_fd_sc_hd__and4bb_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      214
ABC RESULTS:   sky130_fd_sc_hd__a31oi_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:      477
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:      403
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:     1651
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      271
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:      208
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:       54
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:      318
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      700
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:     1094
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:     1216
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:     1360
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:      610
ABC RESULTS:   sky130_fd_sc_hd__o211ai_4 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       94
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      223
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      953
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:      148
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      829
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:      248
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:      122
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     1907
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     2387
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:       69
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      718
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:     1707
ABC RESULTS:        internal signals:    23037
ABC RESULTS:           input signals:      656
ABC RESULTS:          output signals:       41
Removing temp directory.

55. Executing SETUNDEF pass (replace undef values with defined constants).

56. Executing HILOMAP pass (mapping to constant drivers).

57. Executing SPLITNETS pass (splitting up multi-bit signals).

58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FIR_Lowpass_Filter..
Removed 0 unused cells and 23898 unused wires.
<suppressed ~1 debug messages>

59. Executing INSBUF pass (insert buffer cells for connected wires).

60. Executing CHECK pass (checking for obvious problems).
Checking module FIR_Lowpass_Filter...
Warning: Wire FIR_Lowpass_Filter.\data_out [40] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [39] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [38] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [37] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [36] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [35] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [34] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [33] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [32] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [31] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [30] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [29] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [28] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [27] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [26] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [25] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [24] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [23] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [22] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [21] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [20] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [19] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [18] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [17] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [16] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [15] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [14] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [13] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [12] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [11] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [10] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [9] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [8] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [7] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [6] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [5] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [4] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [3] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [2] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [1] is used but has no driver.
Warning: Wire FIR_Lowpass_Filter.\data_out [0] is used but has no driver.
Found and reported 41 problems.

61. Printing statistics.

=== FIR_Lowpass_Filter ===

   Number of wires:              26106
   Number of wire bits:          26161
   Number of public wires:         659
   Number of public wire bits:     714
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              26144
     sky130_fd_sc_hd__a2111o_2      20
     sky130_fd_sc_hd__a2111oi_2     42
     sky130_fd_sc_hd__a211o_2      271
     sky130_fd_sc_hd__a211oi_2     314
     sky130_fd_sc_hd__a211oi_4       2
     sky130_fd_sc_hd__a21bo_2      208
     sky130_fd_sc_hd__a21boi_2     266
     sky130_fd_sc_hd__a21boi_4       1
     sky130_fd_sc_hd__a21o_2      1094
     sky130_fd_sc_hd__a21o_4         2
     sky130_fd_sc_hd__a21oi_2     1651
     sky130_fd_sc_hd__a21oi_4       11
     sky130_fd_sc_hd__a221o_2       72
     sky130_fd_sc_hd__a221oi_2      69
     sky130_fd_sc_hd__a221oi_4       2
     sky130_fd_sc_hd__a22o_2       214
     sky130_fd_sc_hd__a22oi_2      160
     sky130_fd_sc_hd__a22oi_4        4
     sky130_fd_sc_hd__a2bb2o_2     205
     sky130_fd_sc_hd__a2bb2oi_2     63
     sky130_fd_sc_hd__a2bb2oi_4      1
     sky130_fd_sc_hd__a311o_2       42
     sky130_fd_sc_hd__a311oi_2      39
     sky130_fd_sc_hd__a31o_2       223
     sky130_fd_sc_hd__a31oi_2       91
     sky130_fd_sc_hd__a31oi_4        3
     sky130_fd_sc_hd__a32o_2       122
     sky130_fd_sc_hd__a32oi_2       53
     sky130_fd_sc_hd__a41o_2        26
     sky130_fd_sc_hd__a41oi_2        8
     sky130_fd_sc_hd__and2_2       718
     sky130_fd_sc_hd__and2_4         2
     sky130_fd_sc_hd__and2b_2      317
     sky130_fd_sc_hd__and2b_4        1
     sky130_fd_sc_hd__and3_2       953
     sky130_fd_sc_hd__and3_4         9
     sky130_fd_sc_hd__and3b_2      121
     sky130_fd_sc_hd__and4_2       122
     sky130_fd_sc_hd__and4_4         1
     sky130_fd_sc_hd__and4b_2       67
     sky130_fd_sc_hd__and4bb_2      63
     sky130_fd_sc_hd__and4bb_4       1
     sky130_fd_sc_hd__buf_1       2387
     sky130_fd_sc_hd__buf_2        136
     sky130_fd_sc_hd__buf_4         38
     sky130_fd_sc_hd__buf_6         25
     sky130_fd_sc_hd__bufinv_8       2
     sky130_fd_sc_hd__dfxtp_2      697
     sky130_fd_sc_hd__inv_2        829
     sky130_fd_sc_hd__mux2_2        23
     sky130_fd_sc_hd__nand2_2     1907
     sky130_fd_sc_hd__nand2_4        3
     sky130_fd_sc_hd__nand2b_2      42
     sky130_fd_sc_hd__nand3_2     1216
     sky130_fd_sc_hd__nand3_4        5
     sky130_fd_sc_hd__nand3b_2     368
     sky130_fd_sc_hd__nand3b_4       4
     sky130_fd_sc_hd__nand4_2      244
     sky130_fd_sc_hd__nand4_4        2
     sky130_fd_sc_hd__nand4b_2      19
     sky130_fd_sc_hd__nand4bb_2      2
     sky130_fd_sc_hd__nor2_2      1707
     sky130_fd_sc_hd__nor2_4         3
     sky130_fd_sc_hd__nor2b_2       35
     sky130_fd_sc_hd__nor2b_4        2
     sky130_fd_sc_hd__nor3_2       318
     sky130_fd_sc_hd__nor3b_2       54
     sky130_fd_sc_hd__nor3b_4        1
     sky130_fd_sc_hd__nor4_2        94
     sky130_fd_sc_hd__nor4b_2        5
     sky130_fd_sc_hd__o2111a_2      32
     sky130_fd_sc_hd__o2111ai_2    122
     sky130_fd_sc_hd__o2111ai_4      1
     sky130_fd_sc_hd__o211a_2      545
     sky130_fd_sc_hd__o211a_4        2
     sky130_fd_sc_hd__o211ai_2     813
     sky130_fd_sc_hd__o211ai_4       8
     sky130_fd_sc_hd__o21a_2       700
     sky130_fd_sc_hd__o21ai_2     1360
     sky130_fd_sc_hd__o21ai_4        9
     sky130_fd_sc_hd__o21ba_2      148
     sky130_fd_sc_hd__o21bai_2     403
     sky130_fd_sc_hd__o21bai_4       9
     sky130_fd_sc_hd__o221a_2      112
     sky130_fd_sc_hd__o221ai_2     123
     sky130_fd_sc_hd__o221ai_4       1
     sky130_fd_sc_hd__o22a_2       149
     sky130_fd_sc_hd__o22ai_2      267
     sky130_fd_sc_hd__o22ai_4        4
     sky130_fd_sc_hd__o2bb2a_2     163
     sky130_fd_sc_hd__o2bb2a_4       3
     sky130_fd_sc_hd__o2bb2ai_2    248
     sky130_fd_sc_hd__o2bb2ai_4      1
     sky130_fd_sc_hd__o311a_2       64
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2        91
     sky130_fd_sc_hd__o31ai_2       21
     sky130_fd_sc_hd__o31ai_4        1
     sky130_fd_sc_hd__o32a_2        52
     sky130_fd_sc_hd__o32ai_2        9
     sky130_fd_sc_hd__o41a_2        12
     sky130_fd_sc_hd__o41ai_2        4
     sky130_fd_sc_hd__or2_2        646
     sky130_fd_sc_hd__or2b_2       280
     sky130_fd_sc_hd__or3_2        368
     sky130_fd_sc_hd__or3_4          5
     sky130_fd_sc_hd__or3b_2       249
     sky130_fd_sc_hd__or3b_4         2
     sky130_fd_sc_hd__or4_2        106
     sky130_fd_sc_hd__or4_4          4
     sky130_fd_sc_hd__or4b_2        42
     sky130_fd_sc_hd__or4bb_2       54
     sky130_fd_sc_hd__or4bb_4        1
     sky130_fd_sc_hd__xnor2_2      610
     sky130_fd_sc_hd__xor2_2       477

   Chip area for module '\FIR_Lowpass_Filter': 239807.494400

62. Executing Verilog backend.
Dumping module `\FIR_Lowpass_Filter'.

Warnings: 42 unique messages, 42 total
End of script. Logfile hash: 82c1037a98, CPU: user 18.74s system 0.26s, MEM: 175.42 MB peak
Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)
Time spent: 73% 2x abc (50 sec), 6% 25x opt_merge (4 sec), ...
