
Timer_Periodic_Signal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000da4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08000e64  08000e64  00010e64  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000e94  08000e94  00010e94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000e98  08000e98  00010e98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08000e9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000064  20000004  08000ea0  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000068  08000ea0  00020068  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000c668  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001a12  00000000  00000000  0002c694  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000620  00000000  00000000  0002e0a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000888  00000000  00000000  0002e6c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000039e8  00000000  00000000  0002ef50  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002872  00000000  00000000  00032938  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000351aa  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000012bc  00000000  00000000  00035228  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    000050ea  00000000  00000000  000364e4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000e4c 	.word	0x08000e4c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08000e4c 	.word	0x08000e4c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <user_led_init>:
#include "stm32f070xb.h"
#include "stm32f0xx_hal.h"


void user_led_init()
{
 8000220:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	//LED2 ==>  GPIOA - 5. pin
	GPIO_InitTypeDef gpio_init;
		
	// Enable Clock
	__HAL_RCC_GPIOA_CLK_ENABLE();	
 8000222:	2080      	movs	r0, #128	; 0x80
 8000224:	4a0b      	ldr	r2, [pc, #44]	; (8000254 <user_led_init+0x34>)
 8000226:	0280      	lsls	r0, r0, #10
 8000228:	6951      	ldr	r1, [r2, #20]
 800022a:	4301      	orrs	r1, r0
 800022c:	6151      	str	r1, [r2, #20]
 800022e:	6953      	ldr	r3, [r2, #20]
	gpio_init.Pin = GPIO_PIN_5;
	gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
	gpio_init.Pull = GPIO_NOPULL;
	gpio_init.Speed = GPIO_SPEED_LOW;
	
	HAL_GPIO_Init(GPIOA,&gpio_init);
 8000230:	a901      	add	r1, sp, #4
	__HAL_RCC_GPIOA_CLK_ENABLE();	
 8000232:	4003      	ands	r3, r0
 8000234:	9300      	str	r3, [sp, #0]
 8000236:	9b00      	ldr	r3, [sp, #0]
	gpio_init.Pin = GPIO_PIN_5;
 8000238:	2320      	movs	r3, #32
	HAL_GPIO_Init(GPIOA,&gpio_init);
 800023a:	2090      	movs	r0, #144	; 0x90
	gpio_init.Pin = GPIO_PIN_5;
 800023c:	9301      	str	r3, [sp, #4]
	gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
 800023e:	3b1f      	subs	r3, #31
 8000240:	9302      	str	r3, [sp, #8]
	gpio_init.Pull = GPIO_NOPULL;
 8000242:	2300      	movs	r3, #0
	HAL_GPIO_Init(GPIOA,&gpio_init);
 8000244:	05c0      	lsls	r0, r0, #23
	gpio_init.Pull = GPIO_NOPULL;
 8000246:	9303      	str	r3, [sp, #12]
	gpio_init.Speed = GPIO_SPEED_LOW;
 8000248:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOA,&gpio_init);
 800024a:	f000 f94f 	bl	80004ec <HAL_GPIO_Init>
}
 800024e:	b007      	add	sp, #28
 8000250:	bd00      	pop	{pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	40021000 	.word	0x40021000

08000258 <user_led_toggle>:


void user_led_toggle()
{
	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);	
 8000258:	2090      	movs	r0, #144	; 0x90
{
 800025a:	b510      	push	{r4, lr}
	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);	
 800025c:	2120      	movs	r1, #32
 800025e:	05c0      	lsls	r0, r0, #23
 8000260:	f000 f9f4 	bl	800064c <HAL_GPIO_TogglePin>
}
 8000264:	bd10      	pop	{r4, pc}
	...

08000268 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000268:	480d      	ldr	r0, [pc, #52]	; (80002a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800026a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800026c:	480d      	ldr	r0, [pc, #52]	; (80002a4 <LoopForever+0x6>)
  ldr r1, =_edata
 800026e:	490e      	ldr	r1, [pc, #56]	; (80002a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000270:	4a0e      	ldr	r2, [pc, #56]	; (80002ac <LoopForever+0xe>)
  movs r3, #0
 8000272:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000274:	e002      	b.n	800027c <LoopCopyDataInit>

08000276 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000276:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000278:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800027a:	3304      	adds	r3, #4

0800027c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800027c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800027e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000280:	d3f9      	bcc.n	8000276 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000282:	4a0b      	ldr	r2, [pc, #44]	; (80002b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000284:	4c0b      	ldr	r4, [pc, #44]	; (80002b4 <LoopForever+0x16>)
  movs r3, #0
 8000286:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000288:	e001      	b.n	800028e <LoopFillZerobss>

0800028a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800028a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800028c:	3204      	adds	r2, #4

0800028e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800028e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000290:	d3fb      	bcc.n	800028a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000292:	f000 f87b 	bl	800038c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000296:	f000 fdab 	bl	8000df0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800029a:	f000 f835 	bl	8000308 <main>

0800029e <LoopForever>:

LoopForever:
    b LoopForever
 800029e:	e7fe      	b.n	800029e <LoopForever>
  ldr   r0, =_estack
 80002a0:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80002a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002a8:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80002ac:	08000e9c 	.word	0x08000e9c
  ldr r2, =_sbss
 80002b0:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80002b4:	20000068 	.word	0x20000068

080002b8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002b8:	e7fe      	b.n	80002b8 <ADC1_IRQHandler>

080002ba <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80002ba:	b510      	push	{r4, lr}
 user_led_toggle();
 80002bc:	f7ff ffcc 	bl	8000258 <user_led_toggle>
}
 80002c0:	bd10      	pop	{r4, pc}

080002c2 <SystemClock_Config>:
{
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  
  /* No HSE Oscillator on Nucleo, Activate PLL with HSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
 80002c2:	2300      	movs	r3, #0
{
 80002c4:	b530      	push	{r4, r5, lr}
 80002c6:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
 80002c8:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002ca:	2380      	movs	r3, #128	; 0x80
 80002cc:	021b      	lsls	r3, r3, #8
 80002ce:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002d0:	23a0      	movs	r3, #160	; 0xa0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d2:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 80002d4:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002d6:	039b      	lsls	r3, r3, #14
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 80002d8:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002da:	950c      	str	r5, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 80002dc:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002de:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 80002e0:	f000 f9b8 	bl	8000654 <HAL_RCC_OscConfig>
 80002e4:	2800      	cmp	r0, #0
 80002e6:	d000      	beq.n	80002ea <SystemClock_Config+0x28>
 80002e8:	e7fe      	b.n	80002e8 <SystemClock_Config+0x26>
    /* Initialization Error */
    while(1); 
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 80002ea:	2307      	movs	r3, #7
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ec:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ee:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1)!= HAL_OK)
 80002f0:	0021      	movs	r1, r4
 80002f2:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 80002f4:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002f6:	9501      	str	r5, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1)!= HAL_OK)
 80002f8:	f000 fbc4 	bl	8000a84 <HAL_RCC_ClockConfig>
 80002fc:	2800      	cmp	r0, #0
 80002fe:	d000      	beq.n	8000302 <SystemClock_Config+0x40>
 8000300:	e7fe      	b.n	8000300 <SystemClock_Config+0x3e>
  {
    /* Initialization Error */
    while(1); 
  }
}
 8000302:	b011      	add	sp, #68	; 0x44
 8000304:	bd30      	pop	{r4, r5, pc}
	...

08000308 <main>:
{
 8000308:	b510      	push	{r4, lr}
  HAL_Init();
 800030a:	f000 f887 	bl	800041c <HAL_Init>
  SystemClock_Config();
 800030e:	f7ff ffd8 	bl	80002c2 <SystemClock_Config>
  uwPrescalerValue = (uint32_t)(SystemCoreClock / 1000) - 1;
 8000312:	21fa      	movs	r1, #250	; 0xfa
 8000314:	4b11      	ldr	r3, [pc, #68]	; (800035c <main+0x54>)
 8000316:	0089      	lsls	r1, r1, #2
 8000318:	6818      	ldr	r0, [r3, #0]
 800031a:	f7ff fef5 	bl	8000108 <__udivsi3>
 800031e:	4b10      	ldr	r3, [pc, #64]	; (8000360 <main+0x58>)
 8000320:	3801      	subs	r0, #1
  TimHandle.Instance = TIMx;
 8000322:	4c10      	ldr	r4, [pc, #64]	; (8000364 <main+0x5c>)
  uwPrescalerValue = (uint32_t)(SystemCoreClock / 1000) - 1;
 8000324:	6018      	str	r0, [r3, #0]
  TimHandle.Instance = TIMx;
 8000326:	4b10      	ldr	r3, [pc, #64]	; (8000368 <main+0x60>)
  TimHandle.Init.Prescaler         = uwPrescalerValue;
 8000328:	6060      	str	r0, [r4, #4]
  TimHandle.Instance = TIMx;
 800032a:	6023      	str	r3, [r4, #0]
  TimHandle.Init.Period            = 500;
 800032c:	23fa      	movs	r3, #250	; 0xfa
 800032e:	005b      	lsls	r3, r3, #1
 8000330:	60e3      	str	r3, [r4, #12]
  TimHandle.Init.ClockDivision     = 0;
 8000332:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 8000334:	0020      	movs	r0, r4
  TimHandle.Init.ClockDivision     = 0;
 8000336:	6123      	str	r3, [r4, #16]
  TimHandle.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8000338:	60a3      	str	r3, [r4, #8]
  TimHandle.Init.RepetitionCounter = 0;
 800033a:	6163      	str	r3, [r4, #20]
  TimHandle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800033c:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 800033e:	f000 fd39 	bl	8000db4 <HAL_TIM_Base_Init>
 8000342:	2800      	cmp	r0, #0
 8000344:	d000      	beq.n	8000348 <main+0x40>
 8000346:	e7fe      	b.n	8000346 <main+0x3e>
  if (HAL_TIM_Base_Start_IT(&TimHandle) != HAL_OK)
 8000348:	0020      	movs	r0, r4
 800034a:	f000 fc38 	bl	8000bbe <HAL_TIM_Base_Start_IT>
 800034e:	2800      	cmp	r0, #0
 8000350:	d000      	beq.n	8000354 <main+0x4c>
 8000352:	e7fe      	b.n	8000352 <main+0x4a>
	user_led_init();
 8000354:	f7ff ff64 	bl	8000220 <user_led_init>
 8000358:	e7fe      	b.n	8000358 <main+0x50>
 800035a:	46c0      	nop			; (mov r8, r8)
 800035c:	20000000 	.word	0x20000000
 8000360:	20000020 	.word	0x20000020
 8000364:	20000024 	.word	0x20000024
 8000368:	40000400 	.word	0x40000400

0800036c <NMI_Handler>:
 800036c:	4770      	bx	lr

0800036e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800036e:	e7fe      	b.n	800036e <HardFault_Handler>

08000370 <SVC_Handler>:
 8000370:	4770      	bx	lr

08000372 <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 8000372:	4770      	bx	lr

08000374 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000374:	b510      	push	{r4, lr}
  HAL_IncTick();
 8000376:	f000 f861 	bl	800043c <HAL_IncTick>
}
 800037a:	bd10      	pop	{r4, pc}

0800037c <TIM3_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIMx_IRQHandler(void)
{
 800037c:	b510      	push	{r4, lr}
  HAL_TIM_IRQHandler(&TimHandle);
 800037e:	4802      	ldr	r0, [pc, #8]	; (8000388 <TIM3_IRQHandler+0xc>)
 8000380:	f000 fc2b 	bl	8000bda <HAL_TIM_IRQHandler>
}
 8000384:	bd10      	pop	{r4, pc}
 8000386:	46c0      	nop			; (mov r8, r8)
 8000388:	20000024 	.word	0x20000024

0800038c <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 800038c:	2101      	movs	r1, #1
 800038e:	4b13      	ldr	r3, [pc, #76]	; (80003dc <SystemInit+0x50>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8000390:	4813      	ldr	r0, [pc, #76]	; (80003e0 <SystemInit+0x54>)
  RCC->CR |= (uint32_t)0x00000001U;
 8000392:	681a      	ldr	r2, [r3, #0]
 8000394:	430a      	orrs	r2, r1
 8000396:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8000398:	685a      	ldr	r2, [r3, #4]
 800039a:	4002      	ands	r2, r0
 800039c:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 800039e:	681a      	ldr	r2, [r3, #0]
 80003a0:	4810      	ldr	r0, [pc, #64]	; (80003e4 <SystemInit+0x58>)
 80003a2:	4002      	ands	r2, r0
 80003a4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80003a6:	681a      	ldr	r2, [r3, #0]
 80003a8:	480f      	ldr	r0, [pc, #60]	; (80003e8 <SystemInit+0x5c>)
 80003aa:	4002      	ands	r2, r0
 80003ac:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80003ae:	685a      	ldr	r2, [r3, #4]
 80003b0:	480e      	ldr	r0, [pc, #56]	; (80003ec <SystemInit+0x60>)
 80003b2:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80003b4:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80003b6:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80003b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80003ba:	4382      	bics	r2, r0
 80003bc:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F042x6) || defined (STM32F048xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFE2CU;
#elif defined (STM32F070x6) || defined (STM32F070xB)
  /* Reset USART1SW[1:0], I2C1SW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFE6CU;
 80003be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80003c0:	480b      	ldr	r0, [pc, #44]	; (80003f0 <SystemInit+0x64>)
 80003c2:	4002      	ands	r2, r0
 80003c4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Set default USB clock to PLLCLK, since there is no HSI48 */
  RCC->CFGR3 |= (uint32_t)0x00000080U;  
 80003c6:	2280      	movs	r2, #128	; 0x80
 80003c8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80003ca:	4302      	orrs	r2, r0
 80003cc:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 80003ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003d0:	438a      	bics	r2, r1
 80003d2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80003d4:	2200      	movs	r2, #0
 80003d6:	609a      	str	r2, [r3, #8]

}
 80003d8:	4770      	bx	lr
 80003da:	46c0      	nop			; (mov r8, r8)
 80003dc:	40021000 	.word	0x40021000
 80003e0:	08ffb80c 	.word	0x08ffb80c
 80003e4:	fef6ffff 	.word	0xfef6ffff
 80003e8:	fffbffff 	.word	0xfffbffff
 80003ec:	ffc0ffff 	.word	0xffc0ffff
 80003f0:	fffffe6c 	.word	0xfffffe6c

080003f4 <HAL_MspInit>:
 80003f4:	4770      	bx	lr

080003f6 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003f6:	b510      	push	{r4, lr}
 80003f8:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 80003fa:	f000 fbd9 	bl	8000bb0 <HAL_RCC_GetHCLKFreq>
 80003fe:	21fa      	movs	r1, #250	; 0xfa
 8000400:	0089      	lsls	r1, r1, #2
 8000402:	f7ff fe81 	bl	8000108 <__udivsi3>
 8000406:	f000 f857 	bl	80004b8 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800040a:	2001      	movs	r0, #1
 800040c:	2200      	movs	r2, #0
 800040e:	0021      	movs	r1, r4
 8000410:	4240      	negs	r0, r0
 8000412:	f000 f821 	bl	8000458 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000416:	2000      	movs	r0, #0
 8000418:	bd10      	pop	{r4, pc}
	...

0800041c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800041c:	2310      	movs	r3, #16
 800041e:	4a06      	ldr	r2, [pc, #24]	; (8000438 <HAL_Init+0x1c>)
{
 8000420:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000422:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000424:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000426:	430b      	orrs	r3, r1
 8000428:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800042a:	f7ff ffe4 	bl	80003f6 <HAL_InitTick>
  HAL_MspInit();
 800042e:	f7ff ffe1 	bl	80003f4 <HAL_MspInit>
}
 8000432:	2000      	movs	r0, #0
 8000434:	bd10      	pop	{r4, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	40022000 	.word	0x40022000

0800043c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800043c:	4a02      	ldr	r2, [pc, #8]	; (8000448 <HAL_IncTick+0xc>)
 800043e:	6813      	ldr	r3, [r2, #0]
 8000440:	3301      	adds	r3, #1
 8000442:	6013      	str	r3, [r2, #0]
}
 8000444:	4770      	bx	lr
 8000446:	46c0      	nop			; (mov r8, r8)
 8000448:	20000064 	.word	0x20000064

0800044c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800044c:	4b01      	ldr	r3, [pc, #4]	; (8000454 <HAL_GetTick+0x8>)
 800044e:	6818      	ldr	r0, [r3, #0]
}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)
 8000454:	20000064 	.word	0x20000064

08000458 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000458:	b570      	push	{r4, r5, r6, lr}
 800045a:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 800045c:	2800      	cmp	r0, #0
 800045e:	da14      	bge.n	800048a <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000460:	230f      	movs	r3, #15
 8000462:	b2c0      	uxtb	r0, r0
 8000464:	4003      	ands	r3, r0
 8000466:	3b08      	subs	r3, #8
 8000468:	4a11      	ldr	r2, [pc, #68]	; (80004b0 <HAL_NVIC_SetPriority+0x58>)
 800046a:	089b      	lsrs	r3, r3, #2
 800046c:	009b      	lsls	r3, r3, #2
 800046e:	189b      	adds	r3, r3, r2
 8000470:	2203      	movs	r2, #3
 8000472:	4010      	ands	r0, r2
 8000474:	4090      	lsls	r0, r2
 8000476:	32fc      	adds	r2, #252	; 0xfc
 8000478:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800047a:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800047c:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800047e:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000480:	69dc      	ldr	r4, [r3, #28]
 8000482:	43ac      	bics	r4, r5
 8000484:	4321      	orrs	r1, r4
 8000486:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000488:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800048a:	2503      	movs	r5, #3
 800048c:	0883      	lsrs	r3, r0, #2
 800048e:	4028      	ands	r0, r5
 8000490:	40a8      	lsls	r0, r5
 8000492:	35fc      	adds	r5, #252	; 0xfc
 8000494:	002e      	movs	r6, r5
 8000496:	4a07      	ldr	r2, [pc, #28]	; (80004b4 <HAL_NVIC_SetPriority+0x5c>)
 8000498:	009b      	lsls	r3, r3, #2
 800049a:	189b      	adds	r3, r3, r2
 800049c:	22c0      	movs	r2, #192	; 0xc0
 800049e:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004a0:	4029      	ands	r1, r5
 80004a2:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004a4:	0092      	lsls	r2, r2, #2
 80004a6:	589c      	ldr	r4, [r3, r2]
 80004a8:	43b4      	bics	r4, r6
 80004aa:	4321      	orrs	r1, r4
 80004ac:	5099      	str	r1, [r3, r2]
 80004ae:	e7eb      	b.n	8000488 <HAL_NVIC_SetPriority+0x30>
 80004b0:	e000ed00 	.word	0xe000ed00
 80004b4:	e000e100 	.word	0xe000e100

080004b8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004b8:	4a09      	ldr	r2, [pc, #36]	; (80004e0 <HAL_SYSTICK_Config+0x28>)
 80004ba:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 80004bc:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004be:	4293      	cmp	r3, r2
 80004c0:	d80d      	bhi.n	80004de <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004c2:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004c4:	4a07      	ldr	r2, [pc, #28]	; (80004e4 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004c6:	4808      	ldr	r0, [pc, #32]	; (80004e8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004c8:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004ca:	6a03      	ldr	r3, [r0, #32]
 80004cc:	0609      	lsls	r1, r1, #24
 80004ce:	021b      	lsls	r3, r3, #8
 80004d0:	0a1b      	lsrs	r3, r3, #8
 80004d2:	430b      	orrs	r3, r1
 80004d4:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004d6:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004d8:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004da:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004dc:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80004de:	4770      	bx	lr
 80004e0:	00ffffff 	.word	0x00ffffff
 80004e4:	e000e010 	.word	0xe000e010
 80004e8:	e000ed00 	.word	0xe000ed00

080004ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80004ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80004ee:	680b      	ldr	r3, [r1, #0]
{ 
 80004f0:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 80004f2:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 80004f4:	2300      	movs	r3, #0
{ 
 80004f6:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80004f8:	9a02      	ldr	r2, [sp, #8]
 80004fa:	40da      	lsrs	r2, r3
 80004fc:	d101      	bne.n	8000502 <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 80004fe:	b007      	add	sp, #28
 8000500:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000502:	2201      	movs	r2, #1
 8000504:	409a      	lsls	r2, r3
 8000506:	9203      	str	r2, [sp, #12]
 8000508:	9903      	ldr	r1, [sp, #12]
 800050a:	9a02      	ldr	r2, [sp, #8]
 800050c:	400a      	ands	r2, r1
 800050e:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 8000510:	d100      	bne.n	8000514 <HAL_GPIO_Init+0x28>
 8000512:	e08c      	b.n	800062e <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000514:	9a01      	ldr	r2, [sp, #4]
 8000516:	2110      	movs	r1, #16
 8000518:	6852      	ldr	r2, [r2, #4]
 800051a:	0016      	movs	r6, r2
 800051c:	438e      	bics	r6, r1
 800051e:	2e02      	cmp	r6, #2
 8000520:	d10e      	bne.n	8000540 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000522:	2507      	movs	r5, #7
 8000524:	401d      	ands	r5, r3
 8000526:	00ad      	lsls	r5, r5, #2
 8000528:	3901      	subs	r1, #1
 800052a:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 800052c:	08dc      	lsrs	r4, r3, #3
 800052e:	00a4      	lsls	r4, r4, #2
 8000530:	1904      	adds	r4, r0, r4
 8000532:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000534:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8000536:	9901      	ldr	r1, [sp, #4]
 8000538:	6909      	ldr	r1, [r1, #16]
 800053a:	40a9      	lsls	r1, r5
 800053c:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 800053e:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000540:	2403      	movs	r4, #3
 8000542:	005f      	lsls	r7, r3, #1
 8000544:	40bc      	lsls	r4, r7
 8000546:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 8000548:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800054a:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800054c:	4025      	ands	r5, r4
 800054e:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000550:	2503      	movs	r5, #3
 8000552:	4015      	ands	r5, r2
 8000554:	40bd      	lsls	r5, r7
 8000556:	4661      	mov	r1, ip
 8000558:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 800055a:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800055c:	2e01      	cmp	r6, #1
 800055e:	d80f      	bhi.n	8000580 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000560:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 8000562:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000564:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000566:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000568:	40bd      	lsls	r5, r7
 800056a:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 800056c:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 800056e:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000570:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000572:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000574:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000576:	2101      	movs	r1, #1
 8000578:	400d      	ands	r5, r1
 800057a:	409d      	lsls	r5, r3
 800057c:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 800057e:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8000580:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000582:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000584:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000586:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000588:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800058a:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800058c:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800058e:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000590:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000592:	420a      	tst	r2, r1
 8000594:	d04b      	beq.n	800062e <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000596:	2101      	movs	r1, #1
 8000598:	4c26      	ldr	r4, [pc, #152]	; (8000634 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800059a:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800059c:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800059e:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005a0:	430d      	orrs	r5, r1
 80005a2:	61a5      	str	r5, [r4, #24]
 80005a4:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 80005a6:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005a8:	400c      	ands	r4, r1
 80005aa:	9405      	str	r4, [sp, #20]
 80005ac:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80005ae:	240f      	movs	r4, #15
 80005b0:	4921      	ldr	r1, [pc, #132]	; (8000638 <HAL_GPIO_Init+0x14c>)
 80005b2:	00ad      	lsls	r5, r5, #2
 80005b4:	00b6      	lsls	r6, r6, #2
 80005b6:	186d      	adds	r5, r5, r1
 80005b8:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80005ba:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 80005bc:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80005be:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80005c0:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80005c2:	2400      	movs	r4, #0
 80005c4:	4288      	cmp	r0, r1
 80005c6:	d00c      	beq.n	80005e2 <HAL_GPIO_Init+0xf6>
 80005c8:	491c      	ldr	r1, [pc, #112]	; (800063c <HAL_GPIO_Init+0x150>)
 80005ca:	3401      	adds	r4, #1
 80005cc:	4288      	cmp	r0, r1
 80005ce:	d008      	beq.n	80005e2 <HAL_GPIO_Init+0xf6>
 80005d0:	491b      	ldr	r1, [pc, #108]	; (8000640 <HAL_GPIO_Init+0x154>)
 80005d2:	3401      	adds	r4, #1
 80005d4:	4288      	cmp	r0, r1
 80005d6:	d004      	beq.n	80005e2 <HAL_GPIO_Init+0xf6>
 80005d8:	491a      	ldr	r1, [pc, #104]	; (8000644 <HAL_GPIO_Init+0x158>)
 80005da:	3403      	adds	r4, #3
 80005dc:	4288      	cmp	r0, r1
 80005de:	d100      	bne.n	80005e2 <HAL_GPIO_Init+0xf6>
 80005e0:	3c02      	subs	r4, #2
 80005e2:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80005e4:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80005e6:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 80005e8:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 80005ea:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 80005ec:	4c16      	ldr	r4, [pc, #88]	; (8000648 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80005ee:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 80005f0:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 80005f2:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80005f4:	03d1      	lsls	r1, r2, #15
 80005f6:	d401      	bmi.n	80005fc <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80005f8:	003e      	movs	r6, r7
 80005fa:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 80005fc:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 80005fe:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 8000600:	9e00      	ldr	r6, [sp, #0]
 8000602:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000604:	0391      	lsls	r1, r2, #14
 8000606:	d401      	bmi.n	800060c <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000608:	003e      	movs	r6, r7
 800060a:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 800060c:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 800060e:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 8000610:	9e00      	ldr	r6, [sp, #0]
 8000612:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000614:	02d1      	lsls	r1, r2, #11
 8000616:	d401      	bmi.n	800061c <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000618:	003e      	movs	r6, r7
 800061a:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 800061c:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 800061e:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 8000620:	9f00      	ldr	r7, [sp, #0]
 8000622:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000624:	0292      	lsls	r2, r2, #10
 8000626:	d401      	bmi.n	800062c <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000628:	402e      	ands	r6, r5
 800062a:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 800062c:	60e7      	str	r7, [r4, #12]
    position++;
 800062e:	3301      	adds	r3, #1
 8000630:	e762      	b.n	80004f8 <HAL_GPIO_Init+0xc>
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	40021000 	.word	0x40021000
 8000638:	40010000 	.word	0x40010000
 800063c:	48000400 	.word	0x48000400
 8000640:	48000800 	.word	0x48000800
 8000644:	48000c00 	.word	0x48000c00
 8000648:	40010400 	.word	0x40010400

0800064c <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800064c:	6943      	ldr	r3, [r0, #20]
 800064e:	4059      	eors	r1, r3
 8000650:	6141      	str	r1, [r0, #20]
}
 8000652:	4770      	bx	lr

08000654 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000654:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000656:	6803      	ldr	r3, [r0, #0]
{
 8000658:	b085      	sub	sp, #20
 800065a:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800065c:	07db      	lsls	r3, r3, #31
 800065e:	d42f      	bmi.n	80006c0 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000660:	682b      	ldr	r3, [r5, #0]
 8000662:	079b      	lsls	r3, r3, #30
 8000664:	d500      	bpl.n	8000668 <HAL_RCC_OscConfig+0x14>
 8000666:	e086      	b.n	8000776 <HAL_RCC_OscConfig+0x122>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000668:	682b      	ldr	r3, [r5, #0]
 800066a:	071b      	lsls	r3, r3, #28
 800066c:	d500      	bpl.n	8000670 <HAL_RCC_OscConfig+0x1c>
 800066e:	e0c6      	b.n	80007fe <HAL_RCC_OscConfig+0x1aa>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000670:	682b      	ldr	r3, [r5, #0]
 8000672:	075b      	lsls	r3, r3, #29
 8000674:	d500      	bpl.n	8000678 <HAL_RCC_OscConfig+0x24>
 8000676:	e0e9      	b.n	800084c <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000678:	682b      	ldr	r3, [r5, #0]
 800067a:	06db      	lsls	r3, r3, #27
 800067c:	d51a      	bpl.n	80006b4 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800067e:	696a      	ldr	r2, [r5, #20]
 8000680:	4cba      	ldr	r4, [pc, #744]	; (800096c <HAL_RCC_OscConfig+0x318>)
 8000682:	2304      	movs	r3, #4
 8000684:	2a01      	cmp	r2, #1
 8000686:	d000      	beq.n	800068a <HAL_RCC_OscConfig+0x36>
 8000688:	e155      	b.n	8000936 <HAL_RCC_OscConfig+0x2e2>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800068a:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800068c:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800068e:	430b      	orrs	r3, r1
 8000690:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000692:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000694:	431a      	orrs	r2, r3
 8000696:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000698:	f7ff fed8 	bl	800044c <HAL_GetTick>
 800069c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800069e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80006a0:	4233      	tst	r3, r6
 80006a2:	d100      	bne.n	80006a6 <HAL_RCC_OscConfig+0x52>
 80006a4:	e140      	b.n	8000928 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80006a6:	21f8      	movs	r1, #248	; 0xf8
 80006a8:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80006aa:	69ab      	ldr	r3, [r5, #24]
 80006ac:	438a      	bics	r2, r1
 80006ae:	00db      	lsls	r3, r3, #3
 80006b0:	4313      	orrs	r3, r2
 80006b2:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80006b4:	6a29      	ldr	r1, [r5, #32]
 80006b6:	2900      	cmp	r1, #0
 80006b8:	d000      	beq.n	80006bc <HAL_RCC_OscConfig+0x68>
 80006ba:	e163      	b.n	8000984 <HAL_RCC_OscConfig+0x330>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80006bc:	2000      	movs	r0, #0
 80006be:	e018      	b.n	80006f2 <HAL_RCC_OscConfig+0x9e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80006c0:	210c      	movs	r1, #12
 80006c2:	4caa      	ldr	r4, [pc, #680]	; (800096c <HAL_RCC_OscConfig+0x318>)
 80006c4:	6862      	ldr	r2, [r4, #4]
 80006c6:	400a      	ands	r2, r1
 80006c8:	2a04      	cmp	r2, #4
 80006ca:	d00b      	beq.n	80006e4 <HAL_RCC_OscConfig+0x90>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80006cc:	6863      	ldr	r3, [r4, #4]
 80006ce:	400b      	ands	r3, r1
 80006d0:	2b08      	cmp	r3, #8
 80006d2:	d110      	bne.n	80006f6 <HAL_RCC_OscConfig+0xa2>
 80006d4:	22c0      	movs	r2, #192	; 0xc0
 80006d6:	6863      	ldr	r3, [r4, #4]
 80006d8:	0252      	lsls	r2, r2, #9
 80006da:	4013      	ands	r3, r2
 80006dc:	2280      	movs	r2, #128	; 0x80
 80006de:	0252      	lsls	r2, r2, #9
 80006e0:	4293      	cmp	r3, r2
 80006e2:	d108      	bne.n	80006f6 <HAL_RCC_OscConfig+0xa2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80006e4:	6823      	ldr	r3, [r4, #0]
 80006e6:	039b      	lsls	r3, r3, #14
 80006e8:	d5ba      	bpl.n	8000660 <HAL_RCC_OscConfig+0xc>
 80006ea:	686b      	ldr	r3, [r5, #4]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d1b7      	bne.n	8000660 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80006f0:	2001      	movs	r0, #1
}
 80006f2:	b005      	add	sp, #20
 80006f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006f6:	686b      	ldr	r3, [r5, #4]
 80006f8:	2b01      	cmp	r3, #1
 80006fa:	d113      	bne.n	8000724 <HAL_RCC_OscConfig+0xd0>
 80006fc:	2380      	movs	r3, #128	; 0x80
 80006fe:	6822      	ldr	r2, [r4, #0]
 8000700:	025b      	lsls	r3, r3, #9
 8000702:	4313      	orrs	r3, r2
 8000704:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000706:	f7ff fea1 	bl	800044c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800070a:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 800070c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800070e:	02b6      	lsls	r6, r6, #10
 8000710:	6823      	ldr	r3, [r4, #0]
 8000712:	4233      	tst	r3, r6
 8000714:	d1a4      	bne.n	8000660 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000716:	f7ff fe99 	bl	800044c <HAL_GetTick>
 800071a:	1bc0      	subs	r0, r0, r7
 800071c:	2864      	cmp	r0, #100	; 0x64
 800071e:	d9f7      	bls.n	8000710 <HAL_RCC_OscConfig+0xbc>
            return HAL_TIMEOUT;
 8000720:	2003      	movs	r0, #3
 8000722:	e7e6      	b.n	80006f2 <HAL_RCC_OscConfig+0x9e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000724:	2b00      	cmp	r3, #0
 8000726:	d116      	bne.n	8000756 <HAL_RCC_OscConfig+0x102>
 8000728:	6823      	ldr	r3, [r4, #0]
 800072a:	4a91      	ldr	r2, [pc, #580]	; (8000970 <HAL_RCC_OscConfig+0x31c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800072c:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800072e:	4013      	ands	r3, r2
 8000730:	6023      	str	r3, [r4, #0]
 8000732:	6823      	ldr	r3, [r4, #0]
 8000734:	4a8f      	ldr	r2, [pc, #572]	; (8000974 <HAL_RCC_OscConfig+0x320>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000736:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000738:	4013      	ands	r3, r2
 800073a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800073c:	f7ff fe86 	bl	800044c <HAL_GetTick>
 8000740:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000742:	6823      	ldr	r3, [r4, #0]
 8000744:	4233      	tst	r3, r6
 8000746:	d100      	bne.n	800074a <HAL_RCC_OscConfig+0xf6>
 8000748:	e78a      	b.n	8000660 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800074a:	f7ff fe7f 	bl	800044c <HAL_GetTick>
 800074e:	1bc0      	subs	r0, r0, r7
 8000750:	2864      	cmp	r0, #100	; 0x64
 8000752:	d9f6      	bls.n	8000742 <HAL_RCC_OscConfig+0xee>
 8000754:	e7e4      	b.n	8000720 <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000756:	2b05      	cmp	r3, #5
 8000758:	d105      	bne.n	8000766 <HAL_RCC_OscConfig+0x112>
 800075a:	2380      	movs	r3, #128	; 0x80
 800075c:	6822      	ldr	r2, [r4, #0]
 800075e:	02db      	lsls	r3, r3, #11
 8000760:	4313      	orrs	r3, r2
 8000762:	6023      	str	r3, [r4, #0]
 8000764:	e7ca      	b.n	80006fc <HAL_RCC_OscConfig+0xa8>
 8000766:	6823      	ldr	r3, [r4, #0]
 8000768:	4a81      	ldr	r2, [pc, #516]	; (8000970 <HAL_RCC_OscConfig+0x31c>)
 800076a:	4013      	ands	r3, r2
 800076c:	6023      	str	r3, [r4, #0]
 800076e:	6823      	ldr	r3, [r4, #0]
 8000770:	4a80      	ldr	r2, [pc, #512]	; (8000974 <HAL_RCC_OscConfig+0x320>)
 8000772:	4013      	ands	r3, r2
 8000774:	e7c6      	b.n	8000704 <HAL_RCC_OscConfig+0xb0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000776:	220c      	movs	r2, #12
 8000778:	4c7c      	ldr	r4, [pc, #496]	; (800096c <HAL_RCC_OscConfig+0x318>)
 800077a:	6863      	ldr	r3, [r4, #4]
 800077c:	4213      	tst	r3, r2
 800077e:	d00b      	beq.n	8000798 <HAL_RCC_OscConfig+0x144>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000780:	6863      	ldr	r3, [r4, #4]
 8000782:	4013      	ands	r3, r2
 8000784:	2b08      	cmp	r3, #8
 8000786:	d115      	bne.n	80007b4 <HAL_RCC_OscConfig+0x160>
 8000788:	22c0      	movs	r2, #192	; 0xc0
 800078a:	6863      	ldr	r3, [r4, #4]
 800078c:	0252      	lsls	r2, r2, #9
 800078e:	4013      	ands	r3, r2
 8000790:	2280      	movs	r2, #128	; 0x80
 8000792:	0212      	lsls	r2, r2, #8
 8000794:	4293      	cmp	r3, r2
 8000796:	d10d      	bne.n	80007b4 <HAL_RCC_OscConfig+0x160>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000798:	6823      	ldr	r3, [r4, #0]
 800079a:	079b      	lsls	r3, r3, #30
 800079c:	d502      	bpl.n	80007a4 <HAL_RCC_OscConfig+0x150>
 800079e:	68eb      	ldr	r3, [r5, #12]
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	d1a5      	bne.n	80006f0 <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80007a4:	21f8      	movs	r1, #248	; 0xf8
 80007a6:	6822      	ldr	r2, [r4, #0]
 80007a8:	692b      	ldr	r3, [r5, #16]
 80007aa:	438a      	bics	r2, r1
 80007ac:	00db      	lsls	r3, r3, #3
 80007ae:	4313      	orrs	r3, r2
 80007b0:	6023      	str	r3, [r4, #0]
 80007b2:	e759      	b.n	8000668 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80007b4:	68ea      	ldr	r2, [r5, #12]
 80007b6:	2301      	movs	r3, #1
 80007b8:	2a00      	cmp	r2, #0
 80007ba:	d00f      	beq.n	80007dc <HAL_RCC_OscConfig+0x188>
        __HAL_RCC_HSI_ENABLE();
 80007bc:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80007be:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 80007c0:	4313      	orrs	r3, r2
 80007c2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80007c4:	f7ff fe42 	bl	800044c <HAL_GetTick>
 80007c8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80007ca:	6823      	ldr	r3, [r4, #0]
 80007cc:	4233      	tst	r3, r6
 80007ce:	d1e9      	bne.n	80007a4 <HAL_RCC_OscConfig+0x150>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80007d0:	f7ff fe3c 	bl	800044c <HAL_GetTick>
 80007d4:	1bc0      	subs	r0, r0, r7
 80007d6:	2802      	cmp	r0, #2
 80007d8:	d9f7      	bls.n	80007ca <HAL_RCC_OscConfig+0x176>
 80007da:	e7a1      	b.n	8000720 <HAL_RCC_OscConfig+0xcc>
        __HAL_RCC_HSI_DISABLE();
 80007dc:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80007de:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 80007e0:	439a      	bics	r2, r3
 80007e2:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 80007e4:	f7ff fe32 	bl	800044c <HAL_GetTick>
 80007e8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80007ea:	6823      	ldr	r3, [r4, #0]
 80007ec:	4233      	tst	r3, r6
 80007ee:	d100      	bne.n	80007f2 <HAL_RCC_OscConfig+0x19e>
 80007f0:	e73a      	b.n	8000668 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80007f2:	f7ff fe2b 	bl	800044c <HAL_GetTick>
 80007f6:	1bc0      	subs	r0, r0, r7
 80007f8:	2802      	cmp	r0, #2
 80007fa:	d9f6      	bls.n	80007ea <HAL_RCC_OscConfig+0x196>
 80007fc:	e790      	b.n	8000720 <HAL_RCC_OscConfig+0xcc>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80007fe:	69ea      	ldr	r2, [r5, #28]
 8000800:	2301      	movs	r3, #1
 8000802:	4c5a      	ldr	r4, [pc, #360]	; (800096c <HAL_RCC_OscConfig+0x318>)
 8000804:	2a00      	cmp	r2, #0
 8000806:	d010      	beq.n	800082a <HAL_RCC_OscConfig+0x1d6>
      __HAL_RCC_LSI_ENABLE();
 8000808:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800080a:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 800080c:	4313      	orrs	r3, r2
 800080e:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000810:	f7ff fe1c 	bl	800044c <HAL_GetTick>
 8000814:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000816:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000818:	4233      	tst	r3, r6
 800081a:	d000      	beq.n	800081e <HAL_RCC_OscConfig+0x1ca>
 800081c:	e728      	b.n	8000670 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800081e:	f7ff fe15 	bl	800044c <HAL_GetTick>
 8000822:	1bc0      	subs	r0, r0, r7
 8000824:	2802      	cmp	r0, #2
 8000826:	d9f6      	bls.n	8000816 <HAL_RCC_OscConfig+0x1c2>
 8000828:	e77a      	b.n	8000720 <HAL_RCC_OscConfig+0xcc>
      __HAL_RCC_LSI_DISABLE();
 800082a:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800082c:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 800082e:	439a      	bics	r2, r3
 8000830:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000832:	f7ff fe0b 	bl	800044c <HAL_GetTick>
 8000836:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000838:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800083a:	4233      	tst	r3, r6
 800083c:	d100      	bne.n	8000840 <HAL_RCC_OscConfig+0x1ec>
 800083e:	e717      	b.n	8000670 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000840:	f7ff fe04 	bl	800044c <HAL_GetTick>
 8000844:	1bc0      	subs	r0, r0, r7
 8000846:	2802      	cmp	r0, #2
 8000848:	d9f6      	bls.n	8000838 <HAL_RCC_OscConfig+0x1e4>
 800084a:	e769      	b.n	8000720 <HAL_RCC_OscConfig+0xcc>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800084c:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800084e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000850:	4c46      	ldr	r4, [pc, #280]	; (800096c <HAL_RCC_OscConfig+0x318>)
 8000852:	0552      	lsls	r2, r2, #21
 8000854:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000856:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000858:	4213      	tst	r3, r2
 800085a:	d108      	bne.n	800086e <HAL_RCC_OscConfig+0x21a>
      __HAL_RCC_PWR_CLK_ENABLE();
 800085c:	69e3      	ldr	r3, [r4, #28]
 800085e:	4313      	orrs	r3, r2
 8000860:	61e3      	str	r3, [r4, #28]
 8000862:	69e3      	ldr	r3, [r4, #28]
 8000864:	4013      	ands	r3, r2
 8000866:	9303      	str	r3, [sp, #12]
 8000868:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800086a:	2301      	movs	r3, #1
 800086c:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800086e:	2780      	movs	r7, #128	; 0x80
 8000870:	4e41      	ldr	r6, [pc, #260]	; (8000978 <HAL_RCC_OscConfig+0x324>)
 8000872:	007f      	lsls	r7, r7, #1
 8000874:	6833      	ldr	r3, [r6, #0]
 8000876:	423b      	tst	r3, r7
 8000878:	d006      	beq.n	8000888 <HAL_RCC_OscConfig+0x234>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800087a:	68ab      	ldr	r3, [r5, #8]
 800087c:	2b01      	cmp	r3, #1
 800087e:	d113      	bne.n	80008a8 <HAL_RCC_OscConfig+0x254>
 8000880:	6a22      	ldr	r2, [r4, #32]
 8000882:	4313      	orrs	r3, r2
 8000884:	6223      	str	r3, [r4, #32]
 8000886:	e030      	b.n	80008ea <HAL_RCC_OscConfig+0x296>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000888:	6833      	ldr	r3, [r6, #0]
 800088a:	433b      	orrs	r3, r7
 800088c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800088e:	f7ff fddd 	bl	800044c <HAL_GetTick>
 8000892:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000894:	6833      	ldr	r3, [r6, #0]
 8000896:	423b      	tst	r3, r7
 8000898:	d1ef      	bne.n	800087a <HAL_RCC_OscConfig+0x226>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800089a:	f7ff fdd7 	bl	800044c <HAL_GetTick>
 800089e:	9b01      	ldr	r3, [sp, #4]
 80008a0:	1ac0      	subs	r0, r0, r3
 80008a2:	2864      	cmp	r0, #100	; 0x64
 80008a4:	d9f6      	bls.n	8000894 <HAL_RCC_OscConfig+0x240>
 80008a6:	e73b      	b.n	8000720 <HAL_RCC_OscConfig+0xcc>
 80008a8:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d114      	bne.n	80008d8 <HAL_RCC_OscConfig+0x284>
 80008ae:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80008b0:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008b2:	4393      	bics	r3, r2
 80008b4:	6223      	str	r3, [r4, #32]
 80008b6:	6a23      	ldr	r3, [r4, #32]
 80008b8:	3203      	adds	r2, #3
 80008ba:	4393      	bics	r3, r2
 80008bc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80008be:	f7ff fdc5 	bl	800044c <HAL_GetTick>
 80008c2:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80008c4:	6a23      	ldr	r3, [r4, #32]
 80008c6:	423b      	tst	r3, r7
 80008c8:	d025      	beq.n	8000916 <HAL_RCC_OscConfig+0x2c2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80008ca:	f7ff fdbf 	bl	800044c <HAL_GetTick>
 80008ce:	4b2b      	ldr	r3, [pc, #172]	; (800097c <HAL_RCC_OscConfig+0x328>)
 80008d0:	1b80      	subs	r0, r0, r6
 80008d2:	4298      	cmp	r0, r3
 80008d4:	d9f6      	bls.n	80008c4 <HAL_RCC_OscConfig+0x270>
 80008d6:	e723      	b.n	8000720 <HAL_RCC_OscConfig+0xcc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008d8:	2b05      	cmp	r3, #5
 80008da:	d10b      	bne.n	80008f4 <HAL_RCC_OscConfig+0x2a0>
 80008dc:	6a21      	ldr	r1, [r4, #32]
 80008de:	3b01      	subs	r3, #1
 80008e0:	430b      	orrs	r3, r1
 80008e2:	6223      	str	r3, [r4, #32]
 80008e4:	6a23      	ldr	r3, [r4, #32]
 80008e6:	431a      	orrs	r2, r3
 80008e8:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 80008ea:	f7ff fdaf 	bl	800044c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008ee:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 80008f0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008f2:	e00d      	b.n	8000910 <HAL_RCC_OscConfig+0x2bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008f4:	6a23      	ldr	r3, [r4, #32]
 80008f6:	4393      	bics	r3, r2
 80008f8:	2204      	movs	r2, #4
 80008fa:	6223      	str	r3, [r4, #32]
 80008fc:	6a23      	ldr	r3, [r4, #32]
 80008fe:	4393      	bics	r3, r2
 8000900:	e7c0      	b.n	8000884 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000902:	f7ff fda3 	bl	800044c <HAL_GetTick>
 8000906:	4b1d      	ldr	r3, [pc, #116]	; (800097c <HAL_RCC_OscConfig+0x328>)
 8000908:	1b80      	subs	r0, r0, r6
 800090a:	4298      	cmp	r0, r3
 800090c:	d900      	bls.n	8000910 <HAL_RCC_OscConfig+0x2bc>
 800090e:	e707      	b.n	8000720 <HAL_RCC_OscConfig+0xcc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000910:	6a23      	ldr	r3, [r4, #32]
 8000912:	423b      	tst	r3, r7
 8000914:	d0f5      	beq.n	8000902 <HAL_RCC_OscConfig+0x2ae>
    if(pwrclkchanged == SET)
 8000916:	9b00      	ldr	r3, [sp, #0]
 8000918:	2b01      	cmp	r3, #1
 800091a:	d000      	beq.n	800091e <HAL_RCC_OscConfig+0x2ca>
 800091c:	e6ac      	b.n	8000678 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800091e:	69e3      	ldr	r3, [r4, #28]
 8000920:	4a17      	ldr	r2, [pc, #92]	; (8000980 <HAL_RCC_OscConfig+0x32c>)
 8000922:	4013      	ands	r3, r2
 8000924:	61e3      	str	r3, [r4, #28]
 8000926:	e6a7      	b.n	8000678 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000928:	f7ff fd90 	bl	800044c <HAL_GetTick>
 800092c:	1bc0      	subs	r0, r0, r7
 800092e:	2802      	cmp	r0, #2
 8000930:	d800      	bhi.n	8000934 <HAL_RCC_OscConfig+0x2e0>
 8000932:	e6b4      	b.n	800069e <HAL_RCC_OscConfig+0x4a>
 8000934:	e6f4      	b.n	8000720 <HAL_RCC_OscConfig+0xcc>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000936:	3205      	adds	r2, #5
 8000938:	d103      	bne.n	8000942 <HAL_RCC_OscConfig+0x2ee>
      __HAL_RCC_HSI14ADC_ENABLE();
 800093a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800093c:	439a      	bics	r2, r3
 800093e:	6362      	str	r2, [r4, #52]	; 0x34
 8000940:	e6b1      	b.n	80006a6 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000942:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000944:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000946:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000948:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 800094a:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 800094c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800094e:	4393      	bics	r3, r2
 8000950:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000952:	f7ff fd7b 	bl	800044c <HAL_GetTick>
 8000956:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000958:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800095a:	4233      	tst	r3, r6
 800095c:	d100      	bne.n	8000960 <HAL_RCC_OscConfig+0x30c>
 800095e:	e6a9      	b.n	80006b4 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000960:	f7ff fd74 	bl	800044c <HAL_GetTick>
 8000964:	1bc0      	subs	r0, r0, r7
 8000966:	2802      	cmp	r0, #2
 8000968:	d9f6      	bls.n	8000958 <HAL_RCC_OscConfig+0x304>
 800096a:	e6d9      	b.n	8000720 <HAL_RCC_OscConfig+0xcc>
 800096c:	40021000 	.word	0x40021000
 8000970:	fffeffff 	.word	0xfffeffff
 8000974:	fffbffff 	.word	0xfffbffff
 8000978:	40007000 	.word	0x40007000
 800097c:	00001388 	.word	0x00001388
 8000980:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000984:	220c      	movs	r2, #12
 8000986:	4c26      	ldr	r4, [pc, #152]	; (8000a20 <HAL_RCC_OscConfig+0x3cc>)
      return HAL_ERROR;
 8000988:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800098a:	6863      	ldr	r3, [r4, #4]
 800098c:	4013      	ands	r3, r2
 800098e:	2b08      	cmp	r3, #8
 8000990:	d100      	bne.n	8000994 <HAL_RCC_OscConfig+0x340>
 8000992:	e6ae      	b.n	80006f2 <HAL_RCC_OscConfig+0x9e>
        __HAL_RCC_PLL_DISABLE();
 8000994:	6823      	ldr	r3, [r4, #0]
 8000996:	4a23      	ldr	r2, [pc, #140]	; (8000a24 <HAL_RCC_OscConfig+0x3d0>)
 8000998:	4013      	ands	r3, r2
 800099a:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800099c:	2902      	cmp	r1, #2
 800099e:	d12f      	bne.n	8000a00 <HAL_RCC_OscConfig+0x3ac>
        tickstart = HAL_GetTick();
 80009a0:	f7ff fd54 	bl	800044c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009a4:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80009a6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009a8:	04b6      	lsls	r6, r6, #18
 80009aa:	6823      	ldr	r3, [r4, #0]
 80009ac:	4233      	tst	r3, r6
 80009ae:	d121      	bne.n	80009f4 <HAL_RCC_OscConfig+0x3a0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80009b0:	220f      	movs	r2, #15
 80009b2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80009b4:	4393      	bics	r3, r2
 80009b6:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80009b8:	4313      	orrs	r3, r2
 80009ba:	62e3      	str	r3, [r4, #44]	; 0x2c
 80009bc:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80009be:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80009c0:	6862      	ldr	r2, [r4, #4]
 80009c2:	430b      	orrs	r3, r1
 80009c4:	4918      	ldr	r1, [pc, #96]	; (8000a28 <HAL_RCC_OscConfig+0x3d4>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80009c6:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80009c8:	400a      	ands	r2, r1
 80009ca:	4313      	orrs	r3, r2
 80009cc:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80009ce:	2380      	movs	r3, #128	; 0x80
 80009d0:	6822      	ldr	r2, [r4, #0]
 80009d2:	045b      	lsls	r3, r3, #17
 80009d4:	4313      	orrs	r3, r2
 80009d6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80009d8:	f7ff fd38 	bl	800044c <HAL_GetTick>
 80009dc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80009de:	04ad      	lsls	r5, r5, #18
 80009e0:	6823      	ldr	r3, [r4, #0]
 80009e2:	422b      	tst	r3, r5
 80009e4:	d000      	beq.n	80009e8 <HAL_RCC_OscConfig+0x394>
 80009e6:	e669      	b.n	80006bc <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009e8:	f7ff fd30 	bl	800044c <HAL_GetTick>
 80009ec:	1b80      	subs	r0, r0, r6
 80009ee:	2802      	cmp	r0, #2
 80009f0:	d9f6      	bls.n	80009e0 <HAL_RCC_OscConfig+0x38c>
 80009f2:	e695      	b.n	8000720 <HAL_RCC_OscConfig+0xcc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009f4:	f7ff fd2a 	bl	800044c <HAL_GetTick>
 80009f8:	1bc0      	subs	r0, r0, r7
 80009fa:	2802      	cmp	r0, #2
 80009fc:	d9d5      	bls.n	80009aa <HAL_RCC_OscConfig+0x356>
 80009fe:	e68f      	b.n	8000720 <HAL_RCC_OscConfig+0xcc>
        tickstart = HAL_GetTick();
 8000a00:	f7ff fd24 	bl	800044c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a04:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8000a06:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a08:	04ad      	lsls	r5, r5, #18
 8000a0a:	6823      	ldr	r3, [r4, #0]
 8000a0c:	422b      	tst	r3, r5
 8000a0e:	d100      	bne.n	8000a12 <HAL_RCC_OscConfig+0x3be>
 8000a10:	e654      	b.n	80006bc <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a12:	f7ff fd1b 	bl	800044c <HAL_GetTick>
 8000a16:	1b80      	subs	r0, r0, r6
 8000a18:	2802      	cmp	r0, #2
 8000a1a:	d9f6      	bls.n	8000a0a <HAL_RCC_OscConfig+0x3b6>
 8000a1c:	e680      	b.n	8000720 <HAL_RCC_OscConfig+0xcc>
 8000a1e:	46c0      	nop			; (mov r8, r8)
 8000a20:	40021000 	.word	0x40021000
 8000a24:	feffffff 	.word	0xfeffffff
 8000a28:	ffc27fff 	.word	0xffc27fff

08000a2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000a2c:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000a2e:	4d12      	ldr	r5, [pc, #72]	; (8000a78 <HAL_RCC_GetSysClockFreq+0x4c>)
{
 8000a30:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000a32:	2210      	movs	r2, #16
 8000a34:	0029      	movs	r1, r5
 8000a36:	4668      	mov	r0, sp
 8000a38:	f000 f9fe 	bl	8000e38 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000a3c:	0029      	movs	r1, r5
 8000a3e:	ac04      	add	r4, sp, #16
 8000a40:	3110      	adds	r1, #16
 8000a42:	2210      	movs	r2, #16
 8000a44:	0020      	movs	r0, r4
 8000a46:	f000 f9f7 	bl	8000e38 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000a4a:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000a4c:	490b      	ldr	r1, [pc, #44]	; (8000a7c <HAL_RCC_GetSysClockFreq+0x50>)
 8000a4e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000a50:	401a      	ands	r2, r3
 8000a52:	2a08      	cmp	r2, #8
 8000a54:	d10d      	bne.n	8000a72 <HAL_RCC_GetSysClockFreq+0x46>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000a56:	6aca      	ldr	r2, [r1, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000a58:	210f      	movs	r1, #15
 8000a5a:	4668      	mov	r0, sp
 8000a5c:	0c9b      	lsrs	r3, r3, #18
 8000a5e:	400b      	ands	r3, r1
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000a60:	400a      	ands	r2, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000a62:	5cc5      	ldrb	r5, [r0, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000a64:	5ca1      	ldrb	r1, [r4, r2]
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8000a66:	4806      	ldr	r0, [pc, #24]	; (8000a80 <HAL_RCC_GetSysClockFreq+0x54>)
 8000a68:	f7ff fb4e 	bl	8000108 <__udivsi3>
 8000a6c:	4368      	muls	r0, r5
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000a6e:	b009      	add	sp, #36	; 0x24
 8000a70:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSE_VALUE;
 8000a72:	4803      	ldr	r0, [pc, #12]	; (8000a80 <HAL_RCC_GetSysClockFreq+0x54>)
  return sysclockfreq;
 8000a74:	e7fb      	b.n	8000a6e <HAL_RCC_GetSysClockFreq+0x42>
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	08000e64 	.word	0x08000e64
 8000a7c:	40021000 	.word	0x40021000
 8000a80:	007a1200 	.word	0x007a1200

08000a84 <HAL_RCC_ClockConfig>:
{
 8000a84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a86:	2201      	movs	r2, #1
 8000a88:	4c43      	ldr	r4, [pc, #268]	; (8000b98 <HAL_RCC_ClockConfig+0x114>)
{
 8000a8a:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a8c:	6823      	ldr	r3, [r4, #0]
{
 8000a8e:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a90:	4013      	ands	r3, r2
 8000a92:	428b      	cmp	r3, r1
 8000a94:	d31c      	bcc.n	8000ad0 <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000a96:	6832      	ldr	r2, [r6, #0]
 8000a98:	0793      	lsls	r3, r2, #30
 8000a9a:	d423      	bmi.n	8000ae4 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a9c:	07d3      	lsls	r3, r2, #31
 8000a9e:	d429      	bmi.n	8000af4 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	6822      	ldr	r2, [r4, #0]
 8000aa4:	401a      	ands	r2, r3
 8000aa6:	4297      	cmp	r7, r2
 8000aa8:	d367      	bcc.n	8000b7a <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000aaa:	6833      	ldr	r3, [r6, #0]
 8000aac:	4c3b      	ldr	r4, [pc, #236]	; (8000b9c <HAL_RCC_ClockConfig+0x118>)
 8000aae:	075b      	lsls	r3, r3, #29
 8000ab0:	d46a      	bmi.n	8000b88 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000ab2:	f7ff ffbb 	bl	8000a2c <HAL_RCC_GetSysClockFreq>
 8000ab6:	6863      	ldr	r3, [r4, #4]
 8000ab8:	4a39      	ldr	r2, [pc, #228]	; (8000ba0 <HAL_RCC_ClockConfig+0x11c>)
 8000aba:	061b      	lsls	r3, r3, #24
 8000abc:	0f1b      	lsrs	r3, r3, #28
 8000abe:	5cd3      	ldrb	r3, [r2, r3]
 8000ac0:	40d8      	lsrs	r0, r3
 8000ac2:	4b38      	ldr	r3, [pc, #224]	; (8000ba4 <HAL_RCC_ClockConfig+0x120>)
 8000ac4:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000ac6:	2003      	movs	r0, #3
 8000ac8:	f7ff fc95 	bl	80003f6 <HAL_InitTick>
  return HAL_OK;
 8000acc:	2000      	movs	r0, #0
 8000ace:	e008      	b.n	8000ae2 <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ad0:	6823      	ldr	r3, [r4, #0]
 8000ad2:	4393      	bics	r3, r2
 8000ad4:	430b      	orrs	r3, r1
 8000ad6:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000ad8:	6823      	ldr	r3, [r4, #0]
 8000ada:	4013      	ands	r3, r2
 8000adc:	4299      	cmp	r1, r3
 8000ade:	d0da      	beq.n	8000a96 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000ae0:	2001      	movs	r0, #1
}
 8000ae2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ae4:	20f0      	movs	r0, #240	; 0xf0
 8000ae6:	492d      	ldr	r1, [pc, #180]	; (8000b9c <HAL_RCC_ClockConfig+0x118>)
 8000ae8:	684b      	ldr	r3, [r1, #4]
 8000aea:	4383      	bics	r3, r0
 8000aec:	68b0      	ldr	r0, [r6, #8]
 8000aee:	4303      	orrs	r3, r0
 8000af0:	604b      	str	r3, [r1, #4]
 8000af2:	e7d3      	b.n	8000a9c <HAL_RCC_ClockConfig+0x18>
 8000af4:	4d29      	ldr	r5, [pc, #164]	; (8000b9c <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000af6:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000af8:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000afa:	2a01      	cmp	r2, #1
 8000afc:	d11a      	bne.n	8000b34 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000afe:	039b      	lsls	r3, r3, #14
 8000b00:	d5ee      	bpl.n	8000ae0 <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000b02:	2103      	movs	r1, #3
 8000b04:	686b      	ldr	r3, [r5, #4]
 8000b06:	438b      	bics	r3, r1
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000b0c:	f7ff fc9e 	bl	800044c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b10:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000b12:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d115      	bne.n	8000b44 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b18:	220c      	movs	r2, #12
 8000b1a:	686b      	ldr	r3, [r5, #4]
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	2b04      	cmp	r3, #4
 8000b20:	d0be      	beq.n	8000aa0 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b22:	f7ff fc93 	bl	800044c <HAL_GetTick>
 8000b26:	9b01      	ldr	r3, [sp, #4]
 8000b28:	1ac0      	subs	r0, r0, r3
 8000b2a:	4b1f      	ldr	r3, [pc, #124]	; (8000ba8 <HAL_RCC_ClockConfig+0x124>)
 8000b2c:	4298      	cmp	r0, r3
 8000b2e:	d9f3      	bls.n	8000b18 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8000b30:	2003      	movs	r0, #3
 8000b32:	e7d6      	b.n	8000ae2 <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000b34:	2a02      	cmp	r2, #2
 8000b36:	d102      	bne.n	8000b3e <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b38:	019b      	lsls	r3, r3, #6
 8000b3a:	d4e2      	bmi.n	8000b02 <HAL_RCC_ClockConfig+0x7e>
 8000b3c:	e7d0      	b.n	8000ae0 <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b3e:	079b      	lsls	r3, r3, #30
 8000b40:	d4df      	bmi.n	8000b02 <HAL_RCC_ClockConfig+0x7e>
 8000b42:	e7cd      	b.n	8000ae0 <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000b44:	2b02      	cmp	r3, #2
 8000b46:	d012      	beq.n	8000b6e <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b48:	220c      	movs	r2, #12
 8000b4a:	686b      	ldr	r3, [r5, #4]
 8000b4c:	4213      	tst	r3, r2
 8000b4e:	d0a7      	beq.n	8000aa0 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b50:	f7ff fc7c 	bl	800044c <HAL_GetTick>
 8000b54:	9b01      	ldr	r3, [sp, #4]
 8000b56:	1ac0      	subs	r0, r0, r3
 8000b58:	4b13      	ldr	r3, [pc, #76]	; (8000ba8 <HAL_RCC_ClockConfig+0x124>)
 8000b5a:	4298      	cmp	r0, r3
 8000b5c:	d9f4      	bls.n	8000b48 <HAL_RCC_ClockConfig+0xc4>
 8000b5e:	e7e7      	b.n	8000b30 <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b60:	f7ff fc74 	bl	800044c <HAL_GetTick>
 8000b64:	9b01      	ldr	r3, [sp, #4]
 8000b66:	1ac0      	subs	r0, r0, r3
 8000b68:	4b0f      	ldr	r3, [pc, #60]	; (8000ba8 <HAL_RCC_ClockConfig+0x124>)
 8000b6a:	4298      	cmp	r0, r3
 8000b6c:	d8e0      	bhi.n	8000b30 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b6e:	220c      	movs	r2, #12
 8000b70:	686b      	ldr	r3, [r5, #4]
 8000b72:	4013      	ands	r3, r2
 8000b74:	2b08      	cmp	r3, #8
 8000b76:	d1f3      	bne.n	8000b60 <HAL_RCC_ClockConfig+0xdc>
 8000b78:	e792      	b.n	8000aa0 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b7a:	6822      	ldr	r2, [r4, #0]
 8000b7c:	439a      	bics	r2, r3
 8000b7e:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b80:	6822      	ldr	r2, [r4, #0]
 8000b82:	421a      	tst	r2, r3
 8000b84:	d1ac      	bne.n	8000ae0 <HAL_RCC_ClockConfig+0x5c>
 8000b86:	e790      	b.n	8000aaa <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000b88:	6863      	ldr	r3, [r4, #4]
 8000b8a:	4a08      	ldr	r2, [pc, #32]	; (8000bac <HAL_RCC_ClockConfig+0x128>)
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	68f2      	ldr	r2, [r6, #12]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	6063      	str	r3, [r4, #4]
 8000b94:	e78d      	b.n	8000ab2 <HAL_RCC_ClockConfig+0x2e>
 8000b96:	46c0      	nop			; (mov r8, r8)
 8000b98:	40022000 	.word	0x40022000
 8000b9c:	40021000 	.word	0x40021000
 8000ba0:	08000e84 	.word	0x08000e84
 8000ba4:	20000000 	.word	0x20000000
 8000ba8:	00001388 	.word	0x00001388
 8000bac:	fffff8ff 	.word	0xfffff8ff

08000bb0 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000bb0:	4b01      	ldr	r3, [pc, #4]	; (8000bb8 <HAL_RCC_GetHCLKFreq+0x8>)
 8000bb2:	6818      	ldr	r0, [r3, #0]
}
 8000bb4:	4770      	bx	lr
 8000bb6:	46c0      	nop			; (mov r8, r8)
 8000bb8:	20000000 	.word	0x20000000

08000bbc <HAL_TIM_Base_MspInit>:
 8000bbc:	4770      	bx	lr

08000bbe <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	6803      	ldr	r3, [r0, #0]
 8000bc2:	68d9      	ldr	r1, [r3, #12]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 8000bc4:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000bc6:	4311      	orrs	r1, r2
 8000bc8:	60d9      	str	r1, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8000bca:	6819      	ldr	r1, [r3, #0]
 8000bcc:	430a      	orrs	r2, r1
 8000bce:	601a      	str	r2, [r3, #0]
}
 8000bd0:	4770      	bx	lr

08000bd2 <HAL_TIM_OC_DelayElapsedCallback>:
 8000bd2:	4770      	bx	lr

08000bd4 <HAL_TIM_IC_CaptureCallback>:
 8000bd4:	4770      	bx	lr

08000bd6 <HAL_TIM_PWM_PulseFinishedCallback>:
 8000bd6:	4770      	bx	lr

08000bd8 <HAL_TIM_TriggerCallback>:
 8000bd8:	4770      	bx	lr

08000bda <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000bda:	2202      	movs	r2, #2
 8000bdc:	6803      	ldr	r3, [r0, #0]
{
 8000bde:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000be0:	6919      	ldr	r1, [r3, #16]
{
 8000be2:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000be4:	4211      	tst	r1, r2
 8000be6:	d00e      	beq.n	8000c06 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000be8:	68d9      	ldr	r1, [r3, #12]
 8000bea:	4211      	tst	r1, r2
 8000bec:	d00b      	beq.n	8000c06 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000bee:	3a05      	subs	r2, #5
 8000bf0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000bf2:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000bf4:	3204      	adds	r2, #4
 8000bf6:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000bf8:	079b      	lsls	r3, r3, #30
 8000bfa:	d100      	bne.n	8000bfe <HAL_TIM_IRQHandler+0x24>
 8000bfc:	e079      	b.n	8000cf2 <HAL_TIM_IRQHandler+0x118>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8000bfe:	f7ff ffe9 	bl	8000bd4 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000c02:	2300      	movs	r3, #0
 8000c04:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000c06:	2204      	movs	r2, #4
 8000c08:	6823      	ldr	r3, [r4, #0]
 8000c0a:	6919      	ldr	r1, [r3, #16]
 8000c0c:	4211      	tst	r1, r2
 8000c0e:	d010      	beq.n	8000c32 <HAL_TIM_IRQHandler+0x58>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000c10:	68d9      	ldr	r1, [r3, #12]
 8000c12:	4211      	tst	r1, r2
 8000c14:	d00d      	beq.n	8000c32 <HAL_TIM_IRQHandler+0x58>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000c16:	3a09      	subs	r2, #9
 8000c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000c1a:	3207      	adds	r2, #7
 8000c1c:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000c1e:	699a      	ldr	r2, [r3, #24]
 8000c20:	23c0      	movs	r3, #192	; 0xc0
 8000c22:	009b      	lsls	r3, r3, #2
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000c24:	0020      	movs	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000c26:	421a      	tst	r2, r3
 8000c28:	d069      	beq.n	8000cfe <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 8000c2a:	f7ff ffd3 	bl	8000bd4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000c32:	2208      	movs	r2, #8
 8000c34:	6823      	ldr	r3, [r4, #0]
 8000c36:	6919      	ldr	r1, [r3, #16]
 8000c38:	4211      	tst	r1, r2
 8000c3a:	d00e      	beq.n	8000c5a <HAL_TIM_IRQHandler+0x80>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8000c3c:	68d9      	ldr	r1, [r3, #12]
 8000c3e:	4211      	tst	r1, r2
 8000c40:	d00b      	beq.n	8000c5a <HAL_TIM_IRQHandler+0x80>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000c42:	3a11      	subs	r2, #17
 8000c44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000c46:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000c48:	320d      	adds	r2, #13
 8000c4a:	7722      	strb	r2, [r4, #28]
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000c4c:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000c4e:	079b      	lsls	r3, r3, #30
 8000c50:	d05b      	beq.n	8000d0a <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8000c52:	f7ff ffbf 	bl	8000bd4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000c56:	2300      	movs	r3, #0
 8000c58:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000c5a:	2210      	movs	r2, #16
 8000c5c:	6823      	ldr	r3, [r4, #0]
 8000c5e:	6919      	ldr	r1, [r3, #16]
 8000c60:	4211      	tst	r1, r2
 8000c62:	d010      	beq.n	8000c86 <HAL_TIM_IRQHandler+0xac>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8000c64:	68d9      	ldr	r1, [r3, #12]
 8000c66:	4211      	tst	r1, r2
 8000c68:	d00d      	beq.n	8000c86 <HAL_TIM_IRQHandler+0xac>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000c6a:	3a21      	subs	r2, #33	; 0x21
 8000c6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000c6e:	3219      	adds	r2, #25
 8000c70:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000c72:	69da      	ldr	r2, [r3, #28]
 8000c74:	23c0      	movs	r3, #192	; 0xc0
 8000c76:	009b      	lsls	r3, r3, #2
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000c78:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000c7a:	421a      	tst	r2, r3
 8000c7c:	d04b      	beq.n	8000d16 <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 8000c7e:	f7ff ffa9 	bl	8000bd4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000c82:	2300      	movs	r3, #0
 8000c84:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000c86:	2201      	movs	r2, #1
 8000c88:	6823      	ldr	r3, [r4, #0]
 8000c8a:	6919      	ldr	r1, [r3, #16]
 8000c8c:	4211      	tst	r1, r2
 8000c8e:	d007      	beq.n	8000ca0 <HAL_TIM_IRQHandler+0xc6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8000c90:	68d9      	ldr	r1, [r3, #12]
 8000c92:	4211      	tst	r1, r2
 8000c94:	d004      	beq.n	8000ca0 <HAL_TIM_IRQHandler+0xc6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000c96:	3a03      	subs	r2, #3
 8000c98:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000c9a:	0020      	movs	r0, r4
 8000c9c:	f7ff fb0d 	bl	80002ba <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000ca0:	2280      	movs	r2, #128	; 0x80
 8000ca2:	6823      	ldr	r3, [r4, #0]
 8000ca4:	6919      	ldr	r1, [r3, #16]
 8000ca6:	4211      	tst	r1, r2
 8000ca8:	d008      	beq.n	8000cbc <HAL_TIM_IRQHandler+0xe2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000caa:	68d9      	ldr	r1, [r3, #12]
 8000cac:	4211      	tst	r1, r2
 8000cae:	d005      	beq.n	8000cbc <HAL_TIM_IRQHandler+0xe2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000cb0:	3a02      	subs	r2, #2
 8000cb2:	3aff      	subs	r2, #255	; 0xff
 8000cb4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000cb6:	0020      	movs	r0, r4
 8000cb8:	f000 f898 	bl	8000dec <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000cbc:	2240      	movs	r2, #64	; 0x40
 8000cbe:	6823      	ldr	r3, [r4, #0]
 8000cc0:	6919      	ldr	r1, [r3, #16]
 8000cc2:	4211      	tst	r1, r2
 8000cc4:	d007      	beq.n	8000cd6 <HAL_TIM_IRQHandler+0xfc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8000cc6:	68d9      	ldr	r1, [r3, #12]
 8000cc8:	4211      	tst	r1, r2
 8000cca:	d004      	beq.n	8000cd6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000ccc:	3a81      	subs	r2, #129	; 0x81
 8000cce:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8000cd0:	0020      	movs	r0, r4
 8000cd2:	f7ff ff81 	bl	8000bd8 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000cd6:	2220      	movs	r2, #32
 8000cd8:	6823      	ldr	r3, [r4, #0]
 8000cda:	6919      	ldr	r1, [r3, #16]
 8000cdc:	4211      	tst	r1, r2
 8000cde:	d007      	beq.n	8000cf0 <HAL_TIM_IRQHandler+0x116>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8000ce0:	68d9      	ldr	r1, [r3, #12]
 8000ce2:	4211      	tst	r1, r2
 8000ce4:	d004      	beq.n	8000cf0 <HAL_TIM_IRQHandler+0x116>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000ce6:	3a41      	subs	r2, #65	; 0x41
 8000ce8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8000cea:	0020      	movs	r0, r4
 8000cec:	f000 f87d 	bl	8000dea <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8000cf0:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000cf2:	f7ff ff6e 	bl	8000bd2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000cf6:	0020      	movs	r0, r4
 8000cf8:	f7ff ff6d 	bl	8000bd6 <HAL_TIM_PWM_PulseFinishedCallback>
 8000cfc:	e781      	b.n	8000c02 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000cfe:	f7ff ff68 	bl	8000bd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000d02:	0020      	movs	r0, r4
 8000d04:	f7ff ff67 	bl	8000bd6 <HAL_TIM_PWM_PulseFinishedCallback>
 8000d08:	e791      	b.n	8000c2e <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000d0a:	f7ff ff62 	bl	8000bd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000d0e:	0020      	movs	r0, r4
 8000d10:	f7ff ff61 	bl	8000bd6 <HAL_TIM_PWM_PulseFinishedCallback>
 8000d14:	e79f      	b.n	8000c56 <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000d16:	f7ff ff5c 	bl	8000bd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000d1a:	0020      	movs	r0, r4
 8000d1c:	f7ff ff5b 	bl	8000bd6 <HAL_TIM_PWM_PulseFinishedCallback>
 8000d20:	e7af      	b.n	8000c82 <HAL_TIM_IRQHandler+0xa8>
	...

08000d24 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000d24:	4a1c      	ldr	r2, [pc, #112]	; (8000d98 <TIM_Base_SetConfig+0x74>)
{
 8000d26:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8000d28:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000d2a:	4290      	cmp	r0, r2
 8000d2c:	d002      	beq.n	8000d34 <TIM_Base_SetConfig+0x10>
 8000d2e:	4c1b      	ldr	r4, [pc, #108]	; (8000d9c <TIM_Base_SetConfig+0x78>)
 8000d30:	42a0      	cmp	r0, r4
 8000d32:	d108      	bne.n	8000d46 <TIM_Base_SetConfig+0x22>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000d34:	2470      	movs	r4, #112	; 0x70
 8000d36:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8000d38:	684c      	ldr	r4, [r1, #4]
 8000d3a:	4323      	orrs	r3, r4
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000d3c:	4290      	cmp	r0, r2
 8000d3e:	d00e      	beq.n	8000d5e <TIM_Base_SetConfig+0x3a>
 8000d40:	4c16      	ldr	r4, [pc, #88]	; (8000d9c <TIM_Base_SetConfig+0x78>)
 8000d42:	42a0      	cmp	r0, r4
 8000d44:	d00b      	beq.n	8000d5e <TIM_Base_SetConfig+0x3a>
 8000d46:	4c16      	ldr	r4, [pc, #88]	; (8000da0 <TIM_Base_SetConfig+0x7c>)
 8000d48:	42a0      	cmp	r0, r4
 8000d4a:	d008      	beq.n	8000d5e <TIM_Base_SetConfig+0x3a>
 8000d4c:	4c15      	ldr	r4, [pc, #84]	; (8000da4 <TIM_Base_SetConfig+0x80>)
 8000d4e:	42a0      	cmp	r0, r4
 8000d50:	d005      	beq.n	8000d5e <TIM_Base_SetConfig+0x3a>
 8000d52:	4c15      	ldr	r4, [pc, #84]	; (8000da8 <TIM_Base_SetConfig+0x84>)
 8000d54:	42a0      	cmp	r0, r4
 8000d56:	d002      	beq.n	8000d5e <TIM_Base_SetConfig+0x3a>
 8000d58:	4c14      	ldr	r4, [pc, #80]	; (8000dac <TIM_Base_SetConfig+0x88>)
 8000d5a:	42a0      	cmp	r0, r4
 8000d5c:	d103      	bne.n	8000d66 <TIM_Base_SetConfig+0x42>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8000d5e:	4c14      	ldr	r4, [pc, #80]	; (8000db0 <TIM_Base_SetConfig+0x8c>)
 8000d60:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000d62:	68cc      	ldr	r4, [r1, #12]
 8000d64:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000d66:	2480      	movs	r4, #128	; 0x80
 8000d68:	43a3      	bics	r3, r4
 8000d6a:	694c      	ldr	r4, [r1, #20]
 8000d6c:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 8000d6e:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000d70:	688b      	ldr	r3, [r1, #8]
 8000d72:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000d74:	680b      	ldr	r3, [r1, #0]
 8000d76:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000d78:	4290      	cmp	r0, r2
 8000d7a:	d008      	beq.n	8000d8e <TIM_Base_SetConfig+0x6a>
 8000d7c:	4b09      	ldr	r3, [pc, #36]	; (8000da4 <TIM_Base_SetConfig+0x80>)
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d005      	beq.n	8000d8e <TIM_Base_SetConfig+0x6a>
 8000d82:	4b09      	ldr	r3, [pc, #36]	; (8000da8 <TIM_Base_SetConfig+0x84>)
 8000d84:	4298      	cmp	r0, r3
 8000d86:	d002      	beq.n	8000d8e <TIM_Base_SetConfig+0x6a>
 8000d88:	4b08      	ldr	r3, [pc, #32]	; (8000dac <TIM_Base_SetConfig+0x88>)
 8000d8a:	4298      	cmp	r0, r3
 8000d8c:	d101      	bne.n	8000d92 <TIM_Base_SetConfig+0x6e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000d8e:	690b      	ldr	r3, [r1, #16]
 8000d90:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8000d92:	2301      	movs	r3, #1
 8000d94:	6143      	str	r3, [r0, #20]
}
 8000d96:	bd10      	pop	{r4, pc}
 8000d98:	40012c00 	.word	0x40012c00
 8000d9c:	40000400 	.word	0x40000400
 8000da0:	40002000 	.word	0x40002000
 8000da4:	40014000 	.word	0x40014000
 8000da8:	40014400 	.word	0x40014400
 8000dac:	40014800 	.word	0x40014800
 8000db0:	fffffcff 	.word	0xfffffcff

08000db4 <HAL_TIM_Base_Init>:
{
 8000db4:	b570      	push	{r4, r5, r6, lr}
 8000db6:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000db8:	2001      	movs	r0, #1
  if(htim == NULL)
 8000dba:	2c00      	cmp	r4, #0
 8000dbc:	d014      	beq.n	8000de8 <HAL_TIM_Base_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000dbe:	0025      	movs	r5, r4
 8000dc0:	353d      	adds	r5, #61	; 0x3d
 8000dc2:	782b      	ldrb	r3, [r5, #0]
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d105      	bne.n	8000dd6 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8000dca:	0022      	movs	r2, r4
 8000dcc:	323c      	adds	r2, #60	; 0x3c
 8000dce:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8000dd0:	0020      	movs	r0, r4
 8000dd2:	f7ff fef3 	bl	8000bbc <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000dd6:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000dd8:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000dda:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000ddc:	1d21      	adds	r1, r4, #4
 8000dde:	f7ff ffa1 	bl	8000d24 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000de2:	2301      	movs	r3, #1
  return HAL_OK;
 8000de4:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8000de6:	702b      	strb	r3, [r5, #0]
}
 8000de8:	bd70      	pop	{r4, r5, r6, pc}

08000dea <HAL_TIMEx_CommutationCallback>:
 8000dea:	4770      	bx	lr

08000dec <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8000dec:	4770      	bx	lr
	...

08000df0 <__libc_init_array>:
 8000df0:	b570      	push	{r4, r5, r6, lr}
 8000df2:	2600      	movs	r6, #0
 8000df4:	4d0c      	ldr	r5, [pc, #48]	; (8000e28 <__libc_init_array+0x38>)
 8000df6:	4c0d      	ldr	r4, [pc, #52]	; (8000e2c <__libc_init_array+0x3c>)
 8000df8:	1b64      	subs	r4, r4, r5
 8000dfa:	10a4      	asrs	r4, r4, #2
 8000dfc:	42a6      	cmp	r6, r4
 8000dfe:	d109      	bne.n	8000e14 <__libc_init_array+0x24>
 8000e00:	2600      	movs	r6, #0
 8000e02:	f000 f823 	bl	8000e4c <_init>
 8000e06:	4d0a      	ldr	r5, [pc, #40]	; (8000e30 <__libc_init_array+0x40>)
 8000e08:	4c0a      	ldr	r4, [pc, #40]	; (8000e34 <__libc_init_array+0x44>)
 8000e0a:	1b64      	subs	r4, r4, r5
 8000e0c:	10a4      	asrs	r4, r4, #2
 8000e0e:	42a6      	cmp	r6, r4
 8000e10:	d105      	bne.n	8000e1e <__libc_init_array+0x2e>
 8000e12:	bd70      	pop	{r4, r5, r6, pc}
 8000e14:	00b3      	lsls	r3, r6, #2
 8000e16:	58eb      	ldr	r3, [r5, r3]
 8000e18:	4798      	blx	r3
 8000e1a:	3601      	adds	r6, #1
 8000e1c:	e7ee      	b.n	8000dfc <__libc_init_array+0xc>
 8000e1e:	00b3      	lsls	r3, r6, #2
 8000e20:	58eb      	ldr	r3, [r5, r3]
 8000e22:	4798      	blx	r3
 8000e24:	3601      	adds	r6, #1
 8000e26:	e7f2      	b.n	8000e0e <__libc_init_array+0x1e>
 8000e28:	08000e94 	.word	0x08000e94
 8000e2c:	08000e94 	.word	0x08000e94
 8000e30:	08000e94 	.word	0x08000e94
 8000e34:	08000e98 	.word	0x08000e98

08000e38 <memcpy>:
 8000e38:	2300      	movs	r3, #0
 8000e3a:	b510      	push	{r4, lr}
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d100      	bne.n	8000e42 <memcpy+0xa>
 8000e40:	bd10      	pop	{r4, pc}
 8000e42:	5ccc      	ldrb	r4, [r1, r3]
 8000e44:	54c4      	strb	r4, [r0, r3]
 8000e46:	3301      	adds	r3, #1
 8000e48:	e7f8      	b.n	8000e3c <memcpy+0x4>
	...

08000e4c <_init>:
 8000e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e4e:	46c0      	nop			; (mov r8, r8)
 8000e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e52:	bc08      	pop	{r3}
 8000e54:	469e      	mov	lr, r3
 8000e56:	4770      	bx	lr

08000e58 <_fini>:
 8000e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e5a:	46c0      	nop			; (mov r8, r8)
 8000e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e5e:	bc08      	pop	{r3}
 8000e60:	469e      	mov	lr, r3
 8000e62:	4770      	bx	lr
