; ModuleID = 'randdp.ll'
source_filename = "randdp.ll"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-pc-linux-gnu"

; Function Attrs: mustprogress nofree nosync nounwind null_pointer_is_valid willreturn memory(argmem: readwrite)
define dso_local double @randlc(ptr nocapture %x.arg, double %a.arg) local_unnamed_addr #0 !dbg !5 {
L.entry:
  %0 = fmul double %a.arg, 0x3E80000000000000, !dbg !10
  %1 = fptosi double %0 to i32, !dbg !12
  %2 = sitofp i32 %1 to double, !dbg !12
  %3 = fneg double %2, !dbg !13
  %4 = tail call double @llvm.fma.f64(double %3, double 0x4160000000000000, double %a.arg) #3, !dbg !14
  %5 = load double, ptr %x.arg, align 8, !dbg !15, !tbaa !16
  %6 = fmul double %5, 0x3E80000000000000, !dbg !15
  %7 = fptosi double %6 to i32, !dbg !20
  %8 = sitofp i32 %7 to double, !dbg !20
  %9 = fneg double %8, !dbg !13
  %10 = tail call double @llvm.fma.f64(double %9, double 0x4160000000000000, double %5) #3, !dbg !21
  %11 = fmul double %10, %2, !dbg !22
  %12 = tail call double @llvm.fma.f64(double %8, double %4, double %11) #3, !dbg !22
  %13 = fmul double %12, 0x3E80000000000000, !dbg !23
  %14 = fptosi double %13 to i32, !dbg !23
  %15 = sitofp i32 %14 to double, !dbg !23
  %16 = fneg double %15, !dbg !13
  %17 = tail call double @llvm.fma.f64(double %16, double 0x4160000000000000, double %12) #3, !dbg !24
  %18 = fmul double %17, 0x4160000000000000, !dbg !25
  %19 = tail call double @llvm.fma.f64(double %4, double %10, double %18) #3, !dbg !25
  %20 = fmul double %19, 0x3D10000000000000, !dbg !26
  %21 = fptosi double %20 to i32, !dbg !26
  %22 = sitofp i32 %21 to double, !dbg !26
  %23 = fneg double %22, !dbg !13
  %24 = tail call double @llvm.fma.f64(double %23, double 0x42D0000000000000, double %19) #3, !dbg !27
  store double %24, ptr %x.arg, align 8, !dbg !27, !tbaa !16
  %25 = fmul double %24, 0x3D10000000000000, !dbg !28
  ret double %25, !dbg !29
}

; Function Attrs: mustprogress nofree nosync nounwind null_pointer_is_valid memory(argmem: readwrite)
define dso_local void @vranlc(i32 signext %n.arg, ptr nocapture %x.arg, double %a.arg, ptr nocapture writeonly %y.arg) local_unnamed_addr #1 !dbg !30 {
L.entry:
  %0 = fmul double %a.arg, 0x3E80000000000000, !dbg !34
  %1 = fptosi double %0 to i32, !dbg !36
  %2 = sitofp i32 %1 to double, !dbg !36
  %3 = fneg double %2, !dbg !37
  %4 = tail call double @llvm.fma.f64(double %3, double 0x4160000000000000, double %a.arg) #3, !dbg !38
  %5 = icmp slt i32 %n.arg, 1, !dbg !39
  br i1 %5, label %L.B0005, label %L.B0004.preheader, !dbg !39

L.B0004.preheader:                                ; preds = %L.entry
  %wide.trip.count = zext i32 %n.arg to i64, !dbg !39
  br label %L.B0004, !dbg !39

L.B0004:                                          ; preds = %L.B0004.preheader, %L.B0004
  %indvars.iv = phi i64 [ 0, %L.B0004.preheader ], [ %indvars.iv.next, %L.B0004 ], !dbg !39
  %6 = load double, ptr %x.arg, align 8, !dbg !40, !tbaa !16
  %7 = fmul double %6, 0x3E80000000000000, !dbg !40
  %8 = fptosi double %7 to i32, !dbg !41
  %9 = sitofp i32 %8 to double, !dbg !41
  %10 = fneg double %9, !dbg !37
  %11 = tail call double @llvm.fma.f64(double %10, double 0x4160000000000000, double %6) #3, !dbg !42
  %12 = fmul double %11, %2, !dbg !43
  %13 = tail call double @llvm.fma.f64(double %9, double %4, double %12) #3, !dbg !43
  %14 = fmul double %13, 0x3E80000000000000, !dbg !44
  %15 = fptosi double %14 to i32, !dbg !44
  %16 = sitofp i32 %15 to double, !dbg !44
  %17 = fneg double %16, !dbg !37
  %18 = tail call double @llvm.fma.f64(double %17, double 0x4160000000000000, double %13) #3, !dbg !45
  %19 = fmul double %18, 0x4160000000000000, !dbg !46
  %20 = tail call double @llvm.fma.f64(double %4, double %11, double %19) #3, !dbg !46
  %21 = fmul double %20, 0x3D10000000000000, !dbg !47
  %22 = fptosi double %21 to i32, !dbg !47
  %23 = sitofp i32 %22 to double, !dbg !47
  %24 = fneg double %23, !dbg !37
  %25 = tail call double @llvm.fma.f64(double %24, double 0x42D0000000000000, double %20) #3, !dbg !48
  store double %25, ptr %x.arg, align 8, !dbg !48, !tbaa !16
  %26 = fmul double %25, 0x3D10000000000000, !dbg !49
  %27 = getelementptr double, ptr %y.arg, i64 %indvars.iv, !dbg !49
  store double %26, ptr %27, align 8, !dbg !49, !tbaa !16
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1, !dbg !39
  %exitcond.not = icmp eq i64 %indvars.iv.next, %wide.trip.count, !dbg !39
  br i1 %exitcond.not, label %L.B0005, label %L.B0004, !dbg !39

L.B0005:                                          ; preds = %L.B0004, %L.entry
  ret void, !dbg !37
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare dso_local double @llvm.fma.f64(double, double, double) #2

attributes #0 = { mustprogress nofree nosync nounwind null_pointer_is_valid willreturn memory(argmem: readwrite) "target-cpu"="icelake-server" "target-features"="+prfchw,-cldemote,+avx,+aes,+sahf,+pclmul,-xop,+crc32,+xsaves,-avx512fp16,-sm4,+sse4.1,+avx512ifma,+xsave,-avx512pf,+sse4.2,-tsxldtrk,-ptwrite,-widekl,-sm3,+invpcid,+64bit,+xsavec,+avx512vpopcntdq,+cmov,-avx512vp2intersect,+avx512cd,+movbe,-avxvnniint8,-avx512er,-amx-int8,-kl,-sha512,-avxvnni,-rtm,+adx,+avx2,-hreset,-movdiri,-serialize,+vpclmulqdq,+avx512vl,-uintr,+clflushopt,-raoint,-cmpccxadd,+bmi,-amx-tile,+sse,+gfni,-avxvnniint16,-amx-fp16,+xsaveopt,+rdrnd,+avx512f,-amx-bf16,-avx512bf16,+avx512vnni,+cx8,+avx512bw,+sse3,+pku,+fsgsbase,-clzero,-mwaitx,-lwp,+lzcnt,+sha,-movdir64b,+wbnoinvd,-enqcmd,-prefetchwt1,-avxneconvert,-tbm,+pconfig,-amx-complex,+ssse3,+cx16,+bmi2,+fma,+popcnt,-avxifma,+f16c,+avx512bitalg,-rdpru,+clwb,+mmx,+sse2,+rdseed,+avx512vbmi2,-prefetchi,+rdpid,-fma4,+avx512vbmi,-shstk,+vaes,-waitpkg,+sgx,+fxsr,+avx512dq,-sse4a" }
attributes #1 = { mustprogress nofree nosync nounwind null_pointer_is_valid memory(argmem: readwrite) "target-cpu"="icelake-server" "target-features"="+prfchw,-cldemote,+avx,+aes,+sahf,+pclmul,-xop,+crc32,+xsaves,-avx512fp16,-sm4,+sse4.1,+avx512ifma,+xsave,-avx512pf,+sse4.2,-tsxldtrk,-ptwrite,-widekl,-sm3,+invpcid,+64bit,+xsavec,+avx512vpopcntdq,+cmov,-avx512vp2intersect,+avx512cd,+movbe,-avxvnniint8,-avx512er,-amx-int8,-kl,-sha512,-avxvnni,-rtm,+adx,+avx2,-hreset,-movdiri,-serialize,+vpclmulqdq,+avx512vl,-uintr,+clflushopt,-raoint,-cmpccxadd,+bmi,-amx-tile,+sse,+gfni,-avxvnniint16,-amx-fp16,+xsaveopt,+rdrnd,+avx512f,-amx-bf16,-avx512bf16,+avx512vnni,+cx8,+avx512bw,+sse3,+pku,+fsgsbase,-clzero,-mwaitx,-lwp,+lzcnt,+sha,-movdir64b,+wbnoinvd,-enqcmd,-prefetchwt1,-avxneconvert,-tbm,+pconfig,-amx-complex,+ssse3,+cx16,+bmi2,+fma,+popcnt,-avxifma,+f16c,+avx512bitalg,-rdpru,+clwb,+mmx,+sse2,+rdseed,+avx512vbmi2,-prefetchi,+rdpid,-fma4,+avx512vbmi,-shstk,+vaes,-waitpkg,+sgx,+fxsr,+avx512dq,-sse4a" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) "target-cpu"="icelake-server" "target-features"="+prfchw,-cldemote,+avx,+aes,+sahf,+pclmul,-xop,+crc32,+xsaves,-avx512fp16,-sm4,+sse4.1,+avx512ifma,+xsave,-avx512pf,+sse4.2,-tsxldtrk,-ptwrite,-widekl,-sm3,+invpcid,+64bit,+xsavec,+avx512vpopcntdq,+cmov,-avx512vp2intersect,+avx512cd,+movbe,-avxvnniint8,-avx512er,-amx-int8,-kl,-sha512,-avxvnni,-rtm,+adx,+avx2,-hreset,-movdiri,-serialize,+vpclmulqdq,+avx512vl,-uintr,+clflushopt,-raoint,-cmpccxadd,+bmi,-amx-tile,+sse,+gfni,-avxvnniint16,-amx-fp16,+xsaveopt,+rdrnd,+avx512f,-amx-bf16,-avx512bf16,+avx512vnni,+cx8,+avx512bw,+sse3,+pku,+fsgsbase,-clzero,-mwaitx,-lwp,+lzcnt,+sha,-movdir64b,+wbnoinvd,-enqcmd,-prefetchwt1,-avxneconvert,-tbm,+pconfig,-amx-complex,+ssse3,+cx16,+bmi2,+fma,+popcnt,-avxifma,+f16c,+avx512bitalg,-rdpru,+clwb,+mmx,+sse2,+rdseed,+avx512vbmi2,-prefetchi,+rdpid,-fma4,+avx512vbmi,-shstk,+vaes,-waitpkg,+sgx,+fxsr,+avx512dq,-sse4a" }
attributes #3 = { mustprogress }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}

!0 = !{i32 2, !"Dwarf Version", i32 4}
!1 = !{i32 2, !"Debug Info Version", i32 3}
!2 = distinct !DICompileUnit(language: DW_LANG_C_plus_plus, file: !3, producer: " NVC++ 24.7-0", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !4, retainedTypes: !4, globals: !4, imports: !4)
!3 = !DIFile(filename: "randdp.c", directory: "/mnt/lbosm1/home/yonif/NPB-fornow/NPB-paper/openacc-npb-saturator-transformed-intel_migration/FT/FT")
!4 = !{}
!5 = distinct !DISubprogram(name: "randlc", scope: !2, file: !3, line: 5, type: !6, scopeLine: 5, spFlags: DISPFlagDefinition, unit: !2)
!6 = !DISubroutineType(types: !7)
!7 = !{!8, !9, !8}
!8 = !DIBasicType(name: "double", size: 64, align: 64, encoding: DW_ATE_float)
!9 = !DIDerivedType(tag: DW_TAG_pointer_type, baseType: !8, size: 64, align: 64)
!10 = !DILocation(line: 47, column: 1, scope: !11)
!11 = !DILexicalBlock(scope: !5, file: !3, line: 5, column: 1)
!12 = !DILocation(line: 48, column: 1, scope: !11)
!13 = !DILocation(line: 68, column: 1, scope: !11)
!14 = !DILocation(line: 49, column: 1, scope: !11)
!15 = !DILocation(line: 56, column: 1, scope: !11)
!16 = !{!17, !17, i64 0, i64 0}
!17 = !{!"double", !18}
!18 = !{!"omnipotent char", !19}
!19 = !{!"PGI C[++] TBAA"}
!20 = !DILocation(line: 57, column: 1, scope: !11)
!21 = !DILocation(line: 58, column: 1, scope: !11)
!22 = !DILocation(line: 59, column: 1, scope: !11)
!23 = !DILocation(line: 60, column: 1, scope: !11)
!24 = !DILocation(line: 61, column: 1, scope: !11)
!25 = !DILocation(line: 62, column: 1, scope: !11)
!26 = !DILocation(line: 63, column: 1, scope: !11)
!27 = !DILocation(line: 64, column: 1, scope: !11)
!28 = !DILocation(line: 65, column: 1, scope: !11)
!29 = !DILocation(line: 67, column: 1, scope: !11)
!30 = distinct !DISubprogram(name: "vranlc", scope: !2, file: !3, line: 72, type: !31, scopeLine: 72, spFlags: DISPFlagDefinition, unit: !2)
!31 = !DISubroutineType(types: !32)
!32 = !{null, !33, !9, !8, !9}
!33 = !DIBasicType(name: "int", size: 32, align: 32, encoding: DW_ATE_signed)
!34 = !DILocation(line: 115, column: 1, scope: !35)
!35 = !DILexicalBlock(scope: !30, file: !3, line: 72, column: 1)
!36 = !DILocation(line: 116, column: 1, scope: !35)
!37 = !DILocation(line: 141, column: 1, scope: !35)
!38 = !DILocation(line: 117, column: 1, scope: !35)
!39 = !DILocation(line: 122, column: 1, scope: !35)
!40 = !DILocation(line: 128, column: 1, scope: !35)
!41 = !DILocation(line: 129, column: 1, scope: !35)
!42 = !DILocation(line: 130, column: 1, scope: !35)
!43 = !DILocation(line: 131, column: 1, scope: !35)
!44 = !DILocation(line: 132, column: 1, scope: !35)
!45 = !DILocation(line: 133, column: 1, scope: !35)
!46 = !DILocation(line: 134, column: 1, scope: !35)
!47 = !DILocation(line: 135, column: 1, scope: !35)
!48 = !DILocation(line: 136, column: 1, scope: !35)
!49 = !DILocation(line: 137, column: 1, scope: !35)
