// Seed: 936485496
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input id_4,
    output id_5
);
  logic id_6 = 1;
  type_0 id_7 (
      .id_0(id_1),
      .id_1(1'b0),
      .id_2(1'b0),
      .id_3(1)
  );
  logic id_8;
  assign id_5[1'b0] = 1;
  always @(posedge 1 or posedge 1) begin
    id_6 = id_1;
  end
endmodule
