# RISC-Assembler-and-Interpreter
Assembler and interpreter for RISC V architecture

### Assembler references  
**__RISC-V instructions behaviour__**:  
https://msyksphinz-self.github.io/riscv-isadoc/  
https://marz.utk.edu/my-courses/cosc230/book/instructing-the-cpu/  
https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf  
**__Creating an ISA, transforming text to ISA__**:  
https://www.youtube.com/watch?v=wjHlvQfo5uI (our assembler has variable length instructions)  
https://www.youtube.com/watch?v=5ImTvOyvH2w    

### Interpreter references  
**__Lookup tables__**:  
https://stackoverflow.com/questions/51624933/how-exactly-do-lookup-tables-work-and-how-to-implement-them  
https://en.cppreference.com/w/cpp/container/unordered_map  
**__Writing to a binary file__**:  
https://stackoverflow.com/questions/9244563/writing-integer-to-binary-file-using-c  
**__Implementing instruction behaviour__**:  
https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf  
**__State machine__**:  
https://cs.unibuc.ro/~crusu/asc/Arhitectura%20Sistemelor%20de%20Calcul%20(ASC)%20-%20Curs%200x05.pdf  (Slides 9-16)
