# DSD LAB 7

*Maha zaib*

*2023-EE-008*

### Report
### Task 1
The designed ciruit for task module in the diagram with hand sketched design.
### Task 2
k-maps of the circuit.
### Task 3
synthesis maximum combinational delay
### Task 4
implementation maximum combinational delay
### Task 5
Resource utilization summary